
WERNI_LowLevelController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b534  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  0800b714  0800b714  0001b714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba14  0800ba14  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  0800ba14  0800ba14  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ba14  0800ba14  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ba14  0800ba14  0001ba14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800ba1c  0800ba1c  0001ba1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800ba24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000093c8  2000006c  0800ba90  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009434  0800ba90  00029434  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020685  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006381  00000000  00000000  00040764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a98  00000000  00000000  00046ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000143b  00000000  00000000  00048580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000272c2  00000000  00000000  000499bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024570  00000000  00000000  00070c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd2a8  00000000  00000000  000951ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007684  00000000  00000000  00172498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00179b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b6fc 	.word	0x0800b6fc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	0800b6fc 	.word	0x0800b6fc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	6039      	str	r1, [r7, #0]
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	4618      	mov	r0, r3
 80002ce:	370c      	adds	r7, #12
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr

080002d8 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
 80002e0:	6878      	ldr	r0, [r7, #4]
 80002e2:	f000 f8b1 	bl	8000448 <_ZNSaIP14IinterruptableED1Ev>
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	4618      	mov	r0, r3
 80002ea:	3708      	adds	r7, #8
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bd80      	pop	{r7, pc}

080002f0 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	4618      	mov	r0, r3
 80002fc:	f000 f894 	bl	8000428 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE12_Vector_implC1Ev>
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	4618      	mov	r0, r3
 8000304:	3708      	adds	r7, #8
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}

0800030a <_ZNSt6vectorIP14IinterruptableSaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 800030a:	b580      	push	{r7, lr}
 800030c:	b082      	sub	sp, #8
 800030e:	af00      	add	r7, sp, #0
 8000310:	6078      	str	r0, [r7, #4]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4618      	mov	r0, r3
 8000316:	f7ff ffeb 	bl	80002f0 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EEC1Ev>
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	4618      	mov	r0, r3
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}

08000324 <_ZN14IinterruptableC1Ev>:
#include "InterruptRouting.h"
#include "main.h"

std::vector<Iinterruptable*> Iinterruptable::outputCompareIntReceivers;

Iinterruptable::Iinterruptable()
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
 800032c:	4a07      	ldr	r2, [pc, #28]	; (800034c <_ZN14IinterruptableC1Ev+0x28>)
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	601a      	str	r2, [r3, #0]
{
  outputCompareIntReceivers.push_back(this);
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	60fb      	str	r3, [r7, #12]
 8000336:	f107 030c 	add.w	r3, r7, #12
 800033a:	4619      	mov	r1, r3
 800033c:	4804      	ldr	r0, [pc, #16]	; (8000350 <_ZN14IinterruptableC1Ev+0x2c>)
 800033e:	f000 f8a8 	bl	8000492 <_ZNSt6vectorIP14IinterruptableSaIS1_EE9push_backEOS1_>
}
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	4618      	mov	r0, r3
 8000346:	3710      	adds	r7, #16
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	0800b950 	.word	0x0800b950
 8000350:	20000088 	.word	0x20000088

08000354 <_ZN14IinterruptableD1Ev>:

Iinterruptable::~Iinterruptable(){}
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
 800035c:	4a04      	ldr	r2, [pc, #16]	; (8000370 <_ZN14IinterruptableD1Ev+0x1c>)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	601a      	str	r2, [r3, #0]
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	4618      	mov	r0, r3
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	0800b950 	.word	0x0800b950

08000374 <_ZN14IinterruptableD0Ev>:
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	6878      	ldr	r0, [r7, #4]
 800037e:	f7ff ffe9 	bl	8000354 <_ZN14IinterruptableD1Ev>
 8000382:	2104      	movs	r1, #4
 8000384:	6878      	ldr	r0, [r7, #4]
 8000386:	f00a f91a 	bl	800a5be <_ZdlPvj>
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4618      	mov	r0, r3
 800038e:	3708      	adds	r7, #8
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}

08000394 <_ZN14Iinterruptable18OutputCompareIntCbEP17TIM_HandleTypeDef>:

void Iinterruptable::OutputCompareIntCb(TIM_HandleTypeDef* htim)
{
 8000394:	b480      	push	{r7}
 8000396:	b083      	sub	sp, #12
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
 800039c:	6039      	str	r1, [r7, #0]
  //Implement in derived class to use.
}
 800039e:	bf00      	nop
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
	...

080003ac <HAL_TIM_OC_DelayElapsedCallback>:


//************ C-Functions below ***************

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef* htim)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b086      	sub	sp, #24
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM1)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a19      	ldr	r2, [pc, #100]	; (8000420 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d12b      	bne.n	8000416 <HAL_TIM_OC_DelayElapsedCallback+0x6a>
  {
    for(Iinterruptable* receiver : Iinterruptable::outputCompareIntReceivers)
 80003be:	4b19      	ldr	r3, [pc, #100]	; (8000424 <HAL_TIM_OC_DelayElapsedCallback+0x78>)
 80003c0:	617b      	str	r3, [r7, #20]
 80003c2:	6978      	ldr	r0, [r7, #20]
 80003c4:	f000 f876 	bl	80004b4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE5beginEv>
 80003c8:	4603      	mov	r3, r0
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	6978      	ldr	r0, [r7, #20]
 80003ce:	f000 f881 	bl	80004d4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE3endEv>
 80003d2:	4603      	mov	r3, r0
 80003d4:	60bb      	str	r3, [r7, #8]
 80003d6:	e013      	b.n	8000400 <HAL_TIM_OC_DelayElapsedCallback+0x54>
 80003d8:	f107 030c 	add.w	r3, r7, #12
 80003dc:	4618      	mov	r0, r3
 80003de:	f000 f8b2 	bl	8000546 <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEEdeEv>
 80003e2:	4603      	mov	r3, r0
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	613b      	str	r3, [r7, #16]
    {
      receiver->OutputCompareIntCb(htim);
 80003e8:	693b      	ldr	r3, [r7, #16]
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	3308      	adds	r3, #8
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	6879      	ldr	r1, [r7, #4]
 80003f2:	6938      	ldr	r0, [r7, #16]
 80003f4:	4798      	blx	r3
    for(Iinterruptable* receiver : Iinterruptable::outputCompareIntReceivers)
 80003f6:	f107 030c 	add.w	r3, r7, #12
 80003fa:	4618      	mov	r0, r3
 80003fc:	f000 f893 	bl	8000526 <_ZN9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEEppEv>
 8000400:	f107 0208 	add.w	r2, r7, #8
 8000404:	f107 030c 	add.w	r3, r7, #12
 8000408:	4611      	mov	r1, r2
 800040a:	4618      	mov	r0, r3
 800040c:	f000 f873 	bl	80004f6 <_ZN9__gnu_cxxneIPP14IinterruptableSt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d1e0      	bne.n	80003d8 <HAL_TIM_OC_DelayElapsedCallback+0x2c>
    }
  }
}
 8000416:	bf00      	nop
 8000418:	3718      	adds	r7, #24
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	40012c00 	.word	0x40012c00
 8000424:	20000088 	.word	0x20000088

08000428 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000430:	6878      	ldr	r0, [r7, #4]
 8000432:	f000 f894 	bl	800055e <_ZNSaIP14IinterruptableEC1Ev>
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	4618      	mov	r0, r3
 800043a:	f000 f89c 	bl	8000576 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4618      	mov	r0, r3
 8000442:	3708      	adds	r7, #8
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <_ZNSaIP14IinterruptableED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	6878      	ldr	r0, [r7, #4]
 8000452:	f000 f8a4 	bl	800059e <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableED1Ev>
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4618      	mov	r0, r3
 800045a:	3708      	adds	r7, #8
 800045c:	46bd      	mov	sp, r7
 800045e:	bd80      	pop	{r7, pc}

08000460 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	689a      	ldr	r2, [r3, #8]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	1ad3      	subs	r3, r2, r3
 8000476:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8000478:	461a      	mov	r2, r3
 800047a:	6878      	ldr	r0, [r7, #4]
 800047c:	f000 f89a 	bl	80005b4 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE13_M_deallocateEPS1_j>
      }
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4618      	mov	r0, r3
 8000484:	f7ff ff28 	bl	80002d8 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE12_Vector_implD1Ev>
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	4618      	mov	r0, r3
 800048c:	3708      	adds	r7, #8
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}

08000492 <_ZNSt6vectorIP14IinterruptableSaIS1_EE9push_backEOS1_>:
	  _M_realloc_insert(end(), __x);
      }

#if __cplusplus >= 201103L
      void
      push_back(value_type&& __x)
 8000492:	b580      	push	{r7, lr}
 8000494:	b082      	sub	sp, #8
 8000496:	af00      	add	r7, sp, #0
 8000498:	6078      	str	r0, [r7, #4]
 800049a:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 800049c:	6838      	ldr	r0, [r7, #0]
 800049e:	f000 f89c 	bl	80005da <_ZSt4moveIRP14IinterruptableEONSt16remove_referenceIT_E4typeEOS4_>
 80004a2:	4603      	mov	r3, r0
 80004a4:	4619      	mov	r1, r3
 80004a6:	6878      	ldr	r0, [r7, #4]
 80004a8:	f000 f8a2 	bl	80005f0 <_ZNSt6vectorIP14IinterruptableSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
 80004ac:	bf00      	nop
 80004ae:	3708      	adds	r7, #8
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b084      	sub	sp, #16
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80004bc:	687a      	ldr	r2, [r7, #4]
 80004be:	f107 030c 	add.w	r3, r7, #12
 80004c2:	4611      	mov	r1, r2
 80004c4:	4618      	mov	r0, r3
 80004c6:	f000 f8c1 	bl	800064c <_ZN9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	4618      	mov	r0, r3
 80004ce:	3710      	adds	r7, #16
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}

080004d4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	1d1a      	adds	r2, r3, #4
 80004e0:	f107 030c 	add.w	r3, r7, #12
 80004e4:	4611      	mov	r1, r2
 80004e6:	4618      	mov	r0, r3
 80004e8:	f000 f8b0 	bl	800064c <_ZN9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	4618      	mov	r0, r3
 80004f0:	3710      	adds	r7, #16
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}

080004f6 <_ZN9__gnu_cxxneIPP14IinterruptableSt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80004f6:	b590      	push	{r4, r7, lr}
 80004f8:	b083      	sub	sp, #12
 80004fa:	af00      	add	r7, sp, #0
 80004fc:	6078      	str	r0, [r7, #4]
 80004fe:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 8000500:	6878      	ldr	r0, [r7, #4]
 8000502:	f000 f8b3 	bl	800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>
 8000506:	4603      	mov	r3, r0
 8000508:	681c      	ldr	r4, [r3, #0]
 800050a:	6838      	ldr	r0, [r7, #0]
 800050c:	f000 f8ae 	bl	800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>
 8000510:	4603      	mov	r3, r0
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	429c      	cmp	r4, r3
 8000516:	bf14      	ite	ne
 8000518:	2301      	movne	r3, #1
 800051a:	2300      	moveq	r3, #0
 800051c:	b2db      	uxtb	r3, r3
 800051e:	4618      	mov	r0, r3
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bd90      	pop	{r4, r7, pc}

08000526 <_ZN9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8000526:	b480      	push	{r7}
 8000528:	b083      	sub	sp, #12
 800052a:	af00      	add	r7, sp, #0
 800052c:	6078      	str	r0, [r7, #4]
	++_M_current;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	1d1a      	adds	r2, r3, #4
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	601a      	str	r2, [r3, #0]
	return *this;
 8000538:	687b      	ldr	r3, [r7, #4]
      }
 800053a:	4618      	mov	r0, r3
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr

08000546 <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8000546:	b480      	push	{r7}
 8000548:	b083      	sub	sp, #12
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4618      	mov	r0, r3
 8000554:	370c      	adds	r7, #12
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr

0800055e <_ZNSaIP14IinterruptableEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 800055e:	b580      	push	{r7, lr}
 8000560:	b082      	sub	sp, #8
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
 8000566:	6878      	ldr	r0, [r7, #4]
 8000568:	f000 f88b 	bl	8000682 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableEC1Ev>
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4618      	mov	r0, r3
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}

08000576 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000576:	b480      	push	{r7}
 8000578:	b083      	sub	sp, #12
 800057a:	af00      	add	r7, sp, #0
 800057c:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2200      	movs	r2, #0
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
	{ }
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	4618      	mov	r0, r3
 8000594:	370c      	adds	r7, #12
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr

0800059e <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800059e:	b480      	push	{r7}
 80005a0:	b083      	sub	sp, #12
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	6078      	str	r0, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	4618      	mov	r0, r3
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr

080005b4 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
	if (__p)
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d005      	beq.n	80005d2 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	68b9      	ldr	r1, [r7, #8]
 80005cc:	4618      	mov	r0, r3
 80005ce:	f000 f863 	bl	8000698 <_ZNSt16allocator_traitsISaIP14IinterruptableEE10deallocateERS2_PS1_j>
      }
 80005d2:	bf00      	nop
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}

080005da <_ZSt4moveIRP14IinterruptableEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 80005da:	b480      	push	{r7}
 80005dc:	b083      	sub	sp, #12
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4618      	mov	r0, r3
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <_ZNSt6vectorIP14IinterruptableSaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
#if __cplusplus > 201402L
      typename vector<_Tp, _Alloc>::reference
#else
      void
#endif
      vector<_Tp, _Alloc>::
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	6039      	str	r1, [r7, #0]
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	685a      	ldr	r2, [r3, #4]
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	689b      	ldr	r3, [r3, #8]
 8000602:	429a      	cmp	r2, r3
 8000604:	d011      	beq.n	800062a <_ZNSt6vectorIP14IinterruptableSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x3a>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8000606:	687c      	ldr	r4, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	685d      	ldr	r5, [r3, #4]
 800060c:	6838      	ldr	r0, [r7, #0]
 800060e:	f000 f852 	bl	80006b6 <_ZSt7forwardIP14IinterruptableEOT_RNSt16remove_referenceIS2_E4typeE>
 8000612:	4603      	mov	r3, r0
 8000614:	461a      	mov	r2, r3
 8000616:	4629      	mov	r1, r5
 8000618:	4620      	mov	r0, r4
 800061a:	f000 f857 	bl	80006cc <_ZNSt16allocator_traitsISaIP14IinterruptableEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	1d1a      	adds	r2, r3, #4
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	605a      	str	r2, [r3, #4]
	else
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 8000628:	e00c      	b.n	8000644 <_ZNSt6vectorIP14IinterruptableSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x54>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	f7ff ff52 	bl	80004d4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE3endEv>
 8000630:	4604      	mov	r4, r0
 8000632:	6838      	ldr	r0, [r7, #0]
 8000634:	f000 f83f 	bl	80006b6 <_ZSt7forwardIP14IinterruptableEOT_RNSt16remove_referenceIS2_E4typeE>
 8000638:	4603      	mov	r3, r0
 800063a:	461a      	mov	r2, r3
 800063c:	4621      	mov	r1, r4
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f000 f86e 	bl	8000720 <_ZNSt6vectorIP14IinterruptableSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
      }
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bdb0      	pop	{r4, r5, r7, pc}

0800064c <_ZN9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	681a      	ldr	r2, [r3, #0]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	601a      	str	r2, [r3, #0]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4618      	mov	r0, r3
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4618      	mov	r0, r3
 8000678:	370c      	adds	r7, #12
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr

08000682 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000682:	b480      	push	{r7}
 8000684:	b083      	sub	sp, #12
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	4618      	mov	r0, r3
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr

08000698 <_ZNSt16allocator_traitsISaIP14IinterruptableEE10deallocateERS2_PS1_j>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	68b9      	ldr	r1, [r7, #8]
 80006a8:	68f8      	ldr	r0, [r7, #12]
 80006aa:	f000 f8f5 	bl	8000898 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableE10deallocateEPS2_j>
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <_ZSt7forwardIP14IinterruptableEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80006b6:	b480      	push	{r7}
 80006b8:	b083      	sub	sp, #12
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4618      	mov	r0, r3
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr

080006cc <_ZNSt16allocator_traitsISaIP14IinterruptableEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
       *  in C++11, C++14 and C++17. Changed in C++20 to call
       *  `std::construct_at(__p, std::forward<_Args>(__args)...)` instead.
      */
      template<typename _Up, typename... _Args>
	static _GLIBCXX20_CONSTEXPR void
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	60f8      	str	r0, [r7, #12]
 80006d4:	60b9      	str	r1, [r7, #8]
 80006d6:	607a      	str	r2, [r7, #4]
		  _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{
#if __cplusplus <= 201703L
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f7ff ffec 	bl	80006b6 <_ZSt7forwardIP14IinterruptableEOT_RNSt16remove_referenceIS2_E4typeE>
 80006de:	4603      	mov	r3, r0
 80006e0:	461a      	mov	r2, r3
 80006e2:	68b9      	ldr	r1, [r7, #8]
 80006e4:	68f8      	ldr	r0, [r7, #12]
 80006e6:	f000 f8e7 	bl	80008b8 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableE9constructIS2_JS2_EEEvPT_DpOT0_>
#else
	  std::construct_at(__p, std::forward<_Args>(__args)...);
#endif
	}
 80006ea:	bf00      	nop
 80006ec:	3710      	adds	r7, #16
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <_ZNSt6vectorIP14IinterruptableSaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b082      	sub	sp, #8
 80006f6:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 f805 	bl	8000708 <_ZNSt6vectorIP14IinterruptableSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 80006fe:	4603      	mov	r3, r0
      }
 8000700:	4618      	mov	r0, r3
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <_ZNSt6vectorIP14IinterruptableSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8000710:	2301      	movs	r3, #1
      }
 8000712:	4618      	mov	r0, r3
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
	...

08000720 <_ZNSt6vectorIP14IinterruptableSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 8000720:	b5b0      	push	{r4, r5, r7, lr}
 8000722:	b08c      	sub	sp, #48	; 0x30
 8000724:	af00      	add	r7, sp, #0
 8000726:	60f8      	str	r0, [r7, #12]
 8000728:	60b9      	str	r1, [r7, #8]
 800072a:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 800072c:	4a59      	ldr	r2, [pc, #356]	; (8000894 <_ZNSt6vectorIP14IinterruptableSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x174>)
 800072e:	2101      	movs	r1, #1
 8000730:	68f8      	ldr	r0, [r7, #12]
 8000732:	f000 f8d7 	bl	80008e4 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE12_M_check_lenEjPKc>
 8000736:	62b8      	str	r0, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	685b      	ldr	r3, [r3, #4]
 8000742:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8000744:	68f8      	ldr	r0, [r7, #12]
 8000746:	f7ff feb5 	bl	80004b4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE5beginEv>
 800074a:	4603      	mov	r3, r0
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	f107 0214 	add.w	r2, r7, #20
 8000752:	f107 0308 	add.w	r3, r7, #8
 8000756:	4611      	mov	r1, r2
 8000758:	4618      	mov	r0, r3
 800075a:	f000 f90a 	bl	8000972 <_ZN9__gnu_cxxmiIPP14IinterruptableSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 800075e:	4603      	mov	r3, r0
 8000760:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000766:	4618      	mov	r0, r3
 8000768:	f000 f918 	bl	800099c <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE11_M_allocateEj>
 800076c:	61b8      	str	r0, [r7, #24]
      pointer __new_finish(__new_start);
 800076e:	69bb      	ldr	r3, [r7, #24]
 8000770:	62fb      	str	r3, [r7, #44]	; 0x2c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8000772:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 8000774:	69fb      	ldr	r3, [r7, #28]
 8000776:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8000778:	69ba      	ldr	r2, [r7, #24]
 800077a:	18d5      	adds	r5, r2, r3
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f7ff ff9a 	bl	80006b6 <_ZSt7forwardIP14IinterruptableEOT_RNSt16remove_referenceIS2_E4typeE>
 8000782:	4603      	mov	r3, r0
 8000784:	461a      	mov	r2, r3
 8000786:	4629      	mov	r1, r5
 8000788:	4620      	mov	r0, r4
 800078a:	f7ff ff9f 	bl	80006cc <_ZNSt16allocator_traitsISaIP14IinterruptableEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 800078e:	2300      	movs	r3, #0
 8000790:	62fb      	str	r3, [r7, #44]	; 0x2c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8000792:	f7ff ffae 	bl	80006f2 <_ZNSt6vectorIP14IinterruptableSaIS1_EE15_S_use_relocateEv>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d027      	beq.n	80007ec <_ZNSt6vectorIP14IinterruptableSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xcc>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 800079c:	f107 0308 	add.w	r3, r7, #8
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ff63 	bl	800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>
 80007a6:	4603      	mov	r3, r0
 80007a8:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	4618      	mov	r0, r3
 80007ae:	f000 f91d 	bl	80009ec <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>
 80007b2:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80007b4:	69ba      	ldr	r2, [r7, #24]
 80007b6:	4621      	mov	r1, r4
 80007b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80007ba:	f000 f903 	bl	80009c4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 80007be:	62f8      	str	r0, [r7, #44]	; 0x2c

	      ++__new_finish;
 80007c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007c2:	3304      	adds	r3, #4
 80007c4:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 80007c6:	f107 0308 	add.w	r3, r7, #8
 80007ca:	4618      	mov	r0, r3
 80007cc:	f7ff ff4e 	bl	800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>
 80007d0:	4603      	mov	r3, r0
 80007d2:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 f908 	bl	80009ec <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>
 80007dc:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 80007de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80007e0:	6a39      	ldr	r1, [r7, #32]
 80007e2:	4620      	mov	r0, r4
 80007e4:	f000 f8ee 	bl	80009c4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 80007e8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80007ea:	e026      	b.n	800083a <_ZNSt6vectorIP14IinterruptableSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x11a>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 80007ec:	f107 0308 	add.w	r3, r7, #8
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ff3b 	bl	800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>
 80007f6:	4603      	mov	r3, r0
 80007f8:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 f8f5 	bl	80009ec <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>
 8000802:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8000804:	69ba      	ldr	r2, [r7, #24]
 8000806:	4621      	mov	r1, r4
 8000808:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800080a:	f000 f8fa 	bl	8000a02 <_ZSt34__uninitialized_move_if_noexcept_aIPP14IinterruptableS2_SaIS1_EET0_T_S5_S4_RT1_>
 800080e:	62f8      	str	r0, [r7, #44]	; 0x2c

	      ++__new_finish;
 8000810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000812:	3304      	adds	r3, #4
 8000814:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8000816:	f107 0308 	add.w	r3, r7, #8
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff ff26 	bl	800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>
 8000820:	4603      	mov	r3, r0
 8000822:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	4618      	mov	r0, r3
 8000828:	f000 f8e0 	bl	80009ec <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>
 800082c:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 800082e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000830:	6a39      	ldr	r1, [r7, #32]
 8000832:	4620      	mov	r0, r4
 8000834:	f000 f8e5 	bl	8000a02 <_ZSt34__uninitialized_move_if_noexcept_aIPP14IinterruptableS2_SaIS1_EET0_T_S5_S4_RT1_>
 8000838:	62f8      	str	r0, [r7, #44]	; 0x2c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 800083a:	f7ff ff5a 	bl	80006f2 <_ZNSt6vectorIP14IinterruptableSaIS1_EE15_S_use_relocateEv>
 800083e:	4603      	mov	r3, r0
 8000840:	f083 0301 	eor.w	r3, r3, #1
 8000844:	b2db      	uxtb	r3, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d009      	beq.n	800085e <_ZNSt6vectorIP14IinterruptableSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x13e>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	4618      	mov	r0, r3
 800084e:	f000 f8cd 	bl	80009ec <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>
 8000852:	4603      	mov	r3, r0
 8000854:	461a      	mov	r2, r3
 8000856:	6a39      	ldr	r1, [r7, #32]
 8000858:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800085a:	f000 f8eb 	bl	8000a34 <_ZSt8_DestroyIPP14IinterruptableS1_EvT_S3_RSaIT0_E>
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 800085e:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	689a      	ldr	r2, [r3, #8]
 8000864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000866:	1ad3      	subs	r3, r2, r3
 8000868:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 800086a:	461a      	mov	r2, r3
 800086c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800086e:	f7ff fea1 	bl	80005b4 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE13_M_deallocateEPS1_j>
      this->_M_impl._M_start = __new_start;
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	69ba      	ldr	r2, [r7, #24]
 8000876:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800087c:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 800087e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	69ba      	ldr	r2, [r7, #24]
 8000884:	441a      	add	r2, r3
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	609a      	str	r2, [r3, #8]
    }
 800088a:	bf00      	nop
 800088c:	3730      	adds	r7, #48	; 0x30
 800088e:	46bd      	mov	sp, r7
 8000890:	bdb0      	pop	{r4, r5, r7, pc}
 8000892:	bf00      	nop
 8000894:	0800b714 	.word	0x0800b714

08000898 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableE10deallocateEPS2_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
# endif
			      std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	4619      	mov	r1, r3
 80008aa:	68b8      	ldr	r0, [r7, #8]
 80008ac:	f009 fe87 	bl	800a5be <_ZdlPvj>
#if __cpp_sized_deallocation
			  , __t * sizeof(_Tp)
#endif
			 );
      }
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableE9constructIS2_JS2_EEEvPT_DpOT0_>:
      { return _M_max_size(); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	60b9      	str	r1, [r7, #8]
 80008c2:	607a      	str	r2, [r7, #4]
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f7ff fef6 	bl	80006b6 <_ZSt7forwardIP14IinterruptableEOT_RNSt16remove_referenceIS2_E4typeE>
 80008ca:	4603      	mov	r3, r0
 80008cc:	681c      	ldr	r4, [r3, #0]
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	4619      	mov	r1, r3
 80008d2:	2004      	movs	r0, #4
 80008d4:	f7ff fcf4 	bl	80002c0 <_ZnwjPv>
 80008d8:	4603      	mov	r3, r0
 80008da:	601c      	str	r4, [r3, #0]
 80008dc:	bf00      	nop
 80008de:	3714      	adds	r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd90      	pop	{r4, r7, pc}

080008e4 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE12_M_check_lenEjPKc>:
      { return _M_insert_rval(__position, std::move(__v)); }
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      size_type
      _M_check_len(size_type __n, const char* __s) const
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b087      	sub	sp, #28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 80008f0:	68f8      	ldr	r0, [r7, #12]
 80008f2:	f000 f8ad 	bl	8000a50 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE8max_sizeEv>
 80008f6:	4604      	mov	r4, r0
 80008f8:	68f8      	ldr	r0, [r7, #12]
 80008fa:	f000 f8ba 	bl	8000a72 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE4sizeEv>
 80008fe:	4603      	mov	r3, r0
 8000900:	1ae2      	subs	r2, r4, r3
 8000902:	68bb      	ldr	r3, [r7, #8]
 8000904:	429a      	cmp	r2, r3
 8000906:	bf34      	ite	cc
 8000908:	2301      	movcc	r3, #1
 800090a:	2300      	movcs	r3, #0
 800090c:	b2db      	uxtb	r3, r3
 800090e:	2b00      	cmp	r3, #0
 8000910:	d002      	beq.n	8000918 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8000912:	6878      	ldr	r0, [r7, #4]
 8000914:	f009 fe5b 	bl	800a5ce <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 8000918:	68f8      	ldr	r0, [r7, #12]
 800091a:	f000 f8aa 	bl	8000a72 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE4sizeEv>
 800091e:	4604      	mov	r4, r0
 8000920:	68f8      	ldr	r0, [r7, #12]
 8000922:	f000 f8a6 	bl	8000a72 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE4sizeEv>
 8000926:	4603      	mov	r3, r0
 8000928:	613b      	str	r3, [r7, #16]
 800092a:	f107 0208 	add.w	r2, r7, #8
 800092e:	f107 0310 	add.w	r3, r7, #16
 8000932:	4611      	mov	r1, r2
 8000934:	4618      	mov	r0, r3
 8000936:	f000 f8ac 	bl	8000a92 <_ZSt3maxIjERKT_S2_S2_>
 800093a:	4603      	mov	r3, r0
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4423      	add	r3, r4
 8000940:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8000942:	68f8      	ldr	r0, [r7, #12]
 8000944:	f000 f895 	bl	8000a72 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE4sizeEv>
 8000948:	4602      	mov	r2, r0
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	4293      	cmp	r3, r2
 800094e:	d306      	bcc.n	800095e <_ZNKSt6vectorIP14IinterruptableSaIS1_EE12_M_check_lenEjPKc+0x7a>
 8000950:	68f8      	ldr	r0, [r7, #12]
 8000952:	f000 f87d 	bl	8000a50 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE8max_sizeEv>
 8000956:	4602      	mov	r2, r0
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	4293      	cmp	r3, r2
 800095c:	d904      	bls.n	8000968 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE12_M_check_lenEjPKc+0x84>
 800095e:	68f8      	ldr	r0, [r7, #12]
 8000960:	f000 f876 	bl	8000a50 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE8max_sizeEv>
 8000964:	4603      	mov	r3, r0
 8000966:	e000      	b.n	800096a <_ZNKSt6vectorIP14IinterruptableSaIS1_EE12_M_check_lenEjPKc+0x86>
 8000968:	697b      	ldr	r3, [r7, #20]
      }
 800096a:	4618      	mov	r0, r3
 800096c:	371c      	adds	r7, #28
 800096e:	46bd      	mov	sp, r7
 8000970:	bd90      	pop	{r4, r7, pc}

08000972 <_ZN9__gnu_cxxmiIPP14IinterruptableSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8000972:	b590      	push	{r4, r7, lr}
 8000974:	b083      	sub	sp, #12
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
 800097a:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 800097c:	6878      	ldr	r0, [r7, #4]
 800097e:	f7ff fe75 	bl	800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>
 8000982:	4603      	mov	r3, r0
 8000984:	681c      	ldr	r4, [r3, #0]
 8000986:	6838      	ldr	r0, [r7, #0]
 8000988:	f7ff fe70 	bl	800066c <_ZNK9__gnu_cxx17__normal_iteratorIPP14IinterruptableSt6vectorIS2_SaIS2_EEE4baseEv>
 800098c:	4603      	mov	r3, r0
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	1ae3      	subs	r3, r4, r3
 8000992:	109b      	asrs	r3, r3, #2
 8000994:	4618      	mov	r0, r3
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	bd90      	pop	{r4, r7, pc}

0800099c <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d006      	beq.n	80009ba <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE11_M_allocateEj+0x1e>
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6839      	ldr	r1, [r7, #0]
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 f882 	bl	8000aba <_ZNSt16allocator_traitsISaIP14IinterruptableEE8allocateERS2_j>
 80009b6:	4603      	mov	r3, r0
 80009b8:	e000      	b.n	80009bc <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE11_M_allocateEj+0x20>
 80009ba:	2300      	movs	r3, #0
      }
 80009bc:	4618      	mov	r0, r3
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <_ZNSt6vectorIP14IinterruptableSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80009c4:	b590      	push	{r4, r7, lr}
 80009c6:	b087      	sub	sp, #28
 80009c8:	af02      	add	r7, sp, #8
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
 80009d0:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80009d2:	f88d 4000 	strb.w	r4, [sp]
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	687a      	ldr	r2, [r7, #4]
 80009da:	68b9      	ldr	r1, [r7, #8]
 80009dc:	68f8      	ldr	r0, [r7, #12]
 80009de:	f000 f87b 	bl	8000ad8 <_ZNSt6vectorIP14IinterruptableSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 80009e2:	4603      	mov	r3, r0
      }
 80009e4:	4618      	mov	r0, r3
 80009e6:	3714      	adds	r7, #20
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd90      	pop	{r4, r7, pc}

080009ec <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4618      	mov	r0, r3
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr

08000a02 <_ZSt34__uninitialized_move_if_noexcept_aIPP14IinterruptableS2_SaIS1_EET0_T_S5_S4_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8000a02:	b590      	push	{r4, r7, lr}
 8000a04:	b085      	sub	sp, #20
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	60f8      	str	r0, [r7, #12]
 8000a0a:	60b9      	str	r1, [r7, #8]
 8000a0c:	607a      	str	r2, [r7, #4]
 8000a0e:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8000a10:	68f8      	ldr	r0, [r7, #12]
 8000a12:	f000 f873 	bl	8000afc <_ZSt32__make_move_if_noexcept_iteratorIP14IinterruptableSt13move_iteratorIPS1_EET0_PT_>
 8000a16:	4604      	mov	r4, r0
 8000a18:	68b8      	ldr	r0, [r7, #8]
 8000a1a:	f000 f86f 	bl	8000afc <_ZSt32__make_move_if_noexcept_iteratorIP14IinterruptableSt13move_iteratorIPS1_EET0_PT_>
 8000a1e:	4601      	mov	r1, r0
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	687a      	ldr	r2, [r7, #4]
 8000a24:	4620      	mov	r0, r4
 8000a26:	f000 f878 	bl	8000b1a <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP14IinterruptableES3_S2_ET0_T_S6_S5_RSaIT1_E>
 8000a2a:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd90      	pop	{r4, r7, pc}

08000a34 <_ZSt8_DestroyIPP14IinterruptableS1_EvT_S3_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8000a40:	68b9      	ldr	r1, [r7, #8]
 8000a42:	68f8      	ldr	r0, [r7, #12]
 8000a44:	f000 f87a 	bl	8000b3c <_ZSt8_DestroyIPP14IinterruptableEvT_S3_>
    }
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 f895 	bl	8000b8a <_ZNKSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>
 8000a60:	4603      	mov	r3, r0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f000 f877 	bl	8000b56 <_ZNSt6vectorIP14IinterruptableSaIS1_EE11_S_max_sizeERKS2_>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <_ZNKSt6vectorIP14IinterruptableSaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	685a      	ldr	r2, [r3, #4]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	109b      	asrs	r3, r3, #2
 8000a86:	4618      	mov	r0, r3
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8000a92:	b480      	push	{r7}
 8000a94:	b083      	sub	sp, #12
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
 8000a9a:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	d201      	bcs.n	8000aac <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	e000      	b.n	8000aae <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8000aac:	687b      	ldr	r3, [r7, #4]
    }
 8000aae:	4618      	mov	r0, r3
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr

08000aba <_ZNSt16allocator_traitsISaIP14IinterruptableEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b082      	sub	sp, #8
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
 8000ac2:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	6839      	ldr	r1, [r7, #0]
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	f000 f875 	bl	8000bb8 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableE8allocateEjPKv>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <_ZNSt6vectorIP14IinterruptableSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
 8000ae4:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	68b9      	ldr	r1, [r7, #8]
 8000aec:	68f8      	ldr	r0, [r7, #12]
 8000aee:	f000 f88c 	bl	8000c0a <_ZSt12__relocate_aIPP14IinterruptableS2_SaIS1_EET0_T_S5_S4_RT1_>
 8000af2:	4603      	mov	r3, r0
      }
 8000af4:	4618      	mov	r0, r3
 8000af6:	3710      	adds	r7, #16
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <_ZSt32__make_move_if_noexcept_iteratorIP14IinterruptableSt13move_iteratorIPS1_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8000b04:	f107 030c 	add.w	r3, r7, #12
 8000b08:	6879      	ldr	r1, [r7, #4]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f000 f89a 	bl	8000c44 <_ZNSt13move_iteratorIPP14IinterruptableEC1ES2_>
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4618      	mov	r0, r3
 8000b14:	3710      	adds	r7, #16
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP14IinterruptableES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b084      	sub	sp, #16
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	60f8      	str	r0, [r7, #12]
 8000b22:	60b9      	str	r1, [r7, #8]
 8000b24:	607a      	str	r2, [r7, #4]
 8000b26:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	68b9      	ldr	r1, [r7, #8]
 8000b2c:	68f8      	ldr	r0, [r7, #12]
 8000b2e:	f000 f89b 	bl	8000c68 <_ZSt18uninitialized_copyISt13move_iteratorIPP14IinterruptableES3_ET0_T_S6_S5_>
 8000b32:	4603      	mov	r3, r0
 8000b34:	4618      	mov	r0, r3
 8000b36:	3710      	adds	r7, #16
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <_ZSt8_DestroyIPP14IinterruptableEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8000b46:	6839      	ldr	r1, [r7, #0]
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f000 f89f 	bl	8000c8c <_ZNSt12_Destroy_auxILb1EE9__destroyIPP14IinterruptableEEvT_S5_>
    }
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <_ZNSt6vectorIP14IinterruptableSaIS1_EE11_S_max_sizeERKS2_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b084      	sub	sp, #16
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8000b5e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8000b62:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f000 f89c 	bl	8000ca2 <_ZNSt16allocator_traitsISaIP14IinterruptableEE8max_sizeERKS2_>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8000b6e:	f107 0208 	add.w	r2, r7, #8
 8000b72:	f107 030c 	add.w	r3, r7, #12
 8000b76:	4611      	mov	r1, r2
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f000 f89e 	bl	8000cba <_ZSt3minIjERKT_S2_S2_>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	681b      	ldr	r3, [r3, #0]
      }
 8000b82:	4618      	mov	r0, r3
 8000b84:	3710      	adds	r7, #16
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <_ZNKSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4618      	mov	r0, r3
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <_ZNK9__gnu_cxx13new_allocatorIP14IinterruptableE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8000ba8:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8000bac:	4618      	mov	r0, r3
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8000bc4:	68f8      	ldr	r0, [r7, #12]
 8000bc6:	f7ff ffeb 	bl	8000ba0 <_ZNK9__gnu_cxx13new_allocatorIP14IinterruptableE11_M_max_sizeEv>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	bf8c      	ite	hi
 8000bd2:	2301      	movhi	r3, #1
 8000bd4:	2300      	movls	r3, #0
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	bf14      	ite	ne
 8000bdc:	2301      	movne	r3, #1
 8000bde:	2300      	moveq	r3, #0
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d007      	beq.n	8000bf6 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8000be6:	68bb      	ldr	r3, [r7, #8]
 8000be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000bec:	d301      	bcc.n	8000bf2 <_ZN9__gnu_cxx13new_allocatorIP14IinterruptableE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8000bee:	f009 fceb 	bl	800a5c8 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8000bf2:	f009 fce6 	bl	800a5c2 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f009 fcc8 	bl	800a590 <_Znwj>
 8000c00:	4603      	mov	r3, r0
      }
 8000c02:	4618      	mov	r0, r3
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <_ZSt12__relocate_aIPP14IinterruptableS2_SaIS1_EET0_T_S5_S4_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8000c0a:	b5b0      	push	{r4, r5, r7, lr}
 8000c0c:	b084      	sub	sp, #16
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	60f8      	str	r0, [r7, #12]
 8000c12:	60b9      	str	r1, [r7, #8]
 8000c14:	607a      	str	r2, [r7, #4]
 8000c16:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 8000c18:	68f8      	ldr	r0, [r7, #12]
 8000c1a:	f000 f862 	bl	8000ce2 <_ZSt12__niter_baseIPP14IinterruptableET_S3_>
 8000c1e:	4604      	mov	r4, r0
 8000c20:	68b8      	ldr	r0, [r7, #8]
 8000c22:	f000 f85e 	bl	8000ce2 <_ZSt12__niter_baseIPP14IinterruptableET_S3_>
 8000c26:	4605      	mov	r5, r0
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f000 f85a 	bl	8000ce2 <_ZSt12__niter_baseIPP14IinterruptableET_S3_>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	4629      	mov	r1, r5
 8000c34:	4620      	mov	r0, r4
 8000c36:	f000 f85f 	bl	8000cf8 <_ZSt14__relocate_a_1IP14IinterruptableS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>
 8000c3a:	4603      	mov	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bdb0      	pop	{r4, r5, r7, pc}

08000c44 <_ZNSt13move_iteratorIPP14IinterruptableEC1ES2_>:
      move_iterator(iterator_type __i)
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8000c4e:	463b      	mov	r3, r7
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 f86f 	bl	8000d34 <_ZSt4moveIRPP14IinterruptableEONSt16remove_referenceIT_E4typeEOS5_>
 8000c56:	4603      	mov	r3, r0
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4618      	mov	r0, r3
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <_ZSt18uninitialized_copyISt13move_iteratorIPP14IinterruptableES3_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8000c74:	2301      	movs	r3, #1
 8000c76:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	68b9      	ldr	r1, [r7, #8]
 8000c7c:	68f8      	ldr	r0, [r7, #12]
 8000c7e:	f000 f864 	bl	8000d4a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP14IinterruptableES5_EET0_T_S8_S7_>
 8000c82:	4603      	mov	r3, r0
    }
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <_ZNSt12_Destroy_auxILb1EE9__destroyIPP14IinterruptableEEvT_S5_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <_ZNSt16allocator_traitsISaIP14IinterruptableEE8max_sizeERKS2_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f000 f85d 	bl	8000d6a <_ZNK9__gnu_cxx13new_allocatorIP14IinterruptableE8max_sizeEv>
 8000cb0:	4603      	mov	r3, r0
      }
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
 8000cc2:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d201      	bcs.n	8000cd4 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	e000      	b.n	8000cd6 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8000cd4:	687b      	ldr	r3, [r7, #4]
    }
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <_ZSt12__niter_baseIPP14IinterruptableET_S3_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8000ce2:	b480      	push	{r7}
 8000ce4:	b083      	sub	sp, #12
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4618      	mov	r0, r3
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <_ZSt14__relocate_a_1IP14IinterruptableS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
 8000d04:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	109b      	asrs	r3, r3, #2
 8000d0e:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	dd06      	ble.n	8000d24 <_ZSt14__relocate_a_1IP14IinterruptableS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E+0x2c>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	68f9      	ldr	r1, [r7, #12]
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f009 ff3c 	bl	800ab9c <memmove>
      return __result + __count;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	4413      	add	r3, r2
    }
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3718      	adds	r7, #24
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <_ZSt4moveIRPP14IinterruptableEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	4618      	mov	r0, r3
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP14IinterruptableES5_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b084      	sub	sp, #16
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	60f8      	str	r0, [r7, #12]
 8000d52:	60b9      	str	r1, [r7, #8]
 8000d54:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	68b9      	ldr	r1, [r7, #8]
 8000d5a:	68f8      	ldr	r0, [r7, #12]
 8000d5c:	f000 f811 	bl	8000d82 <_ZSt4copyISt13move_iteratorIPP14IinterruptableES3_ET0_T_S6_S5_>
 8000d60:	4603      	mov	r3, r0
 8000d62:	4618      	mov	r0, r3
 8000d64:	3710      	adds	r7, #16
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <_ZNK9__gnu_cxx13new_allocatorIP14IinterruptableE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b082      	sub	sp, #8
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f7ff ff14 	bl	8000ba0 <_ZNK9__gnu_cxx13new_allocatorIP14IinterruptableE11_M_max_sizeEv>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <_ZSt4copyISt13move_iteratorIPP14IinterruptableES3_ET0_T_S6_S5_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8000d82:	b590      	push	{r4, r7, lr}
 8000d84:	b085      	sub	sp, #20
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	60f8      	str	r0, [r7, #12]
 8000d8a:	60b9      	str	r1, [r7, #8]
 8000d8c:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f000 f80f 	bl	8000db2 <_ZSt12__miter_baseIPP14IinterruptableEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8000d94:	4604      	mov	r4, r0
 8000d96:	68b8      	ldr	r0, [r7, #8]
 8000d98:	f000 f80b 	bl	8000db2 <_ZSt12__miter_baseIPP14IinterruptableEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	4619      	mov	r1, r3
 8000da2:	4620      	mov	r0, r4
 8000da4:	f000 f816 	bl	8000dd4 <_ZSt13__copy_move_aILb1EPP14IinterruptableS2_ET1_T0_S4_S3_>
 8000da8:	4603      	mov	r3, r0
    }
 8000daa:	4618      	mov	r0, r3
 8000dac:	3714      	adds	r7, #20
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd90      	pop	{r4, r7, pc}

08000db2 <_ZSt12__miter_baseIPP14IinterruptableEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b082      	sub	sp, #8
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f000 f82c 	bl	8000e1a <_ZNKSt13move_iteratorIPP14IinterruptableE4baseEv>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f000 f834 	bl	8000e32 <_ZSt12__miter_baseIPP14IinterruptableET_S3_>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <_ZSt13__copy_move_aILb1EPP14IinterruptableS2_ET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8000dd4:	b5b0      	push	{r4, r5, r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8000de0:	68f8      	ldr	r0, [r7, #12]
 8000de2:	f7ff ff7e 	bl	8000ce2 <_ZSt12__niter_baseIPP14IinterruptableET_S3_>
 8000de6:	4604      	mov	r4, r0
 8000de8:	68b8      	ldr	r0, [r7, #8]
 8000dea:	f7ff ff7a 	bl	8000ce2 <_ZSt12__niter_baseIPP14IinterruptableET_S3_>
 8000dee:	4605      	mov	r5, r0
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff ff75 	bl	8000ce2 <_ZSt12__niter_baseIPP14IinterruptableET_S3_>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4629      	mov	r1, r5
 8000dfe:	4620      	mov	r0, r4
 8000e00:	f000 f822 	bl	8000e48 <_ZSt14__copy_move_a1ILb1EPP14IinterruptableS2_ET1_T0_S4_S3_>
 8000e04:	4602      	mov	r2, r0
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	4611      	mov	r1, r2
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f000 f82c 	bl	8000e68 <_ZSt12__niter_wrapIPP14IinterruptableET_RKS3_S3_>
 8000e10:	4603      	mov	r3, r0
    }
 8000e12:	4618      	mov	r0, r3
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bdb0      	pop	{r4, r5, r7, pc}

08000e1a <_ZNKSt13move_iteratorIPP14IinterruptableE4baseEv>:
      base() const
 8000e1a:	b480      	push	{r7}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4618      	mov	r0, r3
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr

08000e32 <_ZSt12__miter_baseIPP14IinterruptableET_S3_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8000e32:	b480      	push	{r7}
 8000e34:	b083      	sub	sp, #12
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
    { return __it; }
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <_ZSt14__copy_move_a1ILb1EPP14IinterruptableS2_ET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8000e54:	687a      	ldr	r2, [r7, #4]
 8000e56:	68b9      	ldr	r1, [r7, #8]
 8000e58:	68f8      	ldr	r0, [r7, #12]
 8000e5a:	f000 f811 	bl	8000e80 <_ZSt14__copy_move_a2ILb1EPP14IinterruptableS2_ET1_T0_S4_S3_>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	4618      	mov	r0, r3
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <_ZSt12__niter_wrapIPP14IinterruptableET_RKS3_S3_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
    { return __res; }
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	4618      	mov	r0, r3
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <_ZSt14__copy_move_a2ILb1EPP14IinterruptableS2_ET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	68b9      	ldr	r1, [r7, #8]
 8000e90:	68f8      	ldr	r0, [r7, #12]
 8000e92:	f000 f805 	bl	8000ea0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP14IinterruptableEEPT_PKS5_S8_S6_>
 8000e96:	4603      	mov	r3, r0
    }
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP14IinterruptableEEPT_PKS5_S8_S6_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8000eac:	68ba      	ldr	r2, [r7, #8]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	109b      	asrs	r3, r3, #2
 8000eb4:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d006      	beq.n	8000eca <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP14IinterruptableEEPT_PKS5_S8_S6_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	68f9      	ldr	r1, [r7, #12]
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f009 fe69 	bl	800ab9c <memmove>
	  return __result + _Num;
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	4413      	add	r3, r2
	}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <_Z41__static_initialization_and_destruction_0ii>:
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d107      	bne.n	8000efc <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d102      	bne.n	8000efc <_Z41__static_initialization_and_destruction_0ii+0x20>
std::vector<Iinterruptable*> Iinterruptable::outputCompareIntReceivers;
 8000ef6:	4809      	ldr	r0, [pc, #36]	; (8000f1c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000ef8:	f7ff fa07 	bl	800030a <_ZNSt6vectorIP14IinterruptableSaIS1_EEC1Ev>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d107      	bne.n	8000f12 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d102      	bne.n	8000f12 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8000f0c:	4803      	ldr	r0, [pc, #12]	; (8000f1c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000f0e:	f000 f807 	bl	8000f20 <_ZNSt6vectorIP14IinterruptableSaIS1_EED1Ev>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000088 	.word	0x20000088

08000f20 <_ZNSt6vectorIP14IinterruptableSaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8000f20:	b5b0      	push	{r4, r5, r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681c      	ldr	r4, [r3, #0]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff fd5a 	bl	80009ec <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EE19_M_get_Tp_allocatorEv>
 8000f38:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4629      	mov	r1, r5
 8000f3e:	4620      	mov	r0, r4
 8000f40:	f7ff fd78 	bl	8000a34 <_ZSt8_DestroyIPP14IinterruptableS1_EvT_S3_RSaIT0_E>
      }
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fa8a 	bl	8000460 <_ZNSt12_Vector_baseIP14IinterruptableSaIS1_EED1Ev>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bdb0      	pop	{r4, r5, r7, pc}

08000f56 <_GLOBAL__sub_I__ZN14Iinterruptable25outputCompareIntReceiversE>:
 8000f56:	b580      	push	{r7, lr}
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000f5e:	2001      	movs	r0, #1
 8000f60:	f7ff ffbc 	bl	8000edc <_Z41__static_initialization_and_destruction_0ii>
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <_GLOBAL__sub_D__ZN14Iinterruptable25outputCompareIntReceiversE>:
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000f6e:	2000      	movs	r0, #0
 8000f70:	f7ff ffb4 	bl	8000edc <_Z41__static_initialization_and_destruction_0ii>
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <configureTimerForRunTimeStats>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0

}
 8000f7a:	bf00      	nop
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
return 0;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <vApplicationStackOverflowHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000fbc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	4a06      	ldr	r2, [pc, #24]	; (8000fdc <vApplicationGetIdleTaskMemory+0x30>)
 8000fc2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2280      	movs	r2, #128	; 0x80
 8000fc8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000fca:	bf00      	nop
 8000fcc:	3714      	adds	r7, #20
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000098 	.word	0x20000098
 8000fdc:	20000144 	.word	0x20000144

08000fe0 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4a07      	ldr	r2, [pc, #28]	; (800100c <vApplicationGetTimerTaskMemory+0x2c>)
 8000ff0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	4a06      	ldr	r2, [pc, #24]	; (8001010 <vApplicationGetTimerTaskMemory+0x30>)
 8000ff6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ffe:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001000:	bf00      	nop
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	20000344 	.word	0x20000344
 8001010:	200003f0 	.word	0x200003f0

08001014 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001014:	b5b0      	push	{r4, r5, r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of idleTask */
  osThreadDef(idleTask, StartIdleTask, osPriorityIdle, 0, 128);
 800101a:	4b0a      	ldr	r3, [pc, #40]	; (8001044 <MX_FREERTOS_Init+0x30>)
 800101c:	1d3c      	adds	r4, r7, #4
 800101e:	461d      	mov	r5, r3
 8001020:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001022:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001024:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001028:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  idleTaskHandle = osThreadCreate(osThread(idleTask), NULL);
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	2100      	movs	r1, #0
 8001030:	4618      	mov	r0, r3
 8001032:	f005 f8be 	bl	80061b2 <osThreadCreate>
 8001036:	4603      	mov	r3, r0
 8001038:	4a03      	ldr	r2, [pc, #12]	; (8001048 <MX_FREERTOS_Init+0x34>)
 800103a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800103c:	bf00      	nop
 800103e:	3720      	adds	r7, #32
 8001040:	46bd      	mov	sp, r7
 8001042:	bdb0      	pop	{r4, r5, r7, pc}
 8001044:	0800b73c 	.word	0x0800b73c
 8001048:	20000094 	.word	0x20000094

0800104c <StartIdleTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartIdleTask */
void StartIdleTask(void const * argument)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIdleTask */
  /* Infinite loop */
  for(;;)
  {
    MsgPool_init();
 8001054:	f008 fed9 	bl	8009e0a <MsgPool_init>
    TaskList_init();
 8001058:	f009 f8b8 	bl	800a1cc <TaskList_init>
    app_init();
 800105c:	f008 fd94 	bl	8009b88 <app_init>
    vTaskDelete(NULL);
 8001060:	2000      	movs	r0, #0
 8001062:	f006 fa2b 	bl	80074bc <vTaskDelete>
    MsgPool_init();
 8001066:	e7f5      	b.n	8001054 <StartIdleTask+0x8>

08001068 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> LPUART1_TX
     PA3   ------> LPUART1_RX
*/
void MX_GPIO_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08a      	sub	sp, #40	; 0x28
 800106c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800107e:	4b41      	ldr	r3, [pc, #260]	; (8001184 <MX_GPIO_Init+0x11c>)
 8001080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001082:	4a40      	ldr	r2, [pc, #256]	; (8001184 <MX_GPIO_Init+0x11c>)
 8001084:	f043 0304 	orr.w	r3, r3, #4
 8001088:	64d3      	str	r3, [r2, #76]	; 0x4c
 800108a:	4b3e      	ldr	r3, [pc, #248]	; (8001184 <MX_GPIO_Init+0x11c>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108e:	f003 0304 	and.w	r3, r3, #4
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001096:	4b3b      	ldr	r3, [pc, #236]	; (8001184 <MX_GPIO_Init+0x11c>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	4a3a      	ldr	r2, [pc, #232]	; (8001184 <MX_GPIO_Init+0x11c>)
 800109c:	f043 0320 	orr.w	r3, r3, #32
 80010a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a2:	4b38      	ldr	r3, [pc, #224]	; (8001184 <MX_GPIO_Init+0x11c>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a6:	f003 0320 	and.w	r3, r3, #32
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ae:	4b35      	ldr	r3, [pc, #212]	; (8001184 <MX_GPIO_Init+0x11c>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b2:	4a34      	ldr	r2, [pc, #208]	; (8001184 <MX_GPIO_Init+0x11c>)
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ba:	4b32      	ldr	r3, [pc, #200]	; (8001184 <MX_GPIO_Init+0x11c>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c6:	4b2f      	ldr	r3, [pc, #188]	; (8001184 <MX_GPIO_Init+0x11c>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ca:	4a2e      	ldr	r2, [pc, #184]	; (8001184 <MX_GPIO_Init+0x11c>)
 80010cc:	f043 0302 	orr.w	r3, r3, #2
 80010d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010d2:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <MX_GPIO_Init+0x11c>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d6:	f003 0302 	and.w	r3, r3, #2
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STEPPER1_STEP_GPIO_Port, STEPPER1_STEP_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	2101      	movs	r1, #1
 80010e2:	4829      	ldr	r0, [pc, #164]	; (8001188 <MX_GPIO_Init+0x120>)
 80010e4:	f000 ffea 	bl	80020bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2120      	movs	r1, #32
 80010ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f0:	f000 ffe4 	bl	80020bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010fa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	4619      	mov	r1, r3
 800110a:	481f      	ldr	r0, [pc, #124]	; (8001188 <MX_GPIO_Init+0x120>)
 800110c:	f000 fd80 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STEPPER1_STEP_Pin;
 8001110:	2301      	movs	r3, #1
 8001112:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001114:	2301      	movs	r3, #1
 8001116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800111c:	2302      	movs	r3, #2
 800111e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STEPPER1_STEP_GPIO_Port, &GPIO_InitStruct);
 8001120:	f107 0314 	add.w	r3, r7, #20
 8001124:	4619      	mov	r1, r3
 8001126:	4818      	ldr	r0, [pc, #96]	; (8001188 <MX_GPIO_Init+0x120>)
 8001128:	f000 fd72 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800112c:	230c      	movs	r3, #12
 800112e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001130:	2302      	movs	r3, #2
 8001132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001138:	2300      	movs	r3, #0
 800113a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800113c:	230c      	movs	r3, #12
 800113e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	4619      	mov	r1, r3
 8001146:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114a:	f000 fd61 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800114e:	2320      	movs	r3, #32
 8001150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001152:	2301      	movs	r3, #1
 8001154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001168:	f000 fd52 	bl	8001c10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800116c:	2200      	movs	r2, #0
 800116e:	2105      	movs	r1, #5
 8001170:	2028      	movs	r0, #40	; 0x28
 8001172:	f000 fd0b 	bl	8001b8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001176:	2028      	movs	r0, #40	; 0x28
 8001178:	f000 fd32 	bl	8001be0 <HAL_NVIC_EnableIRQ>

}
 800117c:	bf00      	nop
 800117e:	3728      	adds	r7, #40	; 0x28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40021000 	.word	0x40021000
 8001188:	48000800 	.word	0x48000800

0800118c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001190:	f000 fbf8 	bl	8001984 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001194:	f000 f809 	bl	80011aa <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001198:	f7ff ff66 	bl	8001068 <MX_GPIO_Init>
  MX_TIM1_Init();
 800119c:	f000 fa18 	bl	80015d0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80011a0:	f7ff ff38 	bl	8001014 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80011a4:	f004 fffe 	bl	80061a4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011a8:	e7fe      	b.n	80011a8 <main+0x1c>

080011aa <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b094      	sub	sp, #80	; 0x50
 80011ae:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b0:	f107 0318 	add.w	r3, r7, #24
 80011b4:	2238      	movs	r2, #56	; 0x38
 80011b6:	2100      	movs	r1, #0
 80011b8:	4618      	mov	r0, r3
 80011ba:	f009 fd09 	bl	800abd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80011cc:	2000      	movs	r0, #0
 80011ce:	f000 fff1 	bl	80021b4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d2:	2302      	movs	r3, #2
 80011d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011da:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011dc:	2340      	movs	r3, #64	; 0x40
 80011de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e0:	2302      	movs	r3, #2
 80011e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e4:	2302      	movs	r3, #2
 80011e6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80011e8:	2304      	movs	r3, #4
 80011ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80011ec:	2355      	movs	r3, #85	; 0x55
 80011ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f0:	2302      	movs	r3, #2
 80011f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011f4:	2302      	movs	r3, #2
 80011f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011f8:	2302      	movs	r3, #2
 80011fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fc:	f107 0318 	add.w	r3, r7, #24
 8001200:	4618      	mov	r0, r3
 8001202:	f001 f89b 	bl	800233c <HAL_RCC_OscConfig>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800120c:	f000 f82a 	bl	8001264 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001210:	230f      	movs	r3, #15
 8001212:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001214:	2303      	movs	r3, #3
 8001216:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001218:	2300      	movs	r3, #0
 800121a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800121c:	2300      	movs	r3, #0
 800121e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	2104      	movs	r1, #4
 8001228:	4618      	mov	r0, r3
 800122a:	f001 fc99 	bl	8002b60 <HAL_RCC_ClockConfig>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001234:	f000 f816 	bl	8001264 <Error_Handler>
  }
}
 8001238:	bf00      	nop
 800123a:	3750      	adds	r7, #80	; 0x50
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a04      	ldr	r2, [pc, #16]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d101      	bne.n	8001256 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001252:	f000 fbaf 	bl	80019b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40001000 	.word	0x40001000

08001264 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001268:	b672      	cpsid	i
}
 800126a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800126c:	e7fe      	b.n	800126c <Error_Handler+0x8>

0800126e <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  __BKPT();
 8001278:	be00      	bkpt	0x0000
  while(1);
 800127a:	e7fe      	b.n	800127a <assert_failed+0xc>

0800127c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001282:	4b12      	ldr	r3, [pc, #72]	; (80012cc <HAL_MspInit+0x50>)
 8001284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001286:	4a11      	ldr	r2, [pc, #68]	; (80012cc <HAL_MspInit+0x50>)
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	6613      	str	r3, [r2, #96]	; 0x60
 800128e:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <HAL_MspInit+0x50>)
 8001290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129a:	4b0c      	ldr	r3, [pc, #48]	; (80012cc <HAL_MspInit+0x50>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129e:	4a0b      	ldr	r2, [pc, #44]	; (80012cc <HAL_MspInit+0x50>)
 80012a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a4:	6593      	str	r3, [r2, #88]	; 0x58
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <HAL_MspInit+0x50>)
 80012a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ae:	603b      	str	r3, [r7, #0]
 80012b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	210f      	movs	r1, #15
 80012b6:	f06f 0001 	mvn.w	r0, #1
 80012ba:	f000 fc67 	bl	8001b8c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012be:	f001 f82d 	bl	800231c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40021000 	.word	0x40021000

080012d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08c      	sub	sp, #48	; 0x30
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80012e0:	4b2c      	ldr	r3, [pc, #176]	; (8001394 <HAL_InitTick+0xc4>)
 80012e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e4:	4a2b      	ldr	r2, [pc, #172]	; (8001394 <HAL_InitTick+0xc4>)
 80012e6:	f043 0310 	orr.w	r3, r3, #16
 80012ea:	6593      	str	r3, [r2, #88]	; 0x58
 80012ec:	4b29      	ldr	r3, [pc, #164]	; (8001394 <HAL_InitTick+0xc4>)
 80012ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f0:	f003 0310 	and.w	r3, r3, #16
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012f8:	f107 020c 	add.w	r2, r7, #12
 80012fc:	f107 0310 	add.w	r3, r7, #16
 8001300:	4611      	mov	r1, r2
 8001302:	4618      	mov	r0, r3
 8001304:	f001 feb0 	bl	8003068 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001308:	f001 fe98 	bl	800303c <HAL_RCC_GetPCLK1Freq>
 800130c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800130e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001310:	4a21      	ldr	r2, [pc, #132]	; (8001398 <HAL_InitTick+0xc8>)
 8001312:	fba2 2303 	umull	r2, r3, r2, r3
 8001316:	0c9b      	lsrs	r3, r3, #18
 8001318:	3b01      	subs	r3, #1
 800131a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <HAL_InitTick+0xcc>)
 800131e:	4a20      	ldr	r2, [pc, #128]	; (80013a0 <HAL_InitTick+0xd0>)
 8001320:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001322:	4b1e      	ldr	r3, [pc, #120]	; (800139c <HAL_InitTick+0xcc>)
 8001324:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001328:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800132a:	4a1c      	ldr	r2, [pc, #112]	; (800139c <HAL_InitTick+0xcc>)
 800132c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001330:	4b1a      	ldr	r3, [pc, #104]	; (800139c <HAL_InitTick+0xcc>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001336:	4b19      	ldr	r3, [pc, #100]	; (800139c <HAL_InitTick+0xcc>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800133c:	4817      	ldr	r0, [pc, #92]	; (800139c <HAL_InitTick+0xcc>)
 800133e:	f001 ff1b 	bl	8003178 <HAL_TIM_Base_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001348:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800134c:	2b00      	cmp	r3, #0
 800134e:	d11b      	bne.n	8001388 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001350:	4812      	ldr	r0, [pc, #72]	; (800139c <HAL_InitTick+0xcc>)
 8001352:	f001 fff3 	bl	800333c <HAL_TIM_Base_Start_IT>
 8001356:	4603      	mov	r3, r0
 8001358:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800135c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001360:	2b00      	cmp	r3, #0
 8001362:	d111      	bne.n	8001388 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001364:	2036      	movs	r0, #54	; 0x36
 8001366:	f000 fc3b 	bl	8001be0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2b0f      	cmp	r3, #15
 800136e:	d808      	bhi.n	8001382 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001370:	2200      	movs	r2, #0
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	2036      	movs	r0, #54	; 0x36
 8001376:	f000 fc09 	bl	8001b8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800137a:	4a0a      	ldr	r2, [pc, #40]	; (80013a4 <HAL_InitTick+0xd4>)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	e002      	b.n	8001388 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001388:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800138c:	4618      	mov	r0, r3
 800138e:	3730      	adds	r7, #48	; 0x30
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40021000 	.word	0x40021000
 8001398:	431bde83 	.word	0x431bde83
 800139c:	200007f0 	.word	0x200007f0
 80013a0:	40001000 	.word	0x40001000
 80013a4:	20000004 	.word	0x20000004

080013a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013ac:	e7fe      	b.n	80013ac <NMI_Handler+0x4>

080013ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b2:	e7fe      	b.n	80013b2 <HardFault_Handler+0x4>

080013b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <MemManage_Handler+0x4>

080013ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <BusFault_Handler+0x4>

080013c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c4:	e7fe      	b.n	80013c4 <UsageFault_Handler+0x4>

080013c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013d8:	4802      	ldr	r0, [pc, #8]	; (80013e4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80013da:	f002 fce5 	bl	8003da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000840 	.word	0x20000840

080013e8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013ec:	4802      	ldr	r0, [pc, #8]	; (80013f8 <TIM1_CC_IRQHandler+0x10>)
 80013ee:	f002 fcdb 	bl	8003da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000840 	.word	0x20000840

080013fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001400:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001404:	f000 feb2 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}

0800140c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001410:	4802      	ldr	r0, [pc, #8]	; (800141c <TIM6_DAC_IRQHandler+0x10>)
 8001412:	f002 fcc9 	bl	8003da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	200007f0 	.word	0x200007f0

08001420 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return 1;
 8001424:	2301      	movs	r3, #1
}
 8001426:	4618      	mov	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_kill>:

int _kill(int pid, int sig)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800143a:	f009 fcd5 	bl	800ade8 <__errno>
 800143e:	4603      	mov	r3, r0
 8001440:	2216      	movs	r2, #22
 8001442:	601a      	str	r2, [r3, #0]
  return -1;
 8001444:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <_exit>:

void _exit (int status)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001458:	f04f 31ff 	mov.w	r1, #4294967295
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ffe7 	bl	8001430 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001462:	e7fe      	b.n	8001462 <_exit+0x12>

08001464 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]
 8001474:	e00a      	b.n	800148c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001476:	f3af 8000 	nop.w
 800147a:	4601      	mov	r1, r0
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	1c5a      	adds	r2, r3, #1
 8001480:	60ba      	str	r2, [r7, #8]
 8001482:	b2ca      	uxtb	r2, r1
 8001484:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	3301      	adds	r3, #1
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	697a      	ldr	r2, [r7, #20]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	429a      	cmp	r2, r3
 8001492:	dbf0      	blt.n	8001476 <_read+0x12>
  }

  return len;
 8001494:	687b      	ldr	r3, [r7, #4]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3718      	adds	r7, #24
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b086      	sub	sp, #24
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	60f8      	str	r0, [r7, #12]
 80014a6:	60b9      	str	r1, [r7, #8]
 80014a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	e009      	b.n	80014c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	1c5a      	adds	r2, r3, #1
 80014b4:	60ba      	str	r2, [r7, #8]
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3301      	adds	r3, #1
 80014c2:	617b      	str	r3, [r7, #20]
 80014c4:	697a      	ldr	r2, [r7, #20]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	dbf1      	blt.n	80014b0 <_write+0x12>
  }
  return len;
 80014cc:	687b      	ldr	r3, [r7, #4]
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <_close>:

int _close(int file)
{
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014fe:	605a      	str	r2, [r3, #4]
  return 0;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <_isatty>:

int _isatty(int file)
{
 800150e:	b480      	push	{r7}
 8001510:	b083      	sub	sp, #12
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001516:	2301      	movs	r3, #1
}
 8001518:	4618      	mov	r0, r3
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3714      	adds	r7, #20
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001548:	4a14      	ldr	r2, [pc, #80]	; (800159c <_sbrk+0x5c>)
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <_sbrk+0x60>)
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001554:	4b13      	ldr	r3, [pc, #76]	; (80015a4 <_sbrk+0x64>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d102      	bne.n	8001562 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800155c:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <_sbrk+0x64>)
 800155e:	4a12      	ldr	r2, [pc, #72]	; (80015a8 <_sbrk+0x68>)
 8001560:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001562:	4b10      	ldr	r3, [pc, #64]	; (80015a4 <_sbrk+0x64>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	429a      	cmp	r2, r3
 800156e:	d207      	bcs.n	8001580 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001570:	f009 fc3a 	bl	800ade8 <__errno>
 8001574:	4603      	mov	r3, r0
 8001576:	220c      	movs	r2, #12
 8001578:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800157a:	f04f 33ff 	mov.w	r3, #4294967295
 800157e:	e009      	b.n	8001594 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <_sbrk+0x64>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001586:	4b07      	ldr	r3, [pc, #28]	; (80015a4 <_sbrk+0x64>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	4a05      	ldr	r2, [pc, #20]	; (80015a4 <_sbrk+0x64>)
 8001590:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001592:	68fb      	ldr	r3, [r7, #12]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3718      	adds	r7, #24
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	2001c000 	.word	0x2001c000
 80015a0:	00000400 	.word	0x00000400
 80015a4:	2000083c 	.word	0x2000083c
 80015a8:	20009438 	.word	0x20009438

080015ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015b0:	4b06      	ldr	r3, [pc, #24]	; (80015cc <SystemInit+0x20>)
 80015b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015b6:	4a05      	ldr	r2, [pc, #20]	; (80015cc <SystemInit+0x20>)
 80015b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b09c      	sub	sp, #112	; 0x70
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015d6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]
 80015e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
 8001600:	615a      	str	r2, [r3, #20]
 8001602:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001604:	1d3b      	adds	r3, r7, #4
 8001606:	2234      	movs	r2, #52	; 0x34
 8001608:	2100      	movs	r1, #0
 800160a:	4618      	mov	r0, r3
 800160c:	f009 fae0 	bl	800abd0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001610:	4b4a      	ldr	r3, [pc, #296]	; (800173c <MX_TIM1_Init+0x16c>)
 8001612:	4a4b      	ldr	r2, [pc, #300]	; (8001740 <MX_TIM1_Init+0x170>)
 8001614:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 849;
 8001616:	4b49      	ldr	r3, [pc, #292]	; (800173c <MX_TIM1_Init+0x16c>)
 8001618:	f240 3251 	movw	r2, #849	; 0x351
 800161c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161e:	4b47      	ldr	r3, [pc, #284]	; (800173c <MX_TIM1_Init+0x16c>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001624:	4b45      	ldr	r3, [pc, #276]	; (800173c <MX_TIM1_Init+0x16c>)
 8001626:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800162a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800162c:	4b43      	ldr	r3, [pc, #268]	; (800173c <MX_TIM1_Init+0x16c>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001632:	4b42      	ldr	r3, [pc, #264]	; (800173c <MX_TIM1_Init+0x16c>)
 8001634:	2200      	movs	r2, #0
 8001636:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001638:	4b40      	ldr	r3, [pc, #256]	; (800173c <MX_TIM1_Init+0x16c>)
 800163a:	2280      	movs	r2, #128	; 0x80
 800163c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800163e:	483f      	ldr	r0, [pc, #252]	; (800173c <MX_TIM1_Init+0x16c>)
 8001640:	f001 fd9a 	bl	8003178 <HAL_TIM_Base_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800164a:	f7ff fe0b 	bl	8001264 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800164e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001652:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001654:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001658:	4619      	mov	r1, r3
 800165a:	4838      	ldr	r0, [pc, #224]	; (800173c <MX_TIM1_Init+0x16c>)
 800165c:	f002 fef2 	bl	8004444 <HAL_TIM_ConfigClockSource>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001666:	f7ff fdfd 	bl	8001264 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800166a:	4834      	ldr	r0, [pc, #208]	; (800173c <MX_TIM1_Init+0x16c>)
 800166c:	f001 ff1a 	bl	80034a4 <HAL_TIM_OC_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001676:	f7ff fdf5 	bl	8001264 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800167a:	2300      	movs	r3, #0
 800167c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800167e:	2300      	movs	r3, #0
 8001680:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001682:	2300      	movs	r3, #0
 8001684:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001686:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800168a:	4619      	mov	r1, r3
 800168c:	482b      	ldr	r0, [pc, #172]	; (800173c <MX_TIM1_Init+0x16c>)
 800168e:	f004 fa33 	bl	8005af8 <HAL_TIMEx_MasterConfigSynchronization>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8001698:	f7ff fde4 	bl	8001264 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800169c:	2330      	movs	r3, #48	; 0x30
 800169e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016a4:	2300      	movs	r3, #0
 80016a6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016a8:	2300      	movs	r3, #0
 80016aa:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016b0:	2300      	movs	r3, #0
 80016b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016b4:	2300      	movs	r3, #0
 80016b6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016b8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016bc:	2200      	movs	r2, #0
 80016be:	4619      	mov	r1, r3
 80016c0:	481e      	ldr	r0, [pc, #120]	; (800173c <MX_TIM1_Init+0x16c>)
 80016c2:	f002 fcf1 	bl	80040a8 <HAL_TIM_OC_ConfigChannel>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80016cc:	f7ff fdca 	bl	8001264 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016e8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80016ee:	2300      	movs	r3, #0
 80016f0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80016f2:	2300      	movs	r3, #0
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016fa:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001700:	2300      	movs	r3, #0
 8001702:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001704:	2300      	movs	r3, #0
 8001706:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001708:	1d3b      	adds	r3, r7, #4
 800170a:	4619      	mov	r1, r3
 800170c:	480b      	ldr	r0, [pc, #44]	; (800173c <MX_TIM1_Init+0x16c>)
 800170e:	f004 fb57 	bl	8005dc0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001718:	f7ff fda4 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 800171c:	4807      	ldr	r0, [pc, #28]	; (800173c <MX_TIM1_Init+0x16c>)
 800171e:	f001 fe0d 	bl	800333c <HAL_TIM_Base_Start_IT>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65535-1000);
 8001722:	4b06      	ldr	r3, [pc, #24]	; (800173c <MX_TIM1_Init+0x16c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f64f 4217 	movw	r2, #64535	; 0xfc17
 800172a:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 800172c:	2100      	movs	r1, #0
 800172e:	4803      	ldr	r0, [pc, #12]	; (800173c <MX_TIM1_Init+0x16c>)
 8001730:	f001 ffa4 	bl	800367c <HAL_TIM_OC_Start_IT>
  /* USER CODE END TIM1_Init 2 */

}
 8001734:	bf00      	nop
 8001736:	3770      	adds	r7, #112	; 0x70
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000840 	.word	0x20000840
 8001740:	40012c00 	.word	0x40012c00

08001744 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a11      	ldr	r2, [pc, #68]	; (8001798 <HAL_TIM_Base_MspInit+0x54>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d11b      	bne.n	800178e <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001756:	4b11      	ldr	r3, [pc, #68]	; (800179c <HAL_TIM_Base_MspInit+0x58>)
 8001758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800175a:	4a10      	ldr	r2, [pc, #64]	; (800179c <HAL_TIM_Base_MspInit+0x58>)
 800175c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001760:	6613      	str	r3, [r2, #96]	; 0x60
 8001762:	4b0e      	ldr	r3, [pc, #56]	; (800179c <HAL_TIM_Base_MspInit+0x58>)
 8001764:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001766:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 800176e:	2200      	movs	r2, #0
 8001770:	2105      	movs	r1, #5
 8001772:	2019      	movs	r0, #25
 8001774:	f000 fa0a 	bl	8001b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001778:	2019      	movs	r0, #25
 800177a:	f000 fa31 	bl	8001be0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2105      	movs	r1, #5
 8001782:	201b      	movs	r0, #27
 8001784:	f000 fa02 	bl	8001b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001788:	201b      	movs	r0, #27
 800178a:	f000 fa29 	bl	8001be0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40012c00 	.word	0x40012c00
 800179c:	40021000 	.word	0x40021000

080017a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017a0:	480d      	ldr	r0, [pc, #52]	; (80017d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017a4:	480d      	ldr	r0, [pc, #52]	; (80017dc <LoopForever+0x6>)
  ldr r1, =_edata
 80017a6:	490e      	ldr	r1, [pc, #56]	; (80017e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017a8:	4a0e      	ldr	r2, [pc, #56]	; (80017e4 <LoopForever+0xe>)
  movs r3, #0
 80017aa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80017ac:	e002      	b.n	80017b4 <LoopCopyDataInit>

080017ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017b2:	3304      	adds	r3, #4

080017b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017b8:	d3f9      	bcc.n	80017ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ba:	4a0b      	ldr	r2, [pc, #44]	; (80017e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017bc:	4c0b      	ldr	r4, [pc, #44]	; (80017ec <LoopForever+0x16>)
  movs r3, #0
 80017be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c0:	e001      	b.n	80017c6 <LoopFillZerobss>

080017c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c4:	3204      	adds	r2, #4

080017c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017c8:	d3fb      	bcc.n	80017c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017ca:	f7ff feef 	bl	80015ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017ce:	f009 fb11 	bl	800adf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017d2:	f7ff fcdb 	bl	800118c <main>

080017d6 <LoopForever>:

LoopForever:
    b LoopForever
 80017d6:	e7fe      	b.n	80017d6 <LoopForever>
  ldr   r0, =_estack
 80017d8:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80017dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80017e4:	0800ba24 	.word	0x0800ba24
  ldr r2, =_sbss
 80017e8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80017ec:	20009434 	.word	0x20009434

080017f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017f0:	e7fe      	b.n	80017f0 <ADC1_2_IRQHandler>

080017f2 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b084      	sub	sp, #16
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d104      	bne.n	800180a <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001800:	b672      	cpsid	i
}
 8001802:	bf00      	nop
 8001804:	f7ff fd2e 	bl	8001264 <Error_Handler>
 8001808:	e7fe      	b.n	8001808 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	e007      	b.n	8001820 <stm32_lock_init+0x2e>
  {
    lock->basepri[i] = 0;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	2100      	movs	r1, #0
 8001816:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	3301      	adds	r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d9f4      	bls.n	8001810 <stm32_lock_init+0x1e>
  }
  lock->nesting_level = 0;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	721a      	strb	r2, [r3, #8]
}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d104      	bne.n	800184c <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001842:	b672      	cpsid	i
}
 8001844:	bf00      	nop
 8001846:	f7ff fd0d 	bl	8001264 <Error_Handler>
 800184a:	e7fe      	b.n	800184a <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	7a1b      	ldrb	r3, [r3, #8]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d904      	bls.n	800185e <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001854:	b672      	cpsid	i
}
 8001856:	bf00      	nop
 8001858:	f7ff fd04 	bl	8001264 <Error_Handler>
 800185c:	e7fe      	b.n	800185c <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	7a1b      	ldrb	r3, [r3, #8]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	b2d1      	uxtb	r1, r2
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	7211      	strb	r1, [r2, #8]
 800186a:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800186c:	f3ef 8211 	mrs	r2, BASEPRI
 8001870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001874:	f383 8811 	msr	BASEPRI, r3
 8001878:	f3bf 8f6f 	isb	sy
 800187c:	f3bf 8f4f 	dsb	sy
 8001880:	60fa      	str	r2, [r7, #12]
 8001882:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800188c:	bf00      	nop
 800188e:	3710      	adds	r7, #16
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d104      	bne.n	80018ac <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80018a2:	b672      	cpsid	i
}
 80018a4:	bf00      	nop
 80018a6:	f7ff fcdd 	bl	8001264 <Error_Handler>
 80018aa:	e7fe      	b.n	80018aa <stm32_lock_release+0x16>
  lock->nesting_level--;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	7a1b      	ldrb	r3, [r3, #8]
 80018b0:	3b01      	subs	r3, #1
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	7a1b      	ldrb	r3, [r3, #8]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d904      	bls.n	80018ca <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 80018c0:	b672      	cpsid	i
}
 80018c2:	bf00      	nop
 80018c4:	f7ff fcce 	bl	8001264 <Error_Handler>
 80018c8:	e7fe      	b.n	80018c8 <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	7a1b      	ldrb	r3, [r3, #8]
 80018ce:	461a      	mov	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80018de:	bf00      	nop
}
 80018e0:	bf00      	nop
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d105      	bne.n	8001902 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80018f6:	f009 fa77 	bl	800ade8 <__errno>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2216      	movs	r2, #22
 80018fe:	601a      	str	r2, [r3, #0]
    return;
 8001900:	e015      	b.n	800192e <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8001902:	200c      	movs	r0, #12
 8001904:	f008 fe8e 	bl	800a624 <malloc>
 8001908:	4603      	mov	r3, r0
 800190a:	461a      	mov	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d005      	beq.n	8001924 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff68 	bl	80017f2 <stm32_lock_init>
    return;
 8001922:	e004      	b.n	800192e <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 8001924:	b672      	cpsid	i
}
 8001926:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8001928:	f7ff fc9c 	bl	8001264 <Error_Handler>
 800192c:	e7fe      	b.n	800192c <__retarget_lock_init_recursive+0x44>
}
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d104      	bne.n	800194c <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001942:	b672      	cpsid	i
}
 8001944:	bf00      	nop
 8001946:	f7ff fc8d 	bl	8001264 <Error_Handler>
 800194a:	e7fe      	b.n	800194a <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff ff70 	bl	8001834 <stm32_lock_acquire>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d104      	bne.n	8001974 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800196a:	b672      	cpsid	i
}
 800196c:	bf00      	nop
 800196e:	f7ff fc79 	bl	8001264 <Error_Handler>
 8001972:	e7fe      	b.n	8001972 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff ff8c 	bl	8001894 <stm32_lock_release>
}
 800197c:	bf00      	nop
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800198e:	2003      	movs	r0, #3
 8001990:	f000 f8dc 	bl	8001b4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001994:	200f      	movs	r0, #15
 8001996:	f7ff fc9b 	bl	80012d0 <HAL_InitTick>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d002      	beq.n	80019a6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	71fb      	strb	r3, [r7, #7]
 80019a4:	e001      	b.n	80019aa <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019a6:	f7ff fc69 	bl	800127c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019aa:	79fb      	ldrb	r3, [r7, #7]

}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b8:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <HAL_IncTick+0x1c>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <HAL_IncTick+0x20>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4413      	add	r3, r2
 80019c2:	4a03      	ldr	r2, [pc, #12]	; (80019d0 <HAL_IncTick+0x1c>)
 80019c4:	6013      	str	r3, [r2, #0]
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	200008a4 	.word	0x200008a4
 80019d4:	20000008 	.word	0x20000008

080019d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return uwTick;
 80019dc:	4b03      	ldr	r3, [pc, #12]	; (80019ec <HAL_GetTick+0x14>)
 80019de:	681b      	ldr	r3, [r3, #0]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	200008a4 	.word	0x200008a4

080019f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a00:	4b0c      	ldr	r3, [pc, #48]	; (8001a34 <__NVIC_SetPriorityGrouping+0x44>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a22:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <__NVIC_SetPriorityGrouping+0x44>)
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	60d3      	str	r3, [r2, #12]
}
 8001a28:	bf00      	nop
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	e000ed00 	.word	0xe000ed00

08001a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a3c:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <__NVIC_GetPriorityGrouping+0x18>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	0a1b      	lsrs	r3, r3, #8
 8001a42:	f003 0307 	and.w	r3, r3, #7
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	db0b      	blt.n	8001a7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	f003 021f 	and.w	r2, r3, #31
 8001a6c:	4907      	ldr	r1, [pc, #28]	; (8001a8c <__NVIC_EnableIRQ+0x38>)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	095b      	lsrs	r3, r3, #5
 8001a74:	2001      	movs	r0, #1
 8001a76:	fa00 f202 	lsl.w	r2, r0, r2
 8001a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a7e:	bf00      	nop
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	e000e100 	.word	0xe000e100

08001a90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	6039      	str	r1, [r7, #0]
 8001a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	db0a      	blt.n	8001aba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	490c      	ldr	r1, [pc, #48]	; (8001adc <__NVIC_SetPriority+0x4c>)
 8001aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aae:	0112      	lsls	r2, r2, #4
 8001ab0:	b2d2      	uxtb	r2, r2
 8001ab2:	440b      	add	r3, r1
 8001ab4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ab8:	e00a      	b.n	8001ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	b2da      	uxtb	r2, r3
 8001abe:	4908      	ldr	r1, [pc, #32]	; (8001ae0 <__NVIC_SetPriority+0x50>)
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	f003 030f 	and.w	r3, r3, #15
 8001ac6:	3b04      	subs	r3, #4
 8001ac8:	0112      	lsls	r2, r2, #4
 8001aca:	b2d2      	uxtb	r2, r2
 8001acc:	440b      	add	r3, r1
 8001ace:	761a      	strb	r2, [r3, #24]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	e000e100 	.word	0xe000e100
 8001ae0:	e000ed00 	.word	0xe000ed00

08001ae4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b089      	sub	sp, #36	; 0x24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	f1c3 0307 	rsb	r3, r3, #7
 8001afe:	2b04      	cmp	r3, #4
 8001b00:	bf28      	it	cs
 8001b02:	2304      	movcs	r3, #4
 8001b04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	3304      	adds	r3, #4
 8001b0a:	2b06      	cmp	r3, #6
 8001b0c:	d902      	bls.n	8001b14 <NVIC_EncodePriority+0x30>
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	3b03      	subs	r3, #3
 8001b12:	e000      	b.n	8001b16 <NVIC_EncodePriority+0x32>
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b18:	f04f 32ff 	mov.w	r2, #4294967295
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	43da      	mvns	r2, r3
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	401a      	ands	r2, r3
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	fa01 f303 	lsl.w	r3, r1, r3
 8001b36:	43d9      	mvns	r1, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b3c:	4313      	orrs	r3, r2
         );
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3724      	adds	r7, #36	; 0x24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b07      	cmp	r3, #7
 8001b58:	d00f      	beq.n	8001b7a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b06      	cmp	r3, #6
 8001b5e:	d00c      	beq.n	8001b7a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2b05      	cmp	r3, #5
 8001b64:	d009      	beq.n	8001b7a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d006      	beq.n	8001b7a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b03      	cmp	r3, #3
 8001b70:	d003      	beq.n	8001b7a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b72:	21a6      	movs	r1, #166	; 0xa6
 8001b74:	4804      	ldr	r0, [pc, #16]	; (8001b88 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001b76:	f7ff fb7a 	bl	800126e <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7ff ff38 	bl	80019f0 <__NVIC_SetPriorityGrouping>
}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	0800b758 	.word	0x0800b758

08001b8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
 8001b98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2b0f      	cmp	r3, #15
 8001b9e:	d903      	bls.n	8001ba8 <HAL_NVIC_SetPriority+0x1c>
 8001ba0:	21be      	movs	r1, #190	; 0xbe
 8001ba2:	480e      	ldr	r0, [pc, #56]	; (8001bdc <HAL_NVIC_SetPriority+0x50>)
 8001ba4:	f7ff fb63 	bl	800126e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	2b0f      	cmp	r3, #15
 8001bac:	d903      	bls.n	8001bb6 <HAL_NVIC_SetPriority+0x2a>
 8001bae:	21bf      	movs	r1, #191	; 0xbf
 8001bb0:	480a      	ldr	r0, [pc, #40]	; (8001bdc <HAL_NVIC_SetPriority+0x50>)
 8001bb2:	f7ff fb5c 	bl	800126e <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bb6:	f7ff ff3f 	bl	8001a38 <__NVIC_GetPriorityGrouping>
 8001bba:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	68b9      	ldr	r1, [r7, #8]
 8001bc0:	6978      	ldr	r0, [r7, #20]
 8001bc2:	f7ff ff8f 	bl	8001ae4 <NVIC_EncodePriority>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bcc:	4611      	mov	r1, r2
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ff5e 	bl	8001a90 <__NVIC_SetPriority>
}
 8001bd4:	bf00      	nop
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	0800b758 	.word	0x0800b758

08001be0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	da03      	bge.n	8001bfa <HAL_NVIC_EnableIRQ+0x1a>
 8001bf2:	21d2      	movs	r1, #210	; 0xd2
 8001bf4:	4805      	ldr	r0, [pc, #20]	; (8001c0c <HAL_NVIC_EnableIRQ+0x2c>)
 8001bf6:	f7ff fb3a 	bl	800126e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff ff28 	bl	8001a54 <__NVIC_EnableIRQ>
}
 8001c04:	bf00      	nop
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	0800b758 	.word	0x0800b758

08001c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c24:	d01b      	beq.n	8001c5e <HAL_GPIO_Init+0x4e>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a38      	ldr	r2, [pc, #224]	; (8001d0c <HAL_GPIO_Init+0xfc>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d017      	beq.n	8001c5e <HAL_GPIO_Init+0x4e>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a37      	ldr	r2, [pc, #220]	; (8001d10 <HAL_GPIO_Init+0x100>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d013      	beq.n	8001c5e <HAL_GPIO_Init+0x4e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a36      	ldr	r2, [pc, #216]	; (8001d14 <HAL_GPIO_Init+0x104>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d00f      	beq.n	8001c5e <HAL_GPIO_Init+0x4e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a35      	ldr	r2, [pc, #212]	; (8001d18 <HAL_GPIO_Init+0x108>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d00b      	beq.n	8001c5e <HAL_GPIO_Init+0x4e>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a34      	ldr	r2, [pc, #208]	; (8001d1c <HAL_GPIO_Init+0x10c>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d007      	beq.n	8001c5e <HAL_GPIO_Init+0x4e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a33      	ldr	r2, [pc, #204]	; (8001d20 <HAL_GPIO_Init+0x110>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d003      	beq.n	8001c5e <HAL_GPIO_Init+0x4e>
 8001c56:	21a9      	movs	r1, #169	; 0xa9
 8001c58:	4832      	ldr	r0, [pc, #200]	; (8001d24 <HAL_GPIO_Init+0x114>)
 8001c5a:	f7ff fb08 	bl	800126e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d005      	beq.n	8001c74 <HAL_GPIO_Init+0x64>
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	0c1b      	lsrs	r3, r3, #16
 8001c6e:	041b      	lsls	r3, r3, #16
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <HAL_GPIO_Init+0x6c>
 8001c74:	21aa      	movs	r1, #170	; 0xaa
 8001c76:	482b      	ldr	r0, [pc, #172]	; (8001d24 <HAL_GPIO_Init+0x114>)
 8001c78:	f7ff faf9 	bl	800126e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	f000 820a 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	f000 8205 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2b11      	cmp	r3, #17
 8001c96:	f000 8200 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	f000 81fb 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2b12      	cmp	r3, #18
 8001caa:	f000 81f6 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8001cb6:	f000 81f0 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8001cc2:	f000 81ea 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8001cce:	f000 81e4 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8001cda:	f000 81de 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8001ce6:	f000 81d8 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8001cf2:	f000 81d2 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	2b03      	cmp	r3, #3
 8001cfc:	f000 81cd 	beq.w	800209a <HAL_GPIO_Init+0x48a>
 8001d00:	21ab      	movs	r1, #171	; 0xab
 8001d02:	4808      	ldr	r0, [pc, #32]	; (8001d24 <HAL_GPIO_Init+0x114>)
 8001d04:	f7ff fab3 	bl	800126e <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d08:	e1c7      	b.n	800209a <HAL_GPIO_Init+0x48a>
 8001d0a:	bf00      	nop
 8001d0c:	48000400 	.word	0x48000400
 8001d10:	48000800 	.word	0x48000800
 8001d14:	48000c00 	.word	0x48000c00
 8001d18:	48001000 	.word	0x48001000
 8001d1c:	48001400 	.word	0x48001400
 8001d20:	48001800 	.word	0x48001800
 8001d24:	0800b794 	.word	0x0800b794
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	fa01 f303 	lsl.w	r3, r1, r3
 8001d34:	4013      	ands	r3, r2
 8001d36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 81aa 	beq.w	8002094 <HAL_GPIO_Init+0x484>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f003 0303 	and.w	r3, r3, #3
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d005      	beq.n	8001d58 <HAL_GPIO_Init+0x148>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d144      	bne.n	8001de2 <HAL_GPIO_Init+0x1d2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d00f      	beq.n	8001d80 <HAL_GPIO_Init+0x170>
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d00b      	beq.n	8001d80 <HAL_GPIO_Init+0x170>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d007      	beq.n	8001d80 <HAL_GPIO_Init+0x170>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	2b03      	cmp	r3, #3
 8001d76:	d003      	beq.n	8001d80 <HAL_GPIO_Init+0x170>
 8001d78:	21bb      	movs	r1, #187	; 0xbb
 8001d7a:	488b      	ldr	r0, [pc, #556]	; (8001fa8 <HAL_GPIO_Init+0x398>)
 8001d7c:	f7ff fa77 	bl	800126e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4013      	ands	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	68da      	ldr	r2, [r3, #12]
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001db6:	2201      	movs	r2, #1
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	091b      	lsrs	r3, r3, #4
 8001dcc:	f003 0201 	and.w	r2, r3, #1
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d027      	beq.n	8001e3e <HAL_GPIO_Init+0x22e>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00b      	beq.n	8001e0e <HAL_GPIO_Init+0x1fe>
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d007      	beq.n	8001e0e <HAL_GPIO_Init+0x1fe>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d003      	beq.n	8001e0e <HAL_GPIO_Init+0x1fe>
 8001e06:	21cc      	movs	r1, #204	; 0xcc
 8001e08:	4867      	ldr	r0, [pc, #412]	; (8001fa8 <HAL_GPIO_Init+0x398>)
 8001e0a:	f7ff fa30 	bl	800126e <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	2203      	movs	r2, #3
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4013      	ands	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 0303 	and.w	r3, r3, #3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d14b      	bne.n	8001ee2 <HAL_GPIO_Init+0x2d2>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e50:	d01b      	beq.n	8001e8a <HAL_GPIO_Init+0x27a>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a55      	ldr	r2, [pc, #340]	; (8001fac <HAL_GPIO_Init+0x39c>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d017      	beq.n	8001e8a <HAL_GPIO_Init+0x27a>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a54      	ldr	r2, [pc, #336]	; (8001fb0 <HAL_GPIO_Init+0x3a0>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d013      	beq.n	8001e8a <HAL_GPIO_Init+0x27a>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a53      	ldr	r2, [pc, #332]	; (8001fb4 <HAL_GPIO_Init+0x3a4>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00f      	beq.n	8001e8a <HAL_GPIO_Init+0x27a>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a52      	ldr	r2, [pc, #328]	; (8001fb8 <HAL_GPIO_Init+0x3a8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d00b      	beq.n	8001e8a <HAL_GPIO_Init+0x27a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a51      	ldr	r2, [pc, #324]	; (8001fbc <HAL_GPIO_Init+0x3ac>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d007      	beq.n	8001e8a <HAL_GPIO_Init+0x27a>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a50      	ldr	r2, [pc, #320]	; (8001fc0 <HAL_GPIO_Init+0x3b0>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d003      	beq.n	8001e8a <HAL_GPIO_Init+0x27a>
 8001e82:	21d9      	movs	r1, #217	; 0xd9
 8001e84:	4848      	ldr	r0, [pc, #288]	; (8001fa8 <HAL_GPIO_Init+0x398>)
 8001e86:	f7ff f9f2 	bl	800126e <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	2b0f      	cmp	r3, #15
 8001e90:	d903      	bls.n	8001e9a <HAL_GPIO_Init+0x28a>
 8001e92:	21da      	movs	r1, #218	; 0xda
 8001e94:	4844      	ldr	r0, [pc, #272]	; (8001fa8 <HAL_GPIO_Init+0x398>)
 8001e96:	f7ff f9ea 	bl	800126e <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	08da      	lsrs	r2, r3, #3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3208      	adds	r2, #8
 8001ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	220f      	movs	r2, #15
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	691a      	ldr	r2, [r3, #16]
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	f003 0307 	and.w	r3, r3, #7
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	08da      	lsrs	r2, r3, #3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3208      	adds	r2, #8
 8001edc:	6939      	ldr	r1, [r7, #16]
 8001ede:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	2203      	movs	r2, #3
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 0203 	and.w	r2, r3, #3
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 80b8 	beq.w	8002094 <HAL_GPIO_Init+0x484>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f24:	4b27      	ldr	r3, [pc, #156]	; (8001fc4 <HAL_GPIO_Init+0x3b4>)
 8001f26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f28:	4a26      	ldr	r2, [pc, #152]	; (8001fc4 <HAL_GPIO_Init+0x3b4>)
 8001f2a:	f043 0301 	orr.w	r3, r3, #1
 8001f2e:	6613      	str	r3, [r2, #96]	; 0x60
 8001f30:	4b24      	ldr	r3, [pc, #144]	; (8001fc4 <HAL_GPIO_Init+0x3b4>)
 8001f32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f34:	f003 0301 	and.w	r3, r3, #1
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f3c:	4a22      	ldr	r2, [pc, #136]	; (8001fc8 <HAL_GPIO_Init+0x3b8>)
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	089b      	lsrs	r3, r3, #2
 8001f42:	3302      	adds	r3, #2
 8001f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f003 0303 	and.w	r3, r3, #3
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	220f      	movs	r2, #15
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f66:	d031      	beq.n	8001fcc <HAL_GPIO_Init+0x3bc>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a10      	ldr	r2, [pc, #64]	; (8001fac <HAL_GPIO_Init+0x39c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d019      	beq.n	8001fa4 <HAL_GPIO_Init+0x394>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a0f      	ldr	r2, [pc, #60]	; (8001fb0 <HAL_GPIO_Init+0x3a0>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d013      	beq.n	8001fa0 <HAL_GPIO_Init+0x390>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a0e      	ldr	r2, [pc, #56]	; (8001fb4 <HAL_GPIO_Init+0x3a4>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d00d      	beq.n	8001f9c <HAL_GPIO_Init+0x38c>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a0d      	ldr	r2, [pc, #52]	; (8001fb8 <HAL_GPIO_Init+0x3a8>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d007      	beq.n	8001f98 <HAL_GPIO_Init+0x388>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a0c      	ldr	r2, [pc, #48]	; (8001fbc <HAL_GPIO_Init+0x3ac>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d101      	bne.n	8001f94 <HAL_GPIO_Init+0x384>
 8001f90:	2305      	movs	r3, #5
 8001f92:	e01c      	b.n	8001fce <HAL_GPIO_Init+0x3be>
 8001f94:	2306      	movs	r3, #6
 8001f96:	e01a      	b.n	8001fce <HAL_GPIO_Init+0x3be>
 8001f98:	2304      	movs	r3, #4
 8001f9a:	e018      	b.n	8001fce <HAL_GPIO_Init+0x3be>
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e016      	b.n	8001fce <HAL_GPIO_Init+0x3be>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e014      	b.n	8001fce <HAL_GPIO_Init+0x3be>
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e012      	b.n	8001fce <HAL_GPIO_Init+0x3be>
 8001fa8:	0800b794 	.word	0x0800b794
 8001fac:	48000400 	.word	0x48000400
 8001fb0:	48000800 	.word	0x48000800
 8001fb4:	48000c00 	.word	0x48000c00
 8001fb8:	48001000 	.word	0x48001000
 8001fbc:	48001400 	.word	0x48001400
 8001fc0:	48001800 	.word	0x48001800
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	40010000 	.word	0x40010000
 8001fcc:	2300      	movs	r3, #0
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	f002 0203 	and.w	r2, r2, #3
 8001fd4:	0092      	lsls	r2, r2, #2
 8001fd6:	4093      	lsls	r3, r2
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fde:	4935      	ldr	r1, [pc, #212]	; (80020b4 <HAL_GPIO_Init+0x4a4>)
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	089b      	lsrs	r3, r3, #2
 8001fe4:	3302      	adds	r3, #2
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001fec:	4b32      	ldr	r3, [pc, #200]	; (80020b8 <HAL_GPIO_Init+0x4a8>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x400>
        {
          temp |= iocurrent;
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	4313      	orrs	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002010:	4a29      	ldr	r2, [pc, #164]	; (80020b8 <HAL_GPIO_Init+0x4a8>)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002016:	4b28      	ldr	r3, [pc, #160]	; (80020b8 <HAL_GPIO_Init+0x4a8>)
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x42a>
        {
          temp |= iocurrent;
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800203a:	4a1f      	ldr	r2, [pc, #124]	; (80020b8 <HAL_GPIO_Init+0x4a8>)
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002040:	4b1d      	ldr	r3, [pc, #116]	; (80020b8 <HAL_GPIO_Init+0x4a8>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	43db      	mvns	r3, r3
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	4013      	ands	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <HAL_GPIO_Init+0x454>
        {
          temp |= iocurrent;
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002064:	4a14      	ldr	r2, [pc, #80]	; (80020b8 <HAL_GPIO_Init+0x4a8>)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800206a:	4b13      	ldr	r3, [pc, #76]	; (80020b8 <HAL_GPIO_Init+0x4a8>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	43db      	mvns	r3, r3
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	4013      	ands	r3, r2
 8002078:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_GPIO_Init+0x47e>
        {
          temp |= iocurrent;
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4313      	orrs	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800208e:	4a0a      	ldr	r2, [pc, #40]	; (80020b8 <HAL_GPIO_Init+0x4a8>)
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	3301      	adds	r3, #1
 8002098:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	fa22 f303 	lsr.w	r3, r2, r3
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f47f ae3f 	bne.w	8001d28 <HAL_GPIO_Init+0x118>
  }
}
 80020aa:	bf00      	nop
 80020ac:	bf00      	nop
 80020ae:	3718      	adds	r7, #24
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40010000 	.word	0x40010000
 80020b8:	40010400 	.word	0x40010400

080020bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	460b      	mov	r3, r1
 80020c6:	807b      	strh	r3, [r7, #2]
 80020c8:	4613      	mov	r3, r2
 80020ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80020cc:	887b      	ldrh	r3, [r7, #2]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d004      	beq.n	80020dc <HAL_GPIO_WritePin+0x20>
 80020d2:	887b      	ldrh	r3, [r7, #2]
 80020d4:	0c1b      	lsrs	r3, r3, #16
 80020d6:	041b      	lsls	r3, r3, #16
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d004      	beq.n	80020e6 <HAL_GPIO_WritePin+0x2a>
 80020dc:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 80020e0:	480d      	ldr	r0, [pc, #52]	; (8002118 <HAL_GPIO_WritePin+0x5c>)
 80020e2:	f7ff f8c4 	bl	800126e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80020e6:	787b      	ldrb	r3, [r7, #1]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d007      	beq.n	80020fc <HAL_GPIO_WritePin+0x40>
 80020ec:	787b      	ldrb	r3, [r7, #1]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d004      	beq.n	80020fc <HAL_GPIO_WritePin+0x40>
 80020f2:	f240 119b 	movw	r1, #411	; 0x19b
 80020f6:	4808      	ldr	r0, [pc, #32]	; (8002118 <HAL_GPIO_WritePin+0x5c>)
 80020f8:	f7ff f8b9 	bl	800126e <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80020fc:	787b      	ldrb	r3, [r7, #1]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002102:	887a      	ldrh	r2, [r7, #2]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002108:	e002      	b.n	8002110 <HAL_GPIO_WritePin+0x54>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800210a:	887a      	ldrh	r2, [r7, #2]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	0800b794 	.word	0x0800b794

0800211c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	460b      	mov	r3, r1
 8002126:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002128:	887b      	ldrh	r3, [r7, #2]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d004      	beq.n	8002138 <HAL_GPIO_TogglePin+0x1c>
 800212e:	887b      	ldrh	r3, [r7, #2]
 8002130:	0c1b      	lsrs	r3, r3, #16
 8002132:	041b      	lsls	r3, r3, #16
 8002134:	2b00      	cmp	r3, #0
 8002136:	d004      	beq.n	8002142 <HAL_GPIO_TogglePin+0x26>
 8002138:	f240 11b3 	movw	r1, #435	; 0x1b3
 800213c:	480a      	ldr	r0, [pc, #40]	; (8002168 <HAL_GPIO_TogglePin+0x4c>)
 800213e:	f7ff f896 	bl	800126e <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002148:	887a      	ldrh	r2, [r7, #2]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4013      	ands	r3, r2
 800214e:	041a      	lsls	r2, r3, #16
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	43d9      	mvns	r1, r3
 8002154:	887b      	ldrh	r3, [r7, #2]
 8002156:	400b      	ands	r3, r1
 8002158:	431a      	orrs	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	619a      	str	r2, [r3, #24]
}
 800215e:	bf00      	nop
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	0800b794 	.word	0x0800b794

0800216c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002176:	4b08      	ldr	r3, [pc, #32]	; (8002198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002178:	695a      	ldr	r2, [r3, #20]
 800217a:	88fb      	ldrh	r3, [r7, #6]
 800217c:	4013      	ands	r3, r2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d006      	beq.n	8002190 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002182:	4a05      	ldr	r2, [pc, #20]	; (8002198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002184:	88fb      	ldrh	r3, [r7, #6]
 8002186:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	4618      	mov	r0, r3
 800218c:	f000 f806 	bl	800219c <HAL_GPIO_EXTI_Callback>
  }
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40010400 	.word	0x40010400

0800219c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
	...

080021b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00b      	beq.n	80021da <HAL_PWREx_ControlVoltageScaling+0x26>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021c8:	d007      	beq.n	80021da <HAL_PWREx_ControlVoltageScaling+0x26>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021d0:	d003      	beq.n	80021da <HAL_PWREx_ControlVoltageScaling+0x26>
 80021d2:	219d      	movs	r1, #157	; 0x9d
 80021d4:	484d      	ldr	r0, [pc, #308]	; (800230c <HAL_PWREx_ControlVoltageScaling+0x158>)
 80021d6:	f7ff f84a 	bl	800126e <assert_failed>

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d141      	bne.n	8002264 <HAL_PWREx_ControlVoltageScaling+0xb0>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021e0:	4b4b      	ldr	r3, [pc, #300]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021ec:	d131      	bne.n	8002252 <HAL_PWREx_ControlVoltageScaling+0x9e>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021ee:	4b48      	ldr	r3, [pc, #288]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80021f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021f4:	4a46      	ldr	r2, [pc, #280]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80021f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021fa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021fe:	4b44      	ldr	r3, [pc, #272]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002206:	4a42      	ldr	r2, [pc, #264]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8002208:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800220c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800220e:	4b41      	ldr	r3, [pc, #260]	; (8002314 <HAL_PWREx_ControlVoltageScaling+0x160>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2232      	movs	r2, #50	; 0x32
 8002214:	fb02 f303 	mul.w	r3, r2, r3
 8002218:	4a3f      	ldr	r2, [pc, #252]	; (8002318 <HAL_PWREx_ControlVoltageScaling+0x164>)
 800221a:	fba2 2303 	umull	r2, r3, r2, r3
 800221e:	0c9b      	lsrs	r3, r3, #18
 8002220:	3301      	adds	r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002224:	e002      	b.n	800222c <HAL_PWREx_ControlVoltageScaling+0x78>
      {
        wait_loop_index--;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	3b01      	subs	r3, #1
 800222a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800222c:	4b38      	ldr	r3, [pc, #224]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002238:	d102      	bne.n	8002240 <HAL_PWREx_ControlVoltageScaling+0x8c>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1f2      	bne.n	8002226 <HAL_PWREx_ControlVoltageScaling+0x72>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002240:	4b33      	ldr	r3, [pc, #204]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002248:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800224c:	d158      	bne.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x14c>
      {
        return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e057      	b.n	8002302 <HAL_PWREx_ControlVoltageScaling+0x14e>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002252:	4b2f      	ldr	r3, [pc, #188]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8002254:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002258:	4a2d      	ldr	r2, [pc, #180]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800225a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800225e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002262:	e04d      	b.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x14c>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800226a:	d141      	bne.n	80022f0 <HAL_PWREx_ControlVoltageScaling+0x13c>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800226c:	4b28      	ldr	r3, [pc, #160]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002274:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002278:	d131      	bne.n	80022de <HAL_PWREx_ControlVoltageScaling+0x12a>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800227a:	4b25      	ldr	r3, [pc, #148]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800227c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002280:	4a23      	ldr	r2, [pc, #140]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8002282:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002286:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800228a:	4b21      	ldr	r3, [pc, #132]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002292:	4a1f      	ldr	r2, [pc, #124]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8002294:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002298:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800229a:	4b1e      	ldr	r3, [pc, #120]	; (8002314 <HAL_PWREx_ControlVoltageScaling+0x160>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2232      	movs	r2, #50	; 0x32
 80022a0:	fb02 f303 	mul.w	r3, r2, r3
 80022a4:	4a1c      	ldr	r2, [pc, #112]	; (8002318 <HAL_PWREx_ControlVoltageScaling+0x164>)
 80022a6:	fba2 2303 	umull	r2, r3, r2, r3
 80022aa:	0c9b      	lsrs	r3, r3, #18
 80022ac:	3301      	adds	r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022b0:	e002      	b.n	80022b8 <HAL_PWREx_ControlVoltageScaling+0x104>
      {
        wait_loop_index--;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	3b01      	subs	r3, #1
 80022b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022b8:	4b15      	ldr	r3, [pc, #84]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80022ba:	695b      	ldr	r3, [r3, #20]
 80022bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022c4:	d102      	bne.n	80022cc <HAL_PWREx_ControlVoltageScaling+0x118>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1f2      	bne.n	80022b2 <HAL_PWREx_ControlVoltageScaling+0xfe>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022cc:	4b10      	ldr	r3, [pc, #64]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d8:	d112      	bne.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x14c>
      {
        return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e011      	b.n	8002302 <HAL_PWREx_ControlVoltageScaling+0x14e>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022de:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80022e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022e4:	4a0a      	ldr	r2, [pc, #40]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80022e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ea:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80022ee:	e007      	b.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x14c>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022f0:	4b07      	ldr	r3, [pc, #28]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022f8:	4a05      	ldr	r2, [pc, #20]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80022fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022fe:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	0800b7d0 	.word	0x0800b7d0
 8002310:	40007000 	.word	0x40007000
 8002314:	20000000 	.word	0x20000000
 8002318:	431bde83 	.word	0x431bde83

0800231c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002320:	4b05      	ldr	r3, [pc, #20]	; (8002338 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	4a04      	ldr	r2, [pc, #16]	; (8002338 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002326:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800232a:	6093      	str	r3, [r2, #8]
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40007000 	.word	0x40007000

0800233c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b088      	sub	sp, #32
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d102      	bne.n	8002350 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	f000 bc02 	b.w	8002b54 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d022      	beq.n	800239e <HAL_RCC_OscConfig+0x62>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d11c      	bne.n	800239e <HAL_RCC_OscConfig+0x62>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d116      	bne.n	800239e <HAL_RCC_OscConfig+0x62>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0320 	and.w	r3, r3, #32
 8002378:	2b00      	cmp	r3, #0
 800237a:	d110      	bne.n	800239e <HAL_RCC_OscConfig+0x62>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0308 	and.w	r3, r3, #8
 8002384:	2b00      	cmp	r3, #0
 8002386:	d10a      	bne.n	800239e <HAL_RCC_OscConfig+0x62>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d104      	bne.n	800239e <HAL_RCC_OscConfig+0x62>
 8002394:	f240 1145 	movw	r1, #325	; 0x145
 8002398:	4892      	ldr	r0, [pc, #584]	; (80025e4 <HAL_RCC_OscConfig+0x2a8>)
 800239a:	f7fe ff68 	bl	800126e <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f000 8089 	beq.w	80024be <HAL_RCC_OscConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00e      	beq.n	80023d2 <HAL_RCC_OscConfig+0x96>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023bc:	d009      	beq.n	80023d2 <HAL_RCC_OscConfig+0x96>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023c6:	d004      	beq.n	80023d2 <HAL_RCC_OscConfig+0x96>
 80023c8:	f240 114b 	movw	r1, #331	; 0x14b
 80023cc:	4885      	ldr	r0, [pc, #532]	; (80025e4 <HAL_RCC_OscConfig+0x2a8>)
 80023ce:	f7fe ff4e 	bl	800126e <assert_failed>

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023d2:	4b85      	ldr	r3, [pc, #532]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 030c 	and.w	r3, r3, #12
 80023da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023dc:	4b82      	ldr	r3, [pc, #520]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	2b0c      	cmp	r3, #12
 80023ea:	d102      	bne.n	80023f2 <HAL_RCC_OscConfig+0xb6>
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	2b03      	cmp	r3, #3
 80023f0:	d002      	beq.n	80023f8 <HAL_RCC_OscConfig+0xbc>
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	2b08      	cmp	r3, #8
 80023f6:	d10b      	bne.n	8002410 <HAL_RCC_OscConfig+0xd4>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f8:	4b7b      	ldr	r3, [pc, #492]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d05b      	beq.n	80024bc <HAL_RCC_OscConfig+0x180>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d157      	bne.n	80024bc <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e3a1      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002418:	d106      	bne.n	8002428 <HAL_RCC_OscConfig+0xec>
 800241a:	4b73      	ldr	r3, [pc, #460]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a72      	ldr	r2, [pc, #456]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	e01d      	b.n	8002464 <HAL_RCC_OscConfig+0x128>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002430:	d10c      	bne.n	800244c <HAL_RCC_OscConfig+0x110>
 8002432:	4b6d      	ldr	r3, [pc, #436]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a6c      	ldr	r2, [pc, #432]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002438:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	4b6a      	ldr	r3, [pc, #424]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a69      	ldr	r2, [pc, #420]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	e00b      	b.n	8002464 <HAL_RCC_OscConfig+0x128>
 800244c:	4b66      	ldr	r3, [pc, #408]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a65      	ldr	r2, [pc, #404]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002456:	6013      	str	r3, [r2, #0]
 8002458:	4b63      	ldr	r3, [pc, #396]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a62      	ldr	r2, [pc, #392]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 800245e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002462:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d013      	beq.n	8002494 <HAL_RCC_OscConfig+0x158>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246c:	f7ff fab4 	bl	80019d8 <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002474:	f7ff fab0 	bl	80019d8 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b64      	cmp	r3, #100	; 0x64
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e366      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002486:	4b58      	ldr	r3, [pc, #352]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0f0      	beq.n	8002474 <HAL_RCC_OscConfig+0x138>
 8002492:	e014      	b.n	80024be <HAL_RCC_OscConfig+0x182>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002494:	f7ff faa0 	bl	80019d8 <HAL_GetTick>
 8002498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800249a:	e008      	b.n	80024ae <HAL_RCC_OscConfig+0x172>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800249c:	f7ff fa9c 	bl	80019d8 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b64      	cmp	r3, #100	; 0x64
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e352      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024ae:	4b4e      	ldr	r3, [pc, #312]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1f0      	bne.n	800249c <HAL_RCC_OscConfig+0x160>
 80024ba:	e000      	b.n	80024be <HAL_RCC_OscConfig+0x182>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 8093 	beq.w	80025f2 <HAL_RCC_OscConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d009      	beq.n	80024e8 <HAL_RCC_OscConfig+0x1ac>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024dc:	d004      	beq.n	80024e8 <HAL_RCC_OscConfig+0x1ac>
 80024de:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80024e2:	4840      	ldr	r0, [pc, #256]	; (80025e4 <HAL_RCC_OscConfig+0x2a8>)
 80024e4:	f7fe fec3 	bl	800126e <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	2b7f      	cmp	r3, #127	; 0x7f
 80024ee:	d904      	bls.n	80024fa <HAL_RCC_OscConfig+0x1be>
 80024f0:	f240 1181 	movw	r1, #385	; 0x181
 80024f4:	483b      	ldr	r0, [pc, #236]	; (80025e4 <HAL_RCC_OscConfig+0x2a8>)
 80024f6:	f7fe feba 	bl	800126e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024fa:	4b3b      	ldr	r3, [pc, #236]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 030c 	and.w	r3, r3, #12
 8002502:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002504:	4b38      	ldr	r3, [pc, #224]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f003 0303 	and.w	r3, r3, #3
 800250c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	2b0c      	cmp	r3, #12
 8002512:	d102      	bne.n	800251a <HAL_RCC_OscConfig+0x1de>
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d002      	beq.n	8002520 <HAL_RCC_OscConfig+0x1e4>
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	2b04      	cmp	r3, #4
 800251e:	d11f      	bne.n	8002560 <HAL_RCC_OscConfig+0x224>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002520:	4b31      	ldr	r3, [pc, #196]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <HAL_RCC_OscConfig+0x1fc>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d101      	bne.n	8002538 <HAL_RCC_OscConfig+0x1fc>
      {
        return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e30d      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002538:	4b2b      	ldr	r3, [pc, #172]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	061b      	lsls	r3, r3, #24
 8002546:	4928      	ldr	r1, [pc, #160]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002548:	4313      	orrs	r3, r2
 800254a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800254c:	4b27      	ldr	r3, [pc, #156]	; (80025ec <HAL_RCC_OscConfig+0x2b0>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4618      	mov	r0, r3
 8002552:	f7fe febd 	bl	80012d0 <HAL_InitTick>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d049      	beq.n	80025f0 <HAL_RCC_OscConfig+0x2b4>
        {
          return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e2f9      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d023      	beq.n	80025b0 <HAL_RCC_OscConfig+0x274>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002568:	4b1f      	ldr	r3, [pc, #124]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a1e      	ldr	r2, [pc, #120]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 800256e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002572:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002574:	f7ff fa30 	bl	80019d8 <HAL_GetTick>
 8002578:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x252>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800257c:	f7ff fa2c 	bl	80019d8 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x252>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e2e2      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800258e:	4b16      	ldr	r3, [pc, #88]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x240>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259a:	4b13      	ldr	r3, [pc, #76]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	061b      	lsls	r3, r3, #24
 80025a8:	490f      	ldr	r1, [pc, #60]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	604b      	str	r3, [r1, #4]
 80025ae:	e020      	b.n	80025f2 <HAL_RCC_OscConfig+0x2b6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025b0:	4b0d      	ldr	r3, [pc, #52]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a0c      	ldr	r2, [pc, #48]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80025b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025bc:	f7ff fa0c 	bl	80019d8 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x29a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025c4:	f7ff fa08 	bl	80019d8 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e2be      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025d6:	4b04      	ldr	r3, [pc, #16]	; (80025e8 <HAL_RCC_OscConfig+0x2ac>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x288>
 80025e2:	e006      	b.n	80025f2 <HAL_RCC_OscConfig+0x2b6>
 80025e4:	0800b80c 	.word	0x0800b80c
 80025e8:	40021000 	.word	0x40021000
 80025ec:	20000004 	.word	0x20000004
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d049      	beq.n	8002692 <HAL_RCC_OscConfig+0x356>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d008      	beq.n	8002618 <HAL_RCC_OscConfig+0x2dc>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d004      	beq.n	8002618 <HAL_RCC_OscConfig+0x2dc>
 800260e:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 8002612:	48a3      	ldr	r0, [pc, #652]	; (80028a0 <HAL_RCC_OscConfig+0x564>)
 8002614:	f7fe fe2b 	bl	800126e <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d01c      	beq.n	800265a <HAL_RCC_OscConfig+0x31e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002620:	4ba0      	ldr	r3, [pc, #640]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002622:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002626:	4a9f      	ldr	r2, [pc, #636]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002628:	f043 0301 	orr.w	r3, r3, #1
 800262c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002630:	f7ff f9d2 	bl	80019d8 <HAL_GetTick>
 8002634:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0x30e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002638:	f7ff f9ce 	bl	80019d8 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x30e>
        {
          return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e284      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800264a:	4b96      	ldr	r3, [pc, #600]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 800264c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002650:	f003 0302 	and.w	r3, r3, #2
 8002654:	2b00      	cmp	r3, #0
 8002656:	d0ef      	beq.n	8002638 <HAL_RCC_OscConfig+0x2fc>
 8002658:	e01b      	b.n	8002692 <HAL_RCC_OscConfig+0x356>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800265a:	4b92      	ldr	r3, [pc, #584]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 800265c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002660:	4a90      	ldr	r2, [pc, #576]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002662:	f023 0301 	bic.w	r3, r3, #1
 8002666:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800266a:	f7ff f9b5 	bl	80019d8 <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002672:	f7ff f9b1 	bl	80019d8 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e267      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002684:	4b87      	ldr	r3, [pc, #540]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002686:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1ef      	bne.n	8002672 <HAL_RCC_OscConfig+0x336>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0304 	and.w	r3, r3, #4
 800269a:	2b00      	cmp	r3, #0
 800269c:	f000 80b7 	beq.w	800280e <HAL_RCC_OscConfig+0x4d2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a0:	2300      	movs	r3, #0
 80026a2:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00c      	beq.n	80026c6 <HAL_RCC_OscConfig+0x38a>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d008      	beq.n	80026c6 <HAL_RCC_OscConfig+0x38a>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	2b05      	cmp	r3, #5
 80026ba:	d004      	beq.n	80026c6 <HAL_RCC_OscConfig+0x38a>
 80026bc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80026c0:	4877      	ldr	r0, [pc, #476]	; (80028a0 <HAL_RCC_OscConfig+0x564>)
 80026c2:	f7fe fdd4 	bl	800126e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026c6:	4b77      	ldr	r3, [pc, #476]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 80026c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_RCC_OscConfig+0x39a>
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <HAL_RCC_OscConfig+0x39c>
 80026d6:	2300      	movs	r3, #0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d00d      	beq.n	80026f8 <HAL_RCC_OscConfig+0x3bc>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026dc:	4b71      	ldr	r3, [pc, #452]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 80026de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026e0:	4a70      	ldr	r2, [pc, #448]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 80026e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026e6:	6593      	str	r3, [r2, #88]	; 0x58
 80026e8:	4b6e      	ldr	r3, [pc, #440]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 80026ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026f4:	2301      	movs	r3, #1
 80026f6:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f8:	4b6b      	ldr	r3, [pc, #428]	; (80028a8 <HAL_RCC_OscConfig+0x56c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002700:	2b00      	cmp	r3, #0
 8002702:	d118      	bne.n	8002736 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002704:	4b68      	ldr	r3, [pc, #416]	; (80028a8 <HAL_RCC_OscConfig+0x56c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a67      	ldr	r2, [pc, #412]	; (80028a8 <HAL_RCC_OscConfig+0x56c>)
 800270a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800270e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002710:	f7ff f962 	bl	80019d8 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x3ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002718:	f7ff f95e 	bl	80019d8 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e214      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800272a:	4b5f      	ldr	r3, [pc, #380]	; (80028a8 <HAL_RCC_OscConfig+0x56c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002732:	2b00      	cmp	r3, #0
 8002734:	d0f0      	beq.n	8002718 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d108      	bne.n	8002750 <HAL_RCC_OscConfig+0x414>
 800273e:	4b59      	ldr	r3, [pc, #356]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002744:	4a57      	ldr	r2, [pc, #348]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002746:	f043 0301 	orr.w	r3, r3, #1
 800274a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800274e:	e024      	b.n	800279a <HAL_RCC_OscConfig+0x45e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b05      	cmp	r3, #5
 8002756:	d110      	bne.n	800277a <HAL_RCC_OscConfig+0x43e>
 8002758:	4b52      	ldr	r3, [pc, #328]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 800275a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800275e:	4a51      	ldr	r2, [pc, #324]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002760:	f043 0304 	orr.w	r3, r3, #4
 8002764:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002768:	4b4e      	ldr	r3, [pc, #312]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 800276a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276e:	4a4d      	ldr	r2, [pc, #308]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002770:	f043 0301 	orr.w	r3, r3, #1
 8002774:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002778:	e00f      	b.n	800279a <HAL_RCC_OscConfig+0x45e>
 800277a:	4b4a      	ldr	r3, [pc, #296]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 800277c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002780:	4a48      	ldr	r2, [pc, #288]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002782:	f023 0301 	bic.w	r3, r3, #1
 8002786:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800278a:	4b46      	ldr	r3, [pc, #280]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 800278c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002790:	4a44      	ldr	r2, [pc, #272]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002792:	f023 0304 	bic.w	r3, r3, #4
 8002796:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d016      	beq.n	80027d0 <HAL_RCC_OscConfig+0x494>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a2:	f7ff f919 	bl	80019d8 <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027a8:	e00a      	b.n	80027c0 <HAL_RCC_OscConfig+0x484>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027aa:	f7ff f915 	bl	80019d8 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x484>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e1c9      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027c0:	4b38      	ldr	r3, [pc, #224]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 80027c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0ed      	beq.n	80027aa <HAL_RCC_OscConfig+0x46e>
 80027ce:	e015      	b.n	80027fc <HAL_RCC_OscConfig+0x4c0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d0:	f7ff f902 	bl	80019d8 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027d6:	e00a      	b.n	80027ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027d8:	f7ff f8fe 	bl	80019d8 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e1b2      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027ee:	4b2d      	ldr	r3, [pc, #180]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 80027f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1ed      	bne.n	80027d8 <HAL_RCC_OscConfig+0x49c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027fc:	7ffb      	ldrb	r3, [r7, #31]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d105      	bne.n	800280e <HAL_RCC_OscConfig+0x4d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002802:	4b28      	ldr	r3, [pc, #160]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002806:	4a27      	ldr	r2, [pc, #156]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002808:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800280c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0320 	and.w	r3, r3, #32
 8002816:	2b00      	cmp	r3, #0
 8002818:	d04f      	beq.n	80028ba <HAL_RCC_OscConfig+0x57e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d008      	beq.n	8002834 <HAL_RCC_OscConfig+0x4f8>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d004      	beq.n	8002834 <HAL_RCC_OscConfig+0x4f8>
 800282a:	f240 213b 	movw	r1, #571	; 0x23b
 800282e:	481c      	ldr	r0, [pc, #112]	; (80028a0 <HAL_RCC_OscConfig+0x564>)
 8002830:	f7fe fd1d 	bl	800126e <assert_failed>

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	699b      	ldr	r3, [r3, #24]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d01c      	beq.n	8002876 <HAL_RCC_OscConfig+0x53a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800283c:	4b19      	ldr	r3, [pc, #100]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 800283e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002842:	4a18      	ldr	r2, [pc, #96]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284c:	f7ff f8c4 	bl	80019d8 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x52a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002854:	f7ff f8c0 	bl	80019d8 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x52a>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e176      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002866:	4b0f      	ldr	r3, [pc, #60]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002868:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0ef      	beq.n	8002854 <HAL_RCC_OscConfig+0x518>
 8002874:	e021      	b.n	80028ba <HAL_RCC_OscConfig+0x57e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002876:	4b0b      	ldr	r3, [pc, #44]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 8002878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800287c:	4a09      	ldr	r2, [pc, #36]	; (80028a4 <HAL_RCC_OscConfig+0x568>)
 800287e:	f023 0301 	bic.w	r3, r3, #1
 8002882:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002886:	f7ff f8a7 	bl	80019d8 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800288c:	e00e      	b.n	80028ac <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800288e:	f7ff f8a3 	bl	80019d8 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d907      	bls.n	80028ac <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e159      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
 80028a0:	0800b80c 	.word	0x0800b80c
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028ac:	4b89      	ldr	r3, [pc, #548]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 80028ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1e9      	bne.n	800288e <HAL_RCC_OscConfig+0x552>
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00c      	beq.n	80028dc <HAL_RCC_OscConfig+0x5a0>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69db      	ldr	r3, [r3, #28]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d008      	beq.n	80028dc <HAL_RCC_OscConfig+0x5a0>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d004      	beq.n	80028dc <HAL_RCC_OscConfig+0x5a0>
 80028d2:	f44f 7119 	mov.w	r1, #612	; 0x264
 80028d6:	4880      	ldr	r0, [pc, #512]	; (8002ad8 <HAL_RCC_OscConfig+0x79c>)
 80028d8:	f7fe fcc9 	bl	800126e <assert_failed>

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f000 8136 	beq.w	8002b52 <HAL_RCC_OscConfig+0x816>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028e6:	4b7b      	ldr	r3, [pc, #492]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 030c 	and.w	r3, r3, #12
 80028ee:	2b0c      	cmp	r3, #12
 80028f0:	f000 80ea 	beq.w	8002ac8 <HAL_RCC_OscConfig+0x78c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	69db      	ldr	r3, [r3, #28]
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	f040 80bd 	bne.w	8002a78 <HAL_RCC_OscConfig+0x73c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00c      	beq.n	8002920 <HAL_RCC_OscConfig+0x5e4>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	2b02      	cmp	r3, #2
 800290c:	d008      	beq.n	8002920 <HAL_RCC_OscConfig+0x5e4>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	2b03      	cmp	r3, #3
 8002914:	d004      	beq.n	8002920 <HAL_RCC_OscConfig+0x5e4>
 8002916:	f240 216e 	movw	r1, #622	; 0x26e
 800291a:	486f      	ldr	r0, [pc, #444]	; (8002ad8 <HAL_RCC_OscConfig+0x79c>)
 800291c:	f7fe fca7 	bl	800126e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <HAL_RCC_OscConfig+0x5f4>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292c:	2b10      	cmp	r3, #16
 800292e:	d904      	bls.n	800293a <HAL_RCC_OscConfig+0x5fe>
 8002930:	f240 216f 	movw	r1, #623	; 0x26f
 8002934:	4868      	ldr	r0, [pc, #416]	; (8002ad8 <HAL_RCC_OscConfig+0x79c>)
 8002936:	f7fe fc9a 	bl	800126e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293e:	2b07      	cmp	r3, #7
 8002940:	d903      	bls.n	800294a <HAL_RCC_OscConfig+0x60e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002946:	2b7f      	cmp	r3, #127	; 0x7f
 8002948:	d904      	bls.n	8002954 <HAL_RCC_OscConfig+0x618>
 800294a:	f44f 711c 	mov.w	r1, #624	; 0x270
 800294e:	4862      	ldr	r0, [pc, #392]	; (8002ad8 <HAL_RCC_OscConfig+0x79c>)
 8002950:	f7fe fc8d 	bl	800126e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002958:	2b01      	cmp	r3, #1
 800295a:	d903      	bls.n	8002964 <HAL_RCC_OscConfig+0x628>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002960:	2b1f      	cmp	r3, #31
 8002962:	d904      	bls.n	800296e <HAL_RCC_OscConfig+0x632>
 8002964:	f240 2171 	movw	r1, #625	; 0x271
 8002968:	485b      	ldr	r0, [pc, #364]	; (8002ad8 <HAL_RCC_OscConfig+0x79c>)
 800296a:	f7fe fc80 	bl	800126e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002972:	2b02      	cmp	r3, #2
 8002974:	d010      	beq.n	8002998 <HAL_RCC_OscConfig+0x65c>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	2b04      	cmp	r3, #4
 800297c:	d00c      	beq.n	8002998 <HAL_RCC_OscConfig+0x65c>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	2b06      	cmp	r3, #6
 8002984:	d008      	beq.n	8002998 <HAL_RCC_OscConfig+0x65c>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	2b08      	cmp	r3, #8
 800298c:	d004      	beq.n	8002998 <HAL_RCC_OscConfig+0x65c>
 800298e:	f240 2172 	movw	r1, #626	; 0x272
 8002992:	4851      	ldr	r0, [pc, #324]	; (8002ad8 <HAL_RCC_OscConfig+0x79c>)
 8002994:	f7fe fc6b 	bl	800126e <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800299c:	2b02      	cmp	r3, #2
 800299e:	d010      	beq.n	80029c2 <HAL_RCC_OscConfig+0x686>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d00c      	beq.n	80029c2 <HAL_RCC_OscConfig+0x686>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ac:	2b06      	cmp	r3, #6
 80029ae:	d008      	beq.n	80029c2 <HAL_RCC_OscConfig+0x686>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	d004      	beq.n	80029c2 <HAL_RCC_OscConfig+0x686>
 80029b8:	f240 2173 	movw	r1, #627	; 0x273
 80029bc:	4846      	ldr	r0, [pc, #280]	; (8002ad8 <HAL_RCC_OscConfig+0x79c>)
 80029be:	f7fe fc56 	bl	800126e <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c2:	4b44      	ldr	r3, [pc, #272]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a43      	ldr	r2, [pc, #268]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 80029c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ce:	f7ff f803 	bl	80019d8 <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x6ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d6:	f7fe ffff 	bl	80019d8 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x6ac>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e0b5      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029e8:	4b3a      	ldr	r3, [pc, #232]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1f0      	bne.n	80029d6 <HAL_RCC_OscConfig+0x69a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029f4:	4b37      	ldr	r3, [pc, #220]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	4b38      	ldr	r3, [pc, #224]	; (8002adc <HAL_RCC_OscConfig+0x7a0>)
 80029fa:	4013      	ands	r3, r2
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6a11      	ldr	r1, [r2, #32]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a04:	3a01      	subs	r2, #1
 8002a06:	0112      	lsls	r2, r2, #4
 8002a08:	4311      	orrs	r1, r2
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002a0e:	0212      	lsls	r2, r2, #8
 8002a10:	4311      	orrs	r1, r2
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002a16:	0852      	lsrs	r2, r2, #1
 8002a18:	3a01      	subs	r2, #1
 8002a1a:	0552      	lsls	r2, r2, #21
 8002a1c:	4311      	orrs	r1, r2
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a22:	0852      	lsrs	r2, r2, #1
 8002a24:	3a01      	subs	r2, #1
 8002a26:	0652      	lsls	r2, r2, #25
 8002a28:	4311      	orrs	r1, r2
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002a2e:	06d2      	lsls	r2, r2, #27
 8002a30:	430a      	orrs	r2, r1
 8002a32:	4928      	ldr	r1, [pc, #160]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a38:	4b26      	ldr	r3, [pc, #152]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a25      	ldr	r2, [pc, #148]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a42:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a44:	4b23      	ldr	r3, [pc, #140]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	4a22      	ldr	r2, [pc, #136]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a50:	f7fe ffc2 	bl	80019d8 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a58:	f7fe ffbe 	bl	80019d8 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e074      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a6a:	4b1a      	ldr	r3, [pc, #104]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d0f0      	beq.n	8002a58 <HAL_RCC_OscConfig+0x71c>
 8002a76:	e06c      	b.n	8002b52 <HAL_RCC_OscConfig+0x816>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a78:	4b16      	ldr	r3, [pc, #88]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a15      	ldr	r2, [pc, #84]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a82:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002a84:	4b13      	ldr	r3, [pc, #76]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	4a12      	ldr	r2, [pc, #72]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a8a:	f023 0303 	bic.w	r3, r3, #3
 8002a8e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002a90:	4b10      	ldr	r3, [pc, #64]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	4a0f      	ldr	r2, [pc, #60]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002a96:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa0:	f7fe ff9a 	bl	80019d8 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x77e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa8:	f7fe ff96 	bl	80019d8 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x77e>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e04c      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aba:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <HAL_RCC_OscConfig+0x798>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f0      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x76c>
 8002ac6:	e044      	b.n	8002b52 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d107      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x7a4>
      {
        return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e03f      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	0800b80c 	.word	0x0800b80c
 8002adc:	019f800c 	.word	0x019f800c
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ae0:	4b1e      	ldr	r3, [pc, #120]	; (8002b5c <HAL_RCC_OscConfig+0x820>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	f003 0203 	and.w	r2, r3, #3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d12c      	bne.n	8002b4e <HAL_RCC_OscConfig+0x812>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afe:	3b01      	subs	r3, #1
 8002b00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d123      	bne.n	8002b4e <HAL_RCC_OscConfig+0x812>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b10:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d11b      	bne.n	8002b4e <HAL_RCC_OscConfig+0x812>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b20:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d113      	bne.n	8002b4e <HAL_RCC_OscConfig+0x812>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b30:	085b      	lsrs	r3, r3, #1
 8002b32:	3b01      	subs	r3, #1
 8002b34:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d109      	bne.n	8002b4e <HAL_RCC_OscConfig+0x812>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b44:	085b      	lsrs	r3, r3, #1
 8002b46:	3b01      	subs	r3, #1
 8002b48:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d001      	beq.n	8002b52 <HAL_RCC_OscConfig+0x816>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  }

  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3720      	adds	r7, #32
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	40021000 	.word	0x40021000

08002b60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e1e2      	b.n	8002f3e <HAL_RCC_ClockConfig+0x3de>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 030f 	and.w	r3, r3, #15
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d005      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x30>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f023 030f 	bic.w	r3, r3, #15
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d004      	beq.n	8002b9a <HAL_RCC_ClockConfig+0x3a>
 8002b90:	f44f 7143 	mov.w	r1, #780	; 0x30c
 8002b94:	4869      	ldr	r0, [pc, #420]	; (8002d3c <HAL_RCC_ClockConfig+0x1dc>)
 8002b96:	f7fe fb6a 	bl	800126e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d031      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d02e      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d02b      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	2b03      	cmp	r3, #3
 8002bb0:	d028      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b04      	cmp	r3, #4
 8002bb6:	d025      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	2b05      	cmp	r3, #5
 8002bbc:	d022      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b06      	cmp	r3, #6
 8002bc2:	d01f      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	2b07      	cmp	r3, #7
 8002bc8:	d01c      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d019      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	2b09      	cmp	r3, #9
 8002bd4:	d016      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b0a      	cmp	r3, #10
 8002bda:	d013      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2b0b      	cmp	r3, #11
 8002be0:	d010      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	2b0c      	cmp	r3, #12
 8002be6:	d00d      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	2b0d      	cmp	r3, #13
 8002bec:	d00a      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2b0e      	cmp	r3, #14
 8002bf2:	d007      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	2b0f      	cmp	r3, #15
 8002bf8:	d004      	beq.n	8002c04 <HAL_RCC_ClockConfig+0xa4>
 8002bfa:	f240 310d 	movw	r1, #781	; 0x30d
 8002bfe:	484f      	ldr	r0, [pc, #316]	; (8002d3c <HAL_RCC_ClockConfig+0x1dc>)
 8002c00:	f7fe fb35 	bl	800126e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c04:	4b4e      	ldr	r3, [pc, #312]	; (8002d40 <HAL_RCC_ClockConfig+0x1e0>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 030f 	and.w	r3, r3, #15
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d910      	bls.n	8002c34 <HAL_RCC_ClockConfig+0xd4>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c12:	4b4b      	ldr	r3, [pc, #300]	; (8002d40 <HAL_RCC_ClockConfig+0x1e0>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f023 020f 	bic.w	r2, r3, #15
 8002c1a:	4949      	ldr	r1, [pc, #292]	; (8002d40 <HAL_RCC_ClockConfig+0x1e0>)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c22:	4b47      	ldr	r3, [pc, #284]	; (8002d40 <HAL_RCC_ClockConfig+0x1e0>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d001      	beq.n	8002c34 <HAL_RCC_ClockConfig+0xd4>
    {
      return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e184      	b.n	8002f3e <HAL_RCC_ClockConfig+0x3de>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 808e 	beq.w	8002d5e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d00c      	beq.n	8002c64 <HAL_RCC_ClockConfig+0x104>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d008      	beq.n	8002c64 <HAL_RCC_ClockConfig+0x104>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b03      	cmp	r3, #3
 8002c58:	d004      	beq.n	8002c64 <HAL_RCC_ClockConfig+0x104>
 8002c5a:	f44f 7149 	mov.w	r1, #804	; 0x324
 8002c5e:	4837      	ldr	r0, [pc, #220]	; (8002d3c <HAL_RCC_ClockConfig+0x1dc>)
 8002c60:	f7fe fb05 	bl	800126e <assert_failed>

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b03      	cmp	r3, #3
 8002c6a:	d129      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c6c:	4b35      	ldr	r3, [pc, #212]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d101      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x11c>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e160      	b.n	8002f3e <HAL_RCC_ClockConfig+0x3de>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002c7c:	f000 fa36 	bl	80030ec <RCC_GetSysClockFreqFromPLLSource>
 8002c80:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4a30      	ldr	r2, [pc, #192]	; (8002d48 <HAL_RCC_ClockConfig+0x1e8>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d93f      	bls.n	8002d0a <HAL_RCC_ClockConfig+0x1aa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c8a:	4b2e      	ldr	r3, [pc, #184]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d009      	beq.n	8002caa <HAL_RCC_ClockConfig+0x14a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d033      	beq.n	8002d0a <HAL_RCC_ClockConfig+0x1aa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d12f      	bne.n	8002d0a <HAL_RCC_ClockConfig+0x1aa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002caa:	4b26      	ldr	r3, [pc, #152]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cb2:	4a24      	ldr	r2, [pc, #144]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cb8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002cba:	2380      	movs	r3, #128	; 0x80
 8002cbc:	617b      	str	r3, [r7, #20]
 8002cbe:	e024      	b.n	8002d0a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cc8:	4b1e      	ldr	r3, [pc, #120]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d109      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0x188>
        {
          return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e132      	b.n	8002f3e <HAL_RCC_ClockConfig+0x3de>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cd8:	4b1a      	ldr	r3, [pc, #104]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0x188>
        {
          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e12a      	b.n	8002f3e <HAL_RCC_ClockConfig+0x3de>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002ce8:	f000 f93a 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 8002cec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4a15      	ldr	r2, [pc, #84]	; (8002d48 <HAL_RCC_ClockConfig+0x1e8>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d909      	bls.n	8002d0a <HAL_RCC_ClockConfig+0x1aa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002cf6:	4b13      	ldr	r3, [pc, #76]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cfe:	4a11      	ldr	r2, [pc, #68]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d04:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002d06:	2380      	movs	r3, #128	; 0x80
 8002d08:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d0a:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f023 0203 	bic.w	r2, r3, #3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	490b      	ldr	r1, [pc, #44]	; (8002d44 <HAL_RCC_ClockConfig+0x1e4>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d1c:	f7fe fe5c 	bl	80019d8 <HAL_GetTick>
 8002d20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d22:	e013      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1ec>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d24:	f7fe fe58 	bl	80019d8 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d90a      	bls.n	8002d4c <HAL_RCC_ClockConfig+0x1ec>
      {
        return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e101      	b.n	8002f3e <HAL_RCC_ClockConfig+0x3de>
 8002d3a:	bf00      	nop
 8002d3c:	0800b80c 	.word	0x0800b80c
 8002d40:	40022000 	.word	0x40022000
 8002d44:	40021000 	.word	0x40021000
 8002d48:	04c4b400 	.word	0x04c4b400
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4c:	4b7e      	ldr	r3, [pc, #504]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 020c 	and.w	r2, r3, #12
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d1e2      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x1c4>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d04c      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x2a4>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0304 	and.w	r3, r3, #4
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d005      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x222>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d76:	4b74      	ldr	r3, [pc, #464]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	4a73      	ldr	r2, [pc, #460]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002d7c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d80:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d007      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x23e>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002d8e:	4b6e      	ldr	r3, [pc, #440]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002d96:	4a6c      	ldr	r2, [pc, #432]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002d98:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d9c:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d024      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	2b80      	cmp	r3, #128	; 0x80
 8002dac:	d020      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	2b90      	cmp	r3, #144	; 0x90
 8002db4:	d01c      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	2ba0      	cmp	r3, #160	; 0xa0
 8002dbc:	d018      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	2bb0      	cmp	r3, #176	; 0xb0
 8002dc4:	d014      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2bc0      	cmp	r3, #192	; 0xc0
 8002dcc:	d010      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	2bd0      	cmp	r3, #208	; 0xd0
 8002dd4:	d00c      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2be0      	cmp	r3, #224	; 0xe0
 8002ddc:	d008      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2bf0      	cmp	r3, #240	; 0xf0
 8002de4:	d004      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x290>
 8002de6:	f240 317b 	movw	r1, #891	; 0x37b
 8002dea:	4858      	ldr	r0, [pc, #352]	; (8002f4c <HAL_RCC_ClockConfig+0x3ec>)
 8002dec:	f7fe fa3f 	bl	800126e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df0:	4b55      	ldr	r3, [pc, #340]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	4952      	ldr	r1, [pc, #328]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	608b      	str	r3, [r1, #8]
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_ClockConfig+0x2b6>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	2b80      	cmp	r3, #128	; 0x80
 8002e08:	d105      	bne.n	8002e16 <HAL_RCC_ClockConfig+0x2b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e0a:	4b4f      	ldr	r3, [pc, #316]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	4a4e      	ldr	r2, [pc, #312]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002e10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e14:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e16:	4b4e      	ldr	r3, [pc, #312]	; (8002f50 <HAL_RCC_ClockConfig+0x3f0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d21d      	bcs.n	8002e60 <HAL_RCC_ClockConfig+0x300>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e24:	4b4a      	ldr	r3, [pc, #296]	; (8002f50 <HAL_RCC_ClockConfig+0x3f0>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f023 020f 	bic.w	r2, r3, #15
 8002e2c:	4948      	ldr	r1, [pc, #288]	; (8002f50 <HAL_RCC_ClockConfig+0x3f0>)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e34:	f7fe fdd0 	bl	80019d8 <HAL_GetTick>
 8002e38:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3a:	e00a      	b.n	8002e52 <HAL_RCC_ClockConfig+0x2f2>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e3c:	f7fe fdcc 	bl	80019d8 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_ClockConfig+0x2f2>
      {
        return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e075      	b.n	8002f3e <HAL_RCC_ClockConfig+0x3de>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e52:	4b3f      	ldr	r3, [pc, #252]	; (8002f50 <HAL_RCC_ClockConfig+0x3f0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d1ed      	bne.n	8002e3c <HAL_RCC_ClockConfig+0x2dc>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0304 	and.w	r3, r3, #4
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d025      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x358>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d018      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x346>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e7c:	d013      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x346>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002e86:	d00e      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x346>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002e90:	d009      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x346>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e9a:	d004      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x346>
 8002e9c:	f240 319d 	movw	r1, #925	; 0x39d
 8002ea0:	482a      	ldr	r0, [pc, #168]	; (8002f4c <HAL_RCC_ClockConfig+0x3ec>)
 8002ea2:	f7fe f9e4 	bl	800126e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea6:	4b28      	ldr	r3, [pc, #160]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	4925      	ldr	r1, [pc, #148]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0308 	and.w	r3, r3, #8
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d026      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x3b2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d018      	beq.n	8002efe <HAL_RCC_ClockConfig+0x39e>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ed4:	d013      	beq.n	8002efe <HAL_RCC_ClockConfig+0x39e>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002ede:	d00e      	beq.n	8002efe <HAL_RCC_ClockConfig+0x39e>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002ee8:	d009      	beq.n	8002efe <HAL_RCC_ClockConfig+0x39e>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002ef2:	d004      	beq.n	8002efe <HAL_RCC_ClockConfig+0x39e>
 8002ef4:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8002ef8:	4814      	ldr	r0, [pc, #80]	; (8002f4c <HAL_RCC_ClockConfig+0x3ec>)
 8002efa:	f7fe f9b8 	bl	800126e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002efe:	4b12      	ldr	r3, [pc, #72]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	490e      	ldr	r1, [pc, #56]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f12:	f000 f825 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 8002f16:	4602      	mov	r2, r0
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <HAL_RCC_ClockConfig+0x3e8>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	091b      	lsrs	r3, r3, #4
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	490c      	ldr	r1, [pc, #48]	; (8002f54 <HAL_RCC_ClockConfig+0x3f4>)
 8002f24:	5ccb      	ldrb	r3, [r1, r3]
 8002f26:	f003 031f 	and.w	r3, r3, #31
 8002f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2e:	4a0a      	ldr	r2, [pc, #40]	; (8002f58 <HAL_RCC_ClockConfig+0x3f8>)
 8002f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f32:	4b0a      	ldr	r3, [pc, #40]	; (8002f5c <HAL_RCC_ClockConfig+0x3fc>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fe f9ca 	bl	80012d0 <HAL_InitTick>
 8002f3c:	4603      	mov	r3, r0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3718      	adds	r7, #24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	0800b80c 	.word	0x0800b80c
 8002f50:	40022000 	.word	0x40022000
 8002f54:	0800b95c 	.word	0x0800b95c
 8002f58:	20000000 	.word	0x20000000
 8002f5c:	20000004 	.word	0x20000004

08002f60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b087      	sub	sp, #28
 8002f64:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f66:	4b2c      	ldr	r3, [pc, #176]	; (8003018 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 030c 	and.w	r3, r3, #12
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	d102      	bne.n	8002f78 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f72:	4b2a      	ldr	r3, [pc, #168]	; (800301c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	e047      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f78:	4b27      	ldr	r3, [pc, #156]	; (8003018 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f003 030c 	and.w	r3, r3, #12
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d102      	bne.n	8002f8a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f84:	4b26      	ldr	r3, [pc, #152]	; (8003020 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f86:	613b      	str	r3, [r7, #16]
 8002f88:	e03e      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002f8a:	4b23      	ldr	r3, [pc, #140]	; (8003018 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
 8002f92:	2b0c      	cmp	r3, #12
 8002f94:	d136      	bne.n	8003004 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f96:	4b20      	ldr	r3, [pc, #128]	; (8003018 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fa0:	4b1d      	ldr	r3, [pc, #116]	; (8003018 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	091b      	lsrs	r3, r3, #4
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	3301      	adds	r3, #1
 8002fac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d10c      	bne.n	8002fce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fb4:	4a1a      	ldr	r2, [pc, #104]	; (8003020 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fbc:	4a16      	ldr	r2, [pc, #88]	; (8003018 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fbe:	68d2      	ldr	r2, [r2, #12]
 8002fc0:	0a12      	lsrs	r2, r2, #8
 8002fc2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002fc6:	fb02 f303 	mul.w	r3, r2, r3
 8002fca:	617b      	str	r3, [r7, #20]
      break;
 8002fcc:	e00c      	b.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fce:	4a13      	ldr	r2, [pc, #76]	; (800301c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd6:	4a10      	ldr	r2, [pc, #64]	; (8003018 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fd8:	68d2      	ldr	r2, [r2, #12]
 8002fda:	0a12      	lsrs	r2, r2, #8
 8002fdc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002fe0:	fb02 f303 	mul.w	r3, r2, r3
 8002fe4:	617b      	str	r3, [r7, #20]
      break;
 8002fe6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fe8:	4b0b      	ldr	r3, [pc, #44]	; (8003018 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	0e5b      	lsrs	r3, r3, #25
 8002fee:	f003 0303 	and.w	r3, r3, #3
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	e001      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003004:	2300      	movs	r3, #0
 8003006:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003008:	693b      	ldr	r3, [r7, #16]
}
 800300a:	4618      	mov	r0, r3
 800300c:	371c      	adds	r7, #28
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000
 800301c:	00f42400 	.word	0x00f42400
 8003020:	016e3600 	.word	0x016e3600

08003024 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003028:	4b03      	ldr	r3, [pc, #12]	; (8003038 <HAL_RCC_GetHCLKFreq+0x14>)
 800302a:	681b      	ldr	r3, [r3, #0]
}
 800302c:	4618      	mov	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	20000000 	.word	0x20000000

0800303c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003040:	f7ff fff0 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 8003044:	4602      	mov	r2, r0
 8003046:	4b06      	ldr	r3, [pc, #24]	; (8003060 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	0a1b      	lsrs	r3, r3, #8
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	4904      	ldr	r1, [pc, #16]	; (8003064 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003052:	5ccb      	ldrb	r3, [r1, r3]
 8003054:	f003 031f 	and.w	r3, r3, #31
 8003058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800305c:	4618      	mov	r0, r3
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40021000 	.word	0x40021000
 8003064:	0800b96c 	.word	0x0800b96c

08003068 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d104      	bne.n	8003082 <HAL_RCC_GetClockConfig+0x1a>
 8003078:	f240 41e4 	movw	r1, #1252	; 0x4e4
 800307c:	4818      	ldr	r0, [pc, #96]	; (80030e0 <HAL_RCC_GetClockConfig+0x78>)
 800307e:	f7fe f8f6 	bl	800126e <assert_failed>
  assert_param(pFLatency != (void *)NULL);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d104      	bne.n	8003092 <HAL_RCC_GetClockConfig+0x2a>
 8003088:	f240 41e5 	movw	r1, #1253	; 0x4e5
 800308c:	4814      	ldr	r0, [pc, #80]	; (80030e0 <HAL_RCC_GetClockConfig+0x78>)
 800308e:	f7fe f8ee 	bl	800126e <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	220f      	movs	r2, #15
 8003096:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003098:	4b12      	ldr	r3, [pc, #72]	; (80030e4 <HAL_RCC_GetClockConfig+0x7c>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f003 0203 	and.w	r2, r3, #3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80030a4:	4b0f      	ldr	r3, [pc, #60]	; (80030e4 <HAL_RCC_GetClockConfig+0x7c>)
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80030b0:	4b0c      	ldr	r3, [pc, #48]	; (80030e4 <HAL_RCC_GetClockConfig+0x7c>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80030bc:	4b09      	ldr	r3, [pc, #36]	; (80030e4 <HAL_RCC_GetClockConfig+0x7c>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	08db      	lsrs	r3, r3, #3
 80030c2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80030ca:	4b07      	ldr	r3, [pc, #28]	; (80030e8 <HAL_RCC_GetClockConfig+0x80>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 020f 	and.w	r2, r3, #15
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	601a      	str	r2, [r3, #0]
}
 80030d6:	bf00      	nop
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	0800b80c 	.word	0x0800b80c
 80030e4:	40021000 	.word	0x40021000
 80030e8:	40022000 	.word	0x40022000

080030ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b087      	sub	sp, #28
 80030f0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030f2:	4b1e      	ldr	r3, [pc, #120]	; (800316c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f003 0303 	and.w	r3, r3, #3
 80030fa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030fc:	4b1b      	ldr	r3, [pc, #108]	; (800316c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	091b      	lsrs	r3, r3, #4
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	3301      	adds	r3, #1
 8003108:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	2b03      	cmp	r3, #3
 800310e:	d10c      	bne.n	800312a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003110:	4a17      	ldr	r2, [pc, #92]	; (8003170 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	fbb2 f3f3 	udiv	r3, r2, r3
 8003118:	4a14      	ldr	r2, [pc, #80]	; (800316c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800311a:	68d2      	ldr	r2, [r2, #12]
 800311c:	0a12      	lsrs	r2, r2, #8
 800311e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003122:	fb02 f303 	mul.w	r3, r2, r3
 8003126:	617b      	str	r3, [r7, #20]
    break;
 8003128:	e00c      	b.n	8003144 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800312a:	4a12      	ldr	r2, [pc, #72]	; (8003174 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003132:	4a0e      	ldr	r2, [pc, #56]	; (800316c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003134:	68d2      	ldr	r2, [r2, #12]
 8003136:	0a12      	lsrs	r2, r2, #8
 8003138:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800313c:	fb02 f303 	mul.w	r3, r2, r3
 8003140:	617b      	str	r3, [r7, #20]
    break;
 8003142:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003144:	4b09      	ldr	r3, [pc, #36]	; (800316c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	0e5b      	lsrs	r3, r3, #25
 800314a:	f003 0303 	and.w	r3, r3, #3
 800314e:	3301      	adds	r3, #1
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	fbb2 f3f3 	udiv	r3, r2, r3
 800315c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800315e:	687b      	ldr	r3, [r7, #4]
}
 8003160:	4618      	mov	r0, r3
 8003162:	371c      	adds	r7, #28
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	40021000 	.word	0x40021000
 8003170:	016e3600 	.word	0x016e3600
 8003174:	00f42400 	.word	0x00f42400

08003178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e0be      	b.n	8003308 <HAL_TIM_Base_Init+0x190>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a60      	ldr	r2, [pc, #384]	; (8003310 <HAL_TIM_Base_Init+0x198>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d036      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800319c:	d031      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a5c      	ldr	r2, [pc, #368]	; (8003314 <HAL_TIM_Base_Init+0x19c>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d02c      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a5a      	ldr	r2, [pc, #360]	; (8003318 <HAL_TIM_Base_Init+0x1a0>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d027      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a59      	ldr	r2, [pc, #356]	; (800331c <HAL_TIM_Base_Init+0x1a4>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d022      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a57      	ldr	r2, [pc, #348]	; (8003320 <HAL_TIM_Base_Init+0x1a8>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d01d      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a56      	ldr	r2, [pc, #344]	; (8003324 <HAL_TIM_Base_Init+0x1ac>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d018      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a54      	ldr	r2, [pc, #336]	; (8003328 <HAL_TIM_Base_Init+0x1b0>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d013      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a53      	ldr	r2, [pc, #332]	; (800332c <HAL_TIM_Base_Init+0x1b4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00e      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a51      	ldr	r2, [pc, #324]	; (8003330 <HAL_TIM_Base_Init+0x1b8>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d009      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a50      	ldr	r2, [pc, #320]	; (8003334 <HAL_TIM_Base_Init+0x1bc>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d004      	beq.n	8003202 <HAL_TIM_Base_Init+0x8a>
 80031f8:	f44f 7191 	mov.w	r1, #290	; 0x122
 80031fc:	484e      	ldr	r0, [pc, #312]	; (8003338 <HAL_TIM_Base_Init+0x1c0>)
 80031fe:	f7fe f836 	bl	800126e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d014      	beq.n	8003234 <HAL_TIM_Base_Init+0xbc>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	2b10      	cmp	r3, #16
 8003210:	d010      	beq.n	8003234 <HAL_TIM_Base_Init+0xbc>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	2b20      	cmp	r3, #32
 8003218:	d00c      	beq.n	8003234 <HAL_TIM_Base_Init+0xbc>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	2b40      	cmp	r3, #64	; 0x40
 8003220:	d008      	beq.n	8003234 <HAL_TIM_Base_Init+0xbc>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	2b60      	cmp	r3, #96	; 0x60
 8003228:	d004      	beq.n	8003234 <HAL_TIM_Base_Init+0xbc>
 800322a:	f240 1123 	movw	r1, #291	; 0x123
 800322e:	4842      	ldr	r0, [pc, #264]	; (8003338 <HAL_TIM_Base_Init+0x1c0>)
 8003230:	f7fe f81d 	bl	800126e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00e      	beq.n	800325a <HAL_TIM_Base_Init+0xe2>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003244:	d009      	beq.n	800325a <HAL_TIM_Base_Init+0xe2>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800324e:	d004      	beq.n	800325a <HAL_TIM_Base_Init+0xe2>
 8003250:	f44f 7192 	mov.w	r1, #292	; 0x124
 8003254:	4838      	ldr	r0, [pc, #224]	; (8003338 <HAL_TIM_Base_Init+0x1c0>)
 8003256:	f7fe f80a 	bl	800126e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d008      	beq.n	8003274 <HAL_TIM_Base_Init+0xfc>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	2b80      	cmp	r3, #128	; 0x80
 8003268:	d004      	beq.n	8003274 <HAL_TIM_Base_Init+0xfc>
 800326a:	f240 1125 	movw	r1, #293	; 0x125
 800326e:	4832      	ldr	r0, [pc, #200]	; (8003338 <HAL_TIM_Base_Init+0x1c0>)
 8003270:	f7fd fffd 	bl	800126e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d106      	bne.n	800328e <HAL_TIM_Base_Init+0x116>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7fe fa5b 	bl	8001744 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2202      	movs	r2, #2
 8003292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	3304      	adds	r3, #4
 800329e:	4619      	mov	r1, r3
 80032a0:	4610      	mov	r0, r2
 80032a2:	f001 fea9 	bl	8004ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40012c00 	.word	0x40012c00
 8003314:	40000400 	.word	0x40000400
 8003318:	40000800 	.word	0x40000800
 800331c:	40001000 	.word	0x40001000
 8003320:	40001400 	.word	0x40001400
 8003324:	40013400 	.word	0x40013400
 8003328:	40014000 	.word	0x40014000
 800332c:	40014400 	.word	0x40014400
 8003330:	40014800 	.word	0x40014800
 8003334:	40015000 	.word	0x40015000
 8003338:	0800b844 	.word	0x0800b844

0800333c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a4a      	ldr	r2, [pc, #296]	; (8003474 <HAL_TIM_Base_Start_IT+0x138>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d036      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003356:	d031      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a46      	ldr	r2, [pc, #280]	; (8003478 <HAL_TIM_Base_Start_IT+0x13c>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d02c      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a45      	ldr	r2, [pc, #276]	; (800347c <HAL_TIM_Base_Start_IT+0x140>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d027      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a43      	ldr	r2, [pc, #268]	; (8003480 <HAL_TIM_Base_Start_IT+0x144>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d022      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a42      	ldr	r2, [pc, #264]	; (8003484 <HAL_TIM_Base_Start_IT+0x148>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d01d      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a40      	ldr	r2, [pc, #256]	; (8003488 <HAL_TIM_Base_Start_IT+0x14c>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d018      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a3f      	ldr	r2, [pc, #252]	; (800348c <HAL_TIM_Base_Start_IT+0x150>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d013      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a3d      	ldr	r2, [pc, #244]	; (8003490 <HAL_TIM_Base_Start_IT+0x154>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d00e      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a3c      	ldr	r2, [pc, #240]	; (8003494 <HAL_TIM_Base_Start_IT+0x158>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d009      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a3a      	ldr	r2, [pc, #232]	; (8003498 <HAL_TIM_Base_Start_IT+0x15c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d004      	beq.n	80033bc <HAL_TIM_Base_Start_IT+0x80>
 80033b2:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80033b6:	4839      	ldr	r0, [pc, #228]	; (800349c <HAL_TIM_Base_Start_IT+0x160>)
 80033b8:	f7fd ff59 	bl	800126e <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d001      	beq.n	80033cc <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e04f      	b.n	800346c <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2202      	movs	r2, #2
 80033d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0201 	orr.w	r2, r2, #1
 80033e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a22      	ldr	r2, [pc, #136]	; (8003474 <HAL_TIM_Base_Start_IT+0x138>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d01d      	beq.n	800342a <HAL_TIM_Base_Start_IT+0xee>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033f6:	d018      	beq.n	800342a <HAL_TIM_Base_Start_IT+0xee>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a1e      	ldr	r2, [pc, #120]	; (8003478 <HAL_TIM_Base_Start_IT+0x13c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d013      	beq.n	800342a <HAL_TIM_Base_Start_IT+0xee>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a1d      	ldr	r2, [pc, #116]	; (800347c <HAL_TIM_Base_Start_IT+0x140>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d00e      	beq.n	800342a <HAL_TIM_Base_Start_IT+0xee>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a1d      	ldr	r2, [pc, #116]	; (8003488 <HAL_TIM_Base_Start_IT+0x14c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d009      	beq.n	800342a <HAL_TIM_Base_Start_IT+0xee>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1c      	ldr	r2, [pc, #112]	; (800348c <HAL_TIM_Base_Start_IT+0x150>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d004      	beq.n	800342a <HAL_TIM_Base_Start_IT+0xee>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <HAL_TIM_Base_Start_IT+0x15c>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d115      	bne.n	8003456 <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	4b1b      	ldr	r3, [pc, #108]	; (80034a0 <HAL_TIM_Base_Start_IT+0x164>)
 8003432:	4013      	ands	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2b06      	cmp	r3, #6
 800343a:	d015      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x12c>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003442:	d011      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003454:	e008      	b.n	8003468 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f042 0201 	orr.w	r2, r2, #1
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e000      	b.n	800346a <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003468:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3710      	adds	r7, #16
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	40012c00 	.word	0x40012c00
 8003478:	40000400 	.word	0x40000400
 800347c:	40000800 	.word	0x40000800
 8003480:	40001000 	.word	0x40001000
 8003484:	40001400 	.word	0x40001400
 8003488:	40013400 	.word	0x40013400
 800348c:	40014000 	.word	0x40014000
 8003490:	40014400 	.word	0x40014400
 8003494:	40014800 	.word	0x40014800
 8003498:	40015000 	.word	0x40015000
 800349c:	0800b844 	.word	0x0800b844
 80034a0:	00010007 	.word	0x00010007

080034a4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e0be      	b.n	8003634 <HAL_TIM_OC_Init+0x190>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a60      	ldr	r2, [pc, #384]	; (800363c <HAL_TIM_OC_Init+0x198>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d036      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034c8:	d031      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a5c      	ldr	r2, [pc, #368]	; (8003640 <HAL_TIM_OC_Init+0x19c>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d02c      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a5a      	ldr	r2, [pc, #360]	; (8003644 <HAL_TIM_OC_Init+0x1a0>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d027      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a59      	ldr	r2, [pc, #356]	; (8003648 <HAL_TIM_OC_Init+0x1a4>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d022      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a57      	ldr	r2, [pc, #348]	; (800364c <HAL_TIM_OC_Init+0x1a8>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d01d      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a56      	ldr	r2, [pc, #344]	; (8003650 <HAL_TIM_OC_Init+0x1ac>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d018      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a54      	ldr	r2, [pc, #336]	; (8003654 <HAL_TIM_OC_Init+0x1b0>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d013      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a53      	ldr	r2, [pc, #332]	; (8003658 <HAL_TIM_OC_Init+0x1b4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d00e      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a51      	ldr	r2, [pc, #324]	; (800365c <HAL_TIM_OC_Init+0x1b8>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d009      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a50      	ldr	r2, [pc, #320]	; (8003660 <HAL_TIM_OC_Init+0x1bc>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d004      	beq.n	800352e <HAL_TIM_OC_Init+0x8a>
 8003524:	f240 21a1 	movw	r1, #673	; 0x2a1
 8003528:	484e      	ldr	r0, [pc, #312]	; (8003664 <HAL_TIM_OC_Init+0x1c0>)
 800352a:	f7fd fea0 	bl	800126e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d014      	beq.n	8003560 <HAL_TIM_OC_Init+0xbc>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b10      	cmp	r3, #16
 800353c:	d010      	beq.n	8003560 <HAL_TIM_OC_Init+0xbc>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	2b20      	cmp	r3, #32
 8003544:	d00c      	beq.n	8003560 <HAL_TIM_OC_Init+0xbc>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b40      	cmp	r3, #64	; 0x40
 800354c:	d008      	beq.n	8003560 <HAL_TIM_OC_Init+0xbc>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	2b60      	cmp	r3, #96	; 0x60
 8003554:	d004      	beq.n	8003560 <HAL_TIM_OC_Init+0xbc>
 8003556:	f240 21a2 	movw	r1, #674	; 0x2a2
 800355a:	4842      	ldr	r0, [pc, #264]	; (8003664 <HAL_TIM_OC_Init+0x1c0>)
 800355c:	f7fd fe87 	bl	800126e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00e      	beq.n	8003586 <HAL_TIM_OC_Init+0xe2>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003570:	d009      	beq.n	8003586 <HAL_TIM_OC_Init+0xe2>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800357a:	d004      	beq.n	8003586 <HAL_TIM_OC_Init+0xe2>
 800357c:	f240 21a3 	movw	r1, #675	; 0x2a3
 8003580:	4838      	ldr	r0, [pc, #224]	; (8003664 <HAL_TIM_OC_Init+0x1c0>)
 8003582:	f7fd fe74 	bl	800126e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d008      	beq.n	80035a0 <HAL_TIM_OC_Init+0xfc>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	2b80      	cmp	r3, #128	; 0x80
 8003594:	d004      	beq.n	80035a0 <HAL_TIM_OC_Init+0xfc>
 8003596:	f44f 7129 	mov.w	r1, #676	; 0x2a4
 800359a:	4832      	ldr	r0, [pc, #200]	; (8003664 <HAL_TIM_OC_Init+0x1c0>)
 800359c:	f7fd fe67 	bl	800126e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d106      	bne.n	80035ba <HAL_TIM_OC_Init+0x116>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f857 	bl	8003668 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2202      	movs	r2, #2
 80035be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	3304      	adds	r3, #4
 80035ca:	4619      	mov	r1, r3
 80035cc:	4610      	mov	r0, r2
 80035ce:	f001 fd13 	bl	8004ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3708      	adds	r7, #8
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40012c00 	.word	0x40012c00
 8003640:	40000400 	.word	0x40000400
 8003644:	40000800 	.word	0x40000800
 8003648:	40001000 	.word	0x40001000
 800364c:	40001400 	.word	0x40001400
 8003650:	40013400 	.word	0x40013400
 8003654:	40014000 	.word	0x40014000
 8003658:	40014400 	.word	0x40014400
 800365c:	40014800 	.word	0x40014800
 8003660:	40015000 	.word	0x40015000
 8003664:	0800b844 	.word	0x0800b844

08003668 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003686:	2300      	movs	r3, #0
 8003688:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a89      	ldr	r2, [pc, #548]	; (80038b4 <HAL_TIM_OC_Start_IT+0x238>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d117      	bne.n	80036c4 <HAL_TIM_OC_Start_IT+0x48>
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 8095 	beq.w	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	2b04      	cmp	r3, #4
 80036a0:	f000 8091 	beq.w	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	f000 808d 	beq.w	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	2b0c      	cmp	r3, #12
 80036b0:	f000 8089 	beq.w	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	2b10      	cmp	r3, #16
 80036b8:	f000 8085 	beq.w	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	2b14      	cmp	r3, #20
 80036c0:	f000 8081 	beq.w	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036cc:	d10b      	bne.n	80036e6 <HAL_TIM_OC_Start_IT+0x6a>
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d078      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	d075      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	2b08      	cmp	r3, #8
 80036de:	d072      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	2b0c      	cmp	r3, #12
 80036e4:	d06f      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a73      	ldr	r2, [pc, #460]	; (80038b8 <HAL_TIM_OC_Start_IT+0x23c>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d10b      	bne.n	8003708 <HAL_TIM_OC_Start_IT+0x8c>
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d067      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	d064      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d061      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b0c      	cmp	r3, #12
 8003706:	d05e      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a6b      	ldr	r2, [pc, #428]	; (80038bc <HAL_TIM_OC_Start_IT+0x240>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d10b      	bne.n	800372a <HAL_TIM_OC_Start_IT+0xae>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d056      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	2b04      	cmp	r3, #4
 800371c:	d053      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	2b08      	cmp	r3, #8
 8003722:	d050      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	2b0c      	cmp	r3, #12
 8003728:	d04d      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a64      	ldr	r2, [pc, #400]	; (80038c0 <HAL_TIM_OC_Start_IT+0x244>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d111      	bne.n	8003758 <HAL_TIM_OC_Start_IT+0xdc>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d045      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	2b04      	cmp	r3, #4
 800373e:	d042      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	2b08      	cmp	r3, #8
 8003744:	d03f      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	2b0c      	cmp	r3, #12
 800374a:	d03c      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	2b10      	cmp	r3, #16
 8003750:	d039      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b14      	cmp	r3, #20
 8003756:	d036      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a59      	ldr	r2, [pc, #356]	; (80038c4 <HAL_TIM_OC_Start_IT+0x248>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d105      	bne.n	800376e <HAL_TIM_OC_Start_IT+0xf2>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d02e      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	2b04      	cmp	r3, #4
 800376c:	d02b      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a55      	ldr	r2, [pc, #340]	; (80038c8 <HAL_TIM_OC_Start_IT+0x24c>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d102      	bne.n	800377e <HAL_TIM_OC_Start_IT+0x102>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d023      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a52      	ldr	r2, [pc, #328]	; (80038cc <HAL_TIM_OC_Start_IT+0x250>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d102      	bne.n	800378e <HAL_TIM_OC_Start_IT+0x112>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d01b      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a4f      	ldr	r2, [pc, #316]	; (80038d0 <HAL_TIM_OC_Start_IT+0x254>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d111      	bne.n	80037bc <HAL_TIM_OC_Start_IT+0x140>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d013      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d010      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	2b08      	cmp	r3, #8
 80037a8:	d00d      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	2b0c      	cmp	r3, #12
 80037ae:	d00a      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b10      	cmp	r3, #16
 80037b4:	d007      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b14      	cmp	r3, #20
 80037ba:	d004      	beq.n	80037c6 <HAL_TIM_OC_Start_IT+0x14a>
 80037bc:	f240 3185 	movw	r1, #901	; 0x385
 80037c0:	4844      	ldr	r0, [pc, #272]	; (80038d4 <HAL_TIM_OC_Start_IT+0x258>)
 80037c2:	f7fd fd54 	bl	800126e <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d109      	bne.n	80037e0 <HAL_TIM_OC_Start_IT+0x164>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	bf14      	ite	ne
 80037d8:	2301      	movne	r3, #1
 80037da:	2300      	moveq	r3, #0
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	e03c      	b.n	800385a <HAL_TIM_OC_Start_IT+0x1de>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d109      	bne.n	80037fa <HAL_TIM_OC_Start_IT+0x17e>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	bf14      	ite	ne
 80037f2:	2301      	movne	r3, #1
 80037f4:	2300      	moveq	r3, #0
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	e02f      	b.n	800385a <HAL_TIM_OC_Start_IT+0x1de>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d109      	bne.n	8003814 <HAL_TIM_OC_Start_IT+0x198>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b01      	cmp	r3, #1
 800380a:	bf14      	ite	ne
 800380c:	2301      	movne	r3, #1
 800380e:	2300      	moveq	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	e022      	b.n	800385a <HAL_TIM_OC_Start_IT+0x1de>
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	2b0c      	cmp	r3, #12
 8003818:	d109      	bne.n	800382e <HAL_TIM_OC_Start_IT+0x1b2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b01      	cmp	r3, #1
 8003824:	bf14      	ite	ne
 8003826:	2301      	movne	r3, #1
 8003828:	2300      	moveq	r3, #0
 800382a:	b2db      	uxtb	r3, r3
 800382c:	e015      	b.n	800385a <HAL_TIM_OC_Start_IT+0x1de>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	2b10      	cmp	r3, #16
 8003832:	d109      	bne.n	8003848 <HAL_TIM_OC_Start_IT+0x1cc>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b01      	cmp	r3, #1
 800383e:	bf14      	ite	ne
 8003840:	2301      	movne	r3, #1
 8003842:	2300      	moveq	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	e008      	b.n	800385a <HAL_TIM_OC_Start_IT+0x1de>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b01      	cmp	r3, #1
 8003852:	bf14      	ite	ne
 8003854:	2301      	movne	r3, #1
 8003856:	2300      	moveq	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <HAL_TIM_OC_Start_IT+0x1e6>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e0fe      	b.n	8003a60 <HAL_TIM_OC_Start_IT+0x3e4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d104      	bne.n	8003872 <HAL_TIM_OC_Start_IT+0x1f6>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2202      	movs	r2, #2
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003870:	e036      	b.n	80038e0 <HAL_TIM_OC_Start_IT+0x264>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	2b04      	cmp	r3, #4
 8003876:	d104      	bne.n	8003882 <HAL_TIM_OC_Start_IT+0x206>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003880:	e02e      	b.n	80038e0 <HAL_TIM_OC_Start_IT+0x264>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	2b08      	cmp	r3, #8
 8003886:	d104      	bne.n	8003892 <HAL_TIM_OC_Start_IT+0x216>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003890:	e026      	b.n	80038e0 <HAL_TIM_OC_Start_IT+0x264>
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d104      	bne.n	80038a2 <HAL_TIM_OC_Start_IT+0x226>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2202      	movs	r2, #2
 800389c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80038a0:	e01e      	b.n	80038e0 <HAL_TIM_OC_Start_IT+0x264>
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	2b10      	cmp	r3, #16
 80038a6:	d117      	bne.n	80038d8 <HAL_TIM_OC_Start_IT+0x25c>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038b0:	e016      	b.n	80038e0 <HAL_TIM_OC_Start_IT+0x264>
 80038b2:	bf00      	nop
 80038b4:	40012c00 	.word	0x40012c00
 80038b8:	40000400 	.word	0x40000400
 80038bc:	40000800 	.word	0x40000800
 80038c0:	40013400 	.word	0x40013400
 80038c4:	40014000 	.word	0x40014000
 80038c8:	40014400 	.word	0x40014400
 80038cc:	40014800 	.word	0x40014800
 80038d0:	40015000 	.word	0x40015000
 80038d4:	0800b844 	.word	0x0800b844
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	2b0c      	cmp	r3, #12
 80038e4:	d840      	bhi.n	8003968 <HAL_TIM_OC_Start_IT+0x2ec>
 80038e6:	a201      	add	r2, pc, #4	; (adr r2, 80038ec <HAL_TIM_OC_Start_IT+0x270>)
 80038e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ec:	08003921 	.word	0x08003921
 80038f0:	08003969 	.word	0x08003969
 80038f4:	08003969 	.word	0x08003969
 80038f8:	08003969 	.word	0x08003969
 80038fc:	08003933 	.word	0x08003933
 8003900:	08003969 	.word	0x08003969
 8003904:	08003969 	.word	0x08003969
 8003908:	08003969 	.word	0x08003969
 800390c:	08003945 	.word	0x08003945
 8003910:	08003969 	.word	0x08003969
 8003914:	08003969 	.word	0x08003969
 8003918:	08003969 	.word	0x08003969
 800391c:	08003957 	.word	0x08003957
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68da      	ldr	r2, [r3, #12]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0202 	orr.w	r2, r2, #2
 800392e:	60da      	str	r2, [r3, #12]
      break;
 8003930:	e01d      	b.n	800396e <HAL_TIM_OC_Start_IT+0x2f2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68da      	ldr	r2, [r3, #12]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f042 0204 	orr.w	r2, r2, #4
 8003940:	60da      	str	r2, [r3, #12]
      break;
 8003942:	e014      	b.n	800396e <HAL_TIM_OC_Start_IT+0x2f2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0208 	orr.w	r2, r2, #8
 8003952:	60da      	str	r2, [r3, #12]
      break;
 8003954:	e00b      	b.n	800396e <HAL_TIM_OC_Start_IT+0x2f2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68da      	ldr	r2, [r3, #12]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f042 0210 	orr.w	r2, r2, #16
 8003964:	60da      	str	r2, [r3, #12]
      break;
 8003966:	e002      	b.n	800396e <HAL_TIM_OC_Start_IT+0x2f2>
    }

    default:
      status = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	73fb      	strb	r3, [r7, #15]
      break;
 800396c:	bf00      	nop
  }

  if (status == HAL_OK)
 800396e:	7bfb      	ldrb	r3, [r7, #15]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d174      	bne.n	8003a5e <HAL_TIM_OC_Start_IT+0x3e2>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2201      	movs	r2, #1
 800397a:	6839      	ldr	r1, [r7, #0]
 800397c:	4618      	mov	r0, r3
 800397e:	f002 f843 	bl	8005a08 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a38      	ldr	r2, [pc, #224]	; (8003a68 <HAL_TIM_OC_Start_IT+0x3ec>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d018      	beq.n	80039be <HAL_TIM_OC_Start_IT+0x342>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a36      	ldr	r2, [pc, #216]	; (8003a6c <HAL_TIM_OC_Start_IT+0x3f0>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d013      	beq.n	80039be <HAL_TIM_OC_Start_IT+0x342>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a35      	ldr	r2, [pc, #212]	; (8003a70 <HAL_TIM_OC_Start_IT+0x3f4>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d00e      	beq.n	80039be <HAL_TIM_OC_Start_IT+0x342>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a33      	ldr	r2, [pc, #204]	; (8003a74 <HAL_TIM_OC_Start_IT+0x3f8>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d009      	beq.n	80039be <HAL_TIM_OC_Start_IT+0x342>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a32      	ldr	r2, [pc, #200]	; (8003a78 <HAL_TIM_OC_Start_IT+0x3fc>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d004      	beq.n	80039be <HAL_TIM_OC_Start_IT+0x342>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a30      	ldr	r2, [pc, #192]	; (8003a7c <HAL_TIM_OC_Start_IT+0x400>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d101      	bne.n	80039c2 <HAL_TIM_OC_Start_IT+0x346>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <HAL_TIM_OC_Start_IT+0x348>
 80039c2:	2300      	movs	r3, #0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d007      	beq.n	80039d8 <HAL_TIM_OC_Start_IT+0x35c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039d6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a22      	ldr	r2, [pc, #136]	; (8003a68 <HAL_TIM_OC_Start_IT+0x3ec>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d01d      	beq.n	8003a1e <HAL_TIM_OC_Start_IT+0x3a2>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ea:	d018      	beq.n	8003a1e <HAL_TIM_OC_Start_IT+0x3a2>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a23      	ldr	r2, [pc, #140]	; (8003a80 <HAL_TIM_OC_Start_IT+0x404>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d013      	beq.n	8003a1e <HAL_TIM_OC_Start_IT+0x3a2>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a22      	ldr	r2, [pc, #136]	; (8003a84 <HAL_TIM_OC_Start_IT+0x408>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d00e      	beq.n	8003a1e <HAL_TIM_OC_Start_IT+0x3a2>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a19      	ldr	r2, [pc, #100]	; (8003a6c <HAL_TIM_OC_Start_IT+0x3f0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d009      	beq.n	8003a1e <HAL_TIM_OC_Start_IT+0x3a2>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a18      	ldr	r2, [pc, #96]	; (8003a70 <HAL_TIM_OC_Start_IT+0x3f4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d004      	beq.n	8003a1e <HAL_TIM_OC_Start_IT+0x3a2>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a18      	ldr	r2, [pc, #96]	; (8003a7c <HAL_TIM_OC_Start_IT+0x400>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d115      	bne.n	8003a4a <HAL_TIM_OC_Start_IT+0x3ce>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	4b18      	ldr	r3, [pc, #96]	; (8003a88 <HAL_TIM_OC_Start_IT+0x40c>)
 8003a26:	4013      	ands	r3, r2
 8003a28:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b06      	cmp	r3, #6
 8003a2e:	d015      	beq.n	8003a5c <HAL_TIM_OC_Start_IT+0x3e0>
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a36:	d011      	beq.n	8003a5c <HAL_TIM_OC_Start_IT+0x3e0>
      {
        __HAL_TIM_ENABLE(htim);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f042 0201 	orr.w	r2, r2, #1
 8003a46:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a48:	e008      	b.n	8003a5c <HAL_TIM_OC_Start_IT+0x3e0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f042 0201 	orr.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]
 8003a5a:	e000      	b.n	8003a5e <HAL_TIM_OC_Start_IT+0x3e2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a5c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	40012c00 	.word	0x40012c00
 8003a6c:	40013400 	.word	0x40013400
 8003a70:	40014000 	.word	0x40014000
 8003a74:	40014400 	.word	0x40014400
 8003a78:	40014800 	.word	0x40014800
 8003a7c:	40015000 	.word	0x40015000
 8003a80:	40000400 	.word	0x40000400
 8003a84:	40000800 	.word	0x40000800
 8003a88:	00010007 	.word	0x00010007

08003a8c <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a96:	2300      	movs	r3, #0
 8003a98:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a87      	ldr	r2, [pc, #540]	; (8003cbc <HAL_TIM_OC_Stop_IT+0x230>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d117      	bne.n	8003ad4 <HAL_TIM_OC_Stop_IT+0x48>
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 8095 	beq.w	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	f000 8091 	beq.w	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	2b08      	cmp	r3, #8
 8003ab8:	f000 808d 	beq.w	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	2b0c      	cmp	r3, #12
 8003ac0:	f000 8089 	beq.w	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	2b10      	cmp	r3, #16
 8003ac8:	f000 8085 	beq.w	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	2b14      	cmp	r3, #20
 8003ad0:	f000 8081 	beq.w	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003adc:	d10b      	bne.n	8003af6 <HAL_TIM_OC_Stop_IT+0x6a>
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d078      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	2b04      	cmp	r3, #4
 8003ae8:	d075      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	2b08      	cmp	r3, #8
 8003aee:	d072      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	2b0c      	cmp	r3, #12
 8003af4:	d06f      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a71      	ldr	r2, [pc, #452]	; (8003cc0 <HAL_TIM_OC_Stop_IT+0x234>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d10b      	bne.n	8003b18 <HAL_TIM_OC_Stop_IT+0x8c>
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d067      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2b04      	cmp	r3, #4
 8003b0a:	d064      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	2b08      	cmp	r3, #8
 8003b10:	d061      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2b0c      	cmp	r3, #12
 8003b16:	d05e      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a69      	ldr	r2, [pc, #420]	; (8003cc4 <HAL_TIM_OC_Stop_IT+0x238>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d10b      	bne.n	8003b3a <HAL_TIM_OC_Stop_IT+0xae>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d056      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d053      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b08      	cmp	r3, #8
 8003b32:	d050      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	2b0c      	cmp	r3, #12
 8003b38:	d04d      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a62      	ldr	r2, [pc, #392]	; (8003cc8 <HAL_TIM_OC_Stop_IT+0x23c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d111      	bne.n	8003b68 <HAL_TIM_OC_Stop_IT+0xdc>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d045      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d042      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2b08      	cmp	r3, #8
 8003b54:	d03f      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b0c      	cmp	r3, #12
 8003b5a:	d03c      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	2b10      	cmp	r3, #16
 8003b60:	d039      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b14      	cmp	r3, #20
 8003b66:	d036      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a57      	ldr	r2, [pc, #348]	; (8003ccc <HAL_TIM_OC_Stop_IT+0x240>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d105      	bne.n	8003b7e <HAL_TIM_OC_Stop_IT+0xf2>
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d02e      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	2b04      	cmp	r3, #4
 8003b7c:	d02b      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a53      	ldr	r2, [pc, #332]	; (8003cd0 <HAL_TIM_OC_Stop_IT+0x244>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d102      	bne.n	8003b8e <HAL_TIM_OC_Stop_IT+0x102>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d023      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a50      	ldr	r2, [pc, #320]	; (8003cd4 <HAL_TIM_OC_Stop_IT+0x248>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d102      	bne.n	8003b9e <HAL_TIM_OC_Stop_IT+0x112>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d01b      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a4d      	ldr	r2, [pc, #308]	; (8003cd8 <HAL_TIM_OC_Stop_IT+0x24c>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d111      	bne.n	8003bcc <HAL_TIM_OC_Stop_IT+0x140>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d013      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d010      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	2b08      	cmp	r3, #8
 8003bb8:	d00d      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	2b0c      	cmp	r3, #12
 8003bbe:	d00a      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	2b10      	cmp	r3, #16
 8003bc4:	d007      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	2b14      	cmp	r3, #20
 8003bca:	d004      	beq.n	8003bd6 <HAL_TIM_OC_Stop_IT+0x14a>
 8003bcc:	f240 31e1 	movw	r1, #993	; 0x3e1
 8003bd0:	4842      	ldr	r0, [pc, #264]	; (8003cdc <HAL_TIM_OC_Stop_IT+0x250>)
 8003bd2:	f7fd fb4c 	bl	800126e <assert_failed>

  switch (Channel)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b0c      	cmp	r3, #12
 8003bda:	d841      	bhi.n	8003c60 <HAL_TIM_OC_Stop_IT+0x1d4>
 8003bdc:	a201      	add	r2, pc, #4	; (adr r2, 8003be4 <HAL_TIM_OC_Stop_IT+0x158>)
 8003bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be2:	bf00      	nop
 8003be4:	08003c19 	.word	0x08003c19
 8003be8:	08003c61 	.word	0x08003c61
 8003bec:	08003c61 	.word	0x08003c61
 8003bf0:	08003c61 	.word	0x08003c61
 8003bf4:	08003c2b 	.word	0x08003c2b
 8003bf8:	08003c61 	.word	0x08003c61
 8003bfc:	08003c61 	.word	0x08003c61
 8003c00:	08003c61 	.word	0x08003c61
 8003c04:	08003c3d 	.word	0x08003c3d
 8003c08:	08003c61 	.word	0x08003c61
 8003c0c:	08003c61 	.word	0x08003c61
 8003c10:	08003c61 	.word	0x08003c61
 8003c14:	08003c4f 	.word	0x08003c4f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68da      	ldr	r2, [r3, #12]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f022 0202 	bic.w	r2, r2, #2
 8003c26:	60da      	str	r2, [r3, #12]
      break;
 8003c28:	e01d      	b.n	8003c66 <HAL_TIM_OC_Stop_IT+0x1da>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68da      	ldr	r2, [r3, #12]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0204 	bic.w	r2, r2, #4
 8003c38:	60da      	str	r2, [r3, #12]
      break;
 8003c3a:	e014      	b.n	8003c66 <HAL_TIM_OC_Stop_IT+0x1da>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68da      	ldr	r2, [r3, #12]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0208 	bic.w	r2, r2, #8
 8003c4a:	60da      	str	r2, [r3, #12]
      break;
 8003c4c:	e00b      	b.n	8003c66 <HAL_TIM_OC_Stop_IT+0x1da>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68da      	ldr	r2, [r3, #12]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 0210 	bic.w	r2, r2, #16
 8003c5c:	60da      	str	r2, [r3, #12]
      break;
 8003c5e:	e002      	b.n	8003c66 <HAL_TIM_OC_Stop_IT+0x1da>
    }

    default:
      status = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	73fb      	strb	r3, [r7, #15]
      break;
 8003c64:	bf00      	nop
  }

  if (status == HAL_OK)
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f040 8098 	bne.w	8003d9e <HAL_TIM_OC_Stop_IT+0x312>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2200      	movs	r2, #0
 8003c74:	6839      	ldr	r1, [r7, #0]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f001 fec6 	bl	8005a08 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a0e      	ldr	r2, [pc, #56]	; (8003cbc <HAL_TIM_OC_Stop_IT+0x230>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d018      	beq.n	8003cb8 <HAL_TIM_OC_Stop_IT+0x22c>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a0f      	ldr	r2, [pc, #60]	; (8003cc8 <HAL_TIM_OC_Stop_IT+0x23c>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d013      	beq.n	8003cb8 <HAL_TIM_OC_Stop_IT+0x22c>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a0d      	ldr	r2, [pc, #52]	; (8003ccc <HAL_TIM_OC_Stop_IT+0x240>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00e      	beq.n	8003cb8 <HAL_TIM_OC_Stop_IT+0x22c>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a0c      	ldr	r2, [pc, #48]	; (8003cd0 <HAL_TIM_OC_Stop_IT+0x244>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d009      	beq.n	8003cb8 <HAL_TIM_OC_Stop_IT+0x22c>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a0a      	ldr	r2, [pc, #40]	; (8003cd4 <HAL_TIM_OC_Stop_IT+0x248>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d004      	beq.n	8003cb8 <HAL_TIM_OC_Stop_IT+0x22c>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a09      	ldr	r2, [pc, #36]	; (8003cd8 <HAL_TIM_OC_Stop_IT+0x24c>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d113      	bne.n	8003ce0 <HAL_TIM_OC_Stop_IT+0x254>
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e012      	b.n	8003ce2 <HAL_TIM_OC_Stop_IT+0x256>
 8003cbc:	40012c00 	.word	0x40012c00
 8003cc0:	40000400 	.word	0x40000400
 8003cc4:	40000800 	.word	0x40000800
 8003cc8:	40013400 	.word	0x40013400
 8003ccc:	40014000 	.word	0x40014000
 8003cd0:	40014400 	.word	0x40014400
 8003cd4:	40014800 	.word	0x40014800
 8003cd8:	40015000 	.word	0x40015000
 8003cdc:	0800b844 	.word	0x0800b844
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d017      	beq.n	8003d16 <HAL_TIM_OC_Stop_IT+0x28a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	6a1a      	ldr	r2, [r3, #32]
 8003cec:	f241 1311 	movw	r3, #4369	; 0x1111
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10f      	bne.n	8003d16 <HAL_TIM_OC_Stop_IT+0x28a>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6a1a      	ldr	r2, [r3, #32]
 8003cfc:	f244 4344 	movw	r3, #17476	; 0x4444
 8003d00:	4013      	ands	r3, r2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d107      	bne.n	8003d16 <HAL_TIM_OC_Stop_IT+0x28a>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d14:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	6a1a      	ldr	r2, [r3, #32]
 8003d1c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003d20:	4013      	ands	r3, r2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10f      	bne.n	8003d46 <HAL_TIM_OC_Stop_IT+0x2ba>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6a1a      	ldr	r2, [r3, #32]
 8003d2c:	f244 4344 	movw	r3, #17476	; 0x4444
 8003d30:	4013      	ands	r3, r2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d107      	bne.n	8003d46 <HAL_TIM_OC_Stop_IT+0x2ba>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 0201 	bic.w	r2, r2, #1
 8003d44:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d104      	bne.n	8003d56 <HAL_TIM_OC_Stop_IT+0x2ca>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d54:	e023      	b.n	8003d9e <HAL_TIM_OC_Stop_IT+0x312>
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	2b04      	cmp	r3, #4
 8003d5a:	d104      	bne.n	8003d66 <HAL_TIM_OC_Stop_IT+0x2da>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d64:	e01b      	b.n	8003d9e <HAL_TIM_OC_Stop_IT+0x312>
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	2b08      	cmp	r3, #8
 8003d6a:	d104      	bne.n	8003d76 <HAL_TIM_OC_Stop_IT+0x2ea>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d74:	e013      	b.n	8003d9e <HAL_TIM_OC_Stop_IT+0x312>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b0c      	cmp	r3, #12
 8003d7a:	d104      	bne.n	8003d86 <HAL_TIM_OC_Stop_IT+0x2fa>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d84:	e00b      	b.n	8003d9e <HAL_TIM_OC_Stop_IT+0x312>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	2b10      	cmp	r3, #16
 8003d8a:	d104      	bne.n	8003d96 <HAL_TIM_OC_Stop_IT+0x30a>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d94:	e003      	b.n	8003d9e <HAL_TIM_OC_Stop_IT+0x312>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8003d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d122      	bne.n	8003e04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d11b      	bne.n	8003e04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f06f 0202 	mvn.w	r2, #2
 8003dd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2201      	movs	r2, #1
 8003dda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f001 f8e6 	bl	8004fbc <HAL_TIM_IC_CaptureCallback>
 8003df0:	e005      	b.n	8003dfe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fc fada 	bl	80003ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f001 f8e9 	bl	8004fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	f003 0304 	and.w	r3, r3, #4
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d122      	bne.n	8003e58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b04      	cmp	r3, #4
 8003e1e:	d11b      	bne.n	8003e58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f06f 0204 	mvn.w	r2, #4
 8003e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f001 f8bc 	bl	8004fbc <HAL_TIM_IC_CaptureCallback>
 8003e44:	e005      	b.n	8003e52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f7fc fab0 	bl	80003ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f001 f8bf 	bl	8004fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f003 0308 	and.w	r3, r3, #8
 8003e62:	2b08      	cmp	r3, #8
 8003e64:	d122      	bne.n	8003eac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f003 0308 	and.w	r3, r3, #8
 8003e70:	2b08      	cmp	r3, #8
 8003e72:	d11b      	bne.n	8003eac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f06f 0208 	mvn.w	r2, #8
 8003e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2204      	movs	r2, #4
 8003e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	f003 0303 	and.w	r3, r3, #3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d003      	beq.n	8003e9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f001 f892 	bl	8004fbc <HAL_TIM_IC_CaptureCallback>
 8003e98:	e005      	b.n	8003ea6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7fc fa86 	bl	80003ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f001 f895 	bl	8004fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	f003 0310 	and.w	r3, r3, #16
 8003eb6:	2b10      	cmp	r3, #16
 8003eb8:	d122      	bne.n	8003f00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f003 0310 	and.w	r3, r3, #16
 8003ec4:	2b10      	cmp	r3, #16
 8003ec6:	d11b      	bne.n	8003f00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 0210 	mvn.w	r2, #16
 8003ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2208      	movs	r2, #8
 8003ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f001 f868 	bl	8004fbc <HAL_TIM_IC_CaptureCallback>
 8003eec:	e005      	b.n	8003efa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f7fc fa5c 	bl	80003ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f001 f86b 	bl	8004fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d10e      	bne.n	8003f2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d107      	bne.n	8003f2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f06f 0201 	mvn.w	r2, #1
 8003f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7fd f98a 	bl	8001240 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f36:	2b80      	cmp	r3, #128	; 0x80
 8003f38:	d10e      	bne.n	8003f58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f44:	2b80      	cmp	r3, #128	; 0x80
 8003f46:	d107      	bne.n	8003f58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f002 f8d2 	bl	80060fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f66:	d10e      	bne.n	8003f86 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f72:	2b80      	cmp	r3, #128	; 0x80
 8003f74:	d107      	bne.n	8003f86 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003f7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f002 f8c5 	bl	8006110 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f90:	2b40      	cmp	r3, #64	; 0x40
 8003f92:	d10e      	bne.n	8003fb2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9e:	2b40      	cmp	r3, #64	; 0x40
 8003fa0:	d107      	bne.n	8003fb2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f001 f819 	bl	8004fe4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	d10e      	bne.n	8003fde <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	f003 0320 	and.w	r3, r3, #32
 8003fca:	2b20      	cmp	r3, #32
 8003fcc:	d107      	bne.n	8003fde <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f06f 0220 	mvn.w	r2, #32
 8003fd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f002 f885 	bl	80060e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fec:	d10f      	bne.n	800400e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ff8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ffc:	d107      	bne.n	800400e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8004006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f002 f88b 	bl	8006124 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004018:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800401c:	d10f      	bne.n	800403e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004028:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800402c:	d107      	bne.n	800403e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f002 f87d 	bl	8006138 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004048:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800404c:	d10f      	bne.n	800406e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004058:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800405c:	d107      	bne.n	800406e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004066:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f002 f86f 	bl	800614c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004078:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800407c:	d10f      	bne.n	800409e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004088:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800408c:	d107      	bne.n	800409e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004096:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f002 f861 	bl	8006160 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800409e:	bf00      	nop
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
	...

080040a8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b086      	sub	sp, #24
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040b4:	2300      	movs	r3, #0
 80040b6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d016      	beq.n	80040ec <HAL_TIM_OC_ConfigChannel+0x44>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2b04      	cmp	r3, #4
 80040c2:	d013      	beq.n	80040ec <HAL_TIM_OC_ConfigChannel+0x44>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d010      	beq.n	80040ec <HAL_TIM_OC_ConfigChannel+0x44>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b0c      	cmp	r3, #12
 80040ce:	d00d      	beq.n	80040ec <HAL_TIM_OC_ConfigChannel+0x44>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b10      	cmp	r3, #16
 80040d4:	d00a      	beq.n	80040ec <HAL_TIM_OC_ConfigChannel+0x44>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2b14      	cmp	r3, #20
 80040da:	d007      	beq.n	80040ec <HAL_TIM_OC_ConfigChannel+0x44>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b3c      	cmp	r3, #60	; 0x3c
 80040e0:	d004      	beq.n	80040ec <HAL_TIM_OC_ConfigChannel+0x44>
 80040e2:	f241 011f 	movw	r1, #4127	; 0x101f
 80040e6:	488f      	ldr	r0, [pc, #572]	; (8004324 <HAL_TIM_OC_ConfigChannel+0x27c>)
 80040e8:	f7fd f8c1 	bl	800126e <assert_failed>
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d027      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b10      	cmp	r3, #16
 80040fa:	d023      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b20      	cmp	r3, #32
 8004102:	d01f      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b30      	cmp	r3, #48	; 0x30
 800410a:	d01b      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b50      	cmp	r3, #80	; 0x50
 8004112:	d017      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2b40      	cmp	r3, #64	; 0x40
 800411a:	d013      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004124:	d00e      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a7f      	ldr	r2, [pc, #508]	; (8004328 <HAL_TIM_OC_ConfigChannel+0x280>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d009      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a7d      	ldr	r2, [pc, #500]	; (800432c <HAL_TIM_OC_ConfigChannel+0x284>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d004      	beq.n	8004144 <HAL_TIM_OC_ConfigChannel+0x9c>
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a7c      	ldr	r2, [pc, #496]	; (8004330 <HAL_TIM_OC_ConfigChannel+0x288>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d10f      	bne.n	8004164 <HAL_TIM_OC_ConfigChannel+0xbc>
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a78      	ldr	r2, [pc, #480]	; (800432c <HAL_TIM_OC_ConfigChannel+0x284>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d004      	beq.n	8004158 <HAL_TIM_OC_ConfigChannel+0xb0>
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a77      	ldr	r2, [pc, #476]	; (8004330 <HAL_TIM_OC_ConfigChannel+0x288>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d10a      	bne.n	800416e <HAL_TIM_OC_ConfigChannel+0xc6>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2b08      	cmp	r3, #8
 800415c:	d007      	beq.n	800416e <HAL_TIM_OC_ConfigChannel+0xc6>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2b0c      	cmp	r3, #12
 8004162:	d004      	beq.n	800416e <HAL_TIM_OC_ConfigChannel+0xc6>
 8004164:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8004168:	486e      	ldr	r0, [pc, #440]	; (8004324 <HAL_TIM_OC_ConfigChannel+0x27c>)
 800416a:	f7fd f880 	bl	800126e <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d008      	beq.n	8004188 <HAL_TIM_OC_ConfigChannel+0xe0>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d004      	beq.n	8004188 <HAL_TIM_OC_ConfigChannel+0xe0>
 800417e:	f241 0121 	movw	r1, #4129	; 0x1021
 8004182:	4868      	ldr	r0, [pc, #416]	; (8004324 <HAL_TIM_OC_ConfigChannel+0x27c>)
 8004184:	f7fd f873 	bl	800126e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800418e:	2b01      	cmp	r3, #1
 8004190:	d101      	bne.n	8004196 <HAL_TIM_OC_ConfigChannel+0xee>
 8004192:	2302      	movs	r3, #2
 8004194:	e146      	b.n	8004424 <HAL_TIM_OC_ConfigChannel+0x37c>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b14      	cmp	r3, #20
 80041a2:	f200 8137 	bhi.w	8004414 <HAL_TIM_OC_ConfigChannel+0x36c>
 80041a6:	a201      	add	r2, pc, #4	; (adr r2, 80041ac <HAL_TIM_OC_ConfigChannel+0x104>)
 80041a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ac:	08004201 	.word	0x08004201
 80041b0:	08004415 	.word	0x08004415
 80041b4:	08004415 	.word	0x08004415
 80041b8:	08004415 	.word	0x08004415
 80041bc:	08004273 	.word	0x08004273
 80041c0:	08004415 	.word	0x08004415
 80041c4:	08004415 	.word	0x08004415
 80041c8:	08004415 	.word	0x08004415
 80041cc:	080042d1 	.word	0x080042d1
 80041d0:	08004415 	.word	0x08004415
 80041d4:	08004415 	.word	0x08004415
 80041d8:	08004415 	.word	0x08004415
 80041dc:	08004355 	.word	0x08004355
 80041e0:	08004415 	.word	0x08004415
 80041e4:	08004415 	.word	0x08004415
 80041e8:	08004415 	.word	0x08004415
 80041ec:	080043a9 	.word	0x080043a9
 80041f0:	08004415 	.word	0x08004415
 80041f4:	08004415 	.word	0x08004415
 80041f8:	08004415 	.word	0x08004415
 80041fc:	080043df 	.word	0x080043df
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a4b      	ldr	r2, [pc, #300]	; (8004334 <HAL_TIM_OC_ConfigChannel+0x28c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d02c      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004212:	d027      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a47      	ldr	r2, [pc, #284]	; (8004338 <HAL_TIM_OC_ConfigChannel+0x290>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d022      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a46      	ldr	r2, [pc, #280]	; (800433c <HAL_TIM_OC_ConfigChannel+0x294>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d01d      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a44      	ldr	r2, [pc, #272]	; (8004340 <HAL_TIM_OC_ConfigChannel+0x298>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d018      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a43      	ldr	r2, [pc, #268]	; (8004344 <HAL_TIM_OC_ConfigChannel+0x29c>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d013      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a41      	ldr	r2, [pc, #260]	; (8004348 <HAL_TIM_OC_ConfigChannel+0x2a0>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d00e      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a40      	ldr	r2, [pc, #256]	; (800434c <HAL_TIM_OC_ConfigChannel+0x2a4>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d009      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a3e      	ldr	r2, [pc, #248]	; (8004350 <HAL_TIM_OC_ConfigChannel+0x2a8>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d004      	beq.n	8004264 <HAL_TIM_OC_ConfigChannel+0x1bc>
 800425a:	f241 012b 	movw	r1, #4139	; 0x102b
 800425e:	4831      	ldr	r0, [pc, #196]	; (8004324 <HAL_TIM_OC_ConfigChannel+0x27c>)
 8004260:	f7fd f805 	bl	800126e <assert_failed>

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68b9      	ldr	r1, [r7, #8]
 800426a:	4618      	mov	r0, r3
 800426c:	f000 ff62 	bl	8005134 <TIM_OC1_SetConfig>
      break;
 8004270:	e0d3      	b.n	800441a <HAL_TIM_OC_ConfigChannel+0x372>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a2f      	ldr	r2, [pc, #188]	; (8004334 <HAL_TIM_OC_ConfigChannel+0x28c>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d022      	beq.n	80042c2 <HAL_TIM_OC_ConfigChannel+0x21a>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004284:	d01d      	beq.n	80042c2 <HAL_TIM_OC_ConfigChannel+0x21a>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a2b      	ldr	r2, [pc, #172]	; (8004338 <HAL_TIM_OC_ConfigChannel+0x290>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d018      	beq.n	80042c2 <HAL_TIM_OC_ConfigChannel+0x21a>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a29      	ldr	r2, [pc, #164]	; (800433c <HAL_TIM_OC_ConfigChannel+0x294>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d013      	beq.n	80042c2 <HAL_TIM_OC_ConfigChannel+0x21a>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a28      	ldr	r2, [pc, #160]	; (8004340 <HAL_TIM_OC_ConfigChannel+0x298>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d00e      	beq.n	80042c2 <HAL_TIM_OC_ConfigChannel+0x21a>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a26      	ldr	r2, [pc, #152]	; (8004344 <HAL_TIM_OC_ConfigChannel+0x29c>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d009      	beq.n	80042c2 <HAL_TIM_OC_ConfigChannel+0x21a>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a27      	ldr	r2, [pc, #156]	; (8004350 <HAL_TIM_OC_ConfigChannel+0x2a8>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d004      	beq.n	80042c2 <HAL_TIM_OC_ConfigChannel+0x21a>
 80042b8:	f241 0135 	movw	r1, #4149	; 0x1035
 80042bc:	4819      	ldr	r0, [pc, #100]	; (8004324 <HAL_TIM_OC_ConfigChannel+0x27c>)
 80042be:	f7fc ffd6 	bl	800126e <assert_failed>

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68b9      	ldr	r1, [r7, #8]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 fff7 	bl	80052bc <TIM_OC2_SetConfig>
      break;
 80042ce:	e0a4      	b.n	800441a <HAL_TIM_OC_ConfigChannel+0x372>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a17      	ldr	r2, [pc, #92]	; (8004334 <HAL_TIM_OC_ConfigChannel+0x28c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d01d      	beq.n	8004316 <HAL_TIM_OC_ConfigChannel+0x26e>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e2:	d018      	beq.n	8004316 <HAL_TIM_OC_ConfigChannel+0x26e>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a13      	ldr	r2, [pc, #76]	; (8004338 <HAL_TIM_OC_ConfigChannel+0x290>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d013      	beq.n	8004316 <HAL_TIM_OC_ConfigChannel+0x26e>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a12      	ldr	r2, [pc, #72]	; (800433c <HAL_TIM_OC_ConfigChannel+0x294>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d00e      	beq.n	8004316 <HAL_TIM_OC_ConfigChannel+0x26e>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a10      	ldr	r2, [pc, #64]	; (8004340 <HAL_TIM_OC_ConfigChannel+0x298>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d009      	beq.n	8004316 <HAL_TIM_OC_ConfigChannel+0x26e>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a12      	ldr	r2, [pc, #72]	; (8004350 <HAL_TIM_OC_ConfigChannel+0x2a8>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d004      	beq.n	8004316 <HAL_TIM_OC_ConfigChannel+0x26e>
 800430c:	f241 013f 	movw	r1, #4159	; 0x103f
 8004310:	4804      	ldr	r0, [pc, #16]	; (8004324 <HAL_TIM_OC_ConfigChannel+0x27c>)
 8004312:	f7fc ffac 	bl	800126e <assert_failed>

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68b9      	ldr	r1, [r7, #8]
 800431c:	4618      	mov	r0, r3
 800431e:	f001 f889 	bl	8005434 <TIM_OC3_SetConfig>
      break;
 8004322:	e07a      	b.n	800441a <HAL_TIM_OC_ConfigChannel+0x372>
 8004324:	0800b844 	.word	0x0800b844
 8004328:	00010010 	.word	0x00010010
 800432c:	00010030 	.word	0x00010030
 8004330:	00010020 	.word	0x00010020
 8004334:	40012c00 	.word	0x40012c00
 8004338:	40000400 	.word	0x40000400
 800433c:	40000800 	.word	0x40000800
 8004340:	40013400 	.word	0x40013400
 8004344:	40014000 	.word	0x40014000
 8004348:	40014400 	.word	0x40014400
 800434c:	40014800 	.word	0x40014800
 8004350:	40015000 	.word	0x40015000
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a34      	ldr	r2, [pc, #208]	; (800442c <HAL_TIM_OC_ConfigChannel+0x384>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d01d      	beq.n	800439a <HAL_TIM_OC_ConfigChannel+0x2f2>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004366:	d018      	beq.n	800439a <HAL_TIM_OC_ConfigChannel+0x2f2>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a30      	ldr	r2, [pc, #192]	; (8004430 <HAL_TIM_OC_ConfigChannel+0x388>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d013      	beq.n	800439a <HAL_TIM_OC_ConfigChannel+0x2f2>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a2f      	ldr	r2, [pc, #188]	; (8004434 <HAL_TIM_OC_ConfigChannel+0x38c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00e      	beq.n	800439a <HAL_TIM_OC_ConfigChannel+0x2f2>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a2d      	ldr	r2, [pc, #180]	; (8004438 <HAL_TIM_OC_ConfigChannel+0x390>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d009      	beq.n	800439a <HAL_TIM_OC_ConfigChannel+0x2f2>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a2c      	ldr	r2, [pc, #176]	; (800443c <HAL_TIM_OC_ConfigChannel+0x394>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d004      	beq.n	800439a <HAL_TIM_OC_ConfigChannel+0x2f2>
 8004390:	f241 0149 	movw	r1, #4169	; 0x1049
 8004394:	482a      	ldr	r0, [pc, #168]	; (8004440 <HAL_TIM_OC_ConfigChannel+0x398>)
 8004396:	f7fc ff6a 	bl	800126e <assert_failed>

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68b9      	ldr	r1, [r7, #8]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f001 f903 	bl	80055ac <TIM_OC4_SetConfig>
      break;
 80043a6:	e038      	b.n	800441a <HAL_TIM_OC_ConfigChannel+0x372>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a1f      	ldr	r2, [pc, #124]	; (800442c <HAL_TIM_OC_ConfigChannel+0x384>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d00e      	beq.n	80043d0 <HAL_TIM_OC_ConfigChannel+0x328>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a20      	ldr	r2, [pc, #128]	; (8004438 <HAL_TIM_OC_ConfigChannel+0x390>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d009      	beq.n	80043d0 <HAL_TIM_OC_ConfigChannel+0x328>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a1e      	ldr	r2, [pc, #120]	; (800443c <HAL_TIM_OC_ConfigChannel+0x394>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d004      	beq.n	80043d0 <HAL_TIM_OC_ConfigChannel+0x328>
 80043c6:	f241 0153 	movw	r1, #4179	; 0x1053
 80043ca:	481d      	ldr	r0, [pc, #116]	; (8004440 <HAL_TIM_OC_ConfigChannel+0x398>)
 80043cc:	f7fc ff4f 	bl	800126e <assert_failed>

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68b9      	ldr	r1, [r7, #8]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f001 f9a4 	bl	8005724 <TIM_OC5_SetConfig>
      break;
 80043dc:	e01d      	b.n	800441a <HAL_TIM_OC_ConfigChannel+0x372>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a12      	ldr	r2, [pc, #72]	; (800442c <HAL_TIM_OC_ConfigChannel+0x384>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d00e      	beq.n	8004406 <HAL_TIM_OC_ConfigChannel+0x35e>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a12      	ldr	r2, [pc, #72]	; (8004438 <HAL_TIM_OC_ConfigChannel+0x390>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d009      	beq.n	8004406 <HAL_TIM_OC_ConfigChannel+0x35e>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a11      	ldr	r2, [pc, #68]	; (800443c <HAL_TIM_OC_ConfigChannel+0x394>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d004      	beq.n	8004406 <HAL_TIM_OC_ConfigChannel+0x35e>
 80043fc:	f241 015d 	movw	r1, #4189	; 0x105d
 8004400:	480f      	ldr	r0, [pc, #60]	; (8004440 <HAL_TIM_OC_ConfigChannel+0x398>)
 8004402:	f7fc ff34 	bl	800126e <assert_failed>

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	4618      	mov	r0, r3
 800440e:	f001 f9f3 	bl	80057f8 <TIM_OC6_SetConfig>
      break;
 8004412:	e002      	b.n	800441a <HAL_TIM_OC_ConfigChannel+0x372>
    }

    default:
      status = HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	75fb      	strb	r3, [r7, #23]
      break;
 8004418:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004422:	7dfb      	ldrb	r3, [r7, #23]
}
 8004424:	4618      	mov	r0, r3
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40012c00 	.word	0x40012c00
 8004430:	40000400 	.word	0x40000400
 8004434:	40000800 	.word	0x40000800
 8004438:	40013400 	.word	0x40013400
 800443c:	40015000 	.word	0x40015000
 8004440:	0800b844 	.word	0x0800b844

08004444 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800444e:	2300      	movs	r3, #0
 8004450:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004458:	2b01      	cmp	r3, #1
 800445a:	d102      	bne.n	8004462 <HAL_TIM_ConfigClockSource+0x1e>
 800445c:	2302      	movs	r3, #2
 800445e:	f000 bd98 	b.w	8004f92 <HAL_TIM_ConfigClockSource+0xb4e>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2202      	movs	r2, #2
 800446e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800447a:	d047      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004484:	d042      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d03e      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b10      	cmp	r3, #16
 8004494:	d03a      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2b20      	cmp	r3, #32
 800449c:	d036      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b30      	cmp	r3, #48	; 0x30
 80044a4:	d032      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2b40      	cmp	r3, #64	; 0x40
 80044ac:	d02e      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2b50      	cmp	r3, #80	; 0x50
 80044b4:	d02a      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2b60      	cmp	r3, #96	; 0x60
 80044bc:	d026      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2b70      	cmp	r3, #112	; 0x70
 80044c4:	d022      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80044ce:	d01d      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a71      	ldr	r2, [pc, #452]	; (800469c <HAL_TIM_ConfigClockSource+0x258>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d018      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a70      	ldr	r2, [pc, #448]	; (80046a0 <HAL_TIM_ConfigClockSource+0x25c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d013      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a6e      	ldr	r2, [pc, #440]	; (80046a4 <HAL_TIM_ConfigClockSource+0x260>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d00e      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a6d      	ldr	r2, [pc, #436]	; (80046a8 <HAL_TIM_ConfigClockSource+0x264>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d009      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a6b      	ldr	r2, [pc, #428]	; (80046ac <HAL_TIM_ConfigClockSource+0x268>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d004      	beq.n	800450c <HAL_TIM_ConfigClockSource+0xc8>
 8004502:	f241 51b8 	movw	r1, #5560	; 0x15b8
 8004506:	486a      	ldr	r0, [pc, #424]	; (80046b0 <HAL_TIM_ConfigClockSource+0x26c>)
 8004508:	f7fc feb1 	bl	800126e <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800451a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800451e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004526:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a5d      	ldr	r2, [pc, #372]	; (80046ac <HAL_TIM_ConfigClockSource+0x268>)
 8004536:	4293      	cmp	r3, r2
 8004538:	f000 82e2 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 800453c:	4a5b      	ldr	r2, [pc, #364]	; (80046ac <HAL_TIM_ConfigClockSource+0x268>)
 800453e:	4293      	cmp	r3, r2
 8004540:	f200 851a 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 8004544:	4a58      	ldr	r2, [pc, #352]	; (80046a8 <HAL_TIM_ConfigClockSource+0x264>)
 8004546:	4293      	cmp	r3, r2
 8004548:	f000 82da 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 800454c:	4a56      	ldr	r2, [pc, #344]	; (80046a8 <HAL_TIM_ConfigClockSource+0x264>)
 800454e:	4293      	cmp	r3, r2
 8004550:	f200 8512 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 8004554:	4a53      	ldr	r2, [pc, #332]	; (80046a4 <HAL_TIM_ConfigClockSource+0x260>)
 8004556:	4293      	cmp	r3, r2
 8004558:	f000 82d2 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 800455c:	4a51      	ldr	r2, [pc, #324]	; (80046a4 <HAL_TIM_ConfigClockSource+0x260>)
 800455e:	4293      	cmp	r3, r2
 8004560:	f200 850a 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 8004564:	4a4e      	ldr	r2, [pc, #312]	; (80046a0 <HAL_TIM_ConfigClockSource+0x25c>)
 8004566:	4293      	cmp	r3, r2
 8004568:	f000 82ca 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 800456c:	4a4c      	ldr	r2, [pc, #304]	; (80046a0 <HAL_TIM_ConfigClockSource+0x25c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	f200 8502 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 8004574:	4a49      	ldr	r2, [pc, #292]	; (800469c <HAL_TIM_ConfigClockSource+0x258>)
 8004576:	4293      	cmp	r3, r2
 8004578:	f000 82c2 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 800457c:	4a47      	ldr	r2, [pc, #284]	; (800469c <HAL_TIM_ConfigClockSource+0x258>)
 800457e:	4293      	cmp	r3, r2
 8004580:	f200 84fa 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 8004584:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004588:	f000 82ba 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 800458c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004590:	f200 84f2 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 8004594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004598:	f000 8115 	beq.w	80047c6 <HAL_TIM_ConfigClockSource+0x382>
 800459c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045a0:	f200 84ea 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 80045a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045a8:	d02f      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1c6>
 80045aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ae:	f200 84e3 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 80045b2:	2b70      	cmp	r3, #112	; 0x70
 80045b4:	f000 8092 	beq.w	80046dc <HAL_TIM_ConfigClockSource+0x298>
 80045b8:	2b70      	cmp	r3, #112	; 0x70
 80045ba:	f200 84dd 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 80045be:	2b60      	cmp	r3, #96	; 0x60
 80045c0:	f000 81d9 	beq.w	8004976 <HAL_TIM_ConfigClockSource+0x532>
 80045c4:	2b60      	cmp	r3, #96	; 0x60
 80045c6:	f200 84d7 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 80045ca:	2b50      	cmp	r3, #80	; 0x50
 80045cc:	f000 8178 	beq.w	80048c0 <HAL_TIM_ConfigClockSource+0x47c>
 80045d0:	2b50      	cmp	r3, #80	; 0x50
 80045d2:	f200 84d1 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 80045d6:	2b40      	cmp	r3, #64	; 0x40
 80045d8:	f000 8228 	beq.w	8004a2c <HAL_TIM_ConfigClockSource+0x5e8>
 80045dc:	2b40      	cmp	r3, #64	; 0x40
 80045de:	f200 84cb 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 80045e2:	2b30      	cmp	r3, #48	; 0x30
 80045e4:	f000 828c 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 80045e8:	2b30      	cmp	r3, #48	; 0x30
 80045ea:	f200 84c5 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 80045ee:	2b20      	cmp	r3, #32
 80045f0:	f000 8286 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 80045f4:	2b20      	cmp	r3, #32
 80045f6:	f200 84bf 	bhi.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f000 8280 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 8004600:	2b10      	cmp	r3, #16
 8004602:	f000 827d 	beq.w	8004b00 <HAL_TIM_ConfigClockSource+0x6bc>
 8004606:	f000 bcb7 	b.w	8004f78 <HAL_TIM_ConfigClockSource+0xb34>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a29      	ldr	r2, [pc, #164]	; (80046b4 <HAL_TIM_ConfigClockSource+0x270>)
 8004610:	4293      	cmp	r3, r2
 8004612:	f000 84b4 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800461e:	f000 84ae 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a24      	ldr	r2, [pc, #144]	; (80046b8 <HAL_TIM_ConfigClockSource+0x274>)
 8004628:	4293      	cmp	r3, r2
 800462a:	f000 84a8 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a22      	ldr	r2, [pc, #136]	; (80046bc <HAL_TIM_ConfigClockSource+0x278>)
 8004634:	4293      	cmp	r3, r2
 8004636:	f000 84a2 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a20      	ldr	r2, [pc, #128]	; (80046c0 <HAL_TIM_ConfigClockSource+0x27c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	f000 849c 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a1e      	ldr	r2, [pc, #120]	; (80046c4 <HAL_TIM_ConfigClockSource+0x280>)
 800464c:	4293      	cmp	r3, r2
 800464e:	f000 8496 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a1c      	ldr	r2, [pc, #112]	; (80046c8 <HAL_TIM_ConfigClockSource+0x284>)
 8004658:	4293      	cmp	r3, r2
 800465a:	f000 8490 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a1a      	ldr	r2, [pc, #104]	; (80046cc <HAL_TIM_ConfigClockSource+0x288>)
 8004664:	4293      	cmp	r3, r2
 8004666:	f000 848a 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a18      	ldr	r2, [pc, #96]	; (80046d0 <HAL_TIM_ConfigClockSource+0x28c>)
 8004670:	4293      	cmp	r3, r2
 8004672:	f000 8484 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a16      	ldr	r2, [pc, #88]	; (80046d4 <HAL_TIM_ConfigClockSource+0x290>)
 800467c:	4293      	cmp	r3, r2
 800467e:	f000 847e 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a14      	ldr	r2, [pc, #80]	; (80046d8 <HAL_TIM_ConfigClockSource+0x294>)
 8004688:	4293      	cmp	r3, r2
 800468a:	f000 8478 	beq.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 800468e:	f241 51c4 	movw	r1, #5572	; 0x15c4
 8004692:	4807      	ldr	r0, [pc, #28]	; (80046b0 <HAL_TIM_ConfigClockSource+0x26c>)
 8004694:	f7fc fdeb 	bl	800126e <assert_failed>
      break;
 8004698:	f000 bc71 	b.w	8004f7e <HAL_TIM_ConfigClockSource+0xb3a>
 800469c:	00100020 	.word	0x00100020
 80046a0:	00100030 	.word	0x00100030
 80046a4:	00100040 	.word	0x00100040
 80046a8:	00100050 	.word	0x00100050
 80046ac:	00100070 	.word	0x00100070
 80046b0:	0800b844 	.word	0x0800b844
 80046b4:	40012c00 	.word	0x40012c00
 80046b8:	40000400 	.word	0x40000400
 80046bc:	40000800 	.word	0x40000800
 80046c0:	40001000 	.word	0x40001000
 80046c4:	40001400 	.word	0x40001400
 80046c8:	40013400 	.word	0x40013400
 80046cc:	40014000 	.word	0x40014000
 80046d0:	40014400 	.word	0x40014400
 80046d4:	40014800 	.word	0x40014800
 80046d8:	40015000 	.word	0x40015000
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a71      	ldr	r2, [pc, #452]	; (80048a8 <HAL_TIM_ConfigClockSource+0x464>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d01d      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0x2de>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ee:	d018      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0x2de>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a6d      	ldr	r2, [pc, #436]	; (80048ac <HAL_TIM_ConfigClockSource+0x468>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d013      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0x2de>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a6c      	ldr	r2, [pc, #432]	; (80048b0 <HAL_TIM_ConfigClockSource+0x46c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d00e      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0x2de>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a6a      	ldr	r2, [pc, #424]	; (80048b4 <HAL_TIM_ConfigClockSource+0x470>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d009      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0x2de>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a69      	ldr	r2, [pc, #420]	; (80048b8 <HAL_TIM_ConfigClockSource+0x474>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d004      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0x2de>
 8004718:	f241 51cb 	movw	r1, #5579	; 0x15cb
 800471c:	4867      	ldr	r0, [pc, #412]	; (80048bc <HAL_TIM_ConfigClockSource+0x478>)
 800471e:	f7fc fda6 	bl	800126e <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d013      	beq.n	8004752 <HAL_TIM_ConfigClockSource+0x30e>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004732:	d00e      	beq.n	8004752 <HAL_TIM_ConfigClockSource+0x30e>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800473c:	d009      	beq.n	8004752 <HAL_TIM_ConfigClockSource+0x30e>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004746:	d004      	beq.n	8004752 <HAL_TIM_ConfigClockSource+0x30e>
 8004748:	f241 51ce 	movw	r1, #5582	; 0x15ce
 800474c:	485b      	ldr	r0, [pc, #364]	; (80048bc <HAL_TIM_ConfigClockSource+0x478>)
 800474e:	f7fc fd8e 	bl	800126e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800475a:	d014      	beq.n	8004786 <HAL_TIM_ConfigClockSource+0x342>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d010      	beq.n	8004786 <HAL_TIM_ConfigClockSource+0x342>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00c      	beq.n	8004786 <HAL_TIM_ConfigClockSource+0x342>
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b02      	cmp	r3, #2
 8004772:	d008      	beq.n	8004786 <HAL_TIM_ConfigClockSource+0x342>
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2b0a      	cmp	r3, #10
 800477a:	d004      	beq.n	8004786 <HAL_TIM_ConfigClockSource+0x342>
 800477c:	f241 51cf 	movw	r1, #5583	; 0x15cf
 8004780:	484e      	ldr	r0, [pc, #312]	; (80048bc <HAL_TIM_ConfigClockSource+0x478>)
 8004782:	f7fc fd74 	bl	800126e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	2b0f      	cmp	r3, #15
 800478c:	d904      	bls.n	8004798 <HAL_TIM_ConfigClockSource+0x354>
 800478e:	f241 51d0 	movw	r1, #5584	; 0x15d0
 8004792:	484a      	ldr	r0, [pc, #296]	; (80048bc <HAL_TIM_ConfigClockSource+0x478>)
 8004794:	f7fc fd6b 	bl	800126e <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6818      	ldr	r0, [r3, #0]
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	6899      	ldr	r1, [r3, #8]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	f001 f90e 	bl	80059c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047ba:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	609a      	str	r2, [r3, #8]
      break;
 80047c4:	e3dc      	b.n	8004f80 <HAL_TIM_ConfigClockSource+0xb3c>
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a37      	ldr	r2, [pc, #220]	; (80048a8 <HAL_TIM_ConfigClockSource+0x464>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d01d      	beq.n	800480c <HAL_TIM_ConfigClockSource+0x3c8>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d8:	d018      	beq.n	800480c <HAL_TIM_ConfigClockSource+0x3c8>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a33      	ldr	r2, [pc, #204]	; (80048ac <HAL_TIM_ConfigClockSource+0x468>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d013      	beq.n	800480c <HAL_TIM_ConfigClockSource+0x3c8>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a31      	ldr	r2, [pc, #196]	; (80048b0 <HAL_TIM_ConfigClockSource+0x46c>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d00e      	beq.n	800480c <HAL_TIM_ConfigClockSource+0x3c8>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a30      	ldr	r2, [pc, #192]	; (80048b4 <HAL_TIM_ConfigClockSource+0x470>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d009      	beq.n	800480c <HAL_TIM_ConfigClockSource+0x3c8>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a2e      	ldr	r2, [pc, #184]	; (80048b8 <HAL_TIM_ConfigClockSource+0x474>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d004      	beq.n	800480c <HAL_TIM_ConfigClockSource+0x3c8>
 8004802:	f241 51e3 	movw	r1, #5603	; 0x15e3
 8004806:	482d      	ldr	r0, [pc, #180]	; (80048bc <HAL_TIM_ConfigClockSource+0x478>)
 8004808:	f7fc fd31 	bl	800126e <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d013      	beq.n	800483c <HAL_TIM_ConfigClockSource+0x3f8>
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800481c:	d00e      	beq.n	800483c <HAL_TIM_ConfigClockSource+0x3f8>
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004826:	d009      	beq.n	800483c <HAL_TIM_ConfigClockSource+0x3f8>
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004830:	d004      	beq.n	800483c <HAL_TIM_ConfigClockSource+0x3f8>
 8004832:	f241 51e6 	movw	r1, #5606	; 0x15e6
 8004836:	4821      	ldr	r0, [pc, #132]	; (80048bc <HAL_TIM_ConfigClockSource+0x478>)
 8004838:	f7fc fd19 	bl	800126e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004844:	d014      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x42c>
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d010      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x42c>
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00c      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x42c>
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	2b02      	cmp	r3, #2
 800485c:	d008      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x42c>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2b0a      	cmp	r3, #10
 8004864:	d004      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x42c>
 8004866:	f241 51e7 	movw	r1, #5607	; 0x15e7
 800486a:	4814      	ldr	r0, [pc, #80]	; (80048bc <HAL_TIM_ConfigClockSource+0x478>)
 800486c:	f7fc fcff 	bl	800126e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	2b0f      	cmp	r3, #15
 8004876:	d904      	bls.n	8004882 <HAL_TIM_ConfigClockSource+0x43e>
 8004878:	f241 51e8 	movw	r1, #5608	; 0x15e8
 800487c:	480f      	ldr	r0, [pc, #60]	; (80048bc <HAL_TIM_ConfigClockSource+0x478>)
 800487e:	f7fc fcf6 	bl	800126e <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6818      	ldr	r0, [r3, #0]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	6899      	ldr	r1, [r3, #8]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685a      	ldr	r2, [r3, #4]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f001 f899 	bl	80059c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	689a      	ldr	r2, [r3, #8]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048a4:	609a      	str	r2, [r3, #8]
      break;
 80048a6:	e36b      	b.n	8004f80 <HAL_TIM_ConfigClockSource+0xb3c>
 80048a8:	40012c00 	.word	0x40012c00
 80048ac:	40000400 	.word	0x40000400
 80048b0:	40000800 	.word	0x40000800
 80048b4:	40013400 	.word	0x40013400
 80048b8:	40015000 	.word	0x40015000
 80048bc:	0800b844 	.word	0x0800b844
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a87      	ldr	r2, [pc, #540]	; (8004ae4 <HAL_TIM_ConfigClockSource+0x6a0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d022      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x4cc>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d2:	d01d      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x4cc>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a83      	ldr	r2, [pc, #524]	; (8004ae8 <HAL_TIM_ConfigClockSource+0x6a4>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d018      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x4cc>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a82      	ldr	r2, [pc, #520]	; (8004aec <HAL_TIM_ConfigClockSource+0x6a8>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d013      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x4cc>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a80      	ldr	r2, [pc, #512]	; (8004af0 <HAL_TIM_ConfigClockSource+0x6ac>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d00e      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x4cc>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a7f      	ldr	r2, [pc, #508]	; (8004af4 <HAL_TIM_ConfigClockSource+0x6b0>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d009      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x4cc>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a7d      	ldr	r2, [pc, #500]	; (8004af8 <HAL_TIM_ConfigClockSource+0x6b4>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d004      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x4cc>
 8004906:	f241 51f7 	movw	r1, #5623	; 0x15f7
 800490a:	487c      	ldr	r0, [pc, #496]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 800490c:	f7fc fcaf 	bl	800126e <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004918:	d014      	beq.n	8004944 <HAL_TIM_ConfigClockSource+0x500>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d010      	beq.n	8004944 <HAL_TIM_ConfigClockSource+0x500>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00c      	beq.n	8004944 <HAL_TIM_ConfigClockSource+0x500>
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d008      	beq.n	8004944 <HAL_TIM_ConfigClockSource+0x500>
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	2b0a      	cmp	r3, #10
 8004938:	d004      	beq.n	8004944 <HAL_TIM_ConfigClockSource+0x500>
 800493a:	f241 51fa 	movw	r1, #5626	; 0x15fa
 800493e:	486f      	ldr	r0, [pc, #444]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 8004940:	f7fc fc95 	bl	800126e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	2b0f      	cmp	r3, #15
 800494a:	d904      	bls.n	8004956 <HAL_TIM_ConfigClockSource+0x512>
 800494c:	f241 51fb 	movw	r1, #5627	; 0x15fb
 8004950:	486a      	ldr	r0, [pc, #424]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 8004952:	f7fc fc8c 	bl	800126e <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6818      	ldr	r0, [r3, #0]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	6859      	ldr	r1, [r3, #4]
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	461a      	mov	r2, r3
 8004964:	f000 ffb4 	bl	80058d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2150      	movs	r1, #80	; 0x50
 800496e:	4618      	mov	r0, r3
 8004970:	f001 f80d 	bl	800598e <TIM_ITRx_SetConfig>
      break;
 8004974:	e304      	b.n	8004f80 <HAL_TIM_ConfigClockSource+0xb3c>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a5a      	ldr	r2, [pc, #360]	; (8004ae4 <HAL_TIM_ConfigClockSource+0x6a0>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d022      	beq.n	80049c6 <HAL_TIM_ConfigClockSource+0x582>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004988:	d01d      	beq.n	80049c6 <HAL_TIM_ConfigClockSource+0x582>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a56      	ldr	r2, [pc, #344]	; (8004ae8 <HAL_TIM_ConfigClockSource+0x6a4>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d018      	beq.n	80049c6 <HAL_TIM_ConfigClockSource+0x582>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a54      	ldr	r2, [pc, #336]	; (8004aec <HAL_TIM_ConfigClockSource+0x6a8>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d013      	beq.n	80049c6 <HAL_TIM_ConfigClockSource+0x582>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a53      	ldr	r2, [pc, #332]	; (8004af0 <HAL_TIM_ConfigClockSource+0x6ac>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d00e      	beq.n	80049c6 <HAL_TIM_ConfigClockSource+0x582>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a51      	ldr	r2, [pc, #324]	; (8004af4 <HAL_TIM_ConfigClockSource+0x6b0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d009      	beq.n	80049c6 <HAL_TIM_ConfigClockSource+0x582>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a50      	ldr	r2, [pc, #320]	; (8004af8 <HAL_TIM_ConfigClockSource+0x6b4>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d004      	beq.n	80049c6 <HAL_TIM_ConfigClockSource+0x582>
 80049bc:	f241 6107 	movw	r1, #5639	; 0x1607
 80049c0:	484e      	ldr	r0, [pc, #312]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 80049c2:	f7fc fc54 	bl	800126e <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049ce:	d014      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x5b6>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d010      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x5b6>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00c      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x5b6>
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d008      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x5b6>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b0a      	cmp	r3, #10
 80049ee:	d004      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x5b6>
 80049f0:	f241 610a 	movw	r1, #5642	; 0x160a
 80049f4:	4841      	ldr	r0, [pc, #260]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 80049f6:	f7fc fc3a 	bl	800126e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	2b0f      	cmp	r3, #15
 8004a00:	d904      	bls.n	8004a0c <HAL_TIM_ConfigClockSource+0x5c8>
 8004a02:	f241 610b 	movw	r1, #5643	; 0x160b
 8004a06:	483d      	ldr	r0, [pc, #244]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 8004a08:	f7fc fc31 	bl	800126e <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6818      	ldr	r0, [r3, #0]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	6859      	ldr	r1, [r3, #4]
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	461a      	mov	r2, r3
 8004a1a:	f000 ff88 	bl	800592e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2160      	movs	r1, #96	; 0x60
 8004a24:	4618      	mov	r0, r3
 8004a26:	f000 ffb2 	bl	800598e <TIM_ITRx_SetConfig>
      break;
 8004a2a:	e2a9      	b.n	8004f80 <HAL_TIM_ConfigClockSource+0xb3c>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a2c      	ldr	r2, [pc, #176]	; (8004ae4 <HAL_TIM_ConfigClockSource+0x6a0>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d022      	beq.n	8004a7c <HAL_TIM_ConfigClockSource+0x638>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a3e:	d01d      	beq.n	8004a7c <HAL_TIM_ConfigClockSource+0x638>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a28      	ldr	r2, [pc, #160]	; (8004ae8 <HAL_TIM_ConfigClockSource+0x6a4>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d018      	beq.n	8004a7c <HAL_TIM_ConfigClockSource+0x638>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a27      	ldr	r2, [pc, #156]	; (8004aec <HAL_TIM_ConfigClockSource+0x6a8>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d013      	beq.n	8004a7c <HAL_TIM_ConfigClockSource+0x638>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a25      	ldr	r2, [pc, #148]	; (8004af0 <HAL_TIM_ConfigClockSource+0x6ac>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d00e      	beq.n	8004a7c <HAL_TIM_ConfigClockSource+0x638>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a24      	ldr	r2, [pc, #144]	; (8004af4 <HAL_TIM_ConfigClockSource+0x6b0>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d009      	beq.n	8004a7c <HAL_TIM_ConfigClockSource+0x638>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a22      	ldr	r2, [pc, #136]	; (8004af8 <HAL_TIM_ConfigClockSource+0x6b4>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d004      	beq.n	8004a7c <HAL_TIM_ConfigClockSource+0x638>
 8004a72:	f241 6117 	movw	r1, #5655	; 0x1617
 8004a76:	4821      	ldr	r0, [pc, #132]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 8004a78:	f7fc fbf9 	bl	800126e <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a84:	d014      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0x66c>
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d010      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0x66c>
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00c      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0x66c>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d008      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0x66c>
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	2b0a      	cmp	r3, #10
 8004aa4:	d004      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0x66c>
 8004aa6:	f241 611a 	movw	r1, #5658	; 0x161a
 8004aaa:	4814      	ldr	r0, [pc, #80]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 8004aac:	f7fc fbdf 	bl	800126e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	2b0f      	cmp	r3, #15
 8004ab6:	d904      	bls.n	8004ac2 <HAL_TIM_ConfigClockSource+0x67e>
 8004ab8:	f241 611b 	movw	r1, #5659	; 0x161b
 8004abc:	480f      	ldr	r0, [pc, #60]	; (8004afc <HAL_TIM_ConfigClockSource+0x6b8>)
 8004abe:	f7fc fbd6 	bl	800126e <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6859      	ldr	r1, [r3, #4]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f000 fefe 	bl	80058d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2140      	movs	r1, #64	; 0x40
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 ff57 	bl	800598e <TIM_ITRx_SetConfig>
      break;
 8004ae0:	e24e      	b.n	8004f80 <HAL_TIM_ConfigClockSource+0xb3c>
 8004ae2:	bf00      	nop
 8004ae4:	40012c00 	.word	0x40012c00
 8004ae8:	40000400 	.word	0x40000400
 8004aec:	40000800 	.word	0x40000800
 8004af0:	40013400 	.word	0x40013400
 8004af4:	40014000 	.word	0x40014000
 8004af8:	40015000 	.word	0x40015000
 8004afc:	0800b844 	.word	0x0800b844
    case TIM_CLOCKSOURCE_ITR10:
#endif /* HRTIM1 */
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a9d      	ldr	r2, [pc, #628]	; (8004d7c <HAL_TIM_ConfigClockSource+0x938>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d14c      	bne.n	8004ba4 <HAL_TIM_ConfigClockSource+0x760>
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b12:	f000 8228 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b1e:	f000 8222 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2b10      	cmp	r3, #16
 8004b28:	f000 821d 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b20      	cmp	r3, #32
 8004b32:	f000 8218 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2b30      	cmp	r3, #48	; 0x30
 8004b3c:	f000 8213 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2b40      	cmp	r3, #64	; 0x40
 8004b46:	f000 820e 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2b50      	cmp	r3, #80	; 0x50
 8004b50:	f000 8209 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b60      	cmp	r3, #96	; 0x60
 8004b5a:	f000 8204 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2b70      	cmp	r3, #112	; 0x70
 8004b64:	f000 81ff 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004b70:	f000 81f9 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a81      	ldr	r2, [pc, #516]	; (8004d80 <HAL_TIM_ConfigClockSource+0x93c>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	f000 81f3 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a7f      	ldr	r2, [pc, #508]	; (8004d84 <HAL_TIM_ConfigClockSource+0x940>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	f000 81ed 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a7d      	ldr	r2, [pc, #500]	; (8004d88 <HAL_TIM_ConfigClockSource+0x944>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	f000 81e7 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a7b      	ldr	r2, [pc, #492]	; (8004d8c <HAL_TIM_ConfigClockSource+0x948>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	f000 81e1 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bac:	d152      	bne.n	8004c54 <HAL_TIM_ConfigClockSource+0x810>
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bb6:	f000 81d6 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bc2:	f000 81d0 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f000 81cb 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b20      	cmp	r3, #32
 8004bd6:	f000 81c6 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2b30      	cmp	r3, #48	; 0x30
 8004be0:	f000 81c1 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b40      	cmp	r3, #64	; 0x40
 8004bea:	f000 81bc 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b50      	cmp	r3, #80	; 0x50
 8004bf4:	f000 81b7 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b60      	cmp	r3, #96	; 0x60
 8004bfe:	f000 81b2 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b70      	cmp	r3, #112	; 0x70
 8004c08:	f000 81ad 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004c14:	f000 81a7 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a58      	ldr	r2, [pc, #352]	; (8004d80 <HAL_TIM_ConfigClockSource+0x93c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	f000 81a1 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a56      	ldr	r2, [pc, #344]	; (8004d84 <HAL_TIM_ConfigClockSource+0x940>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	f000 819b 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a54      	ldr	r2, [pc, #336]	; (8004d88 <HAL_TIM_ConfigClockSource+0x944>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	f000 8195 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a52      	ldr	r2, [pc, #328]	; (8004d8c <HAL_TIM_ConfigClockSource+0x948>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	f000 818f 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a50      	ldr	r2, [pc, #320]	; (8004d90 <HAL_TIM_ConfigClockSource+0x94c>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	f000 8189 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a4e      	ldr	r2, [pc, #312]	; (8004d94 <HAL_TIM_ConfigClockSource+0x950>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d14c      	bne.n	8004cf8 <HAL_TIM_ConfigClockSource+0x8b4>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c66:	f000 817e 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c72:	f000 8178 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 8173 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2b10      	cmp	r3, #16
 8004c86:	f000 816e 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2b30      	cmp	r3, #48	; 0x30
 8004c90:	f000 8169 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b40      	cmp	r3, #64	; 0x40
 8004c9a:	f000 8164 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2b50      	cmp	r3, #80	; 0x50
 8004ca4:	f000 815f 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2b60      	cmp	r3, #96	; 0x60
 8004cae:	f000 815a 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2b70      	cmp	r3, #112	; 0x70
 8004cb8:	f000 8155 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004cc4:	f000 814f 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a2c      	ldr	r2, [pc, #176]	; (8004d80 <HAL_TIM_ConfigClockSource+0x93c>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	f000 8149 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a2a      	ldr	r2, [pc, #168]	; (8004d84 <HAL_TIM_ConfigClockSource+0x940>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	f000 8143 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a28      	ldr	r2, [pc, #160]	; (8004d88 <HAL_TIM_ConfigClockSource+0x944>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	f000 813d 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a26      	ldr	r2, [pc, #152]	; (8004d8c <HAL_TIM_ConfigClockSource+0x948>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	f000 8137 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a26      	ldr	r2, [pc, #152]	; (8004d98 <HAL_TIM_ConfigClockSource+0x954>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d15e      	bne.n	8004dc0 <HAL_TIM_ConfigClockSource+0x97c>
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d0a:	f000 812c 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d16:	f000 8126 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f000 8121 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b10      	cmp	r3, #16
 8004d2a:	f000 811c 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2b20      	cmp	r3, #32
 8004d34:	f000 8117 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2b40      	cmp	r3, #64	; 0x40
 8004d3e:	f000 8112 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2b50      	cmp	r3, #80	; 0x50
 8004d48:	f000 810d 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2b60      	cmp	r3, #96	; 0x60
 8004d52:	f000 8108 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b70      	cmp	r3, #112	; 0x70
 8004d5c:	f000 8103 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004d68:	f000 80fd 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a03      	ldr	r2, [pc, #12]	; (8004d80 <HAL_TIM_ConfigClockSource+0x93c>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	f000 80f7 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004d78:	e010      	b.n	8004d9c <HAL_TIM_ConfigClockSource+0x958>
 8004d7a:	bf00      	nop
 8004d7c:	40012c00 	.word	0x40012c00
 8004d80:	00100020 	.word	0x00100020
 8004d84:	00100030 	.word	0x00100030
 8004d88:	00100040 	.word	0x00100040
 8004d8c:	00100050 	.word	0x00100050
 8004d90:	00100070 	.word	0x00100070
 8004d94:	40000400 	.word	0x40000400
 8004d98:	40000800 	.word	0x40000800
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a7e      	ldr	r2, [pc, #504]	; (8004f9c <HAL_TIM_ConfigClockSource+0xb58>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	f000 80df 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a7c      	ldr	r2, [pc, #496]	; (8004fa0 <HAL_TIM_ConfigClockSource+0xb5c>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	f000 80d9 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a7a      	ldr	r2, [pc, #488]	; (8004fa4 <HAL_TIM_ConfigClockSource+0xb60>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	f000 80d3 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a78      	ldr	r2, [pc, #480]	; (8004fa8 <HAL_TIM_ConfigClockSource+0xb64>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d14b      	bne.n	8004e62 <HAL_TIM_ConfigClockSource+0xa1e>
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd2:	f000 80c8 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dde:	f000 80c2 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 80bd 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2b10      	cmp	r3, #16
 8004df2:	f000 80b8 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2b20      	cmp	r3, #32
 8004dfc:	f000 80b3 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b30      	cmp	r3, #48	; 0x30
 8004e06:	f000 80ae 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2b40      	cmp	r3, #64	; 0x40
 8004e10:	f000 80a9 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b50      	cmp	r3, #80	; 0x50
 8004e1a:	f000 80a4 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2b60      	cmp	r3, #96	; 0x60
 8004e24:	f000 809f 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b70      	cmp	r3, #112	; 0x70
 8004e2e:	f000 809a 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a5d      	ldr	r2, [pc, #372]	; (8004fac <HAL_TIM_ConfigClockSource+0xb68>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	f000 8094 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a56      	ldr	r2, [pc, #344]	; (8004f9c <HAL_TIM_ConfigClockSource+0xb58>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	f000 808e 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a54      	ldr	r2, [pc, #336]	; (8004fa0 <HAL_TIM_ConfigClockSource+0xb5c>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	f000 8088 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a52      	ldr	r2, [pc, #328]	; (8004fa4 <HAL_TIM_ConfigClockSource+0xb60>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	f000 8082 	beq.w	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a52      	ldr	r2, [pc, #328]	; (8004fb0 <HAL_TIM_ConfigClockSource+0xb6c>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d134      	bne.n	8004ed6 <HAL_TIM_ConfigClockSource+0xa92>
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e74:	d077      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d073      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2b10      	cmp	r3, #16
 8004e84:	d06f      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2b20      	cmp	r3, #32
 8004e8c:	d06b      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	2b30      	cmp	r3, #48	; 0x30
 8004e94:	d067      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2b40      	cmp	r3, #64	; 0x40
 8004e9c:	d063      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b50      	cmp	r3, #80	; 0x50
 8004ea4:	d05f      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	2b60      	cmp	r3, #96	; 0x60
 8004eac:	d05b      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004eb6:	d056      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a37      	ldr	r2, [pc, #220]	; (8004f9c <HAL_TIM_ConfigClockSource+0xb58>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d051      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a36      	ldr	r2, [pc, #216]	; (8004fa0 <HAL_TIM_ConfigClockSource+0xb5c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d04c      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a34      	ldr	r2, [pc, #208]	; (8004fa4 <HAL_TIM_ConfigClockSource+0xb60>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d047      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a36      	ldr	r2, [pc, #216]	; (8004fb4 <HAL_TIM_ConfigClockSource+0xb70>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d13d      	bne.n	8004f5c <HAL_TIM_ConfigClockSource+0xb18>
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ee8:	d03d      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ef2:	d038      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d034      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b10      	cmp	r3, #16
 8004f02:	d030      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b20      	cmp	r3, #32
 8004f0a:	d02c      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b30      	cmp	r3, #48	; 0x30
 8004f12:	d028      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b40      	cmp	r3, #64	; 0x40
 8004f1a:	d024      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b50      	cmp	r3, #80	; 0x50
 8004f22:	d020      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b60      	cmp	r3, #96	; 0x60
 8004f2a:	d01c      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b70      	cmp	r3, #112	; 0x70
 8004f32:	d018      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004f3c:	d013      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a1a      	ldr	r2, [pc, #104]	; (8004fac <HAL_TIM_ConfigClockSource+0xb68>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d00e      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a13      	ldr	r2, [pc, #76]	; (8004f9c <HAL_TIM_ConfigClockSource+0xb58>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d009      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a12      	ldr	r2, [pc, #72]	; (8004fa0 <HAL_TIM_ConfigClockSource+0xb5c>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d004      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xb22>
 8004f5c:	f241 6138 	movw	r1, #5688	; 0x1638
 8004f60:	4815      	ldr	r0, [pc, #84]	; (8004fb8 <HAL_TIM_ConfigClockSource+0xb74>)
 8004f62:	f7fc f984 	bl	800126e <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4619      	mov	r1, r3
 8004f70:	4610      	mov	r0, r2
 8004f72:	f000 fd0c 	bl	800598e <TIM_ITRx_SetConfig>
      break;
 8004f76:	e003      	b.n	8004f80 <HAL_TIM_ConfigClockSource+0xb3c>
    }

    default:
      status = HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f7c:	e000      	b.n	8004f80 <HAL_TIM_ConfigClockSource+0xb3c>
      break;
 8004f7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	00100030 	.word	0x00100030
 8004fa0:	00100040 	.word	0x00100040
 8004fa4:	00100050 	.word	0x00100050
 8004fa8:	40013400 	.word	0x40013400
 8004fac:	00100020 	.word	0x00100020
 8004fb0:	40014000 	.word	0x40014000
 8004fb4:	40015000 	.word	0x40015000
 8004fb8:	0800b844 	.word	0x0800b844

08004fbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a42      	ldr	r2, [pc, #264]	; (8005114 <TIM_Base_SetConfig+0x11c>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d013      	beq.n	8005038 <TIM_Base_SetConfig+0x40>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005016:	d00f      	beq.n	8005038 <TIM_Base_SetConfig+0x40>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a3f      	ldr	r2, [pc, #252]	; (8005118 <TIM_Base_SetConfig+0x120>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d00b      	beq.n	8005038 <TIM_Base_SetConfig+0x40>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a3e      	ldr	r2, [pc, #248]	; (800511c <TIM_Base_SetConfig+0x124>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d007      	beq.n	8005038 <TIM_Base_SetConfig+0x40>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a3d      	ldr	r2, [pc, #244]	; (8005120 <TIM_Base_SetConfig+0x128>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d003      	beq.n	8005038 <TIM_Base_SetConfig+0x40>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a3c      	ldr	r2, [pc, #240]	; (8005124 <TIM_Base_SetConfig+0x12c>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d108      	bne.n	800504a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800503e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	4313      	orrs	r3, r2
 8005048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a31      	ldr	r2, [pc, #196]	; (8005114 <TIM_Base_SetConfig+0x11c>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d01f      	beq.n	8005092 <TIM_Base_SetConfig+0x9a>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005058:	d01b      	beq.n	8005092 <TIM_Base_SetConfig+0x9a>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a2e      	ldr	r2, [pc, #184]	; (8005118 <TIM_Base_SetConfig+0x120>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d017      	beq.n	8005092 <TIM_Base_SetConfig+0x9a>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a2d      	ldr	r2, [pc, #180]	; (800511c <TIM_Base_SetConfig+0x124>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d013      	beq.n	8005092 <TIM_Base_SetConfig+0x9a>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a2c      	ldr	r2, [pc, #176]	; (8005120 <TIM_Base_SetConfig+0x128>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d00f      	beq.n	8005092 <TIM_Base_SetConfig+0x9a>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a2c      	ldr	r2, [pc, #176]	; (8005128 <TIM_Base_SetConfig+0x130>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d00b      	beq.n	8005092 <TIM_Base_SetConfig+0x9a>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a2b      	ldr	r2, [pc, #172]	; (800512c <TIM_Base_SetConfig+0x134>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d007      	beq.n	8005092 <TIM_Base_SetConfig+0x9a>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a2a      	ldr	r2, [pc, #168]	; (8005130 <TIM_Base_SetConfig+0x138>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d003      	beq.n	8005092 <TIM_Base_SetConfig+0x9a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a25      	ldr	r2, [pc, #148]	; (8005124 <TIM_Base_SetConfig+0x12c>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d108      	bne.n	80050a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	695b      	ldr	r3, [r3, #20]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a12      	ldr	r2, [pc, #72]	; (8005114 <TIM_Base_SetConfig+0x11c>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d013      	beq.n	80050f8 <TIM_Base_SetConfig+0x100>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a13      	ldr	r2, [pc, #76]	; (8005120 <TIM_Base_SetConfig+0x128>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d00f      	beq.n	80050f8 <TIM_Base_SetConfig+0x100>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a13      	ldr	r2, [pc, #76]	; (8005128 <TIM_Base_SetConfig+0x130>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d00b      	beq.n	80050f8 <TIM_Base_SetConfig+0x100>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a12      	ldr	r2, [pc, #72]	; (800512c <TIM_Base_SetConfig+0x134>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d007      	beq.n	80050f8 <TIM_Base_SetConfig+0x100>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a11      	ldr	r2, [pc, #68]	; (8005130 <TIM_Base_SetConfig+0x138>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d003      	beq.n	80050f8 <TIM_Base_SetConfig+0x100>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a0c      	ldr	r2, [pc, #48]	; (8005124 <TIM_Base_SetConfig+0x12c>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d103      	bne.n	8005100 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	615a      	str	r2, [r3, #20]
}
 8005106:	bf00      	nop
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	40012c00 	.word	0x40012c00
 8005118:	40000400 	.word	0x40000400
 800511c:	40000800 	.word	0x40000800
 8005120:	40013400 	.word	0x40013400
 8005124:	40015000 	.word	0x40015000
 8005128:	40014000 	.word	0x40014000
 800512c:	40014400 	.word	0x40014400
 8005130:	40014800 	.word	0x40014800

08005134 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	f023 0201 	bic.w	r2, r3, #1
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f023 0303 	bic.w	r3, r3, #3
 800516e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	4313      	orrs	r3, r2
 8005178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f023 0302 	bic.w	r3, r3, #2
 8005180:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	4313      	orrs	r3, r2
 800518a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a44      	ldr	r2, [pc, #272]	; (80052a0 <TIM_OC1_SetConfig+0x16c>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d013      	beq.n	80051bc <TIM_OC1_SetConfig+0x88>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a43      	ldr	r2, [pc, #268]	; (80052a4 <TIM_OC1_SetConfig+0x170>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d00f      	beq.n	80051bc <TIM_OC1_SetConfig+0x88>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a42      	ldr	r2, [pc, #264]	; (80052a8 <TIM_OC1_SetConfig+0x174>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d00b      	beq.n	80051bc <TIM_OC1_SetConfig+0x88>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a41      	ldr	r2, [pc, #260]	; (80052ac <TIM_OC1_SetConfig+0x178>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d007      	beq.n	80051bc <TIM_OC1_SetConfig+0x88>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a40      	ldr	r2, [pc, #256]	; (80052b0 <TIM_OC1_SetConfig+0x17c>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d003      	beq.n	80051bc <TIM_OC1_SetConfig+0x88>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a3f      	ldr	r2, [pc, #252]	; (80052b4 <TIM_OC1_SetConfig+0x180>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d119      	bne.n	80051f0 <TIM_OC1_SetConfig+0xbc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d008      	beq.n	80051d6 <TIM_OC1_SetConfig+0xa2>
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d004      	beq.n	80051d6 <TIM_OC1_SetConfig+0xa2>
 80051cc:	f641 4111 	movw	r1, #7185	; 0x1c11
 80051d0:	4839      	ldr	r0, [pc, #228]	; (80052b8 <TIM_OC1_SetConfig+0x184>)
 80051d2:	f7fc f84c 	bl	800126e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	f023 0308 	bic.w	r3, r3, #8
 80051dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	f023 0304 	bic.w	r3, r3, #4
 80051ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a2b      	ldr	r2, [pc, #172]	; (80052a0 <TIM_OC1_SetConfig+0x16c>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d013      	beq.n	8005220 <TIM_OC1_SetConfig+0xec>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a2a      	ldr	r2, [pc, #168]	; (80052a4 <TIM_OC1_SetConfig+0x170>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d00f      	beq.n	8005220 <TIM_OC1_SetConfig+0xec>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a29      	ldr	r2, [pc, #164]	; (80052a8 <TIM_OC1_SetConfig+0x174>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d00b      	beq.n	8005220 <TIM_OC1_SetConfig+0xec>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a28      	ldr	r2, [pc, #160]	; (80052ac <TIM_OC1_SetConfig+0x178>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d007      	beq.n	8005220 <TIM_OC1_SetConfig+0xec>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a27      	ldr	r2, [pc, #156]	; (80052b0 <TIM_OC1_SetConfig+0x17c>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d003      	beq.n	8005220 <TIM_OC1_SetConfig+0xec>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a26      	ldr	r2, [pc, #152]	; (80052b4 <TIM_OC1_SetConfig+0x180>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d12d      	bne.n	800527c <TIM_OC1_SetConfig+0x148>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005228:	d008      	beq.n	800523c <TIM_OC1_SetConfig+0x108>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d004      	beq.n	800523c <TIM_OC1_SetConfig+0x108>
 8005232:	f641 411e 	movw	r1, #7198	; 0x1c1e
 8005236:	4820      	ldr	r0, [pc, #128]	; (80052b8 <TIM_OC1_SetConfig+0x184>)
 8005238:	f7fc f819 	bl	800126e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005244:	d008      	beq.n	8005258 <TIM_OC1_SetConfig+0x124>
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d004      	beq.n	8005258 <TIM_OC1_SetConfig+0x124>
 800524e:	f641 411f 	movw	r1, #7199	; 0x1c1f
 8005252:	4819      	ldr	r0, [pc, #100]	; (80052b8 <TIM_OC1_SetConfig+0x184>)
 8005254:	f7fc f80b 	bl	800126e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800525e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005266:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	695b      	ldr	r3, [r3, #20]
 800526c:	693a      	ldr	r2, [r7, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	4313      	orrs	r3, r2
 800527a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	621a      	str	r2, [r3, #32]
}
 8005296:	bf00      	nop
 8005298:	3718      	adds	r7, #24
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	40012c00 	.word	0x40012c00
 80052a4:	40013400 	.word	0x40013400
 80052a8:	40014000 	.word	0x40014000
 80052ac:	40014400 	.word	0x40014400
 80052b0:	40014800 	.word	0x40014800
 80052b4:	40015000 	.word	0x40015000
 80052b8:	0800b844 	.word	0x0800b844

080052bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a1b      	ldr	r3, [r3, #32]
 80052ca:	f023 0210 	bic.w	r2, r3, #16
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	021b      	lsls	r3, r3, #8
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f023 0320 	bic.w	r3, r3, #32
 800530a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a3f      	ldr	r2, [pc, #252]	; (8005418 <TIM_OC2_SetConfig+0x15c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d007      	beq.n	8005330 <TIM_OC2_SetConfig+0x74>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a3e      	ldr	r2, [pc, #248]	; (800541c <TIM_OC2_SetConfig+0x160>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d003      	beq.n	8005330 <TIM_OC2_SetConfig+0x74>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a3d      	ldr	r2, [pc, #244]	; (8005420 <TIM_OC2_SetConfig+0x164>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d11a      	bne.n	8005366 <TIM_OC2_SetConfig+0xaa>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d008      	beq.n	800534a <TIM_OC2_SetConfig+0x8e>
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d004      	beq.n	800534a <TIM_OC2_SetConfig+0x8e>
 8005340:	f641 415c 	movw	r1, #7260	; 0x1c5c
 8005344:	4837      	ldr	r0, [pc, #220]	; (8005424 <TIM_OC2_SetConfig+0x168>)
 8005346:	f7fb ff92 	bl	800126e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005350:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	011b      	lsls	r3, r3, #4
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	4313      	orrs	r3, r2
 800535c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005364:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a2b      	ldr	r2, [pc, #172]	; (8005418 <TIM_OC2_SetConfig+0x15c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d013      	beq.n	8005396 <TIM_OC2_SetConfig+0xda>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a2a      	ldr	r2, [pc, #168]	; (800541c <TIM_OC2_SetConfig+0x160>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d00f      	beq.n	8005396 <TIM_OC2_SetConfig+0xda>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a2b      	ldr	r2, [pc, #172]	; (8005428 <TIM_OC2_SetConfig+0x16c>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d00b      	beq.n	8005396 <TIM_OC2_SetConfig+0xda>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a2a      	ldr	r2, [pc, #168]	; (800542c <TIM_OC2_SetConfig+0x170>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d007      	beq.n	8005396 <TIM_OC2_SetConfig+0xda>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a29      	ldr	r2, [pc, #164]	; (8005430 <TIM_OC2_SetConfig+0x174>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d003      	beq.n	8005396 <TIM_OC2_SetConfig+0xda>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a23      	ldr	r2, [pc, #140]	; (8005420 <TIM_OC2_SetConfig+0x164>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d12f      	bne.n	80053f6 <TIM_OC2_SetConfig+0x13a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800539e:	d008      	beq.n	80053b2 <TIM_OC2_SetConfig+0xf6>
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d004      	beq.n	80053b2 <TIM_OC2_SetConfig+0xf6>
 80053a8:	f641 416a 	movw	r1, #7274	; 0x1c6a
 80053ac:	481d      	ldr	r0, [pc, #116]	; (8005424 <TIM_OC2_SetConfig+0x168>)
 80053ae:	f7fb ff5e 	bl	800126e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053ba:	d008      	beq.n	80053ce <TIM_OC2_SetConfig+0x112>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d004      	beq.n	80053ce <TIM_OC2_SetConfig+0x112>
 80053c4:	f641 416b 	movw	r1, #7275	; 0x1c6b
 80053c8:	4816      	ldr	r0, [pc, #88]	; (8005424 <TIM_OC2_SetConfig+0x168>)
 80053ca:	f7fb ff50 	bl	800126e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	621a      	str	r2, [r3, #32]
}
 8005410:	bf00      	nop
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	40012c00 	.word	0x40012c00
 800541c:	40013400 	.word	0x40013400
 8005420:	40015000 	.word	0x40015000
 8005424:	0800b844 	.word	0x0800b844
 8005428:	40014000 	.word	0x40014000
 800542c:	40014400 	.word	0x40014400
 8005430:	40014800 	.word	0x40014800

08005434 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	69db      	ldr	r3, [r3, #28]
 800545a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0303 	bic.w	r3, r3, #3
 800546e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	021b      	lsls	r3, r3, #8
 8005488:	697a      	ldr	r2, [r7, #20]
 800548a:	4313      	orrs	r3, r2
 800548c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a3f      	ldr	r2, [pc, #252]	; (8005590 <TIM_OC3_SetConfig+0x15c>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d007      	beq.n	80054a6 <TIM_OC3_SetConfig+0x72>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a3e      	ldr	r2, [pc, #248]	; (8005594 <TIM_OC3_SetConfig+0x160>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d003      	beq.n	80054a6 <TIM_OC3_SetConfig+0x72>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a3d      	ldr	r2, [pc, #244]	; (8005598 <TIM_OC3_SetConfig+0x164>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d11a      	bne.n	80054dc <TIM_OC3_SetConfig+0xa8>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d008      	beq.n	80054c0 <TIM_OC3_SetConfig+0x8c>
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	2b08      	cmp	r3, #8
 80054b4:	d004      	beq.n	80054c0 <TIM_OC3_SetConfig+0x8c>
 80054b6:	f641 41a7 	movw	r1, #7335	; 0x1ca7
 80054ba:	4838      	ldr	r0, [pc, #224]	; (800559c <TIM_OC3_SetConfig+0x168>)
 80054bc:	f7fb fed7 	bl	800126e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	021b      	lsls	r3, r3, #8
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a2c      	ldr	r2, [pc, #176]	; (8005590 <TIM_OC3_SetConfig+0x15c>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d013      	beq.n	800550c <TIM_OC3_SetConfig+0xd8>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a2b      	ldr	r2, [pc, #172]	; (8005594 <TIM_OC3_SetConfig+0x160>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d00f      	beq.n	800550c <TIM_OC3_SetConfig+0xd8>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a2c      	ldr	r2, [pc, #176]	; (80055a0 <TIM_OC3_SetConfig+0x16c>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d00b      	beq.n	800550c <TIM_OC3_SetConfig+0xd8>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a2b      	ldr	r2, [pc, #172]	; (80055a4 <TIM_OC3_SetConfig+0x170>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d007      	beq.n	800550c <TIM_OC3_SetConfig+0xd8>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a2a      	ldr	r2, [pc, #168]	; (80055a8 <TIM_OC3_SetConfig+0x174>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d003      	beq.n	800550c <TIM_OC3_SetConfig+0xd8>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a24      	ldr	r2, [pc, #144]	; (8005598 <TIM_OC3_SetConfig+0x164>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d12f      	bne.n	800556c <TIM_OC3_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005514:	d008      	beq.n	8005528 <TIM_OC3_SetConfig+0xf4>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d004      	beq.n	8005528 <TIM_OC3_SetConfig+0xf4>
 800551e:	f641 41b4 	movw	r1, #7348	; 0x1cb4
 8005522:	481e      	ldr	r0, [pc, #120]	; (800559c <TIM_OC3_SetConfig+0x168>)
 8005524:	f7fb fea3 	bl	800126e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005530:	d008      	beq.n	8005544 <TIM_OC3_SetConfig+0x110>
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d004      	beq.n	8005544 <TIM_OC3_SetConfig+0x110>
 800553a:	f641 41b5 	movw	r1, #7349	; 0x1cb5
 800553e:	4817      	ldr	r0, [pc, #92]	; (800559c <TIM_OC3_SetConfig+0x168>)
 8005540:	f7fb fe95 	bl	800126e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800554a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005552:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	011b      	lsls	r3, r3, #4
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	011b      	lsls	r3, r3, #4
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	697a      	ldr	r2, [r7, #20]
 8005584:	621a      	str	r2, [r3, #32]
}
 8005586:	bf00      	nop
 8005588:	3718      	adds	r7, #24
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40012c00 	.word	0x40012c00
 8005594:	40013400 	.word	0x40013400
 8005598:	40015000 	.word	0x40015000
 800559c:	0800b844 	.word	0x0800b844
 80055a0:	40014000 	.word	0x40014000
 80055a4:	40014400 	.word	0x40014400
 80055a8:	40014800 	.word	0x40014800

080055ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b086      	sub	sp, #24
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	021b      	lsls	r3, r3, #8
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	031b      	lsls	r3, r3, #12
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	4313      	orrs	r3, r2
 8005606:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a3f      	ldr	r2, [pc, #252]	; (8005708 <TIM_OC4_SetConfig+0x15c>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d007      	beq.n	8005620 <TIM_OC4_SetConfig+0x74>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a3e      	ldr	r2, [pc, #248]	; (800570c <TIM_OC4_SetConfig+0x160>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d003      	beq.n	8005620 <TIM_OC4_SetConfig+0x74>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a3d      	ldr	r2, [pc, #244]	; (8005710 <TIM_OC4_SetConfig+0x164>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d11a      	bne.n	8005656 <TIM_OC4_SetConfig+0xaa>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d008      	beq.n	800563a <TIM_OC4_SetConfig+0x8e>
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	2b08      	cmp	r3, #8
 800562e:	d004      	beq.n	800563a <TIM_OC4_SetConfig+0x8e>
 8005630:	f641 41f2 	movw	r1, #7410	; 0x1cf2
 8005634:	4837      	ldr	r0, [pc, #220]	; (8005714 <TIM_OC4_SetConfig+0x168>)
 8005636:	f7fb fe1a 	bl	800126e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005640:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	031b      	lsls	r3, r3, #12
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	4313      	orrs	r3, r2
 800564c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a2b      	ldr	r2, [pc, #172]	; (8005708 <TIM_OC4_SetConfig+0x15c>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d013      	beq.n	8005686 <TIM_OC4_SetConfig+0xda>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a2a      	ldr	r2, [pc, #168]	; (800570c <TIM_OC4_SetConfig+0x160>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d00f      	beq.n	8005686 <TIM_OC4_SetConfig+0xda>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a2b      	ldr	r2, [pc, #172]	; (8005718 <TIM_OC4_SetConfig+0x16c>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d00b      	beq.n	8005686 <TIM_OC4_SetConfig+0xda>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a2a      	ldr	r2, [pc, #168]	; (800571c <TIM_OC4_SetConfig+0x170>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d007      	beq.n	8005686 <TIM_OC4_SetConfig+0xda>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a29      	ldr	r2, [pc, #164]	; (8005720 <TIM_OC4_SetConfig+0x174>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d003      	beq.n	8005686 <TIM_OC4_SetConfig+0xda>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a23      	ldr	r2, [pc, #140]	; (8005710 <TIM_OC4_SetConfig+0x164>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d12f      	bne.n	80056e6 <TIM_OC4_SetConfig+0x13a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800568e:	d008      	beq.n	80056a2 <TIM_OC4_SetConfig+0xf6>
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d004      	beq.n	80056a2 <TIM_OC4_SetConfig+0xf6>
 8005698:	f641 41ff 	movw	r1, #7423	; 0x1cff
 800569c:	481d      	ldr	r0, [pc, #116]	; (8005714 <TIM_OC4_SetConfig+0x168>)
 800569e:	f7fb fde6 	bl	800126e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056aa:	d008      	beq.n	80056be <TIM_OC4_SetConfig+0x112>
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	695b      	ldr	r3, [r3, #20]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d004      	beq.n	80056be <TIM_OC4_SetConfig+0x112>
 80056b4:	f44f 51e8 	mov.w	r1, #7424	; 0x1d00
 80056b8:	4816      	ldr	r0, [pc, #88]	; (8005714 <TIM_OC4_SetConfig+0x168>)
 80056ba:	f7fb fdd8 	bl	800126e <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80056c4:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80056cc:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	019b      	lsls	r3, r3, #6
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	699b      	ldr	r3, [r3, #24]
 80056de:	019b      	lsls	r3, r3, #6
 80056e0:	693a      	ldr	r2, [r7, #16]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	685a      	ldr	r2, [r3, #4]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	621a      	str	r2, [r3, #32]
}
 8005700:	bf00      	nop
 8005702:	3718      	adds	r7, #24
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	40012c00 	.word	0x40012c00
 800570c:	40013400 	.word	0x40013400
 8005710:	40015000 	.word	0x40015000
 8005714:	0800b844 	.word	0x0800b844
 8005718:	40014000 	.word	0x40014000
 800571c:	40014400 	.word	0x40014400
 8005720:	40014800 	.word	0x40014800

08005724 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005724:	b480      	push	{r7}
 8005726:	b087      	sub	sp, #28
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800574a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	4313      	orrs	r3, r2
 8005760:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005768:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	041b      	lsls	r3, r3, #16
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	4313      	orrs	r3, r2
 8005774:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a19      	ldr	r2, [pc, #100]	; (80057e0 <TIM_OC5_SetConfig+0xbc>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d013      	beq.n	80057a6 <TIM_OC5_SetConfig+0x82>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a18      	ldr	r2, [pc, #96]	; (80057e4 <TIM_OC5_SetConfig+0xc0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d00f      	beq.n	80057a6 <TIM_OC5_SetConfig+0x82>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a17      	ldr	r2, [pc, #92]	; (80057e8 <TIM_OC5_SetConfig+0xc4>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d00b      	beq.n	80057a6 <TIM_OC5_SetConfig+0x82>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a16      	ldr	r2, [pc, #88]	; (80057ec <TIM_OC5_SetConfig+0xc8>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d007      	beq.n	80057a6 <TIM_OC5_SetConfig+0x82>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a15      	ldr	r2, [pc, #84]	; (80057f0 <TIM_OC5_SetConfig+0xcc>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d003      	beq.n	80057a6 <TIM_OC5_SetConfig+0x82>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a14      	ldr	r2, [pc, #80]	; (80057f4 <TIM_OC5_SetConfig+0xd0>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d109      	bne.n	80057ba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	021b      	lsls	r3, r3, #8
 80057b4:	697a      	ldr	r2, [r7, #20]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	68fa      	ldr	r2, [r7, #12]
 80057c4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	685a      	ldr	r2, [r3, #4]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	621a      	str	r2, [r3, #32]
}
 80057d4:	bf00      	nop
 80057d6:	371c      	adds	r7, #28
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr
 80057e0:	40012c00 	.word	0x40012c00
 80057e4:	40013400 	.word	0x40013400
 80057e8:	40014000 	.word	0x40014000
 80057ec:	40014400 	.word	0x40014400
 80057f0:	40014800 	.word	0x40014800
 80057f4:	40015000 	.word	0x40015000

080057f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b087      	sub	sp, #28
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800581e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005826:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800582a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	021b      	lsls	r3, r3, #8
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	4313      	orrs	r3, r2
 8005836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800583e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	051b      	lsls	r3, r3, #20
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	4313      	orrs	r3, r2
 800584a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a1a      	ldr	r2, [pc, #104]	; (80058b8 <TIM_OC6_SetConfig+0xc0>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d013      	beq.n	800587c <TIM_OC6_SetConfig+0x84>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a19      	ldr	r2, [pc, #100]	; (80058bc <TIM_OC6_SetConfig+0xc4>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d00f      	beq.n	800587c <TIM_OC6_SetConfig+0x84>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a18      	ldr	r2, [pc, #96]	; (80058c0 <TIM_OC6_SetConfig+0xc8>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d00b      	beq.n	800587c <TIM_OC6_SetConfig+0x84>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a17      	ldr	r2, [pc, #92]	; (80058c4 <TIM_OC6_SetConfig+0xcc>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d007      	beq.n	800587c <TIM_OC6_SetConfig+0x84>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a16      	ldr	r2, [pc, #88]	; (80058c8 <TIM_OC6_SetConfig+0xd0>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d003      	beq.n	800587c <TIM_OC6_SetConfig+0x84>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a15      	ldr	r2, [pc, #84]	; (80058cc <TIM_OC6_SetConfig+0xd4>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d109      	bne.n	8005890 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005882:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	029b      	lsls	r3, r3, #10
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	4313      	orrs	r3, r2
 800588e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	621a      	str	r2, [r3, #32]
}
 80058aa:	bf00      	nop
 80058ac:	371c      	adds	r7, #28
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	40012c00 	.word	0x40012c00
 80058bc:	40013400 	.word	0x40013400
 80058c0:	40014000 	.word	0x40014000
 80058c4:	40014400 	.word	0x40014400
 80058c8:	40014800 	.word	0x40014800
 80058cc:	40015000 	.word	0x40015000

080058d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	f023 0201 	bic.w	r2, r3, #1
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	011b      	lsls	r3, r3, #4
 8005900:	693a      	ldr	r2, [r7, #16]
 8005902:	4313      	orrs	r3, r2
 8005904:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f023 030a 	bic.w	r3, r3, #10
 800590c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	4313      	orrs	r3, r2
 8005914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	621a      	str	r2, [r3, #32]
}
 8005922:	bf00      	nop
 8005924:	371c      	adds	r7, #28
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800592e:	b480      	push	{r7}
 8005930:	b087      	sub	sp, #28
 8005932:	af00      	add	r7, sp, #0
 8005934:	60f8      	str	r0, [r7, #12]
 8005936:	60b9      	str	r1, [r7, #8]
 8005938:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	f023 0210 	bic.w	r2, r3, #16
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005958:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	031b      	lsls	r3, r3, #12
 800595e:	697a      	ldr	r2, [r7, #20]
 8005960:	4313      	orrs	r3, r2
 8005962:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800596a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	011b      	lsls	r3, r3, #4
 8005970:	693a      	ldr	r2, [r7, #16]
 8005972:	4313      	orrs	r3, r2
 8005974:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	697a      	ldr	r2, [r7, #20]
 800597a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	621a      	str	r2, [r3, #32]
}
 8005982:	bf00      	nop
 8005984:	371c      	adds	r7, #28
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr

0800598e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800598e:	b480      	push	{r7}
 8005990:	b085      	sub	sp, #20
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
 8005996:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80059a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059aa:	683a      	ldr	r2, [r7, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	f043 0307 	orr.w	r3, r3, #7
 80059b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	609a      	str	r2, [r3, #8]
}
 80059bc:	bf00      	nop
 80059be:	3714      	adds	r7, #20
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b087      	sub	sp, #28
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	607a      	str	r2, [r7, #4]
 80059d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	021a      	lsls	r2, r3, #8
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	431a      	orrs	r2, r3
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	697a      	ldr	r2, [r7, #20]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	609a      	str	r2, [r3, #8]
}
 80059fc:	bf00      	nop
 80059fe:	371c      	adds	r7, #28
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b086      	sub	sp, #24
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	4a2f      	ldr	r2, [pc, #188]	; (8005ad4 <TIM_CCxChannelCmd+0xcc>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d024      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a22:	d020      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4a2c      	ldr	r2, [pc, #176]	; (8005ad8 <TIM_CCxChannelCmd+0xd0>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d01c      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	4a2b      	ldr	r2, [pc, #172]	; (8005adc <TIM_CCxChannelCmd+0xd4>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d018      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4a2a      	ldr	r2, [pc, #168]	; (8005ae0 <TIM_CCxChannelCmd+0xd8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d014      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	4a29      	ldr	r2, [pc, #164]	; (8005ae4 <TIM_CCxChannelCmd+0xdc>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d010      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4a28      	ldr	r2, [pc, #160]	; (8005ae8 <TIM_CCxChannelCmd+0xe0>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00c      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	4a27      	ldr	r2, [pc, #156]	; (8005aec <TIM_CCxChannelCmd+0xe4>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d008      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4a26      	ldr	r2, [pc, #152]	; (8005af0 <TIM_CCxChannelCmd+0xe8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d004      	beq.n	8005a66 <TIM_CCxChannelCmd+0x5e>
 8005a5c:	f641 7176 	movw	r1, #8054	; 0x1f76
 8005a60:	4824      	ldr	r0, [pc, #144]	; (8005af4 <TIM_CCxChannelCmd+0xec>)
 8005a62:	f7fb fc04 	bl	800126e <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d016      	beq.n	8005a9a <TIM_CCxChannelCmd+0x92>
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	d013      	beq.n	8005a9a <TIM_CCxChannelCmd+0x92>
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d010      	beq.n	8005a9a <TIM_CCxChannelCmd+0x92>
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	2b0c      	cmp	r3, #12
 8005a7c:	d00d      	beq.n	8005a9a <TIM_CCxChannelCmd+0x92>
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	2b10      	cmp	r3, #16
 8005a82:	d00a      	beq.n	8005a9a <TIM_CCxChannelCmd+0x92>
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2b14      	cmp	r3, #20
 8005a88:	d007      	beq.n	8005a9a <TIM_CCxChannelCmd+0x92>
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	2b3c      	cmp	r3, #60	; 0x3c
 8005a8e:	d004      	beq.n	8005a9a <TIM_CCxChannelCmd+0x92>
 8005a90:	f641 7177 	movw	r1, #8055	; 0x1f77
 8005a94:	4817      	ldr	r0, [pc, #92]	; (8005af4 <TIM_CCxChannelCmd+0xec>)
 8005a96:	f7fb fbea 	bl	800126e <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	f003 031f 	and.w	r3, r3, #31
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6a1a      	ldr	r2, [r3, #32]
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	43db      	mvns	r3, r3
 8005ab0:	401a      	ands	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6a1a      	ldr	r2, [r3, #32]
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f003 031f 	and.w	r3, r3, #31
 8005ac0:	6879      	ldr	r1, [r7, #4]
 8005ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	621a      	str	r2, [r3, #32]
}
 8005acc:	bf00      	nop
 8005ace:	3718      	adds	r7, #24
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	40012c00 	.word	0x40012c00
 8005ad8:	40000400 	.word	0x40000400
 8005adc:	40000800 	.word	0x40000800
 8005ae0:	40013400 	.word	0x40013400
 8005ae4:	40014000 	.word	0x40014000
 8005ae8:	40014400 	.word	0x40014400
 8005aec:	40014800 	.word	0x40014800
 8005af0:	40015000 	.word	0x40015000
 8005af4:	0800b844 	.word	0x0800b844

08005af8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a37      	ldr	r2, [pc, #220]	; (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d02c      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b14:	d027      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a33      	ldr	r2, [pc, #204]	; (8005be8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d022      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a31      	ldr	r2, [pc, #196]	; (8005bec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d01d      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a30      	ldr	r2, [pc, #192]	; (8005bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d018      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a2e      	ldr	r2, [pc, #184]	; (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d013      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a2d      	ldr	r2, [pc, #180]	; (8005bf8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d00e      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a2b      	ldr	r2, [pc, #172]	; (8005bfc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d009      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a2a      	ldr	r2, [pc, #168]	; (8005c00 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d004      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005b5c:	f640 0193 	movw	r1, #2195	; 0x893
 8005b60:	4828      	ldr	r0, [pc, #160]	; (8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b62:	f7fb fb84 	bl	800126e <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d025      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2b10      	cmp	r3, #16
 8005b74:	d021      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2b20      	cmp	r3, #32
 8005b7c:	d01d      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2b30      	cmp	r3, #48	; 0x30
 8005b84:	d019      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2b40      	cmp	r3, #64	; 0x40
 8005b8c:	d015      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2b50      	cmp	r3, #80	; 0x50
 8005b94:	d011      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2b60      	cmp	r3, #96	; 0x60
 8005b9c:	d00d      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2b70      	cmp	r3, #112	; 0x70
 8005ba4:	d009      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005bae:	d004      	beq.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005bb0:	f640 0194 	movw	r1, #2196	; 0x894
 8005bb4:	4813      	ldr	r0, [pc, #76]	; (8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005bb6:	f7fb fb5a 	bl	800126e <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b80      	cmp	r3, #128	; 0x80
 8005bc0:	d008      	beq.n	8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d004      	beq.n	8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005bca:	f640 0195 	movw	r1, #2197	; 0x895
 8005bce:	480d      	ldr	r0, [pc, #52]	; (8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005bd0:	f7fb fb4d 	bl	800126e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d114      	bne.n	8005c08 <HAL_TIMEx_MasterConfigSynchronization+0x110>
 8005bde:	2302      	movs	r3, #2
 8005be0:	e0db      	b.n	8005d9a <HAL_TIMEx_MasterConfigSynchronization+0x2a2>
 8005be2:	bf00      	nop
 8005be4:	40012c00 	.word	0x40012c00
 8005be8:	40000400 	.word	0x40000400
 8005bec:	40000800 	.word	0x40000800
 8005bf0:	40001000 	.word	0x40001000
 8005bf4:	40001400 	.word	0x40001400
 8005bf8:	40013400 	.word	0x40013400
 8005bfc:	40014000 	.word	0x40014000
 8005c00:	40015000 	.word	0x40015000
 8005c04:	0800b87c 	.word	0x0800b87c
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2202      	movs	r2, #2
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a5d      	ldr	r2, [pc, #372]	; (8005da4 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d009      	beq.n	8005c46 <HAL_TIMEx_MasterConfigSynchronization+0x14e>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a5c      	ldr	r2, [pc, #368]	; (8005da8 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d004      	beq.n	8005c46 <HAL_TIMEx_MasterConfigSynchronization+0x14e>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a5a      	ldr	r2, [pc, #360]	; (8005dac <HAL_TIMEx_MasterConfigSynchronization+0x2b4>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d161      	bne.n	8005d0a <HAL_TIMEx_MasterConfigSynchronization+0x212>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d054      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c56:	d04f      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c60:	d04a      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005c6a:	d045      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c74:	d040      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8005c7e:	d03b      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005c88:	d036      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005c92:	d031      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8005c9c:	d02c      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ca6:	d027      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f5b3 0f10 	cmp.w	r3, #9437184	; 0x900000
 8005cb0:	d022      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8005cba:	d01d      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f5b3 0f30 	cmp.w	r3, #11534336	; 0xb00000
 8005cc4:	d018      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005cce:	d013      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	f5b3 0f50 	cmp.w	r3, #13631488	; 0xd00000
 8005cd8:	d00e      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	f5b3 0f60 	cmp.w	r3, #14680064	; 0xe00000
 8005ce2:	d009      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f5b3 0f70 	cmp.w	r3, #15728640	; 0xf00000
 8005cec:	d004      	beq.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x200>
 8005cee:	f640 01a7 	movw	r1, #2215	; 0x8a7
 8005cf2:	482f      	ldr	r0, [pc, #188]	; (8005db0 <HAL_TIMEx_MasterConfigSynchronization+0x2b8>)
 8005cf4:	f7fb fabb 	bl	800126e <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005cfe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005d10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d14:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a1d      	ldr	r2, [pc, #116]	; (8005da4 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d01d      	beq.n	8005d6e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d3a:	d018      	beq.n	8005d6e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a1c      	ldr	r2, [pc, #112]	; (8005db4 <HAL_TIMEx_MasterConfigSynchronization+0x2bc>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d013      	beq.n	8005d6e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a1b      	ldr	r2, [pc, #108]	; (8005db8 <HAL_TIMEx_MasterConfigSynchronization+0x2c0>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d00e      	beq.n	8005d6e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a14      	ldr	r2, [pc, #80]	; (8005da8 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d009      	beq.n	8005d6e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a17      	ldr	r2, [pc, #92]	; (8005dbc <HAL_TIMEx_MasterConfigSynchronization+0x2c4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d004      	beq.n	8005d6e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a10      	ldr	r2, [pc, #64]	; (8005dac <HAL_TIMEx_MasterConfigSynchronization+0x2b4>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d10c      	bne.n	8005d88 <HAL_TIMEx_MasterConfigSynchronization+0x290>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	40012c00 	.word	0x40012c00
 8005da8:	40013400 	.word	0x40013400
 8005dac:	40015000 	.word	0x40015000
 8005db0:	0800b87c 	.word	0x0800b87c
 8005db4:	40000400 	.word	0x40000400
 8005db8:	40000800 	.word	0x40000800
 8005dbc:	40014000 	.word	0x40014000

08005dc0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a4c      	ldr	r2, [pc, #304]	; (8005f04 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d01d      	beq.n	8005e14 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a4a      	ldr	r2, [pc, #296]	; (8005f08 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d018      	beq.n	8005e14 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a49      	ldr	r2, [pc, #292]	; (8005f0c <HAL_TIMEx_ConfigBreakDeadTime+0x14c>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d013      	beq.n	8005e14 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a47      	ldr	r2, [pc, #284]	; (8005f10 <HAL_TIMEx_ConfigBreakDeadTime+0x150>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d00e      	beq.n	8005e14 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a46      	ldr	r2, [pc, #280]	; (8005f14 <HAL_TIMEx_ConfigBreakDeadTime+0x154>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d009      	beq.n	8005e14 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a44      	ldr	r2, [pc, #272]	; (8005f18 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d004      	beq.n	8005e14 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005e0a:	f640 01dc 	movw	r1, #2268	; 0x8dc
 8005e0e:	4843      	ldr	r0, [pc, #268]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005e10:	f7fb fa2d 	bl	800126e <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e1c:	d008      	beq.n	8005e30 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d004      	beq.n	8005e30 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8005e26:	f640 01dd 	movw	r1, #2269	; 0x8dd
 8005e2a:	483c      	ldr	r0, [pc, #240]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005e2c:	f7fb fa1f 	bl	800126e <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e38:	d008      	beq.n	8005e4c <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d004      	beq.n	8005e4c <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
 8005e42:	f640 01de 	movw	r1, #2270	; 0x8de
 8005e46:	4835      	ldr	r0, [pc, #212]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005e48:	f7fb fa11 	bl	800126e <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d013      	beq.n	8005e7c <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e5c:	d00e      	beq.n	8005e7c <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e66:	d009      	beq.n	8005e7c <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e70:	d004      	beq.n	8005e7c <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
 8005e72:	f640 01df 	movw	r1, #2271	; 0x8df
 8005e76:	4829      	ldr	r0, [pc, #164]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005e78:	f7fb f9f9 	bl	800126e <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	2bff      	cmp	r3, #255	; 0xff
 8005e82:	d904      	bls.n	8005e8e <HAL_TIMEx_ConfigBreakDeadTime+0xce>
 8005e84:	f44f 610e 	mov.w	r1, #2272	; 0x8e0
 8005e88:	4824      	ldr	r0, [pc, #144]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005e8a:	f7fb f9f0 	bl	800126e <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e96:	d008      	beq.n	8005eaa <HAL_TIMEx_ConfigBreakDeadTime+0xea>
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d004      	beq.n	8005eaa <HAL_TIMEx_ConfigBreakDeadTime+0xea>
 8005ea0:	f640 01e1 	movw	r1, #2273	; 0x8e1
 8005ea4:	481d      	ldr	r0, [pc, #116]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005ea6:	f7fb f9e2 	bl	800126e <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d009      	beq.n	8005ec6 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005eba:	d004      	beq.n	8005ec6 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
 8005ebc:	f640 01e2 	movw	r1, #2274	; 0x8e2
 8005ec0:	4816      	ldr	r0, [pc, #88]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005ec2:	f7fb f9d4 	bl	800126e <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	2b0f      	cmp	r3, #15
 8005ecc:	d904      	bls.n	8005ed8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 8005ece:	f640 01e3 	movw	r1, #2275	; 0x8e3
 8005ed2:	4812      	ldr	r0, [pc, #72]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005ed4:	f7fb f9cb 	bl	800126e <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005edc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ee0:	d008      	beq.n	8005ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d004      	beq.n	8005ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>
 8005eea:	f640 01e4 	movw	r1, #2276	; 0x8e4
 8005eee:	480b      	ldr	r0, [pc, #44]	; (8005f1c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005ef0:	f7fb f9bd 	bl	800126e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d110      	bne.n	8005f20 <HAL_TIMEx_ConfigBreakDeadTime+0x160>
 8005efe:	2302      	movs	r3, #2
 8005f00:	e0e6      	b.n	80060d0 <HAL_TIMEx_ConfigBreakDeadTime+0x310>
 8005f02:	bf00      	nop
 8005f04:	40012c00 	.word	0x40012c00
 8005f08:	40013400 	.word	0x40013400
 8005f0c:	40014000 	.word	0x40014000
 8005f10:	40014400 	.word	0x40014400
 8005f14:	40014800 	.word	0x40014800
 8005f18:	40015000 	.word	0x40015000
 8005f1c:	0800b87c 	.word	0x0800b87c
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	695b      	ldr	r3, [r3, #20]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	699b      	ldr	r3, [r3, #24]
 8005f94:	041b      	lsls	r3, r3, #16
 8005f96:	4313      	orrs	r3, r2
 8005f98:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a4e      	ldr	r2, [pc, #312]	; (80060d8 <HAL_TIMEx_ConfigBreakDeadTime+0x318>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d009      	beq.n	8005fb8 <HAL_TIMEx_ConfigBreakDeadTime+0x1f8>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a4c      	ldr	r2, [pc, #304]	; (80060dc <HAL_TIMEx_ConfigBreakDeadTime+0x31c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d004      	beq.n	8005fb8 <HAL_TIMEx_ConfigBreakDeadTime+0x1f8>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a4b      	ldr	r2, [pc, #300]	; (80060e0 <HAL_TIMEx_ConfigBreakDeadTime+0x320>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d114      	bne.n	8005fe2 <HAL_TIMEx_ConfigBreakDeadTime+0x222>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	69db      	ldr	r3, [r3, #28]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d009      	beq.n	8005fd4 <HAL_TIMEx_ConfigBreakDeadTime+0x214>
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	69db      	ldr	r3, [r3, #28]
 8005fc4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005fc8:	d004      	beq.n	8005fd4 <HAL_TIMEx_ConfigBreakDeadTime+0x214>
 8005fca:	f640 01f9 	movw	r1, #2297	; 0x8f9
 8005fce:	4845      	ldr	r0, [pc, #276]	; (80060e4 <HAL_TIMEx_ConfigBreakDeadTime+0x324>)
 8005fd0:	f7fb f94d 	bl	800126e <assert_failed>

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a3c      	ldr	r2, [pc, #240]	; (80060d8 <HAL_TIMEx_ConfigBreakDeadTime+0x318>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d009      	beq.n	8006000 <HAL_TIMEx_ConfigBreakDeadTime+0x240>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a3a      	ldr	r2, [pc, #232]	; (80060dc <HAL_TIMEx_ConfigBreakDeadTime+0x31c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d004      	beq.n	8006000 <HAL_TIMEx_ConfigBreakDeadTime+0x240>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a39      	ldr	r2, [pc, #228]	; (80060e0 <HAL_TIMEx_ConfigBreakDeadTime+0x320>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d15e      	bne.n	80060be <HAL_TIMEx_ConfigBreakDeadTime+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006008:	d008      	beq.n	800601c <HAL_TIMEx_ConfigBreakDeadTime+0x25c>
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	6a1b      	ldr	r3, [r3, #32]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d004      	beq.n	800601c <HAL_TIMEx_ConfigBreakDeadTime+0x25c>
 8006012:	f640 1102 	movw	r1, #2306	; 0x902
 8006016:	4833      	ldr	r0, [pc, #204]	; (80060e4 <HAL_TIMEx_ConfigBreakDeadTime+0x324>)
 8006018:	f7fb f929 	bl	800126e <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006020:	2b00      	cmp	r3, #0
 8006022:	d009      	beq.n	8006038 <HAL_TIMEx_ConfigBreakDeadTime+0x278>
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006028:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800602c:	d004      	beq.n	8006038 <HAL_TIMEx_ConfigBreakDeadTime+0x278>
 800602e:	f640 1103 	movw	r1, #2307	; 0x903
 8006032:	482c      	ldr	r0, [pc, #176]	; (80060e4 <HAL_TIMEx_ConfigBreakDeadTime+0x324>)
 8006034:	f7fb f91b 	bl	800126e <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800603c:	2b0f      	cmp	r3, #15
 800603e:	d904      	bls.n	800604a <HAL_TIMEx_ConfigBreakDeadTime+0x28a>
 8006040:	f640 1104 	movw	r1, #2308	; 0x904
 8006044:	4827      	ldr	r0, [pc, #156]	; (80060e4 <HAL_TIMEx_ConfigBreakDeadTime+0x324>)
 8006046:	f7fb f912 	bl	800126e <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006054:	051b      	lsls	r3, r3, #20
 8006056:	4313      	orrs	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	4313      	orrs	r3, r2
 8006066:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a17      	ldr	r2, [pc, #92]	; (80060d8 <HAL_TIMEx_ConfigBreakDeadTime+0x318>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d009      	beq.n	8006094 <HAL_TIMEx_ConfigBreakDeadTime+0x2d4>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a15      	ldr	r2, [pc, #84]	; (80060dc <HAL_TIMEx_ConfigBreakDeadTime+0x31c>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d004      	beq.n	8006094 <HAL_TIMEx_ConfigBreakDeadTime+0x2d4>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a14      	ldr	r2, [pc, #80]	; (80060e0 <HAL_TIMEx_ConfigBreakDeadTime+0x320>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d114      	bne.n	80060be <HAL_TIMEx_ConfigBreakDeadTime+0x2fe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006098:	2b00      	cmp	r3, #0
 800609a:	d009      	beq.n	80060b0 <HAL_TIMEx_ConfigBreakDeadTime+0x2f0>
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060a4:	d004      	beq.n	80060b0 <HAL_TIMEx_ConfigBreakDeadTime+0x2f0>
 80060a6:	f640 110e 	movw	r1, #2318	; 0x90e
 80060aa:	480e      	ldr	r0, [pc, #56]	; (80060e4 <HAL_TIMEx_ConfigBreakDeadTime+0x324>)
 80060ac:	f7fb f8df 	bl	800126e <assert_failed>

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ba:	4313      	orrs	r3, r2
 80060bc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	40012c00 	.word	0x40012c00
 80060dc:	40013400 	.word	0x40013400
 80060e0:	40015000 	.word	0x40015000
 80060e4:	0800b87c 	.word	0x0800b87c

080060e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006104:	bf00      	nop
 8006106:	370c      	adds	r7, #12
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr

08006110 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006118:	bf00      	nop
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800612c:	bf00      	nop
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006138:	b480      	push	{r7}
 800613a:	b083      	sub	sp, #12
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	4603      	mov	r3, r0
 800617c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800617e:	2300      	movs	r3, #0
 8006180:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006182:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006186:	2b84      	cmp	r3, #132	; 0x84
 8006188:	d005      	beq.n	8006196 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800618a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	4413      	add	r3, r2
 8006192:	3303      	adds	r3, #3
 8006194:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006196:	68fb      	ldr	r3, [r7, #12]
}
 8006198:	4618      	mov	r0, r3
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80061a8:	f001 fa18 	bl	80075dc <vTaskStartScheduler>
  
  return osOK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80061b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061b4:	b089      	sub	sp, #36	; 0x24
 80061b6:	af04      	add	r7, sp, #16
 80061b8:	6078      	str	r0, [r7, #4]
 80061ba:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d020      	beq.n	8006206 <osThreadCreate+0x54>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	699b      	ldr	r3, [r3, #24]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01c      	beq.n	8006206 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685c      	ldr	r4, [r3, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	691e      	ldr	r6, [r3, #16]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061de:	4618      	mov	r0, r3
 80061e0:	f7ff ffc8 	bl	8006174 <makeFreeRtosPriority>
 80061e4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061ee:	9202      	str	r2, [sp, #8]
 80061f0:	9301      	str	r3, [sp, #4]
 80061f2:	9100      	str	r1, [sp, #0]
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	4632      	mov	r2, r6
 80061f8:	4629      	mov	r1, r5
 80061fa:	4620      	mov	r0, r4
 80061fc:	f000 ffa4 	bl	8007148 <xTaskCreateStatic>
 8006200:	4603      	mov	r3, r0
 8006202:	60fb      	str	r3, [r7, #12]
 8006204:	e01c      	b.n	8006240 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685c      	ldr	r4, [r3, #4]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006212:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800621a:	4618      	mov	r0, r3
 800621c:	f7ff ffaa 	bl	8006174 <makeFreeRtosPriority>
 8006220:	4602      	mov	r2, r0
 8006222:	f107 030c 	add.w	r3, r7, #12
 8006226:	9301      	str	r3, [sp, #4]
 8006228:	9200      	str	r2, [sp, #0]
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	4632      	mov	r2, r6
 800622e:	4629      	mov	r1, r5
 8006230:	4620      	mov	r0, r4
 8006232:	f000 ffe6 	bl	8007202 <xTaskCreate>
 8006236:	4603      	mov	r3, r0
 8006238:	2b01      	cmp	r3, #1
 800623a:	d001      	beq.n	8006240 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800623c:	2300      	movs	r3, #0
 800623e:	e000      	b.n	8006242 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006240:	68fb      	ldr	r3, [r7, #12]
}
 8006242:	4618      	mov	r0, r3
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800624a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800624a:	b480      	push	{r7}
 800624c:	b083      	sub	sp, #12
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f103 0208 	add.w	r2, r3, #8
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f04f 32ff 	mov.w	r2, #4294967295
 8006262:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f103 0208 	add.w	r2, r3, #8
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f103 0208 	add.w	r2, r3, #8
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800627e:	bf00      	nop
 8006280:	370c      	adds	r7, #12
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr

0800628a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800628a:	b480      	push	{r7}
 800628c:	b083      	sub	sp, #12
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006298:	bf00      	nop
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	689a      	ldr	r2, [r3, #8]
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	601a      	str	r2, [r3, #0]
}
 80062e0:	bf00      	nop
 80062e2:	3714      	adds	r7, #20
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006302:	d103      	bne.n	800630c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	60fb      	str	r3, [r7, #12]
 800630a:	e00c      	b.n	8006326 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	3308      	adds	r3, #8
 8006310:	60fb      	str	r3, [r7, #12]
 8006312:	e002      	b.n	800631a <vListInsert+0x2e>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	60fb      	str	r3, [r7, #12]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	68ba      	ldr	r2, [r7, #8]
 8006322:	429a      	cmp	r2, r3
 8006324:	d2f6      	bcs.n	8006314 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	1c5a      	adds	r2, r3, #1
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	601a      	str	r2, [r3, #0]
}
 8006352:	bf00      	nop
 8006354:	3714      	adds	r7, #20
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800635e:	b480      	push	{r7}
 8006360:	b085      	sub	sp, #20
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6892      	ldr	r2, [r2, #8]
 8006374:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	6852      	ldr	r2, [r2, #4]
 800637e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	429a      	cmp	r2, r3
 8006388:	d103      	bne.n	8006392 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689a      	ldr	r2, [r3, #8]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	1e5a      	subs	r2, r3, #1
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3714      	adds	r7, #20
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
	...

080063b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d10a      	bne.n	80063de <xQueueGenericReset+0x2a>
	__asm volatile
 80063c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063cc:	f383 8811 	msr	BASEPRI, r3
 80063d0:	f3bf 8f6f 	isb	sy
 80063d4:	f3bf 8f4f 	dsb	sy
 80063d8:	60bb      	str	r3, [r7, #8]
}
 80063da:	bf00      	nop
 80063dc:	e7fe      	b.n	80063dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80063de:	f002 fcd1 	bl	8008d84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ea:	68f9      	ldr	r1, [r7, #12]
 80063ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80063ee:	fb01 f303 	mul.w	r3, r1, r3
 80063f2:	441a      	add	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800640e:	3b01      	subs	r3, #1
 8006410:	68f9      	ldr	r1, [r7, #12]
 8006412:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006414:	fb01 f303 	mul.w	r3, r1, r3
 8006418:	441a      	add	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	22ff      	movs	r2, #255	; 0xff
 8006422:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	22ff      	movs	r2, #255	; 0xff
 800642a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d114      	bne.n	800645e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d01a      	beq.n	8006472 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	3310      	adds	r3, #16
 8006440:	4618      	mov	r0, r3
 8006442:	f001 fb9f 	bl	8007b84 <xTaskRemoveFromEventList>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d012      	beq.n	8006472 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800644c:	4b0c      	ldr	r3, [pc, #48]	; (8006480 <xQueueGenericReset+0xcc>)
 800644e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	f3bf 8f4f 	dsb	sy
 8006458:	f3bf 8f6f 	isb	sy
 800645c:	e009      	b.n	8006472 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	3310      	adds	r3, #16
 8006462:	4618      	mov	r0, r3
 8006464:	f7ff fef1 	bl	800624a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	3324      	adds	r3, #36	; 0x24
 800646c:	4618      	mov	r0, r3
 800646e:	f7ff feec 	bl	800624a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006472:	f002 fcb7 	bl	8008de4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006476:	2301      	movs	r3, #1
}
 8006478:	4618      	mov	r0, r3
 800647a:	3710      	adds	r7, #16
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	e000ed04 	.word	0xe000ed04

08006484 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006484:	b580      	push	{r7, lr}
 8006486:	b08e      	sub	sp, #56	; 0x38
 8006488:	af02      	add	r7, sp, #8
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
 8006490:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10a      	bne.n	80064ae <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80064aa:	bf00      	nop
 80064ac:	e7fe      	b.n	80064ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10a      	bne.n	80064ca <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80064c6:	bf00      	nop
 80064c8:	e7fe      	b.n	80064c8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d002      	beq.n	80064d6 <xQueueGenericCreateStatic+0x52>
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <xQueueGenericCreateStatic+0x56>
 80064d6:	2301      	movs	r3, #1
 80064d8:	e000      	b.n	80064dc <xQueueGenericCreateStatic+0x58>
 80064da:	2300      	movs	r3, #0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d10a      	bne.n	80064f6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80064e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	623b      	str	r3, [r7, #32]
}
 80064f2:	bf00      	nop
 80064f4:	e7fe      	b.n	80064f4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d102      	bne.n	8006502 <xQueueGenericCreateStatic+0x7e>
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <xQueueGenericCreateStatic+0x82>
 8006502:	2301      	movs	r3, #1
 8006504:	e000      	b.n	8006508 <xQueueGenericCreateStatic+0x84>
 8006506:	2300      	movs	r3, #0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10a      	bne.n	8006522 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800650c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006510:	f383 8811 	msr	BASEPRI, r3
 8006514:	f3bf 8f6f 	isb	sy
 8006518:	f3bf 8f4f 	dsb	sy
 800651c:	61fb      	str	r3, [r7, #28]
}
 800651e:	bf00      	nop
 8006520:	e7fe      	b.n	8006520 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006522:	2350      	movs	r3, #80	; 0x50
 8006524:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	2b50      	cmp	r3, #80	; 0x50
 800652a:	d00a      	beq.n	8006542 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800652c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006530:	f383 8811 	msr	BASEPRI, r3
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	f3bf 8f4f 	dsb	sy
 800653c:	61bb      	str	r3, [r7, #24]
}
 800653e:	bf00      	nop
 8006540:	e7fe      	b.n	8006540 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006542:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00d      	beq.n	800656a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800654e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006550:	2201      	movs	r2, #1
 8006552:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006556:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800655a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	4613      	mov	r3, r2
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	68b9      	ldr	r1, [r7, #8]
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f000 f83f 	bl	80065e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800656a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800656c:	4618      	mov	r0, r3
 800656e:	3730      	adds	r7, #48	; 0x30
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006574:	b580      	push	{r7, lr}
 8006576:	b08a      	sub	sp, #40	; 0x28
 8006578:	af02      	add	r7, sp, #8
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	4613      	mov	r3, r2
 8006580:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10a      	bne.n	800659e <xQueueGenericCreate+0x2a>
	__asm volatile
 8006588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800658c:	f383 8811 	msr	BASEPRI, r3
 8006590:	f3bf 8f6f 	isb	sy
 8006594:	f3bf 8f4f 	dsb	sy
 8006598:	613b      	str	r3, [r7, #16]
}
 800659a:	bf00      	nop
 800659c:	e7fe      	b.n	800659c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	68ba      	ldr	r2, [r7, #8]
 80065a2:	fb02 f303 	mul.w	r3, r2, r3
 80065a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	3350      	adds	r3, #80	; 0x50
 80065ac:	4618      	mov	r0, r3
 80065ae:	f002 fd0b 	bl	8008fc8 <pvPortMalloc>
 80065b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d011      	beq.n	80065de <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	3350      	adds	r3, #80	; 0x50
 80065c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065cc:	79fa      	ldrb	r2, [r7, #7]
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	4613      	mov	r3, r2
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	68b9      	ldr	r1, [r7, #8]
 80065d8:	68f8      	ldr	r0, [r7, #12]
 80065da:	f000 f805 	bl	80065e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80065de:	69bb      	ldr	r3, [r7, #24]
	}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3720      	adds	r7, #32
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
 80065f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d103      	bne.n	8006604 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	69ba      	ldr	r2, [r7, #24]
 8006600:	601a      	str	r2, [r3, #0]
 8006602:	e002      	b.n	800660a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006604:	69bb      	ldr	r3, [r7, #24]
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	68ba      	ldr	r2, [r7, #8]
 8006614:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006616:	2101      	movs	r1, #1
 8006618:	69b8      	ldr	r0, [r7, #24]
 800661a:	f7ff fecb 	bl	80063b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	78fa      	ldrb	r2, [r7, #3]
 8006622:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006626:	bf00      	nop
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}

0800662e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800662e:	b580      	push	{r7, lr}
 8006630:	b082      	sub	sp, #8
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00e      	beq.n	800665a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800664e:	2300      	movs	r3, #0
 8006650:	2200      	movs	r2, #0
 8006652:	2100      	movs	r1, #0
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f81d 	bl	8006694 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800665a:	bf00      	nop
 800665c:	3708      	adds	r7, #8
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006662:	b580      	push	{r7, lr}
 8006664:	b086      	sub	sp, #24
 8006666:	af00      	add	r7, sp, #0
 8006668:	4603      	mov	r3, r0
 800666a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800666c:	2301      	movs	r3, #1
 800666e:	617b      	str	r3, [r7, #20]
 8006670:	2300      	movs	r3, #0
 8006672:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006674:	79fb      	ldrb	r3, [r7, #7]
 8006676:	461a      	mov	r2, r3
 8006678:	6939      	ldr	r1, [r7, #16]
 800667a:	6978      	ldr	r0, [r7, #20]
 800667c:	f7ff ff7a 	bl	8006574 <xQueueGenericCreate>
 8006680:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f7ff ffd3 	bl	800662e <prvInitialiseMutex>

		return xNewQueue;
 8006688:	68fb      	ldr	r3, [r7, #12]
	}
 800668a:	4618      	mov	r0, r3
 800668c:	3718      	adds	r7, #24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
	...

08006694 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b08e      	sub	sp, #56	; 0x38
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	607a      	str	r2, [r7, #4]
 80066a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80066a2:	2300      	movs	r3, #0
 80066a4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80066aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10a      	bne.n	80066c6 <xQueueGenericSend+0x32>
	__asm volatile
 80066b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b4:	f383 8811 	msr	BASEPRI, r3
 80066b8:	f3bf 8f6f 	isb	sy
 80066bc:	f3bf 8f4f 	dsb	sy
 80066c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80066c2:	bf00      	nop
 80066c4:	e7fe      	b.n	80066c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d103      	bne.n	80066d4 <xQueueGenericSend+0x40>
 80066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <xQueueGenericSend+0x44>
 80066d4:	2301      	movs	r3, #1
 80066d6:	e000      	b.n	80066da <xQueueGenericSend+0x46>
 80066d8:	2300      	movs	r3, #0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10a      	bne.n	80066f4 <xQueueGenericSend+0x60>
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	627b      	str	r3, [r7, #36]	; 0x24
}
 80066f0:	bf00      	nop
 80066f2:	e7fe      	b.n	80066f2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d103      	bne.n	8006702 <xQueueGenericSend+0x6e>
 80066fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fe:	2b01      	cmp	r3, #1
 8006700:	d101      	bne.n	8006706 <xQueueGenericSend+0x72>
 8006702:	2301      	movs	r3, #1
 8006704:	e000      	b.n	8006708 <xQueueGenericSend+0x74>
 8006706:	2300      	movs	r3, #0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d10a      	bne.n	8006722 <xQueueGenericSend+0x8e>
	__asm volatile
 800670c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006710:	f383 8811 	msr	BASEPRI, r3
 8006714:	f3bf 8f6f 	isb	sy
 8006718:	f3bf 8f4f 	dsb	sy
 800671c:	623b      	str	r3, [r7, #32]
}
 800671e:	bf00      	nop
 8006720:	e7fe      	b.n	8006720 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006722:	f001 fbff 	bl	8007f24 <xTaskGetSchedulerState>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d102      	bne.n	8006732 <xQueueGenericSend+0x9e>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d101      	bne.n	8006736 <xQueueGenericSend+0xa2>
 8006732:	2301      	movs	r3, #1
 8006734:	e000      	b.n	8006738 <xQueueGenericSend+0xa4>
 8006736:	2300      	movs	r3, #0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d10a      	bne.n	8006752 <xQueueGenericSend+0xbe>
	__asm volatile
 800673c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006740:	f383 8811 	msr	BASEPRI, r3
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	f3bf 8f4f 	dsb	sy
 800674c:	61fb      	str	r3, [r7, #28]
}
 800674e:	bf00      	nop
 8006750:	e7fe      	b.n	8006750 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006752:	f002 fb17 	bl	8008d84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006758:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800675a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800675c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800675e:	429a      	cmp	r2, r3
 8006760:	d302      	bcc.n	8006768 <xQueueGenericSend+0xd4>
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	2b02      	cmp	r3, #2
 8006766:	d129      	bne.n	80067bc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	68b9      	ldr	r1, [r7, #8]
 800676c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800676e:	f000 fb52 	bl	8006e16 <prvCopyDataToQueue>
 8006772:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006778:	2b00      	cmp	r3, #0
 800677a:	d010      	beq.n	800679e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800677c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800677e:	3324      	adds	r3, #36	; 0x24
 8006780:	4618      	mov	r0, r3
 8006782:	f001 f9ff 	bl	8007b84 <xTaskRemoveFromEventList>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d013      	beq.n	80067b4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800678c:	4b3f      	ldr	r3, [pc, #252]	; (800688c <xQueueGenericSend+0x1f8>)
 800678e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006792:	601a      	str	r2, [r3, #0]
 8006794:	f3bf 8f4f 	dsb	sy
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	e00a      	b.n	80067b4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800679e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d007      	beq.n	80067b4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80067a4:	4b39      	ldr	r3, [pc, #228]	; (800688c <xQueueGenericSend+0x1f8>)
 80067a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80067b4:	f002 fb16 	bl	8008de4 <vPortExitCritical>
				return pdPASS;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e063      	b.n	8006884 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d103      	bne.n	80067ca <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067c2:	f002 fb0f 	bl	8008de4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80067c6:	2300      	movs	r3, #0
 80067c8:	e05c      	b.n	8006884 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d106      	bne.n	80067de <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067d0:	f107 0314 	add.w	r3, r7, #20
 80067d4:	4618      	mov	r0, r3
 80067d6:	f001 fa37 	bl	8007c48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067da:	2301      	movs	r3, #1
 80067dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067de:	f002 fb01 	bl	8008de4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067e2:	f000 ff6d 	bl	80076c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80067e6:	f002 facd 	bl	8008d84 <vPortEnterCritical>
 80067ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067f0:	b25b      	sxtb	r3, r3
 80067f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f6:	d103      	bne.n	8006800 <xQueueGenericSend+0x16c>
 80067f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006802:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006806:	b25b      	sxtb	r3, r3
 8006808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680c:	d103      	bne.n	8006816 <xQueueGenericSend+0x182>
 800680e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006810:	2200      	movs	r2, #0
 8006812:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006816:	f002 fae5 	bl	8008de4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800681a:	1d3a      	adds	r2, r7, #4
 800681c:	f107 0314 	add.w	r3, r7, #20
 8006820:	4611      	mov	r1, r2
 8006822:	4618      	mov	r0, r3
 8006824:	f001 fa26 	bl	8007c74 <xTaskCheckForTimeOut>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d124      	bne.n	8006878 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800682e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006830:	f000 fbe9 	bl	8007006 <prvIsQueueFull>
 8006834:	4603      	mov	r3, r0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d018      	beq.n	800686c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800683a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800683c:	3310      	adds	r3, #16
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	4611      	mov	r1, r2
 8006842:	4618      	mov	r0, r3
 8006844:	f001 f94e 	bl	8007ae4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006848:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800684a:	f000 fb74 	bl	8006f36 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800684e:	f000 ff45 	bl	80076dc <xTaskResumeAll>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	f47f af7c 	bne.w	8006752 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800685a:	4b0c      	ldr	r3, [pc, #48]	; (800688c <xQueueGenericSend+0x1f8>)
 800685c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006860:	601a      	str	r2, [r3, #0]
 8006862:	f3bf 8f4f 	dsb	sy
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	e772      	b.n	8006752 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800686c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800686e:	f000 fb62 	bl	8006f36 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006872:	f000 ff33 	bl	80076dc <xTaskResumeAll>
 8006876:	e76c      	b.n	8006752 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006878:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800687a:	f000 fb5c 	bl	8006f36 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800687e:	f000 ff2d 	bl	80076dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006882:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006884:	4618      	mov	r0, r3
 8006886:	3738      	adds	r7, #56	; 0x38
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	e000ed04 	.word	0xe000ed04

08006890 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b090      	sub	sp, #64	; 0x40
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
 800689c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80068a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d10a      	bne.n	80068be <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80068a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ac:	f383 8811 	msr	BASEPRI, r3
 80068b0:	f3bf 8f6f 	isb	sy
 80068b4:	f3bf 8f4f 	dsb	sy
 80068b8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80068ba:	bf00      	nop
 80068bc:	e7fe      	b.n	80068bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d103      	bne.n	80068cc <xQueueGenericSendFromISR+0x3c>
 80068c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d101      	bne.n	80068d0 <xQueueGenericSendFromISR+0x40>
 80068cc:	2301      	movs	r3, #1
 80068ce:	e000      	b.n	80068d2 <xQueueGenericSendFromISR+0x42>
 80068d0:	2300      	movs	r3, #0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d10a      	bne.n	80068ec <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80068d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068da:	f383 8811 	msr	BASEPRI, r3
 80068de:	f3bf 8f6f 	isb	sy
 80068e2:	f3bf 8f4f 	dsb	sy
 80068e6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80068e8:	bf00      	nop
 80068ea:	e7fe      	b.n	80068ea <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d103      	bne.n	80068fa <xQueueGenericSendFromISR+0x6a>
 80068f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d101      	bne.n	80068fe <xQueueGenericSendFromISR+0x6e>
 80068fa:	2301      	movs	r3, #1
 80068fc:	e000      	b.n	8006900 <xQueueGenericSendFromISR+0x70>
 80068fe:	2300      	movs	r3, #0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10a      	bne.n	800691a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	623b      	str	r3, [r7, #32]
}
 8006916:	bf00      	nop
 8006918:	e7fe      	b.n	8006918 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800691a:	f002 fb15 	bl	8008f48 <vPortValidateInterruptPriority>
	__asm volatile
 800691e:	f3ef 8211 	mrs	r2, BASEPRI
 8006922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006926:	f383 8811 	msr	BASEPRI, r3
 800692a:	f3bf 8f6f 	isb	sy
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	61fa      	str	r2, [r7, #28]
 8006934:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8006936:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006938:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800693a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800693c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800693e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006942:	429a      	cmp	r2, r3
 8006944:	d302      	bcc.n	800694c <xQueueGenericSendFromISR+0xbc>
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	2b02      	cmp	r3, #2
 800694a:	d12f      	bne.n	80069ac <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800694c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006952:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	68b9      	ldr	r1, [r7, #8]
 8006960:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006962:	f000 fa58 	bl	8006e16 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006966:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800696a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800696e:	d112      	bne.n	8006996 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006974:	2b00      	cmp	r3, #0
 8006976:	d016      	beq.n	80069a6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800697a:	3324      	adds	r3, #36	; 0x24
 800697c:	4618      	mov	r0, r3
 800697e:	f001 f901 	bl	8007b84 <xTaskRemoveFromEventList>
 8006982:	4603      	mov	r3, r0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00e      	beq.n	80069a6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00b      	beq.n	80069a6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2201      	movs	r2, #1
 8006992:	601a      	str	r2, [r3, #0]
 8006994:	e007      	b.n	80069a6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006996:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800699a:	3301      	adds	r3, #1
 800699c:	b2db      	uxtb	r3, r3
 800699e:	b25a      	sxtb	r2, r3
 80069a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80069a6:	2301      	movs	r3, #1
 80069a8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80069aa:	e001      	b.n	80069b0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80069ac:	2300      	movs	r3, #0
 80069ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069b2:	617b      	str	r3, [r7, #20]
	__asm volatile
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f383 8811 	msr	BASEPRI, r3
}
 80069ba:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3740      	adds	r7, #64	; 0x40
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
	...

080069c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b08c      	sub	sp, #48	; 0x30
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80069d4:	2300      	movs	r3, #0
 80069d6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80069dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10a      	bne.n	80069f8 <xQueueReceive+0x30>
	__asm volatile
 80069e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e6:	f383 8811 	msr	BASEPRI, r3
 80069ea:	f3bf 8f6f 	isb	sy
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	623b      	str	r3, [r7, #32]
}
 80069f4:	bf00      	nop
 80069f6:	e7fe      	b.n	80069f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d103      	bne.n	8006a06 <xQueueReceive+0x3e>
 80069fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <xQueueReceive+0x42>
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <xQueueReceive+0x44>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d10a      	bne.n	8006a26 <xQueueReceive+0x5e>
	__asm volatile
 8006a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a14:	f383 8811 	msr	BASEPRI, r3
 8006a18:	f3bf 8f6f 	isb	sy
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	61fb      	str	r3, [r7, #28]
}
 8006a22:	bf00      	nop
 8006a24:	e7fe      	b.n	8006a24 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a26:	f001 fa7d 	bl	8007f24 <xTaskGetSchedulerState>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d102      	bne.n	8006a36 <xQueueReceive+0x6e>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <xQueueReceive+0x72>
 8006a36:	2301      	movs	r3, #1
 8006a38:	e000      	b.n	8006a3c <xQueueReceive+0x74>
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d10a      	bne.n	8006a56 <xQueueReceive+0x8e>
	__asm volatile
 8006a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a44:	f383 8811 	msr	BASEPRI, r3
 8006a48:	f3bf 8f6f 	isb	sy
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	61bb      	str	r3, [r7, #24]
}
 8006a52:	bf00      	nop
 8006a54:	e7fe      	b.n	8006a54 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a56:	f002 f995 	bl	8008d84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d01f      	beq.n	8006aa6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a66:	68b9      	ldr	r1, [r7, #8]
 8006a68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a6a:	f000 fa3e 	bl	8006eea <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a70:	1e5a      	subs	r2, r3, #1
 8006a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a74:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00f      	beq.n	8006a9e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a80:	3310      	adds	r3, #16
 8006a82:	4618      	mov	r0, r3
 8006a84:	f001 f87e 	bl	8007b84 <xTaskRemoveFromEventList>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d007      	beq.n	8006a9e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a8e:	4b3d      	ldr	r3, [pc, #244]	; (8006b84 <xQueueReceive+0x1bc>)
 8006a90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a94:	601a      	str	r2, [r3, #0]
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006a9e:	f002 f9a1 	bl	8008de4 <vPortExitCritical>
				return pdPASS;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e069      	b.n	8006b7a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d103      	bne.n	8006ab4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006aac:	f002 f99a 	bl	8008de4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	e062      	b.n	8006b7a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d106      	bne.n	8006ac8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006aba:	f107 0310 	add.w	r3, r7, #16
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f001 f8c2 	bl	8007c48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ac8:	f002 f98c 	bl	8008de4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006acc:	f000 fdf8 	bl	80076c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ad0:	f002 f958 	bl	8008d84 <vPortEnterCritical>
 8006ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ada:	b25b      	sxtb	r3, r3
 8006adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ae0:	d103      	bne.n	8006aea <xQueueReceive+0x122>
 8006ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006af0:	b25b      	sxtb	r3, r3
 8006af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af6:	d103      	bne.n	8006b00 <xQueueReceive+0x138>
 8006af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b00:	f002 f970 	bl	8008de4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b04:	1d3a      	adds	r2, r7, #4
 8006b06:	f107 0310 	add.w	r3, r7, #16
 8006b0a:	4611      	mov	r1, r2
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f001 f8b1 	bl	8007c74 <xTaskCheckForTimeOut>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d123      	bne.n	8006b60 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b1a:	f000 fa5e 	bl	8006fda <prvIsQueueEmpty>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d017      	beq.n	8006b54 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b26:	3324      	adds	r3, #36	; 0x24
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	4611      	mov	r1, r2
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 ffd9 	bl	8007ae4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006b32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b34:	f000 f9ff 	bl	8006f36 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006b38:	f000 fdd0 	bl	80076dc <xTaskResumeAll>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d189      	bne.n	8006a56 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006b42:	4b10      	ldr	r3, [pc, #64]	; (8006b84 <xQueueReceive+0x1bc>)
 8006b44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b48:	601a      	str	r2, [r3, #0]
 8006b4a:	f3bf 8f4f 	dsb	sy
 8006b4e:	f3bf 8f6f 	isb	sy
 8006b52:	e780      	b.n	8006a56 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006b54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b56:	f000 f9ee 	bl	8006f36 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b5a:	f000 fdbf 	bl	80076dc <xTaskResumeAll>
 8006b5e:	e77a      	b.n	8006a56 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006b60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b62:	f000 f9e8 	bl	8006f36 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b66:	f000 fdb9 	bl	80076dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b6c:	f000 fa35 	bl	8006fda <prvIsQueueEmpty>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f43f af6f 	beq.w	8006a56 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006b78:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3730      	adds	r7, #48	; 0x30
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	e000ed04 	.word	0xe000ed04

08006b88 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b08e      	sub	sp, #56	; 0x38
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b92:	2300      	movs	r3, #0
 8006b94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10a      	bne.n	8006bba <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba8:	f383 8811 	msr	BASEPRI, r3
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	f3bf 8f4f 	dsb	sy
 8006bb4:	623b      	str	r3, [r7, #32]
}
 8006bb6:	bf00      	nop
 8006bb8:	e7fe      	b.n	8006bb8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00a      	beq.n	8006bd8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc6:	f383 8811 	msr	BASEPRI, r3
 8006bca:	f3bf 8f6f 	isb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	61fb      	str	r3, [r7, #28]
}
 8006bd4:	bf00      	nop
 8006bd6:	e7fe      	b.n	8006bd6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006bd8:	f001 f9a4 	bl	8007f24 <xTaskGetSchedulerState>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d102      	bne.n	8006be8 <xQueueSemaphoreTake+0x60>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d101      	bne.n	8006bec <xQueueSemaphoreTake+0x64>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e000      	b.n	8006bee <xQueueSemaphoreTake+0x66>
 8006bec:	2300      	movs	r3, #0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d10a      	bne.n	8006c08 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf6:	f383 8811 	msr	BASEPRI, r3
 8006bfa:	f3bf 8f6f 	isb	sy
 8006bfe:	f3bf 8f4f 	dsb	sy
 8006c02:	61bb      	str	r3, [r7, #24]
}
 8006c04:	bf00      	nop
 8006c06:	e7fe      	b.n	8006c06 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c08:	f002 f8bc 	bl	8008d84 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c10:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d024      	beq.n	8006c62 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c1a:	1e5a      	subs	r2, r3, #1
 8006c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c1e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d104      	bne.n	8006c32 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006c28:	f001 fb24 	bl	8008274 <pvTaskIncrementMutexHeldCount>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c30:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00f      	beq.n	8006c5a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c3c:	3310      	adds	r3, #16
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f000 ffa0 	bl	8007b84 <xTaskRemoveFromEventList>
 8006c44:	4603      	mov	r3, r0
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d007      	beq.n	8006c5a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006c4a:	4b54      	ldr	r3, [pc, #336]	; (8006d9c <xQueueSemaphoreTake+0x214>)
 8006c4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c50:	601a      	str	r2, [r3, #0]
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006c5a:	f002 f8c3 	bl	8008de4 <vPortExitCritical>
				return pdPASS;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e097      	b.n	8006d92 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d111      	bne.n	8006c8c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d00a      	beq.n	8006c84 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	617b      	str	r3, [r7, #20]
}
 8006c80:	bf00      	nop
 8006c82:	e7fe      	b.n	8006c82 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006c84:	f002 f8ae 	bl	8008de4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	e082      	b.n	8006d92 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d106      	bne.n	8006ca0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c92:	f107 030c 	add.w	r3, r7, #12
 8006c96:	4618      	mov	r0, r3
 8006c98:	f000 ffd6 	bl	8007c48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ca0:	f002 f8a0 	bl	8008de4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ca4:	f000 fd0c 	bl	80076c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ca8:	f002 f86c 	bl	8008d84 <vPortEnterCritical>
 8006cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cb2:	b25b      	sxtb	r3, r3
 8006cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb8:	d103      	bne.n	8006cc2 <xQueueSemaphoreTake+0x13a>
 8006cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006cc8:	b25b      	sxtb	r3, r3
 8006cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cce:	d103      	bne.n	8006cd8 <xQueueSemaphoreTake+0x150>
 8006cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cd8:	f002 f884 	bl	8008de4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cdc:	463a      	mov	r2, r7
 8006cde:	f107 030c 	add.w	r3, r7, #12
 8006ce2:	4611      	mov	r1, r2
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f000 ffc5 	bl	8007c74 <xTaskCheckForTimeOut>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d132      	bne.n	8006d56 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cf0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006cf2:	f000 f972 	bl	8006fda <prvIsQueueEmpty>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d026      	beq.n	8006d4a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d109      	bne.n	8006d18 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006d04:	f002 f83e 	bl	8008d84 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f001 f927 	bl	8007f60 <xTaskPriorityInherit>
 8006d12:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006d14:	f002 f866 	bl	8008de4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d1a:	3324      	adds	r3, #36	; 0x24
 8006d1c:	683a      	ldr	r2, [r7, #0]
 8006d1e:	4611      	mov	r1, r2
 8006d20:	4618      	mov	r0, r3
 8006d22:	f000 fedf 	bl	8007ae4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d26:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d28:	f000 f905 	bl	8006f36 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d2c:	f000 fcd6 	bl	80076dc <xTaskResumeAll>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f47f af68 	bne.w	8006c08 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006d38:	4b18      	ldr	r3, [pc, #96]	; (8006d9c <xQueueSemaphoreTake+0x214>)
 8006d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	f3bf 8f6f 	isb	sy
 8006d48:	e75e      	b.n	8006c08 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006d4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d4c:	f000 f8f3 	bl	8006f36 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d50:	f000 fcc4 	bl	80076dc <xTaskResumeAll>
 8006d54:	e758      	b.n	8006c08 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006d56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d58:	f000 f8ed 	bl	8006f36 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d5c:	f000 fcbe 	bl	80076dc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d62:	f000 f93a 	bl	8006fda <prvIsQueueEmpty>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	f43f af4d 	beq.w	8006c08 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00d      	beq.n	8006d90 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006d74:	f002 f806 	bl	8008d84 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006d78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d7a:	f000 f834 	bl	8006de6 <prvGetDisinheritPriorityAfterTimeout>
 8006d7e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d86:	4618      	mov	r0, r3
 8006d88:	f001 f9e6 	bl	8008158 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006d8c:	f002 f82a 	bl	8008de4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006d90:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3738      	adds	r7, #56	; 0x38
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	e000ed04 	.word	0xe000ed04

08006da0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d10a      	bne.n	8006dc8 <vQueueDelete+0x28>
	__asm volatile
 8006db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db6:	f383 8811 	msr	BASEPRI, r3
 8006dba:	f3bf 8f6f 	isb	sy
 8006dbe:	f3bf 8f4f 	dsb	sy
 8006dc2:	60bb      	str	r3, [r7, #8]
}
 8006dc4:	bf00      	nop
 8006dc6:	e7fe      	b.n	8006dc6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006dc8:	68f8      	ldr	r0, [r7, #12]
 8006dca:	f000 f95f 	bl	800708c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d102      	bne.n	8006dde <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f002 f9c1 	bl	8009160 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006dde:	bf00      	nop
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006de6:	b480      	push	{r7}
 8006de8:	b085      	sub	sp, #20
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d006      	beq.n	8006e04 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f1c3 0312 	rsb	r3, r3, #18
 8006e00:	60fb      	str	r3, [r7, #12]
 8006e02:	e001      	b.n	8006e08 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006e04:	2300      	movs	r3, #0
 8006e06:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006e08:	68fb      	ldr	r3, [r7, #12]
	}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3714      	adds	r7, #20
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr

08006e16 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b086      	sub	sp, #24
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	60f8      	str	r0, [r7, #12]
 8006e1e:	60b9      	str	r1, [r7, #8]
 8006e20:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006e22:	2300      	movs	r3, #0
 8006e24:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e2a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10d      	bne.n	8006e50 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d14d      	bne.n	8006ed8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	4618      	mov	r0, r3
 8006e42:	f001 f903 	bl	800804c <xTaskPriorityDisinherit>
 8006e46:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	609a      	str	r2, [r3, #8]
 8006e4e:	e043      	b.n	8006ed8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d119      	bne.n	8006e8a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6858      	ldr	r0, [r3, #4]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e5e:	461a      	mov	r2, r3
 8006e60:	68b9      	ldr	r1, [r7, #8]
 8006e62:	f003 ffeb 	bl	800ae3c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6e:	441a      	add	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	685a      	ldr	r2, [r3, #4]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d32b      	bcc.n	8006ed8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	605a      	str	r2, [r3, #4]
 8006e88:	e026      	b.n	8006ed8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	68d8      	ldr	r0, [r3, #12]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e92:	461a      	mov	r2, r3
 8006e94:	68b9      	ldr	r1, [r7, #8]
 8006e96:	f003 ffd1 	bl	800ae3c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	68da      	ldr	r2, [r3, #12]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea2:	425b      	negs	r3, r3
 8006ea4:	441a      	add	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	68da      	ldr	r2, [r3, #12]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d207      	bcs.n	8006ec6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	689a      	ldr	r2, [r3, #8]
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ebe:	425b      	negs	r3, r3
 8006ec0:	441a      	add	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2b02      	cmp	r3, #2
 8006eca:	d105      	bne.n	8006ed8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d002      	beq.n	8006ed8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	1c5a      	adds	r2, r3, #1
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006ee0:	697b      	ldr	r3, [r7, #20]
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3718      	adds	r7, #24
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}

08006eea <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006eea:	b580      	push	{r7, lr}
 8006eec:	b082      	sub	sp, #8
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
 8006ef2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d018      	beq.n	8006f2e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	68da      	ldr	r2, [r3, #12]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f04:	441a      	add	r2, r3
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	68da      	ldr	r2, [r3, #12]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d303      	bcc.n	8006f1e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	68d9      	ldr	r1, [r3, #12]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f26:	461a      	mov	r2, r3
 8006f28:	6838      	ldr	r0, [r7, #0]
 8006f2a:	f003 ff87 	bl	800ae3c <memcpy>
	}
}
 8006f2e:	bf00      	nop
 8006f30:	3708      	adds	r7, #8
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}

08006f36 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b084      	sub	sp, #16
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f3e:	f001 ff21 	bl	8008d84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f48:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f4a:	e011      	b.n	8006f70 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d012      	beq.n	8006f7a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	3324      	adds	r3, #36	; 0x24
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f000 fe13 	bl	8007b84 <xTaskRemoveFromEventList>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d001      	beq.n	8006f68 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006f64:	f000 fee8 	bl	8007d38 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f68:	7bfb      	ldrb	r3, [r7, #15]
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	dce9      	bgt.n	8006f4c <prvUnlockQueue+0x16>
 8006f78:	e000      	b.n	8006f7c <prvUnlockQueue+0x46>
					break;
 8006f7a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	22ff      	movs	r2, #255	; 0xff
 8006f80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006f84:	f001 ff2e 	bl	8008de4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006f88:	f001 fefc 	bl	8008d84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f92:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f94:	e011      	b.n	8006fba <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d012      	beq.n	8006fc4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	3310      	adds	r3, #16
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f000 fdee 	bl	8007b84 <xTaskRemoveFromEventList>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d001      	beq.n	8006fb2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006fae:	f000 fec3 	bl	8007d38 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006fb2:	7bbb      	ldrb	r3, [r7, #14]
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	dce9      	bgt.n	8006f96 <prvUnlockQueue+0x60>
 8006fc2:	e000      	b.n	8006fc6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006fc4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	22ff      	movs	r2, #255	; 0xff
 8006fca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006fce:	f001 ff09 	bl	8008de4 <vPortExitCritical>
}
 8006fd2:	bf00      	nop
 8006fd4:	3710      	adds	r7, #16
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b084      	sub	sp, #16
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fe2:	f001 fecf 	bl	8008d84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d102      	bne.n	8006ff4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	60fb      	str	r3, [r7, #12]
 8006ff2:	e001      	b.n	8006ff8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ff8:	f001 fef4 	bl	8008de4 <vPortExitCritical>

	return xReturn;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}

08007006 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007006:	b580      	push	{r7, lr}
 8007008:	b084      	sub	sp, #16
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800700e:	f001 feb9 	bl	8008d84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800701a:	429a      	cmp	r2, r3
 800701c:	d102      	bne.n	8007024 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800701e:	2301      	movs	r3, #1
 8007020:	60fb      	str	r3, [r7, #12]
 8007022:	e001      	b.n	8007028 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007024:	2300      	movs	r3, #0
 8007026:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007028:	f001 fedc 	bl	8008de4 <vPortExitCritical>

	return xReturn;
 800702c:	68fb      	ldr	r3, [r7, #12]
}
 800702e:	4618      	mov	r0, r3
 8007030:	3710      	adds	r7, #16
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
	...

08007038 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007042:	2300      	movs	r3, #0
 8007044:	60fb      	str	r3, [r7, #12]
 8007046:	e014      	b.n	8007072 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007048:	4a0f      	ldr	r2, [pc, #60]	; (8007088 <vQueueAddToRegistry+0x50>)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d10b      	bne.n	800706c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007054:	490c      	ldr	r1, [pc, #48]	; (8007088 <vQueueAddToRegistry+0x50>)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800705e:	4a0a      	ldr	r2, [pc, #40]	; (8007088 <vQueueAddToRegistry+0x50>)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	00db      	lsls	r3, r3, #3
 8007064:	4413      	add	r3, r2
 8007066:	687a      	ldr	r2, [r7, #4]
 8007068:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800706a:	e006      	b.n	800707a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	3301      	adds	r3, #1
 8007070:	60fb      	str	r3, [r7, #12]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2b07      	cmp	r3, #7
 8007076:	d9e7      	bls.n	8007048 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007078:	bf00      	nop
 800707a:	bf00      	nop
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr
 8007086:	bf00      	nop
 8007088:	200008a8 	.word	0x200008a8

0800708c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007094:	2300      	movs	r3, #0
 8007096:	60fb      	str	r3, [r7, #12]
 8007098:	e016      	b.n	80070c8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800709a:	4a10      	ldr	r2, [pc, #64]	; (80070dc <vQueueUnregisterQueue+0x50>)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	00db      	lsls	r3, r3, #3
 80070a0:	4413      	add	r3, r2
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d10b      	bne.n	80070c2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80070aa:	4a0c      	ldr	r2, [pc, #48]	; (80070dc <vQueueUnregisterQueue+0x50>)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2100      	movs	r1, #0
 80070b0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80070b4:	4a09      	ldr	r2, [pc, #36]	; (80070dc <vQueueUnregisterQueue+0x50>)
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	00db      	lsls	r3, r3, #3
 80070ba:	4413      	add	r3, r2
 80070bc:	2200      	movs	r2, #0
 80070be:	605a      	str	r2, [r3, #4]
				break;
 80070c0:	e006      	b.n	80070d0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	3301      	adds	r3, #1
 80070c6:	60fb      	str	r3, [r7, #12]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2b07      	cmp	r3, #7
 80070cc:	d9e5      	bls.n	800709a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80070ce:	bf00      	nop
 80070d0:	bf00      	nop
 80070d2:	3714      	adds	r7, #20
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	200008a8 	.word	0x200008a8

080070e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b086      	sub	sp, #24
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80070f0:	f001 fe48 	bl	8008d84 <vPortEnterCritical>
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070fa:	b25b      	sxtb	r3, r3
 80070fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007100:	d103      	bne.n	800710a <vQueueWaitForMessageRestricted+0x2a>
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007110:	b25b      	sxtb	r3, r3
 8007112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007116:	d103      	bne.n	8007120 <vQueueWaitForMessageRestricted+0x40>
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007120:	f001 fe60 	bl	8008de4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007128:	2b00      	cmp	r3, #0
 800712a:	d106      	bne.n	800713a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	3324      	adds	r3, #36	; 0x24
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	68b9      	ldr	r1, [r7, #8]
 8007134:	4618      	mov	r0, r3
 8007136:	f000 fcf9 	bl	8007b2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800713a:	6978      	ldr	r0, [r7, #20]
 800713c:	f7ff fefb 	bl	8006f36 <prvUnlockQueue>
	}
 8007140:	bf00      	nop
 8007142:	3718      	adds	r7, #24
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007148:	b580      	push	{r7, lr}
 800714a:	b08e      	sub	sp, #56	; 0x38
 800714c:	af04      	add	r7, sp, #16
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
 8007154:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10a      	bne.n	8007172 <xTaskCreateStatic+0x2a>
	__asm volatile
 800715c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007160:	f383 8811 	msr	BASEPRI, r3
 8007164:	f3bf 8f6f 	isb	sy
 8007168:	f3bf 8f4f 	dsb	sy
 800716c:	623b      	str	r3, [r7, #32]
}
 800716e:	bf00      	nop
 8007170:	e7fe      	b.n	8007170 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10a      	bne.n	800718e <xTaskCreateStatic+0x46>
	__asm volatile
 8007178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	61fb      	str	r3, [r7, #28]
}
 800718a:	bf00      	nop
 800718c:	e7fe      	b.n	800718c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800718e:	23ac      	movs	r3, #172	; 0xac
 8007190:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	2bac      	cmp	r3, #172	; 0xac
 8007196:	d00a      	beq.n	80071ae <xTaskCreateStatic+0x66>
	__asm volatile
 8007198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719c:	f383 8811 	msr	BASEPRI, r3
 80071a0:	f3bf 8f6f 	isb	sy
 80071a4:	f3bf 8f4f 	dsb	sy
 80071a8:	61bb      	str	r3, [r7, #24]
}
 80071aa:	bf00      	nop
 80071ac:	e7fe      	b.n	80071ac <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80071ae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80071b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d01e      	beq.n	80071f4 <xTaskCreateStatic+0xac>
 80071b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d01b      	beq.n	80071f4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80071bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071be:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80071c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80071c4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80071c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c8:	2202      	movs	r2, #2
 80071ca:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80071ce:	2300      	movs	r3, #0
 80071d0:	9303      	str	r3, [sp, #12]
 80071d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d4:	9302      	str	r3, [sp, #8]
 80071d6:	f107 0314 	add.w	r3, r7, #20
 80071da:	9301      	str	r3, [sp, #4]
 80071dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071de:	9300      	str	r3, [sp, #0]
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	68b9      	ldr	r1, [r7, #8]
 80071e6:	68f8      	ldr	r0, [r7, #12]
 80071e8:	f000 f850 	bl	800728c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80071ee:	f000 f8f7 	bl	80073e0 <prvAddNewTaskToReadyList>
 80071f2:	e001      	b.n	80071f8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80071f4:	2300      	movs	r3, #0
 80071f6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80071f8:	697b      	ldr	r3, [r7, #20]
	}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3728      	adds	r7, #40	; 0x28
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007202:	b580      	push	{r7, lr}
 8007204:	b08c      	sub	sp, #48	; 0x30
 8007206:	af04      	add	r7, sp, #16
 8007208:	60f8      	str	r0, [r7, #12]
 800720a:	60b9      	str	r1, [r7, #8]
 800720c:	603b      	str	r3, [r7, #0]
 800720e:	4613      	mov	r3, r2
 8007210:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007212:	88fb      	ldrh	r3, [r7, #6]
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	4618      	mov	r0, r3
 8007218:	f001 fed6 	bl	8008fc8 <pvPortMalloc>
 800721c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00e      	beq.n	8007242 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007224:	20ac      	movs	r0, #172	; 0xac
 8007226:	f001 fecf 	bl	8008fc8 <pvPortMalloc>
 800722a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d003      	beq.n	800723a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	697a      	ldr	r2, [r7, #20]
 8007236:	631a      	str	r2, [r3, #48]	; 0x30
 8007238:	e005      	b.n	8007246 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800723a:	6978      	ldr	r0, [r7, #20]
 800723c:	f001 ff90 	bl	8009160 <vPortFree>
 8007240:	e001      	b.n	8007246 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007242:	2300      	movs	r3, #0
 8007244:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d017      	beq.n	800727c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	2200      	movs	r2, #0
 8007250:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007254:	88fa      	ldrh	r2, [r7, #6]
 8007256:	2300      	movs	r3, #0
 8007258:	9303      	str	r3, [sp, #12]
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	9302      	str	r3, [sp, #8]
 800725e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007260:	9301      	str	r3, [sp, #4]
 8007262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007264:	9300      	str	r3, [sp, #0]
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	68b9      	ldr	r1, [r7, #8]
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 f80e 	bl	800728c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007270:	69f8      	ldr	r0, [r7, #28]
 8007272:	f000 f8b5 	bl	80073e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007276:	2301      	movs	r3, #1
 8007278:	61bb      	str	r3, [r7, #24]
 800727a:	e002      	b.n	8007282 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800727c:	f04f 33ff 	mov.w	r3, #4294967295
 8007280:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007282:	69bb      	ldr	r3, [r7, #24]
	}
 8007284:	4618      	mov	r0, r3
 8007286:	3720      	adds	r7, #32
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b088      	sub	sp, #32
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	607a      	str	r2, [r7, #4]
 8007298:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800729a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800729c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	461a      	mov	r2, r3
 80072a4:	21a5      	movs	r1, #165	; 0xa5
 80072a6:	f003 fc93 	bl	800abd0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80072aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80072b4:	3b01      	subs	r3, #1
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	4413      	add	r3, r2
 80072ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	f023 0307 	bic.w	r3, r3, #7
 80072c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80072c4:	69bb      	ldr	r3, [r7, #24]
 80072c6:	f003 0307 	and.w	r3, r3, #7
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d00a      	beq.n	80072e4 <prvInitialiseNewTask+0x58>
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	617b      	str	r3, [r7, #20]
}
 80072e0:	bf00      	nop
 80072e2:	e7fe      	b.n	80072e2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d01f      	beq.n	800732a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072ea:	2300      	movs	r3, #0
 80072ec:	61fb      	str	r3, [r7, #28]
 80072ee:	e012      	b.n	8007316 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80072f0:	68ba      	ldr	r2, [r7, #8]
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	4413      	add	r3, r2
 80072f6:	7819      	ldrb	r1, [r3, #0]
 80072f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	4413      	add	r3, r2
 80072fe:	3334      	adds	r3, #52	; 0x34
 8007300:	460a      	mov	r2, r1
 8007302:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007304:	68ba      	ldr	r2, [r7, #8]
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	4413      	add	r3, r2
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d006      	beq.n	800731e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	3301      	adds	r3, #1
 8007314:	61fb      	str	r3, [r7, #28]
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	2b0f      	cmp	r3, #15
 800731a:	d9e9      	bls.n	80072f0 <prvInitialiseNewTask+0x64>
 800731c:	e000      	b.n	8007320 <prvInitialiseNewTask+0x94>
			{
				break;
 800731e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007322:	2200      	movs	r2, #0
 8007324:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007328:	e003      	b.n	8007332 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800732a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800732c:	2200      	movs	r2, #0
 800732e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007334:	2b11      	cmp	r3, #17
 8007336:	d901      	bls.n	800733c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007338:	2311      	movs	r3, #17
 800733a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800733c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007340:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007344:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007346:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800734a:	2200      	movs	r2, #0
 800734c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800734e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007350:	3304      	adds	r3, #4
 8007352:	4618      	mov	r0, r3
 8007354:	f7fe ff99 	bl	800628a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800735a:	3318      	adds	r3, #24
 800735c:	4618      	mov	r0, r3
 800735e:	f7fe ff94 	bl	800628a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007366:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800736a:	f1c3 0212 	rsb	r2, r3, #18
 800736e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007370:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007374:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007376:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8007378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800737a:	2200      	movs	r2, #0
 800737c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800737e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007380:	2200      	movs	r2, #0
 8007382:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007388:	2200      	movs	r2, #0
 800738a:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800738e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007390:	3358      	adds	r3, #88	; 0x58
 8007392:	224c      	movs	r2, #76	; 0x4c
 8007394:	2100      	movs	r1, #0
 8007396:	4618      	mov	r0, r3
 8007398:	f003 fc1a 	bl	800abd0 <memset>
 800739c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800739e:	4a0d      	ldr	r2, [pc, #52]	; (80073d4 <prvInitialiseNewTask+0x148>)
 80073a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80073a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a4:	4a0c      	ldr	r2, [pc, #48]	; (80073d8 <prvInitialiseNewTask+0x14c>)
 80073a6:	661a      	str	r2, [r3, #96]	; 0x60
 80073a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073aa:	4a0c      	ldr	r2, [pc, #48]	; (80073dc <prvInitialiseNewTask+0x150>)
 80073ac:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80073ae:	683a      	ldr	r2, [r7, #0]
 80073b0:	68f9      	ldr	r1, [r7, #12]
 80073b2:	69b8      	ldr	r0, [r7, #24]
 80073b4:	f001 fbba 	bl	8008b2c <pxPortInitialiseStack>
 80073b8:	4602      	mov	r2, r0
 80073ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80073be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d002      	beq.n	80073ca <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80073c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073ca:	bf00      	nop
 80073cc:	3720      	adds	r7, #32
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
 80073d2:	bf00      	nop
 80073d4:	200092f4 	.word	0x200092f4
 80073d8:	2000935c 	.word	0x2000935c
 80073dc:	200093c4 	.word	0x200093c4

080073e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80073e8:	f001 fccc 	bl	8008d84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80073ec:	4b2c      	ldr	r3, [pc, #176]	; (80074a0 <prvAddNewTaskToReadyList+0xc0>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3301      	adds	r3, #1
 80073f2:	4a2b      	ldr	r2, [pc, #172]	; (80074a0 <prvAddNewTaskToReadyList+0xc0>)
 80073f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80073f6:	4b2b      	ldr	r3, [pc, #172]	; (80074a4 <prvAddNewTaskToReadyList+0xc4>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d109      	bne.n	8007412 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80073fe:	4a29      	ldr	r2, [pc, #164]	; (80074a4 <prvAddNewTaskToReadyList+0xc4>)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007404:	4b26      	ldr	r3, [pc, #152]	; (80074a0 <prvAddNewTaskToReadyList+0xc0>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2b01      	cmp	r3, #1
 800740a:	d110      	bne.n	800742e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800740c:	f000 fcb8 	bl	8007d80 <prvInitialiseTaskLists>
 8007410:	e00d      	b.n	800742e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007412:	4b25      	ldr	r3, [pc, #148]	; (80074a8 <prvAddNewTaskToReadyList+0xc8>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d109      	bne.n	800742e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800741a:	4b22      	ldr	r3, [pc, #136]	; (80074a4 <prvAddNewTaskToReadyList+0xc4>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007424:	429a      	cmp	r2, r3
 8007426:	d802      	bhi.n	800742e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007428:	4a1e      	ldr	r2, [pc, #120]	; (80074a4 <prvAddNewTaskToReadyList+0xc4>)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800742e:	4b1f      	ldr	r3, [pc, #124]	; (80074ac <prvAddNewTaskToReadyList+0xcc>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	3301      	adds	r3, #1
 8007434:	4a1d      	ldr	r2, [pc, #116]	; (80074ac <prvAddNewTaskToReadyList+0xcc>)
 8007436:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007438:	4b1c      	ldr	r3, [pc, #112]	; (80074ac <prvAddNewTaskToReadyList+0xcc>)
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007444:	2201      	movs	r2, #1
 8007446:	409a      	lsls	r2, r3
 8007448:	4b19      	ldr	r3, [pc, #100]	; (80074b0 <prvAddNewTaskToReadyList+0xd0>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4313      	orrs	r3, r2
 800744e:	4a18      	ldr	r2, [pc, #96]	; (80074b0 <prvAddNewTaskToReadyList+0xd0>)
 8007450:	6013      	str	r3, [r2, #0]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007456:	4613      	mov	r3, r2
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	4413      	add	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4a15      	ldr	r2, [pc, #84]	; (80074b4 <prvAddNewTaskToReadyList+0xd4>)
 8007460:	441a      	add	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	3304      	adds	r3, #4
 8007466:	4619      	mov	r1, r3
 8007468:	4610      	mov	r0, r2
 800746a:	f7fe ff1b 	bl	80062a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800746e:	f001 fcb9 	bl	8008de4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007472:	4b0d      	ldr	r3, [pc, #52]	; (80074a8 <prvAddNewTaskToReadyList+0xc8>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d00e      	beq.n	8007498 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800747a:	4b0a      	ldr	r3, [pc, #40]	; (80074a4 <prvAddNewTaskToReadyList+0xc4>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007484:	429a      	cmp	r2, r3
 8007486:	d207      	bcs.n	8007498 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007488:	4b0b      	ldr	r3, [pc, #44]	; (80074b8 <prvAddNewTaskToReadyList+0xd8>)
 800748a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800748e:	601a      	str	r2, [r3, #0]
 8007490:	f3bf 8f4f 	dsb	sy
 8007494:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007498:	bf00      	nop
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	20000ac4 	.word	0x20000ac4
 80074a4:	200008e8 	.word	0x200008e8
 80074a8:	20000ad0 	.word	0x20000ad0
 80074ac:	20000ae0 	.word	0x20000ae0
 80074b0:	20000acc 	.word	0x20000acc
 80074b4:	200008ec 	.word	0x200008ec
 80074b8:	e000ed04 	.word	0xe000ed04

080074bc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80074c4:	f001 fc5e 	bl	8008d84 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d102      	bne.n	80074d4 <vTaskDelete+0x18>
 80074ce:	4b39      	ldr	r3, [pc, #228]	; (80075b4 <vTaskDelete+0xf8>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	e000      	b.n	80074d6 <vTaskDelete+0x1a>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	3304      	adds	r3, #4
 80074dc:	4618      	mov	r0, r3
 80074de:	f7fe ff3e 	bl	800635e <uxListRemove>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d115      	bne.n	8007514 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ec:	4932      	ldr	r1, [pc, #200]	; (80075b8 <vTaskDelete+0xfc>)
 80074ee:	4613      	mov	r3, r2
 80074f0:	009b      	lsls	r3, r3, #2
 80074f2:	4413      	add	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	440b      	add	r3, r1
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10a      	bne.n	8007514 <vTaskDelete+0x58>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007502:	2201      	movs	r2, #1
 8007504:	fa02 f303 	lsl.w	r3, r2, r3
 8007508:	43da      	mvns	r2, r3
 800750a:	4b2c      	ldr	r3, [pc, #176]	; (80075bc <vTaskDelete+0x100>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4013      	ands	r3, r2
 8007510:	4a2a      	ldr	r2, [pc, #168]	; (80075bc <vTaskDelete+0x100>)
 8007512:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007518:	2b00      	cmp	r3, #0
 800751a:	d004      	beq.n	8007526 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	3318      	adds	r3, #24
 8007520:	4618      	mov	r0, r3
 8007522:	f7fe ff1c 	bl	800635e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8007526:	4b26      	ldr	r3, [pc, #152]	; (80075c0 <vTaskDelete+0x104>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	3301      	adds	r3, #1
 800752c:	4a24      	ldr	r2, [pc, #144]	; (80075c0 <vTaskDelete+0x104>)
 800752e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8007530:	4b20      	ldr	r3, [pc, #128]	; (80075b4 <vTaskDelete+0xf8>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	429a      	cmp	r2, r3
 8007538:	d10b      	bne.n	8007552 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	3304      	adds	r3, #4
 800753e:	4619      	mov	r1, r3
 8007540:	4820      	ldr	r0, [pc, #128]	; (80075c4 <vTaskDelete+0x108>)
 8007542:	f7fe feaf 	bl	80062a4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8007546:	4b20      	ldr	r3, [pc, #128]	; (80075c8 <vTaskDelete+0x10c>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	3301      	adds	r3, #1
 800754c:	4a1e      	ldr	r2, [pc, #120]	; (80075c8 <vTaskDelete+0x10c>)
 800754e:	6013      	str	r3, [r2, #0]
 8007550:	e009      	b.n	8007566 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8007552:	4b1e      	ldr	r3, [pc, #120]	; (80075cc <vTaskDelete+0x110>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3b01      	subs	r3, #1
 8007558:	4a1c      	ldr	r2, [pc, #112]	; (80075cc <vTaskDelete+0x110>)
 800755a:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800755c:	68f8      	ldr	r0, [r7, #12]
 800755e:	f000 fc7d 	bl	8007e5c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8007562:	f000 fcaf 	bl	8007ec4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8007566:	f001 fc3d 	bl	8008de4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800756a:	4b19      	ldr	r3, [pc, #100]	; (80075d0 <vTaskDelete+0x114>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d01b      	beq.n	80075aa <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 8007572:	4b10      	ldr	r3, [pc, #64]	; (80075b4 <vTaskDelete+0xf8>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	429a      	cmp	r2, r3
 800757a:	d116      	bne.n	80075aa <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800757c:	4b15      	ldr	r3, [pc, #84]	; (80075d4 <vTaskDelete+0x118>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00a      	beq.n	800759a <vTaskDelete+0xde>
	__asm volatile
 8007584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007588:	f383 8811 	msr	BASEPRI, r3
 800758c:	f3bf 8f6f 	isb	sy
 8007590:	f3bf 8f4f 	dsb	sy
 8007594:	60bb      	str	r3, [r7, #8]
}
 8007596:	bf00      	nop
 8007598:	e7fe      	b.n	8007598 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 800759a:	4b0f      	ldr	r3, [pc, #60]	; (80075d8 <vTaskDelete+0x11c>)
 800759c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80075aa:	bf00      	nop
 80075ac:	3710      	adds	r7, #16
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	200008e8 	.word	0x200008e8
 80075b8:	200008ec 	.word	0x200008ec
 80075bc:	20000acc 	.word	0x20000acc
 80075c0:	20000ae0 	.word	0x20000ae0
 80075c4:	20000a98 	.word	0x20000a98
 80075c8:	20000aac 	.word	0x20000aac
 80075cc:	20000ac4 	.word	0x20000ac4
 80075d0:	20000ad0 	.word	0x20000ad0
 80075d4:	20000aec 	.word	0x20000aec
 80075d8:	e000ed04 	.word	0xe000ed04

080075dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b08a      	sub	sp, #40	; 0x28
 80075e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075e6:	2300      	movs	r3, #0
 80075e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80075ea:	463a      	mov	r2, r7
 80075ec:	1d39      	adds	r1, r7, #4
 80075ee:	f107 0308 	add.w	r3, r7, #8
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7f9 fcda 	bl	8000fac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80075f8:	6839      	ldr	r1, [r7, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	68ba      	ldr	r2, [r7, #8]
 80075fe:	9202      	str	r2, [sp, #8]
 8007600:	9301      	str	r3, [sp, #4]
 8007602:	2300      	movs	r3, #0
 8007604:	9300      	str	r3, [sp, #0]
 8007606:	2300      	movs	r3, #0
 8007608:	460a      	mov	r2, r1
 800760a:	4925      	ldr	r1, [pc, #148]	; (80076a0 <vTaskStartScheduler+0xc4>)
 800760c:	4825      	ldr	r0, [pc, #148]	; (80076a4 <vTaskStartScheduler+0xc8>)
 800760e:	f7ff fd9b 	bl	8007148 <xTaskCreateStatic>
 8007612:	4603      	mov	r3, r0
 8007614:	4a24      	ldr	r2, [pc, #144]	; (80076a8 <vTaskStartScheduler+0xcc>)
 8007616:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007618:	4b23      	ldr	r3, [pc, #140]	; (80076a8 <vTaskStartScheduler+0xcc>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007620:	2301      	movs	r3, #1
 8007622:	617b      	str	r3, [r7, #20]
 8007624:	e001      	b.n	800762a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007626:	2300      	movs	r3, #0
 8007628:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d102      	bne.n	8007636 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007630:	f000 fe9a 	bl	8008368 <xTimerCreateTimerTask>
 8007634:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	2b01      	cmp	r3, #1
 800763a:	d11d      	bne.n	8007678 <vTaskStartScheduler+0x9c>
	__asm volatile
 800763c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007640:	f383 8811 	msr	BASEPRI, r3
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	f3bf 8f4f 	dsb	sy
 800764c:	613b      	str	r3, [r7, #16]
}
 800764e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007650:	4b16      	ldr	r3, [pc, #88]	; (80076ac <vTaskStartScheduler+0xd0>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3358      	adds	r3, #88	; 0x58
 8007656:	4a16      	ldr	r2, [pc, #88]	; (80076b0 <vTaskStartScheduler+0xd4>)
 8007658:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800765a:	4b16      	ldr	r3, [pc, #88]	; (80076b4 <vTaskStartScheduler+0xd8>)
 800765c:	f04f 32ff 	mov.w	r2, #4294967295
 8007660:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007662:	4b15      	ldr	r3, [pc, #84]	; (80076b8 <vTaskStartScheduler+0xdc>)
 8007664:	2201      	movs	r2, #1
 8007666:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007668:	4b14      	ldr	r3, [pc, #80]	; (80076bc <vTaskStartScheduler+0xe0>)
 800766a:	2200      	movs	r2, #0
 800766c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800766e:	f7f9 fc82 	bl	8000f76 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007672:	f001 fae5 	bl	8008c40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007676:	e00e      	b.n	8007696 <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800767e:	d10a      	bne.n	8007696 <vTaskStartScheduler+0xba>
	__asm volatile
 8007680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007684:	f383 8811 	msr	BASEPRI, r3
 8007688:	f3bf 8f6f 	isb	sy
 800768c:	f3bf 8f4f 	dsb	sy
 8007690:	60fb      	str	r3, [r7, #12]
}
 8007692:	bf00      	nop
 8007694:	e7fe      	b.n	8007694 <vTaskStartScheduler+0xb8>
}
 8007696:	bf00      	nop
 8007698:	3718      	adds	r7, #24
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	0800b8b8 	.word	0x0800b8b8
 80076a4:	08007d51 	.word	0x08007d51
 80076a8:	20000ae8 	.word	0x20000ae8
 80076ac:	200008e8 	.word	0x200008e8
 80076b0:	20000068 	.word	0x20000068
 80076b4:	20000ae4 	.word	0x20000ae4
 80076b8:	20000ad0 	.word	0x20000ad0
 80076bc:	20000ac8 	.word	0x20000ac8

080076c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80076c0:	b480      	push	{r7}
 80076c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80076c4:	4b04      	ldr	r3, [pc, #16]	; (80076d8 <vTaskSuspendAll+0x18>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	3301      	adds	r3, #1
 80076ca:	4a03      	ldr	r2, [pc, #12]	; (80076d8 <vTaskSuspendAll+0x18>)
 80076cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80076ce:	bf00      	nop
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr
 80076d8:	20000aec 	.word	0x20000aec

080076dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80076e2:	2300      	movs	r3, #0
 80076e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80076e6:	2300      	movs	r3, #0
 80076e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80076ea:	4b41      	ldr	r3, [pc, #260]	; (80077f0 <xTaskResumeAll+0x114>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d10a      	bne.n	8007708 <xTaskResumeAll+0x2c>
	__asm volatile
 80076f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076f6:	f383 8811 	msr	BASEPRI, r3
 80076fa:	f3bf 8f6f 	isb	sy
 80076fe:	f3bf 8f4f 	dsb	sy
 8007702:	603b      	str	r3, [r7, #0]
}
 8007704:	bf00      	nop
 8007706:	e7fe      	b.n	8007706 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007708:	f001 fb3c 	bl	8008d84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800770c:	4b38      	ldr	r3, [pc, #224]	; (80077f0 <xTaskResumeAll+0x114>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	3b01      	subs	r3, #1
 8007712:	4a37      	ldr	r2, [pc, #220]	; (80077f0 <xTaskResumeAll+0x114>)
 8007714:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007716:	4b36      	ldr	r3, [pc, #216]	; (80077f0 <xTaskResumeAll+0x114>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d161      	bne.n	80077e2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800771e:	4b35      	ldr	r3, [pc, #212]	; (80077f4 <xTaskResumeAll+0x118>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d05d      	beq.n	80077e2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007726:	e02e      	b.n	8007786 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007728:	4b33      	ldr	r3, [pc, #204]	; (80077f8 <xTaskResumeAll+0x11c>)
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	3318      	adds	r3, #24
 8007734:	4618      	mov	r0, r3
 8007736:	f7fe fe12 	bl	800635e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	3304      	adds	r3, #4
 800773e:	4618      	mov	r0, r3
 8007740:	f7fe fe0d 	bl	800635e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007748:	2201      	movs	r2, #1
 800774a:	409a      	lsls	r2, r3
 800774c:	4b2b      	ldr	r3, [pc, #172]	; (80077fc <xTaskResumeAll+0x120>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4313      	orrs	r3, r2
 8007752:	4a2a      	ldr	r2, [pc, #168]	; (80077fc <xTaskResumeAll+0x120>)
 8007754:	6013      	str	r3, [r2, #0]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775a:	4613      	mov	r3, r2
 800775c:	009b      	lsls	r3, r3, #2
 800775e:	4413      	add	r3, r2
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	4a27      	ldr	r2, [pc, #156]	; (8007800 <xTaskResumeAll+0x124>)
 8007764:	441a      	add	r2, r3
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	3304      	adds	r3, #4
 800776a:	4619      	mov	r1, r3
 800776c:	4610      	mov	r0, r2
 800776e:	f7fe fd99 	bl	80062a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007776:	4b23      	ldr	r3, [pc, #140]	; (8007804 <xTaskResumeAll+0x128>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800777c:	429a      	cmp	r2, r3
 800777e:	d302      	bcc.n	8007786 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007780:	4b21      	ldr	r3, [pc, #132]	; (8007808 <xTaskResumeAll+0x12c>)
 8007782:	2201      	movs	r2, #1
 8007784:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007786:	4b1c      	ldr	r3, [pc, #112]	; (80077f8 <xTaskResumeAll+0x11c>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d1cc      	bne.n	8007728 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d001      	beq.n	8007798 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007794:	f000 fb96 	bl	8007ec4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007798:	4b1c      	ldr	r3, [pc, #112]	; (800780c <xTaskResumeAll+0x130>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d010      	beq.n	80077c6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80077a4:	f000 f858 	bl	8007858 <xTaskIncrementTick>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d002      	beq.n	80077b4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80077ae:	4b16      	ldr	r3, [pc, #88]	; (8007808 <xTaskResumeAll+0x12c>)
 80077b0:	2201      	movs	r2, #1
 80077b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	3b01      	subs	r3, #1
 80077b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1f1      	bne.n	80077a4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80077c0:	4b12      	ldr	r3, [pc, #72]	; (800780c <xTaskResumeAll+0x130>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80077c6:	4b10      	ldr	r3, [pc, #64]	; (8007808 <xTaskResumeAll+0x12c>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d009      	beq.n	80077e2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80077ce:	2301      	movs	r3, #1
 80077d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80077d2:	4b0f      	ldr	r3, [pc, #60]	; (8007810 <xTaskResumeAll+0x134>)
 80077d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077d8:	601a      	str	r2, [r3, #0]
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077e2:	f001 faff 	bl	8008de4 <vPortExitCritical>

	return xAlreadyYielded;
 80077e6:	68bb      	ldr	r3, [r7, #8]
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3710      	adds	r7, #16
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	20000aec 	.word	0x20000aec
 80077f4:	20000ac4 	.word	0x20000ac4
 80077f8:	20000a84 	.word	0x20000a84
 80077fc:	20000acc 	.word	0x20000acc
 8007800:	200008ec 	.word	0x200008ec
 8007804:	200008e8 	.word	0x200008e8
 8007808:	20000ad8 	.word	0x20000ad8
 800780c:	20000ad4 	.word	0x20000ad4
 8007810:	e000ed04 	.word	0xe000ed04

08007814 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800781a:	4b05      	ldr	r3, [pc, #20]	; (8007830 <xTaskGetTickCount+0x1c>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007820:	687b      	ldr	r3, [r7, #4]
}
 8007822:	4618      	mov	r0, r3
 8007824:	370c      	adds	r7, #12
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	20000ac8 	.word	0x20000ac8

08007834 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800783a:	f001 fb85 	bl	8008f48 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800783e:	2300      	movs	r3, #0
 8007840:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007842:	4b04      	ldr	r3, [pc, #16]	; (8007854 <xTaskGetTickCountFromISR+0x20>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007848:	683b      	ldr	r3, [r7, #0]
}
 800784a:	4618      	mov	r0, r3
 800784c:	3708      	adds	r7, #8
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	20000ac8 	.word	0x20000ac8

08007858 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800785e:	2300      	movs	r3, #0
 8007860:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007862:	4b4e      	ldr	r3, [pc, #312]	; (800799c <xTaskIncrementTick+0x144>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	f040 808e 	bne.w	8007988 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800786c:	4b4c      	ldr	r3, [pc, #304]	; (80079a0 <xTaskIncrementTick+0x148>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	3301      	adds	r3, #1
 8007872:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007874:	4a4a      	ldr	r2, [pc, #296]	; (80079a0 <xTaskIncrementTick+0x148>)
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d120      	bne.n	80078c2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007880:	4b48      	ldr	r3, [pc, #288]	; (80079a4 <xTaskIncrementTick+0x14c>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00a      	beq.n	80078a0 <xTaskIncrementTick+0x48>
	__asm volatile
 800788a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800788e:	f383 8811 	msr	BASEPRI, r3
 8007892:	f3bf 8f6f 	isb	sy
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	603b      	str	r3, [r7, #0]
}
 800789c:	bf00      	nop
 800789e:	e7fe      	b.n	800789e <xTaskIncrementTick+0x46>
 80078a0:	4b40      	ldr	r3, [pc, #256]	; (80079a4 <xTaskIncrementTick+0x14c>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	60fb      	str	r3, [r7, #12]
 80078a6:	4b40      	ldr	r3, [pc, #256]	; (80079a8 <xTaskIncrementTick+0x150>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a3e      	ldr	r2, [pc, #248]	; (80079a4 <xTaskIncrementTick+0x14c>)
 80078ac:	6013      	str	r3, [r2, #0]
 80078ae:	4a3e      	ldr	r2, [pc, #248]	; (80079a8 <xTaskIncrementTick+0x150>)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6013      	str	r3, [r2, #0]
 80078b4:	4b3d      	ldr	r3, [pc, #244]	; (80079ac <xTaskIncrementTick+0x154>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	3301      	adds	r3, #1
 80078ba:	4a3c      	ldr	r2, [pc, #240]	; (80079ac <xTaskIncrementTick+0x154>)
 80078bc:	6013      	str	r3, [r2, #0]
 80078be:	f000 fb01 	bl	8007ec4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80078c2:	4b3b      	ldr	r3, [pc, #236]	; (80079b0 <xTaskIncrementTick+0x158>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d348      	bcc.n	800795e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078cc:	4b35      	ldr	r3, [pc, #212]	; (80079a4 <xTaskIncrementTick+0x14c>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d104      	bne.n	80078e0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078d6:	4b36      	ldr	r3, [pc, #216]	; (80079b0 <xTaskIncrementTick+0x158>)
 80078d8:	f04f 32ff 	mov.w	r2, #4294967295
 80078dc:	601a      	str	r2, [r3, #0]
					break;
 80078de:	e03e      	b.n	800795e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078e0:	4b30      	ldr	r3, [pc, #192]	; (80079a4 <xTaskIncrementTick+0x14c>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80078f0:	693a      	ldr	r2, [r7, #16]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d203      	bcs.n	8007900 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80078f8:	4a2d      	ldr	r2, [pc, #180]	; (80079b0 <xTaskIncrementTick+0x158>)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80078fe:	e02e      	b.n	800795e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	3304      	adds	r3, #4
 8007904:	4618      	mov	r0, r3
 8007906:	f7fe fd2a 	bl	800635e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800790e:	2b00      	cmp	r3, #0
 8007910:	d004      	beq.n	800791c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	3318      	adds	r3, #24
 8007916:	4618      	mov	r0, r3
 8007918:	f7fe fd21 	bl	800635e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007920:	2201      	movs	r2, #1
 8007922:	409a      	lsls	r2, r3
 8007924:	4b23      	ldr	r3, [pc, #140]	; (80079b4 <xTaskIncrementTick+0x15c>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4313      	orrs	r3, r2
 800792a:	4a22      	ldr	r2, [pc, #136]	; (80079b4 <xTaskIncrementTick+0x15c>)
 800792c:	6013      	str	r3, [r2, #0]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007932:	4613      	mov	r3, r2
 8007934:	009b      	lsls	r3, r3, #2
 8007936:	4413      	add	r3, r2
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	4a1f      	ldr	r2, [pc, #124]	; (80079b8 <xTaskIncrementTick+0x160>)
 800793c:	441a      	add	r2, r3
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	3304      	adds	r3, #4
 8007942:	4619      	mov	r1, r3
 8007944:	4610      	mov	r0, r2
 8007946:	f7fe fcad 	bl	80062a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800794e:	4b1b      	ldr	r3, [pc, #108]	; (80079bc <xTaskIncrementTick+0x164>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007954:	429a      	cmp	r2, r3
 8007956:	d3b9      	bcc.n	80078cc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007958:	2301      	movs	r3, #1
 800795a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800795c:	e7b6      	b.n	80078cc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800795e:	4b17      	ldr	r3, [pc, #92]	; (80079bc <xTaskIncrementTick+0x164>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007964:	4914      	ldr	r1, [pc, #80]	; (80079b8 <xTaskIncrementTick+0x160>)
 8007966:	4613      	mov	r3, r2
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	4413      	add	r3, r2
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	440b      	add	r3, r1
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d901      	bls.n	800797a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007976:	2301      	movs	r3, #1
 8007978:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800797a:	4b11      	ldr	r3, [pc, #68]	; (80079c0 <xTaskIncrementTick+0x168>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d007      	beq.n	8007992 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007982:	2301      	movs	r3, #1
 8007984:	617b      	str	r3, [r7, #20]
 8007986:	e004      	b.n	8007992 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007988:	4b0e      	ldr	r3, [pc, #56]	; (80079c4 <xTaskIncrementTick+0x16c>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	3301      	adds	r3, #1
 800798e:	4a0d      	ldr	r2, [pc, #52]	; (80079c4 <xTaskIncrementTick+0x16c>)
 8007990:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007992:	697b      	ldr	r3, [r7, #20]
}
 8007994:	4618      	mov	r0, r3
 8007996:	3718      	adds	r7, #24
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}
 800799c:	20000aec 	.word	0x20000aec
 80079a0:	20000ac8 	.word	0x20000ac8
 80079a4:	20000a7c 	.word	0x20000a7c
 80079a8:	20000a80 	.word	0x20000a80
 80079ac:	20000adc 	.word	0x20000adc
 80079b0:	20000ae4 	.word	0x20000ae4
 80079b4:	20000acc 	.word	0x20000acc
 80079b8:	200008ec 	.word	0x200008ec
 80079bc:	200008e8 	.word	0x200008e8
 80079c0:	20000ad8 	.word	0x20000ad8
 80079c4:	20000ad4 	.word	0x20000ad4

080079c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80079ce:	4b3d      	ldr	r3, [pc, #244]	; (8007ac4 <vTaskSwitchContext+0xfc>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d003      	beq.n	80079de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80079d6:	4b3c      	ldr	r3, [pc, #240]	; (8007ac8 <vTaskSwitchContext+0x100>)
 80079d8:	2201      	movs	r2, #1
 80079da:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80079dc:	e06e      	b.n	8007abc <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 80079de:	4b3a      	ldr	r3, [pc, #232]	; (8007ac8 <vTaskSwitchContext+0x100>)
 80079e0:	2200      	movs	r2, #0
 80079e2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80079e4:	f7f9 face 	bl	8000f84 <getRunTimeCounterValue>
 80079e8:	4603      	mov	r3, r0
 80079ea:	4a38      	ldr	r2, [pc, #224]	; (8007acc <vTaskSwitchContext+0x104>)
 80079ec:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80079ee:	4b37      	ldr	r3, [pc, #220]	; (8007acc <vTaskSwitchContext+0x104>)
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	4b37      	ldr	r3, [pc, #220]	; (8007ad0 <vTaskSwitchContext+0x108>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d909      	bls.n	8007a0e <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80079fa:	4b36      	ldr	r3, [pc, #216]	; (8007ad4 <vTaskSwitchContext+0x10c>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007a00:	4a32      	ldr	r2, [pc, #200]	; (8007acc <vTaskSwitchContext+0x104>)
 8007a02:	6810      	ldr	r0, [r2, #0]
 8007a04:	4a32      	ldr	r2, [pc, #200]	; (8007ad0 <vTaskSwitchContext+0x108>)
 8007a06:	6812      	ldr	r2, [r2, #0]
 8007a08:	1a82      	subs	r2, r0, r2
 8007a0a:	440a      	add	r2, r1
 8007a0c:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8007a0e:	4b2f      	ldr	r3, [pc, #188]	; (8007acc <vTaskSwitchContext+0x104>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a2f      	ldr	r2, [pc, #188]	; (8007ad0 <vTaskSwitchContext+0x108>)
 8007a14:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8007a16:	4b2f      	ldr	r3, [pc, #188]	; (8007ad4 <vTaskSwitchContext+0x10c>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	4b2d      	ldr	r3, [pc, #180]	; (8007ad4 <vTaskSwitchContext+0x10c>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d808      	bhi.n	8007a38 <vTaskSwitchContext+0x70>
 8007a26:	4b2b      	ldr	r3, [pc, #172]	; (8007ad4 <vTaskSwitchContext+0x10c>)
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	4b2a      	ldr	r3, [pc, #168]	; (8007ad4 <vTaskSwitchContext+0x10c>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	3334      	adds	r3, #52	; 0x34
 8007a30:	4619      	mov	r1, r3
 8007a32:	4610      	mov	r0, r2
 8007a34:	f7f9 faae 	bl	8000f94 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a38:	4b27      	ldr	r3, [pc, #156]	; (8007ad8 <vTaskSwitchContext+0x110>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	fab3 f383 	clz	r3, r3
 8007a44:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007a46:	7afb      	ldrb	r3, [r7, #11]
 8007a48:	f1c3 031f 	rsb	r3, r3, #31
 8007a4c:	617b      	str	r3, [r7, #20]
 8007a4e:	4923      	ldr	r1, [pc, #140]	; (8007adc <vTaskSwitchContext+0x114>)
 8007a50:	697a      	ldr	r2, [r7, #20]
 8007a52:	4613      	mov	r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	4413      	add	r3, r2
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	440b      	add	r3, r1
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d10a      	bne.n	8007a78 <vTaskSwitchContext+0xb0>
	__asm volatile
 8007a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a66:	f383 8811 	msr	BASEPRI, r3
 8007a6a:	f3bf 8f6f 	isb	sy
 8007a6e:	f3bf 8f4f 	dsb	sy
 8007a72:	607b      	str	r3, [r7, #4]
}
 8007a74:	bf00      	nop
 8007a76:	e7fe      	b.n	8007a76 <vTaskSwitchContext+0xae>
 8007a78:	697a      	ldr	r2, [r7, #20]
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	4413      	add	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4a16      	ldr	r2, [pc, #88]	; (8007adc <vTaskSwitchContext+0x114>)
 8007a84:	4413      	add	r3, r2
 8007a86:	613b      	str	r3, [r7, #16]
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	685a      	ldr	r2, [r3, #4]
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	605a      	str	r2, [r3, #4]
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	685a      	ldr	r2, [r3, #4]
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	3308      	adds	r3, #8
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d104      	bne.n	8007aa8 <vTaskSwitchContext+0xe0>
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	605a      	str	r2, [r3, #4]
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	4a09      	ldr	r2, [pc, #36]	; (8007ad4 <vTaskSwitchContext+0x10c>)
 8007ab0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007ab2:	4b08      	ldr	r3, [pc, #32]	; (8007ad4 <vTaskSwitchContext+0x10c>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3358      	adds	r3, #88	; 0x58
 8007ab8:	4a09      	ldr	r2, [pc, #36]	; (8007ae0 <vTaskSwitchContext+0x118>)
 8007aba:	6013      	str	r3, [r2, #0]
}
 8007abc:	bf00      	nop
 8007abe:	3718      	adds	r7, #24
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	20000aec 	.word	0x20000aec
 8007ac8:	20000ad8 	.word	0x20000ad8
 8007acc:	20000af4 	.word	0x20000af4
 8007ad0:	20000af0 	.word	0x20000af0
 8007ad4:	200008e8 	.word	0x200008e8
 8007ad8:	20000acc 	.word	0x20000acc
 8007adc:	200008ec 	.word	0x200008ec
 8007ae0:	20000068 	.word	0x20000068

08007ae4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d10a      	bne.n	8007b0a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af8:	f383 8811 	msr	BASEPRI, r3
 8007afc:	f3bf 8f6f 	isb	sy
 8007b00:	f3bf 8f4f 	dsb	sy
 8007b04:	60fb      	str	r3, [r7, #12]
}
 8007b06:	bf00      	nop
 8007b08:	e7fe      	b.n	8007b08 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b0a:	4b07      	ldr	r3, [pc, #28]	; (8007b28 <vTaskPlaceOnEventList+0x44>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	3318      	adds	r3, #24
 8007b10:	4619      	mov	r1, r3
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7fe fbea 	bl	80062ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b18:	2101      	movs	r1, #1
 8007b1a:	6838      	ldr	r0, [r7, #0]
 8007b1c:	f000 fbbe 	bl	800829c <prvAddCurrentTaskToDelayedList>
}
 8007b20:	bf00      	nop
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	200008e8 	.word	0x200008e8

08007b2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b086      	sub	sp, #24
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d10a      	bne.n	8007b54 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b42:	f383 8811 	msr	BASEPRI, r3
 8007b46:	f3bf 8f6f 	isb	sy
 8007b4a:	f3bf 8f4f 	dsb	sy
 8007b4e:	617b      	str	r3, [r7, #20]
}
 8007b50:	bf00      	nop
 8007b52:	e7fe      	b.n	8007b52 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b54:	4b0a      	ldr	r3, [pc, #40]	; (8007b80 <vTaskPlaceOnEventListRestricted+0x54>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	3318      	adds	r3, #24
 8007b5a:	4619      	mov	r1, r3
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f7fe fba1 	bl	80062a4 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007b68:	f04f 33ff 	mov.w	r3, #4294967295
 8007b6c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007b6e:	6879      	ldr	r1, [r7, #4]
 8007b70:	68b8      	ldr	r0, [r7, #8]
 8007b72:	f000 fb93 	bl	800829c <prvAddCurrentTaskToDelayedList>
	}
 8007b76:	bf00      	nop
 8007b78:	3718      	adds	r7, #24
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
 8007b7e:	bf00      	nop
 8007b80:	200008e8 	.word	0x200008e8

08007b84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b086      	sub	sp, #24
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10a      	bne.n	8007bb0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9e:	f383 8811 	msr	BASEPRI, r3
 8007ba2:	f3bf 8f6f 	isb	sy
 8007ba6:	f3bf 8f4f 	dsb	sy
 8007baa:	60fb      	str	r3, [r7, #12]
}
 8007bac:	bf00      	nop
 8007bae:	e7fe      	b.n	8007bae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	3318      	adds	r3, #24
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f7fe fbd2 	bl	800635e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bba:	4b1d      	ldr	r3, [pc, #116]	; (8007c30 <xTaskRemoveFromEventList+0xac>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d11c      	bne.n	8007bfc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	3304      	adds	r3, #4
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f7fe fbc9 	bl	800635e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	409a      	lsls	r2, r3
 8007bd4:	4b17      	ldr	r3, [pc, #92]	; (8007c34 <xTaskRemoveFromEventList+0xb0>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	4a16      	ldr	r2, [pc, #88]	; (8007c34 <xTaskRemoveFromEventList+0xb0>)
 8007bdc:	6013      	str	r3, [r2, #0]
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007be2:	4613      	mov	r3, r2
 8007be4:	009b      	lsls	r3, r3, #2
 8007be6:	4413      	add	r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	4a13      	ldr	r2, [pc, #76]	; (8007c38 <xTaskRemoveFromEventList+0xb4>)
 8007bec:	441a      	add	r2, r3
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	3304      	adds	r3, #4
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	4610      	mov	r0, r2
 8007bf6:	f7fe fb55 	bl	80062a4 <vListInsertEnd>
 8007bfa:	e005      	b.n	8007c08 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	3318      	adds	r3, #24
 8007c00:	4619      	mov	r1, r3
 8007c02:	480e      	ldr	r0, [pc, #56]	; (8007c3c <xTaskRemoveFromEventList+0xb8>)
 8007c04:	f7fe fb4e 	bl	80062a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c0c:	4b0c      	ldr	r3, [pc, #48]	; (8007c40 <xTaskRemoveFromEventList+0xbc>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d905      	bls.n	8007c22 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007c16:	2301      	movs	r3, #1
 8007c18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c1a:	4b0a      	ldr	r3, [pc, #40]	; (8007c44 <xTaskRemoveFromEventList+0xc0>)
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	601a      	str	r2, [r3, #0]
 8007c20:	e001      	b.n	8007c26 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007c22:	2300      	movs	r3, #0
 8007c24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c26:	697b      	ldr	r3, [r7, #20]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3718      	adds	r7, #24
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	20000aec 	.word	0x20000aec
 8007c34:	20000acc 	.word	0x20000acc
 8007c38:	200008ec 	.word	0x200008ec
 8007c3c:	20000a84 	.word	0x20000a84
 8007c40:	200008e8 	.word	0x200008e8
 8007c44:	20000ad8 	.word	0x20000ad8

08007c48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c50:	4b06      	ldr	r3, [pc, #24]	; (8007c6c <vTaskInternalSetTimeOutState+0x24>)
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007c58:	4b05      	ldr	r3, [pc, #20]	; (8007c70 <vTaskInternalSetTimeOutState+0x28>)
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	605a      	str	r2, [r3, #4]
}
 8007c60:	bf00      	nop
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr
 8007c6c:	20000adc 	.word	0x20000adc
 8007c70:	20000ac8 	.word	0x20000ac8

08007c74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b088      	sub	sp, #32
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10a      	bne.n	8007c9a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c88:	f383 8811 	msr	BASEPRI, r3
 8007c8c:	f3bf 8f6f 	isb	sy
 8007c90:	f3bf 8f4f 	dsb	sy
 8007c94:	613b      	str	r3, [r7, #16]
}
 8007c96:	bf00      	nop
 8007c98:	e7fe      	b.n	8007c98 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d10a      	bne.n	8007cb6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca4:	f383 8811 	msr	BASEPRI, r3
 8007ca8:	f3bf 8f6f 	isb	sy
 8007cac:	f3bf 8f4f 	dsb	sy
 8007cb0:	60fb      	str	r3, [r7, #12]
}
 8007cb2:	bf00      	nop
 8007cb4:	e7fe      	b.n	8007cb4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007cb6:	f001 f865 	bl	8008d84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007cba:	4b1d      	ldr	r3, [pc, #116]	; (8007d30 <xTaskCheckForTimeOut+0xbc>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	69ba      	ldr	r2, [r7, #24]
 8007cc6:	1ad3      	subs	r3, r2, r3
 8007cc8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cd2:	d102      	bne.n	8007cda <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	61fb      	str	r3, [r7, #28]
 8007cd8:	e023      	b.n	8007d22 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	4b15      	ldr	r3, [pc, #84]	; (8007d34 <xTaskCheckForTimeOut+0xc0>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d007      	beq.n	8007cf6 <xTaskCheckForTimeOut+0x82>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	69ba      	ldr	r2, [r7, #24]
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d302      	bcc.n	8007cf6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	61fb      	str	r3, [r7, #28]
 8007cf4:	e015      	b.n	8007d22 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	697a      	ldr	r2, [r7, #20]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d20b      	bcs.n	8007d18 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	1ad2      	subs	r2, r2, r3
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f7ff ff9b 	bl	8007c48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d12:	2300      	movs	r3, #0
 8007d14:	61fb      	str	r3, [r7, #28]
 8007d16:	e004      	b.n	8007d22 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d22:	f001 f85f 	bl	8008de4 <vPortExitCritical>

	return xReturn;
 8007d26:	69fb      	ldr	r3, [r7, #28]
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3720      	adds	r7, #32
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	20000ac8 	.word	0x20000ac8
 8007d34:	20000adc 	.word	0x20000adc

08007d38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d38:	b480      	push	{r7}
 8007d3a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d3c:	4b03      	ldr	r3, [pc, #12]	; (8007d4c <vTaskMissedYield+0x14>)
 8007d3e:	2201      	movs	r2, #1
 8007d40:	601a      	str	r2, [r3, #0]
}
 8007d42:	bf00      	nop
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr
 8007d4c:	20000ad8 	.word	0x20000ad8

08007d50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007d58:	f000 f852 	bl	8007e00 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d5c:	4b06      	ldr	r3, [pc, #24]	; (8007d78 <prvIdleTask+0x28>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d9f9      	bls.n	8007d58 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007d64:	4b05      	ldr	r3, [pc, #20]	; (8007d7c <prvIdleTask+0x2c>)
 8007d66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d6a:	601a      	str	r2, [r3, #0]
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d74:	e7f0      	b.n	8007d58 <prvIdleTask+0x8>
 8007d76:	bf00      	nop
 8007d78:	200008ec 	.word	0x200008ec
 8007d7c:	e000ed04 	.word	0xe000ed04

08007d80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b082      	sub	sp, #8
 8007d84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d86:	2300      	movs	r3, #0
 8007d88:	607b      	str	r3, [r7, #4]
 8007d8a:	e00c      	b.n	8007da6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	4613      	mov	r3, r2
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	4413      	add	r3, r2
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	4a12      	ldr	r2, [pc, #72]	; (8007de0 <prvInitialiseTaskLists+0x60>)
 8007d98:	4413      	add	r3, r2
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7fe fa55 	bl	800624a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	3301      	adds	r3, #1
 8007da4:	607b      	str	r3, [r7, #4]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2b11      	cmp	r3, #17
 8007daa:	d9ef      	bls.n	8007d8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007dac:	480d      	ldr	r0, [pc, #52]	; (8007de4 <prvInitialiseTaskLists+0x64>)
 8007dae:	f7fe fa4c 	bl	800624a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007db2:	480d      	ldr	r0, [pc, #52]	; (8007de8 <prvInitialiseTaskLists+0x68>)
 8007db4:	f7fe fa49 	bl	800624a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007db8:	480c      	ldr	r0, [pc, #48]	; (8007dec <prvInitialiseTaskLists+0x6c>)
 8007dba:	f7fe fa46 	bl	800624a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007dbe:	480c      	ldr	r0, [pc, #48]	; (8007df0 <prvInitialiseTaskLists+0x70>)
 8007dc0:	f7fe fa43 	bl	800624a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007dc4:	480b      	ldr	r0, [pc, #44]	; (8007df4 <prvInitialiseTaskLists+0x74>)
 8007dc6:	f7fe fa40 	bl	800624a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007dca:	4b0b      	ldr	r3, [pc, #44]	; (8007df8 <prvInitialiseTaskLists+0x78>)
 8007dcc:	4a05      	ldr	r2, [pc, #20]	; (8007de4 <prvInitialiseTaskLists+0x64>)
 8007dce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007dd0:	4b0a      	ldr	r3, [pc, #40]	; (8007dfc <prvInitialiseTaskLists+0x7c>)
 8007dd2:	4a05      	ldr	r2, [pc, #20]	; (8007de8 <prvInitialiseTaskLists+0x68>)
 8007dd4:	601a      	str	r2, [r3, #0]
}
 8007dd6:	bf00      	nop
 8007dd8:	3708      	adds	r7, #8
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	200008ec 	.word	0x200008ec
 8007de4:	20000a54 	.word	0x20000a54
 8007de8:	20000a68 	.word	0x20000a68
 8007dec:	20000a84 	.word	0x20000a84
 8007df0:	20000a98 	.word	0x20000a98
 8007df4:	20000ab0 	.word	0x20000ab0
 8007df8:	20000a7c 	.word	0x20000a7c
 8007dfc:	20000a80 	.word	0x20000a80

08007e00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b082      	sub	sp, #8
 8007e04:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e06:	e019      	b.n	8007e3c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e08:	f000 ffbc 	bl	8008d84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e0c:	4b10      	ldr	r3, [pc, #64]	; (8007e50 <prvCheckTasksWaitingTermination+0x50>)
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	3304      	adds	r3, #4
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f7fe faa0 	bl	800635e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e1e:	4b0d      	ldr	r3, [pc, #52]	; (8007e54 <prvCheckTasksWaitingTermination+0x54>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	3b01      	subs	r3, #1
 8007e24:	4a0b      	ldr	r2, [pc, #44]	; (8007e54 <prvCheckTasksWaitingTermination+0x54>)
 8007e26:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e28:	4b0b      	ldr	r3, [pc, #44]	; (8007e58 <prvCheckTasksWaitingTermination+0x58>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	4a0a      	ldr	r2, [pc, #40]	; (8007e58 <prvCheckTasksWaitingTermination+0x58>)
 8007e30:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e32:	f000 ffd7 	bl	8008de4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 f810 	bl	8007e5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e3c:	4b06      	ldr	r3, [pc, #24]	; (8007e58 <prvCheckTasksWaitingTermination+0x58>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1e1      	bne.n	8007e08 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	20000a98 	.word	0x20000a98
 8007e54:	20000ac4 	.word	0x20000ac4
 8007e58:	20000aac 	.word	0x20000aac

08007e5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	3358      	adds	r3, #88	; 0x58
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f002 ff0d 	bl	800ac88 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d108      	bne.n	8007e8a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f001 f96f 	bl	8009160 <vPortFree>
				vPortFree( pxTCB );
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f001 f96c 	bl	8009160 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e88:	e018      	b.n	8007ebc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d103      	bne.n	8007e9c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f001 f963 	bl	8009160 <vPortFree>
	}
 8007e9a:	e00f      	b.n	8007ebc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d00a      	beq.n	8007ebc <prvDeleteTCB+0x60>
	__asm volatile
 8007ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eaa:	f383 8811 	msr	BASEPRI, r3
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	60fb      	str	r3, [r7, #12]
}
 8007eb8:	bf00      	nop
 8007eba:	e7fe      	b.n	8007eba <prvDeleteTCB+0x5e>
	}
 8007ebc:	bf00      	nop
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007eca:	4b0c      	ldr	r3, [pc, #48]	; (8007efc <prvResetNextTaskUnblockTime+0x38>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d104      	bne.n	8007ede <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ed4:	4b0a      	ldr	r3, [pc, #40]	; (8007f00 <prvResetNextTaskUnblockTime+0x3c>)
 8007ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eda:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007edc:	e008      	b.n	8007ef0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ede:	4b07      	ldr	r3, [pc, #28]	; (8007efc <prvResetNextTaskUnblockTime+0x38>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	4a04      	ldr	r2, [pc, #16]	; (8007f00 <prvResetNextTaskUnblockTime+0x3c>)
 8007eee:	6013      	str	r3, [r2, #0]
}
 8007ef0:	bf00      	nop
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr
 8007efc:	20000a7c 	.word	0x20000a7c
 8007f00:	20000ae4 	.word	0x20000ae4

08007f04 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007f0a:	4b05      	ldr	r3, [pc, #20]	; (8007f20 <xTaskGetCurrentTaskHandle+0x1c>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007f10:	687b      	ldr	r3, [r7, #4]
	}
 8007f12:	4618      	mov	r0, r3
 8007f14:	370c      	adds	r7, #12
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	200008e8 	.word	0x200008e8

08007f24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f2a:	4b0b      	ldr	r3, [pc, #44]	; (8007f58 <xTaskGetSchedulerState+0x34>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d102      	bne.n	8007f38 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f32:	2301      	movs	r3, #1
 8007f34:	607b      	str	r3, [r7, #4]
 8007f36:	e008      	b.n	8007f4a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f38:	4b08      	ldr	r3, [pc, #32]	; (8007f5c <xTaskGetSchedulerState+0x38>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d102      	bne.n	8007f46 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f40:	2302      	movs	r3, #2
 8007f42:	607b      	str	r3, [r7, #4]
 8007f44:	e001      	b.n	8007f4a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f46:	2300      	movs	r3, #0
 8007f48:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f4a:	687b      	ldr	r3, [r7, #4]
	}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr
 8007f58:	20000ad0 	.word	0x20000ad0
 8007f5c:	20000aec 	.word	0x20000aec

08007f60 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d05e      	beq.n	8008034 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f7a:	4b31      	ldr	r3, [pc, #196]	; (8008040 <xTaskPriorityInherit+0xe0>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d24e      	bcs.n	8008022 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	699b      	ldr	r3, [r3, #24]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	db06      	blt.n	8007f9a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f8c:	4b2c      	ldr	r3, [pc, #176]	; (8008040 <xTaskPriorityInherit+0xe0>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f92:	f1c3 0212 	rsb	r2, r3, #18
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	6959      	ldr	r1, [r3, #20]
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	4413      	add	r3, r2
 8007fa8:	009b      	lsls	r3, r3, #2
 8007faa:	4a26      	ldr	r2, [pc, #152]	; (8008044 <xTaskPriorityInherit+0xe4>)
 8007fac:	4413      	add	r3, r2
 8007fae:	4299      	cmp	r1, r3
 8007fb0:	d12f      	bne.n	8008012 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	3304      	adds	r3, #4
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f7fe f9d1 	bl	800635e <uxListRemove>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d10a      	bne.n	8007fd8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fcc:	43da      	mvns	r2, r3
 8007fce:	4b1e      	ldr	r3, [pc, #120]	; (8008048 <xTaskPriorityInherit+0xe8>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	4a1c      	ldr	r2, [pc, #112]	; (8008048 <xTaskPriorityInherit+0xe8>)
 8007fd6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007fd8:	4b19      	ldr	r3, [pc, #100]	; (8008040 <xTaskPriorityInherit+0xe0>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	409a      	lsls	r2, r3
 8007fea:	4b17      	ldr	r3, [pc, #92]	; (8008048 <xTaskPriorityInherit+0xe8>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	4a15      	ldr	r2, [pc, #84]	; (8008048 <xTaskPriorityInherit+0xe8>)
 8007ff2:	6013      	str	r3, [r2, #0]
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	4413      	add	r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4a10      	ldr	r2, [pc, #64]	; (8008044 <xTaskPriorityInherit+0xe4>)
 8008002:	441a      	add	r2, r3
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	3304      	adds	r3, #4
 8008008:	4619      	mov	r1, r3
 800800a:	4610      	mov	r0, r2
 800800c:	f7fe f94a 	bl	80062a4 <vListInsertEnd>
 8008010:	e004      	b.n	800801c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008012:	4b0b      	ldr	r3, [pc, #44]	; (8008040 <xTaskPriorityInherit+0xe0>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800801c:	2301      	movs	r3, #1
 800801e:	60fb      	str	r3, [r7, #12]
 8008020:	e008      	b.n	8008034 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008026:	4b06      	ldr	r3, [pc, #24]	; (8008040 <xTaskPriorityInherit+0xe0>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800802c:	429a      	cmp	r2, r3
 800802e:	d201      	bcs.n	8008034 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008030:	2301      	movs	r3, #1
 8008032:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008034:	68fb      	ldr	r3, [r7, #12]
	}
 8008036:	4618      	mov	r0, r3
 8008038:	3710      	adds	r7, #16
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	200008e8 	.word	0x200008e8
 8008044:	200008ec 	.word	0x200008ec
 8008048:	20000acc 	.word	0x20000acc

0800804c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800804c:	b580      	push	{r7, lr}
 800804e:	b086      	sub	sp, #24
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008058:	2300      	movs	r3, #0
 800805a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d06e      	beq.n	8008140 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008062:	4b3a      	ldr	r3, [pc, #232]	; (800814c <xTaskPriorityDisinherit+0x100>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	693a      	ldr	r2, [r7, #16]
 8008068:	429a      	cmp	r2, r3
 800806a:	d00a      	beq.n	8008082 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800806c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	60fb      	str	r3, [r7, #12]
}
 800807e:	bf00      	nop
 8008080:	e7fe      	b.n	8008080 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10a      	bne.n	80080a0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800808a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808e:	f383 8811 	msr	BASEPRI, r3
 8008092:	f3bf 8f6f 	isb	sy
 8008096:	f3bf 8f4f 	dsb	sy
 800809a:	60bb      	str	r3, [r7, #8]
}
 800809c:	bf00      	nop
 800809e:	e7fe      	b.n	800809e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080a4:	1e5a      	subs	r2, r3, #1
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d044      	beq.n	8008140 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d140      	bne.n	8008140 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	3304      	adds	r3, #4
 80080c2:	4618      	mov	r0, r3
 80080c4:	f7fe f94b 	bl	800635e <uxListRemove>
 80080c8:	4603      	mov	r3, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d115      	bne.n	80080fa <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080d2:	491f      	ldr	r1, [pc, #124]	; (8008150 <xTaskPriorityDisinherit+0x104>)
 80080d4:	4613      	mov	r3, r2
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	4413      	add	r3, r2
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	440b      	add	r3, r1
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d10a      	bne.n	80080fa <xTaskPriorityDisinherit+0xae>
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080e8:	2201      	movs	r2, #1
 80080ea:	fa02 f303 	lsl.w	r3, r2, r3
 80080ee:	43da      	mvns	r2, r3
 80080f0:	4b18      	ldr	r3, [pc, #96]	; (8008154 <xTaskPriorityDisinherit+0x108>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4013      	ands	r3, r2
 80080f6:	4a17      	ldr	r2, [pc, #92]	; (8008154 <xTaskPriorityDisinherit+0x108>)
 80080f8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008106:	f1c3 0212 	rsb	r2, r3, #18
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008112:	2201      	movs	r2, #1
 8008114:	409a      	lsls	r2, r3
 8008116:	4b0f      	ldr	r3, [pc, #60]	; (8008154 <xTaskPriorityDisinherit+0x108>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4313      	orrs	r3, r2
 800811c:	4a0d      	ldr	r2, [pc, #52]	; (8008154 <xTaskPriorityDisinherit+0x108>)
 800811e:	6013      	str	r3, [r2, #0]
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008124:	4613      	mov	r3, r2
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	4413      	add	r3, r2
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4a08      	ldr	r2, [pc, #32]	; (8008150 <xTaskPriorityDisinherit+0x104>)
 800812e:	441a      	add	r2, r3
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	3304      	adds	r3, #4
 8008134:	4619      	mov	r1, r3
 8008136:	4610      	mov	r0, r2
 8008138:	f7fe f8b4 	bl	80062a4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800813c:	2301      	movs	r3, #1
 800813e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008140:	697b      	ldr	r3, [r7, #20]
	}
 8008142:	4618      	mov	r0, r3
 8008144:	3718      	adds	r7, #24
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	200008e8 	.word	0x200008e8
 8008150:	200008ec 	.word	0x200008ec
 8008154:	20000acc 	.word	0x20000acc

08008158 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008158:	b580      	push	{r7, lr}
 800815a:	b088      	sub	sp, #32
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008166:	2301      	movs	r3, #1
 8008168:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d077      	beq.n	8008260 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008174:	2b00      	cmp	r3, #0
 8008176:	d10a      	bne.n	800818e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817c:	f383 8811 	msr	BASEPRI, r3
 8008180:	f3bf 8f6f 	isb	sy
 8008184:	f3bf 8f4f 	dsb	sy
 8008188:	60fb      	str	r3, [r7, #12]
}
 800818a:	bf00      	nop
 800818c:	e7fe      	b.n	800818c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008192:	683a      	ldr	r2, [r7, #0]
 8008194:	429a      	cmp	r2, r3
 8008196:	d902      	bls.n	800819e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	61fb      	str	r3, [r7, #28]
 800819c:	e002      	b.n	80081a4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081a2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a8:	69fa      	ldr	r2, [r7, #28]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d058      	beq.n	8008260 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80081ae:	69bb      	ldr	r3, [r7, #24]
 80081b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081b2:	697a      	ldr	r2, [r7, #20]
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d153      	bne.n	8008260 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80081b8:	4b2b      	ldr	r3, [pc, #172]	; (8008268 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	69ba      	ldr	r2, [r7, #24]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d10a      	bne.n	80081d8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80081c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c6:	f383 8811 	msr	BASEPRI, r3
 80081ca:	f3bf 8f6f 	isb	sy
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	60bb      	str	r3, [r7, #8]
}
 80081d4:	bf00      	nop
 80081d6:	e7fe      	b.n	80081d6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80081d8:	69bb      	ldr	r3, [r7, #24]
 80081da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	69fa      	ldr	r2, [r7, #28]
 80081e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	699b      	ldr	r3, [r3, #24]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	db04      	blt.n	80081f6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081ec:	69fb      	ldr	r3, [r7, #28]
 80081ee:	f1c3 0212 	rsb	r2, r3, #18
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	6959      	ldr	r1, [r3, #20]
 80081fa:	693a      	ldr	r2, [r7, #16]
 80081fc:	4613      	mov	r3, r2
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	4413      	add	r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	4a19      	ldr	r2, [pc, #100]	; (800826c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008206:	4413      	add	r3, r2
 8008208:	4299      	cmp	r1, r3
 800820a:	d129      	bne.n	8008260 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	3304      	adds	r3, #4
 8008210:	4618      	mov	r0, r3
 8008212:	f7fe f8a4 	bl	800635e <uxListRemove>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10a      	bne.n	8008232 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008220:	2201      	movs	r2, #1
 8008222:	fa02 f303 	lsl.w	r3, r2, r3
 8008226:	43da      	mvns	r2, r3
 8008228:	4b11      	ldr	r3, [pc, #68]	; (8008270 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4013      	ands	r3, r2
 800822e:	4a10      	ldr	r2, [pc, #64]	; (8008270 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008230:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008236:	2201      	movs	r2, #1
 8008238:	409a      	lsls	r2, r3
 800823a:	4b0d      	ldr	r3, [pc, #52]	; (8008270 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4313      	orrs	r3, r2
 8008240:	4a0b      	ldr	r2, [pc, #44]	; (8008270 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008242:	6013      	str	r3, [r2, #0]
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008248:	4613      	mov	r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	4413      	add	r3, r2
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4a06      	ldr	r2, [pc, #24]	; (800826c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008252:	441a      	add	r2, r3
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	3304      	adds	r3, #4
 8008258:	4619      	mov	r1, r3
 800825a:	4610      	mov	r0, r2
 800825c:	f7fe f822 	bl	80062a4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008260:	bf00      	nop
 8008262:	3720      	adds	r7, #32
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	200008e8 	.word	0x200008e8
 800826c:	200008ec 	.word	0x200008ec
 8008270:	20000acc 	.word	0x20000acc

08008274 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008274:	b480      	push	{r7}
 8008276:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008278:	4b07      	ldr	r3, [pc, #28]	; (8008298 <pvTaskIncrementMutexHeldCount+0x24>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d004      	beq.n	800828a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008280:	4b05      	ldr	r3, [pc, #20]	; (8008298 <pvTaskIncrementMutexHeldCount+0x24>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008286:	3201      	adds	r2, #1
 8008288:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800828a:	4b03      	ldr	r3, [pc, #12]	; (8008298 <pvTaskIncrementMutexHeldCount+0x24>)
 800828c:	681b      	ldr	r3, [r3, #0]
	}
 800828e:	4618      	mov	r0, r3
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr
 8008298:	200008e8 	.word	0x200008e8

0800829c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082a6:	4b29      	ldr	r3, [pc, #164]	; (800834c <prvAddCurrentTaskToDelayedList+0xb0>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082ac:	4b28      	ldr	r3, [pc, #160]	; (8008350 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	3304      	adds	r3, #4
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7fe f853 	bl	800635e <uxListRemove>
 80082b8:	4603      	mov	r3, r0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d10b      	bne.n	80082d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80082be:	4b24      	ldr	r3, [pc, #144]	; (8008350 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c4:	2201      	movs	r2, #1
 80082c6:	fa02 f303 	lsl.w	r3, r2, r3
 80082ca:	43da      	mvns	r2, r3
 80082cc:	4b21      	ldr	r3, [pc, #132]	; (8008354 <prvAddCurrentTaskToDelayedList+0xb8>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4013      	ands	r3, r2
 80082d2:	4a20      	ldr	r2, [pc, #128]	; (8008354 <prvAddCurrentTaskToDelayedList+0xb8>)
 80082d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082dc:	d10a      	bne.n	80082f4 <prvAddCurrentTaskToDelayedList+0x58>
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d007      	beq.n	80082f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082e4:	4b1a      	ldr	r3, [pc, #104]	; (8008350 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	3304      	adds	r3, #4
 80082ea:	4619      	mov	r1, r3
 80082ec:	481a      	ldr	r0, [pc, #104]	; (8008358 <prvAddCurrentTaskToDelayedList+0xbc>)
 80082ee:	f7fd ffd9 	bl	80062a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082f2:	e026      	b.n	8008342 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	4413      	add	r3, r2
 80082fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80082fc:	4b14      	ldr	r3, [pc, #80]	; (8008350 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68ba      	ldr	r2, [r7, #8]
 8008302:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008304:	68ba      	ldr	r2, [r7, #8]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	429a      	cmp	r2, r3
 800830a:	d209      	bcs.n	8008320 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800830c:	4b13      	ldr	r3, [pc, #76]	; (800835c <prvAddCurrentTaskToDelayedList+0xc0>)
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	4b0f      	ldr	r3, [pc, #60]	; (8008350 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	3304      	adds	r3, #4
 8008316:	4619      	mov	r1, r3
 8008318:	4610      	mov	r0, r2
 800831a:	f7fd ffe7 	bl	80062ec <vListInsert>
}
 800831e:	e010      	b.n	8008342 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008320:	4b0f      	ldr	r3, [pc, #60]	; (8008360 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	4b0a      	ldr	r3, [pc, #40]	; (8008350 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	3304      	adds	r3, #4
 800832a:	4619      	mov	r1, r3
 800832c:	4610      	mov	r0, r2
 800832e:	f7fd ffdd 	bl	80062ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008332:	4b0c      	ldr	r3, [pc, #48]	; (8008364 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68ba      	ldr	r2, [r7, #8]
 8008338:	429a      	cmp	r2, r3
 800833a:	d202      	bcs.n	8008342 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800833c:	4a09      	ldr	r2, [pc, #36]	; (8008364 <prvAddCurrentTaskToDelayedList+0xc8>)
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	6013      	str	r3, [r2, #0]
}
 8008342:	bf00      	nop
 8008344:	3710      	adds	r7, #16
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	20000ac8 	.word	0x20000ac8
 8008350:	200008e8 	.word	0x200008e8
 8008354:	20000acc 	.word	0x20000acc
 8008358:	20000ab0 	.word	0x20000ab0
 800835c:	20000a80 	.word	0x20000a80
 8008360:	20000a7c 	.word	0x20000a7c
 8008364:	20000ae4 	.word	0x20000ae4

08008368 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b08a      	sub	sp, #40	; 0x28
 800836c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800836e:	2300      	movs	r3, #0
 8008370:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008372:	f000 fb7b 	bl	8008a6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008376:	4b1c      	ldr	r3, [pc, #112]	; (80083e8 <xTimerCreateTimerTask+0x80>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d021      	beq.n	80083c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800837e:	2300      	movs	r3, #0
 8008380:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008382:	2300      	movs	r3, #0
 8008384:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008386:	1d3a      	adds	r2, r7, #4
 8008388:	f107 0108 	add.w	r1, r7, #8
 800838c:	f107 030c 	add.w	r3, r7, #12
 8008390:	4618      	mov	r0, r3
 8008392:	f7f8 fe25 	bl	8000fe0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008396:	6879      	ldr	r1, [r7, #4]
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	68fa      	ldr	r2, [r7, #12]
 800839c:	9202      	str	r2, [sp, #8]
 800839e:	9301      	str	r3, [sp, #4]
 80083a0:	2302      	movs	r3, #2
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	2300      	movs	r3, #0
 80083a6:	460a      	mov	r2, r1
 80083a8:	4910      	ldr	r1, [pc, #64]	; (80083ec <xTimerCreateTimerTask+0x84>)
 80083aa:	4811      	ldr	r0, [pc, #68]	; (80083f0 <xTimerCreateTimerTask+0x88>)
 80083ac:	f7fe fecc 	bl	8007148 <xTaskCreateStatic>
 80083b0:	4603      	mov	r3, r0
 80083b2:	4a10      	ldr	r2, [pc, #64]	; (80083f4 <xTimerCreateTimerTask+0x8c>)
 80083b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80083b6:	4b0f      	ldr	r3, [pc, #60]	; (80083f4 <xTimerCreateTimerTask+0x8c>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d001      	beq.n	80083c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80083be:	2301      	movs	r3, #1
 80083c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d10a      	bne.n	80083de <xTimerCreateTimerTask+0x76>
	__asm volatile
 80083c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	613b      	str	r3, [r7, #16]
}
 80083da:	bf00      	nop
 80083dc:	e7fe      	b.n	80083dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80083de:	697b      	ldr	r3, [r7, #20]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3718      	adds	r7, #24
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}
 80083e8:	20000b28 	.word	0x20000b28
 80083ec:	0800b8e8 	.word	0x0800b8e8
 80083f0:	0800864d 	.word	0x0800864d
 80083f4:	20000b2c 	.word	0x20000b2c

080083f8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b088      	sub	sp, #32
 80083fc:	af02      	add	r7, sp, #8
 80083fe:	60f8      	str	r0, [r7, #12]
 8008400:	60b9      	str	r1, [r7, #8]
 8008402:	607a      	str	r2, [r7, #4]
 8008404:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8008406:	202c      	movs	r0, #44	; 0x2c
 8008408:	f000 fdde 	bl	8008fc8 <pvPortMalloc>
 800840c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d00d      	beq.n	8008430 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	2200      	movs	r2, #0
 8008418:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	9301      	str	r3, [sp, #4]
 8008420:	6a3b      	ldr	r3, [r7, #32]
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	687a      	ldr	r2, [r7, #4]
 8008428:	68b9      	ldr	r1, [r7, #8]
 800842a:	68f8      	ldr	r0, [r7, #12]
 800842c:	f000 f805 	bl	800843a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008430:	697b      	ldr	r3, [r7, #20]
	}
 8008432:	4618      	mov	r0, r3
 8008434:	3718      	adds	r7, #24
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800843a:	b580      	push	{r7, lr}
 800843c:	b086      	sub	sp, #24
 800843e:	af00      	add	r7, sp, #0
 8008440:	60f8      	str	r0, [r7, #12]
 8008442:	60b9      	str	r1, [r7, #8]
 8008444:	607a      	str	r2, [r7, #4]
 8008446:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d10a      	bne.n	8008464 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800844e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008452:	f383 8811 	msr	BASEPRI, r3
 8008456:	f3bf 8f6f 	isb	sy
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	617b      	str	r3, [r7, #20]
}
 8008460:	bf00      	nop
 8008462:	e7fe      	b.n	8008462 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8008464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008466:	2b00      	cmp	r3, #0
 8008468:	d01e      	beq.n	80084a8 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800846a:	f000 faff 	bl	8008a6c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800846e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008476:	68ba      	ldr	r2, [r7, #8]
 8008478:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800847a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008482:	6a3a      	ldr	r2, [r7, #32]
 8008484:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008488:	3304      	adds	r3, #4
 800848a:	4618      	mov	r0, r3
 800848c:	f7fd fefd 	bl	800628a <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d008      	beq.n	80084a8 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008498:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800849c:	f043 0304 	orr.w	r3, r3, #4
 80084a0:	b2da      	uxtb	r2, r3
 80084a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80084a8:	bf00      	nop
 80084aa:	3718      	adds	r7, #24
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b08a      	sub	sp, #40	; 0x28
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
 80084bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80084be:	2300      	movs	r3, #0
 80084c0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10a      	bne.n	80084de <xTimerGenericCommand+0x2e>
	__asm volatile
 80084c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084cc:	f383 8811 	msr	BASEPRI, r3
 80084d0:	f3bf 8f6f 	isb	sy
 80084d4:	f3bf 8f4f 	dsb	sy
 80084d8:	623b      	str	r3, [r7, #32]
}
 80084da:	bf00      	nop
 80084dc:	e7fe      	b.n	80084dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80084de:	4b1a      	ldr	r3, [pc, #104]	; (8008548 <xTimerGenericCommand+0x98>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d02a      	beq.n	800853c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	2b05      	cmp	r3, #5
 80084f6:	dc18      	bgt.n	800852a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80084f8:	f7ff fd14 	bl	8007f24 <xTaskGetSchedulerState>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b02      	cmp	r3, #2
 8008500:	d109      	bne.n	8008516 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008502:	4b11      	ldr	r3, [pc, #68]	; (8008548 <xTimerGenericCommand+0x98>)
 8008504:	6818      	ldr	r0, [r3, #0]
 8008506:	f107 0114 	add.w	r1, r7, #20
 800850a:	2300      	movs	r3, #0
 800850c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800850e:	f7fe f8c1 	bl	8006694 <xQueueGenericSend>
 8008512:	6278      	str	r0, [r7, #36]	; 0x24
 8008514:	e012      	b.n	800853c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008516:	4b0c      	ldr	r3, [pc, #48]	; (8008548 <xTimerGenericCommand+0x98>)
 8008518:	6818      	ldr	r0, [r3, #0]
 800851a:	f107 0114 	add.w	r1, r7, #20
 800851e:	2300      	movs	r3, #0
 8008520:	2200      	movs	r2, #0
 8008522:	f7fe f8b7 	bl	8006694 <xQueueGenericSend>
 8008526:	6278      	str	r0, [r7, #36]	; 0x24
 8008528:	e008      	b.n	800853c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800852a:	4b07      	ldr	r3, [pc, #28]	; (8008548 <xTimerGenericCommand+0x98>)
 800852c:	6818      	ldr	r0, [r3, #0]
 800852e:	f107 0114 	add.w	r1, r7, #20
 8008532:	2300      	movs	r3, #0
 8008534:	683a      	ldr	r2, [r7, #0]
 8008536:	f7fe f9ab 	bl	8006890 <xQueueGenericSendFromISR>
 800853a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800853c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800853e:	4618      	mov	r0, r3
 8008540:	3728      	adds	r7, #40	; 0x28
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	20000b28 	.word	0x20000b28

0800854c <vTimerSetReloadMode>:
	return pxTimer->xTimerPeriodInTicks;
}
/*-----------------------------------------------------------*/

void vTimerSetReloadMode( TimerHandle_t xTimer, const UBaseType_t uxAutoReload )
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
Timer_t * pxTimer =  xTimer;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	60fb      	str	r3, [r7, #12]

	configASSERT( xTimer );
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d10a      	bne.n	8008576 <vTimerSetReloadMode+0x2a>
	__asm volatile
 8008560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008564:	f383 8811 	msr	BASEPRI, r3
 8008568:	f3bf 8f6f 	isb	sy
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	60bb      	str	r3, [r7, #8]
}
 8008572:	bf00      	nop
 8008574:	e7fe      	b.n	8008574 <vTimerSetReloadMode+0x28>
	taskENTER_CRITICAL();
 8008576:	f000 fc05 	bl	8008d84 <vPortEnterCritical>
	{
		if( uxAutoReload != pdFALSE )
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d009      	beq.n	8008594 <vTimerSetReloadMode+0x48>
		{
			pxTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008586:	f043 0304 	orr.w	r3, r3, #4
 800858a:	b2da      	uxtb	r2, r3
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008592:	e008      	b.n	80085a6 <vTimerSetReloadMode+0x5a>
		}
		else
		{
			pxTimer->ucStatus &= ~tmrSTATUS_IS_AUTORELOAD;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800859a:	f023 0304 	bic.w	r3, r3, #4
 800859e:	b2da      	uxtb	r2, r3
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
	}
	taskEXIT_CRITICAL();
 80085a6:	f000 fc1d 	bl	8008de4 <vPortExitCritical>
}
 80085aa:	bf00      	nop
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
	...

080085b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b088      	sub	sp, #32
 80085b8:	af02      	add	r7, sp, #8
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085be:	4b22      	ldr	r3, [pc, #136]	; (8008648 <prvProcessExpiredTimer+0x94>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	3304      	adds	r3, #4
 80085cc:	4618      	mov	r0, r3
 80085ce:	f7fd fec6 	bl	800635e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085d8:	f003 0304 	and.w	r3, r3, #4
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d022      	beq.n	8008626 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	699a      	ldr	r2, [r3, #24]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	18d1      	adds	r1, r2, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	683a      	ldr	r2, [r7, #0]
 80085ec:	6978      	ldr	r0, [r7, #20]
 80085ee:	f000 f8d1 	bl	8008794 <prvInsertTimerInActiveList>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d01f      	beq.n	8008638 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80085f8:	2300      	movs	r3, #0
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	2300      	movs	r3, #0
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	2100      	movs	r1, #0
 8008602:	6978      	ldr	r0, [r7, #20]
 8008604:	f7ff ff54 	bl	80084b0 <xTimerGenericCommand>
 8008608:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d113      	bne.n	8008638 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008614:	f383 8811 	msr	BASEPRI, r3
 8008618:	f3bf 8f6f 	isb	sy
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	60fb      	str	r3, [r7, #12]
}
 8008622:	bf00      	nop
 8008624:	e7fe      	b.n	8008624 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800862c:	f023 0301 	bic.w	r3, r3, #1
 8008630:	b2da      	uxtb	r2, r3
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	6a1b      	ldr	r3, [r3, #32]
 800863c:	6978      	ldr	r0, [r7, #20]
 800863e:	4798      	blx	r3
}
 8008640:	bf00      	nop
 8008642:	3718      	adds	r7, #24
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}
 8008648:	20000b20 	.word	0x20000b20

0800864c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008654:	f107 0308 	add.w	r3, r7, #8
 8008658:	4618      	mov	r0, r3
 800865a:	f000 f857 	bl	800870c <prvGetNextExpireTime>
 800865e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	4619      	mov	r1, r3
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f000 f803 	bl	8008670 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800866a:	f000 f8d5 	bl	8008818 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800866e:	e7f1      	b.n	8008654 <prvTimerTask+0x8>

08008670 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800867a:	f7ff f821 	bl	80076c0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800867e:	f107 0308 	add.w	r3, r7, #8
 8008682:	4618      	mov	r0, r3
 8008684:	f000 f866 	bl	8008754 <prvSampleTimeNow>
 8008688:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d130      	bne.n	80086f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d10a      	bne.n	80086ac <prvProcessTimerOrBlockTask+0x3c>
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	429a      	cmp	r2, r3
 800869c:	d806      	bhi.n	80086ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800869e:	f7ff f81d 	bl	80076dc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80086a2:	68f9      	ldr	r1, [r7, #12]
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7ff ff85 	bl	80085b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80086aa:	e024      	b.n	80086f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d008      	beq.n	80086c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80086b2:	4b13      	ldr	r3, [pc, #76]	; (8008700 <prvProcessTimerOrBlockTask+0x90>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d101      	bne.n	80086c0 <prvProcessTimerOrBlockTask+0x50>
 80086bc:	2301      	movs	r3, #1
 80086be:	e000      	b.n	80086c2 <prvProcessTimerOrBlockTask+0x52>
 80086c0:	2300      	movs	r3, #0
 80086c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80086c4:	4b0f      	ldr	r3, [pc, #60]	; (8008704 <prvProcessTimerOrBlockTask+0x94>)
 80086c6:	6818      	ldr	r0, [r3, #0]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	683a      	ldr	r2, [r7, #0]
 80086d0:	4619      	mov	r1, r3
 80086d2:	f7fe fd05 	bl	80070e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80086d6:	f7ff f801 	bl	80076dc <xTaskResumeAll>
 80086da:	4603      	mov	r3, r0
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d10a      	bne.n	80086f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80086e0:	4b09      	ldr	r3, [pc, #36]	; (8008708 <prvProcessTimerOrBlockTask+0x98>)
 80086e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086e6:	601a      	str	r2, [r3, #0]
 80086e8:	f3bf 8f4f 	dsb	sy
 80086ec:	f3bf 8f6f 	isb	sy
}
 80086f0:	e001      	b.n	80086f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80086f2:	f7fe fff3 	bl	80076dc <xTaskResumeAll>
}
 80086f6:	bf00      	nop
 80086f8:	3710      	adds	r7, #16
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	20000b24 	.word	0x20000b24
 8008704:	20000b28 	.word	0x20000b28
 8008708:	e000ed04 	.word	0xe000ed04

0800870c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800870c:	b480      	push	{r7}
 800870e:	b085      	sub	sp, #20
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008714:	4b0e      	ldr	r3, [pc, #56]	; (8008750 <prvGetNextExpireTime+0x44>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d101      	bne.n	8008722 <prvGetNextExpireTime+0x16>
 800871e:	2201      	movs	r2, #1
 8008720:	e000      	b.n	8008724 <prvGetNextExpireTime+0x18>
 8008722:	2200      	movs	r2, #0
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d105      	bne.n	800873c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008730:	4b07      	ldr	r3, [pc, #28]	; (8008750 <prvGetNextExpireTime+0x44>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	60fb      	str	r3, [r7, #12]
 800873a:	e001      	b.n	8008740 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800873c:	2300      	movs	r3, #0
 800873e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008740:	68fb      	ldr	r3, [r7, #12]
}
 8008742:	4618      	mov	r0, r3
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	20000b20 	.word	0x20000b20

08008754 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800875c:	f7ff f85a 	bl	8007814 <xTaskGetTickCount>
 8008760:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008762:	4b0b      	ldr	r3, [pc, #44]	; (8008790 <prvSampleTimeNow+0x3c>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	68fa      	ldr	r2, [r7, #12]
 8008768:	429a      	cmp	r2, r3
 800876a:	d205      	bcs.n	8008778 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800876c:	f000 f91a 	bl	80089a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	601a      	str	r2, [r3, #0]
 8008776:	e002      	b.n	800877e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800877e:	4a04      	ldr	r2, [pc, #16]	; (8008790 <prvSampleTimeNow+0x3c>)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008784:	68fb      	ldr	r3, [r7, #12]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3710      	adds	r7, #16
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop
 8008790:	20000b30 	.word	0x20000b30

08008794 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b086      	sub	sp, #24
 8008798:	af00      	add	r7, sp, #0
 800879a:	60f8      	str	r0, [r7, #12]
 800879c:	60b9      	str	r1, [r7, #8]
 800879e:	607a      	str	r2, [r7, #4]
 80087a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80087a2:	2300      	movs	r3, #0
 80087a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	68ba      	ldr	r2, [r7, #8]
 80087aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80087b2:	68ba      	ldr	r2, [r7, #8]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d812      	bhi.n	80087e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	1ad2      	subs	r2, r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	699b      	ldr	r3, [r3, #24]
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d302      	bcc.n	80087ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80087c8:	2301      	movs	r3, #1
 80087ca:	617b      	str	r3, [r7, #20]
 80087cc:	e01b      	b.n	8008806 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80087ce:	4b10      	ldr	r3, [pc, #64]	; (8008810 <prvInsertTimerInActiveList+0x7c>)
 80087d0:	681a      	ldr	r2, [r3, #0]
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	3304      	adds	r3, #4
 80087d6:	4619      	mov	r1, r3
 80087d8:	4610      	mov	r0, r2
 80087da:	f7fd fd87 	bl	80062ec <vListInsert>
 80087de:	e012      	b.n	8008806 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d206      	bcs.n	80087f6 <prvInsertTimerInActiveList+0x62>
 80087e8:	68ba      	ldr	r2, [r7, #8]
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d302      	bcc.n	80087f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80087f0:	2301      	movs	r3, #1
 80087f2:	617b      	str	r3, [r7, #20]
 80087f4:	e007      	b.n	8008806 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80087f6:	4b07      	ldr	r3, [pc, #28]	; (8008814 <prvInsertTimerInActiveList+0x80>)
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	3304      	adds	r3, #4
 80087fe:	4619      	mov	r1, r3
 8008800:	4610      	mov	r0, r2
 8008802:	f7fd fd73 	bl	80062ec <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008806:	697b      	ldr	r3, [r7, #20]
}
 8008808:	4618      	mov	r0, r3
 800880a:	3718      	adds	r7, #24
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	20000b24 	.word	0x20000b24
 8008814:	20000b20 	.word	0x20000b20

08008818 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b08c      	sub	sp, #48	; 0x30
 800881c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800881e:	e0ae      	b.n	800897e <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	2b00      	cmp	r3, #0
 8008824:	f2c0 80ab 	blt.w	800897e <prvProcessReceivedCommands+0x166>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800882c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800882e:	695b      	ldr	r3, [r3, #20]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d004      	beq.n	800883e <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008836:	3304      	adds	r3, #4
 8008838:	4618      	mov	r0, r3
 800883a:	f7fd fd90 	bl	800635e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800883e:	1d3b      	adds	r3, r7, #4
 8008840:	4618      	mov	r0, r3
 8008842:	f7ff ff87 	bl	8008754 <prvSampleTimeNow>
 8008846:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	2b09      	cmp	r3, #9
 800884c:	f200 8096 	bhi.w	800897c <prvProcessReceivedCommands+0x164>
 8008850:	a201      	add	r2, pc, #4	; (adr r2, 8008858 <prvProcessReceivedCommands+0x40>)
 8008852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008856:	bf00      	nop
 8008858:	08008881 	.word	0x08008881
 800885c:	08008881 	.word	0x08008881
 8008860:	08008881 	.word	0x08008881
 8008864:	080088f5 	.word	0x080088f5
 8008868:	08008909 	.word	0x08008909
 800886c:	08008953 	.word	0x08008953
 8008870:	08008881 	.word	0x08008881
 8008874:	08008881 	.word	0x08008881
 8008878:	080088f5 	.word	0x080088f5
 800887c:	08008909 	.word	0x08008909
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008882:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008886:	f043 0301 	orr.w	r3, r3, #1
 800888a:	b2da      	uxtb	r2, r3
 800888c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800888e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008892:	68fa      	ldr	r2, [r7, #12]
 8008894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008896:	699b      	ldr	r3, [r3, #24]
 8008898:	18d1      	adds	r1, r2, r3
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	6a3a      	ldr	r2, [r7, #32]
 800889e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80088a0:	f7ff ff78 	bl	8008794 <prvInsertTimerInActiveList>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d069      	beq.n	800897e <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ac:	6a1b      	ldr	r3, [r3, #32]
 80088ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80088b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088b8:	f003 0304 	and.w	r3, r3, #4
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d05e      	beq.n	800897e <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80088c0:	68fa      	ldr	r2, [r7, #12]
 80088c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c4:	699b      	ldr	r3, [r3, #24]
 80088c6:	441a      	add	r2, r3
 80088c8:	2300      	movs	r3, #0
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	2300      	movs	r3, #0
 80088ce:	2100      	movs	r1, #0
 80088d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80088d2:	f7ff fded 	bl	80084b0 <xTimerGenericCommand>
 80088d6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d14f      	bne.n	800897e <prvProcessReceivedCommands+0x166>
	__asm volatile
 80088de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e2:	f383 8811 	msr	BASEPRI, r3
 80088e6:	f3bf 8f6f 	isb	sy
 80088ea:	f3bf 8f4f 	dsb	sy
 80088ee:	61bb      	str	r3, [r7, #24]
}
 80088f0:	bf00      	nop
 80088f2:	e7fe      	b.n	80088f2 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088fa:	f023 0301 	bic.w	r3, r3, #1
 80088fe:	b2da      	uxtb	r2, r3
 8008900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008902:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008906:	e03a      	b.n	800897e <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800890e:	f043 0301 	orr.w	r3, r3, #1
 8008912:	b2da      	uxtb	r2, r3
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800891a:	68fa      	ldr	r2, [r7, #12]
 800891c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008922:	699b      	ldr	r3, [r3, #24]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d10a      	bne.n	800893e <prvProcessReceivedCommands+0x126>
	__asm volatile
 8008928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800892c:	f383 8811 	msr	BASEPRI, r3
 8008930:	f3bf 8f6f 	isb	sy
 8008934:	f3bf 8f4f 	dsb	sy
 8008938:	617b      	str	r3, [r7, #20]
}
 800893a:	bf00      	nop
 800893c:	e7fe      	b.n	800893c <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800893e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008940:	699a      	ldr	r2, [r3, #24]
 8008942:	6a3b      	ldr	r3, [r7, #32]
 8008944:	18d1      	adds	r1, r2, r3
 8008946:	6a3b      	ldr	r3, [r7, #32]
 8008948:	6a3a      	ldr	r2, [r7, #32]
 800894a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800894c:	f7ff ff22 	bl	8008794 <prvInsertTimerInActiveList>
					break;
 8008950:	e015      	b.n	800897e <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008954:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008958:	f003 0302 	and.w	r3, r3, #2
 800895c:	2b00      	cmp	r3, #0
 800895e:	d103      	bne.n	8008968 <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 8008960:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008962:	f000 fbfd 	bl	8009160 <vPortFree>
 8008966:	e00a      	b.n	800897e <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800896e:	f023 0301 	bic.w	r3, r3, #1
 8008972:	b2da      	uxtb	r2, r3
 8008974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008976:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800897a:	e000      	b.n	800897e <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
 800897c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800897e:	4b08      	ldr	r3, [pc, #32]	; (80089a0 <prvProcessReceivedCommands+0x188>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f107 0108 	add.w	r1, r7, #8
 8008986:	2200      	movs	r2, #0
 8008988:	4618      	mov	r0, r3
 800898a:	f7fe f81d 	bl	80069c8 <xQueueReceive>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	f47f af45 	bne.w	8008820 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008996:	bf00      	nop
 8008998:	bf00      	nop
 800899a:	3728      	adds	r7, #40	; 0x28
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}
 80089a0:	20000b28 	.word	0x20000b28

080089a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b088      	sub	sp, #32
 80089a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80089aa:	e048      	b.n	8008a3e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80089ac:	4b2d      	ldr	r3, [pc, #180]	; (8008a64 <prvSwitchTimerLists+0xc0>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089b6:	4b2b      	ldr	r3, [pc, #172]	; (8008a64 <prvSwitchTimerLists+0xc0>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	68db      	ldr	r3, [r3, #12]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	3304      	adds	r3, #4
 80089c4:	4618      	mov	r0, r3
 80089c6:	f7fd fcca 	bl	800635e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	68f8      	ldr	r0, [r7, #12]
 80089d0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089d8:	f003 0304 	and.w	r3, r3, #4
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d02e      	beq.n	8008a3e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	699b      	ldr	r3, [r3, #24]
 80089e4:	693a      	ldr	r2, [r7, #16]
 80089e6:	4413      	add	r3, r2
 80089e8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80089ea:	68ba      	ldr	r2, [r7, #8]
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d90e      	bls.n	8008a10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	68ba      	ldr	r2, [r7, #8]
 80089f6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	68fa      	ldr	r2, [r7, #12]
 80089fc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089fe:	4b19      	ldr	r3, [pc, #100]	; (8008a64 <prvSwitchTimerLists+0xc0>)
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	3304      	adds	r3, #4
 8008a06:	4619      	mov	r1, r3
 8008a08:	4610      	mov	r0, r2
 8008a0a:	f7fd fc6f 	bl	80062ec <vListInsert>
 8008a0e:	e016      	b.n	8008a3e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a10:	2300      	movs	r3, #0
 8008a12:	9300      	str	r3, [sp, #0]
 8008a14:	2300      	movs	r3, #0
 8008a16:	693a      	ldr	r2, [r7, #16]
 8008a18:	2100      	movs	r1, #0
 8008a1a:	68f8      	ldr	r0, [r7, #12]
 8008a1c:	f7ff fd48 	bl	80084b0 <xTimerGenericCommand>
 8008a20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d10a      	bne.n	8008a3e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a2c:	f383 8811 	msr	BASEPRI, r3
 8008a30:	f3bf 8f6f 	isb	sy
 8008a34:	f3bf 8f4f 	dsb	sy
 8008a38:	603b      	str	r3, [r7, #0]
}
 8008a3a:	bf00      	nop
 8008a3c:	e7fe      	b.n	8008a3c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a3e:	4b09      	ldr	r3, [pc, #36]	; (8008a64 <prvSwitchTimerLists+0xc0>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d1b1      	bne.n	80089ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008a48:	4b06      	ldr	r3, [pc, #24]	; (8008a64 <prvSwitchTimerLists+0xc0>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008a4e:	4b06      	ldr	r3, [pc, #24]	; (8008a68 <prvSwitchTimerLists+0xc4>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a04      	ldr	r2, [pc, #16]	; (8008a64 <prvSwitchTimerLists+0xc0>)
 8008a54:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008a56:	4a04      	ldr	r2, [pc, #16]	; (8008a68 <prvSwitchTimerLists+0xc4>)
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	6013      	str	r3, [r2, #0]
}
 8008a5c:	bf00      	nop
 8008a5e:	3718      	adds	r7, #24
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}
 8008a64:	20000b20 	.word	0x20000b20
 8008a68:	20000b24 	.word	0x20000b24

08008a6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b082      	sub	sp, #8
 8008a70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008a72:	f000 f987 	bl	8008d84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008a76:	4b15      	ldr	r3, [pc, #84]	; (8008acc <prvCheckForValidListAndQueue+0x60>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d120      	bne.n	8008ac0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008a7e:	4814      	ldr	r0, [pc, #80]	; (8008ad0 <prvCheckForValidListAndQueue+0x64>)
 8008a80:	f7fd fbe3 	bl	800624a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008a84:	4813      	ldr	r0, [pc, #76]	; (8008ad4 <prvCheckForValidListAndQueue+0x68>)
 8008a86:	f7fd fbe0 	bl	800624a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008a8a:	4b13      	ldr	r3, [pc, #76]	; (8008ad8 <prvCheckForValidListAndQueue+0x6c>)
 8008a8c:	4a10      	ldr	r2, [pc, #64]	; (8008ad0 <prvCheckForValidListAndQueue+0x64>)
 8008a8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008a90:	4b12      	ldr	r3, [pc, #72]	; (8008adc <prvCheckForValidListAndQueue+0x70>)
 8008a92:	4a10      	ldr	r2, [pc, #64]	; (8008ad4 <prvCheckForValidListAndQueue+0x68>)
 8008a94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008a96:	2300      	movs	r3, #0
 8008a98:	9300      	str	r3, [sp, #0]
 8008a9a:	4b11      	ldr	r3, [pc, #68]	; (8008ae0 <prvCheckForValidListAndQueue+0x74>)
 8008a9c:	4a11      	ldr	r2, [pc, #68]	; (8008ae4 <prvCheckForValidListAndQueue+0x78>)
 8008a9e:	210c      	movs	r1, #12
 8008aa0:	2064      	movs	r0, #100	; 0x64
 8008aa2:	f7fd fcef 	bl	8006484 <xQueueGenericCreateStatic>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	4a08      	ldr	r2, [pc, #32]	; (8008acc <prvCheckForValidListAndQueue+0x60>)
 8008aaa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008aac:	4b07      	ldr	r3, [pc, #28]	; (8008acc <prvCheckForValidListAndQueue+0x60>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d005      	beq.n	8008ac0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008ab4:	4b05      	ldr	r3, [pc, #20]	; (8008acc <prvCheckForValidListAndQueue+0x60>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	490b      	ldr	r1, [pc, #44]	; (8008ae8 <prvCheckForValidListAndQueue+0x7c>)
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7fe fabc 	bl	8007038 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ac0:	f000 f990 	bl	8008de4 <vPortExitCritical>
}
 8008ac4:	bf00      	nop
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	20000b28 	.word	0x20000b28
 8008ad0:	20000af8 	.word	0x20000af8
 8008ad4:	20000b0c 	.word	0x20000b0c
 8008ad8:	20000b20 	.word	0x20000b20
 8008adc:	20000b24 	.word	0x20000b24
 8008ae0:	20000fe4 	.word	0x20000fe4
 8008ae4:	20000b34 	.word	0x20000b34
 8008ae8:	0800b8f0 	.word	0x0800b8f0

08008aec <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b086      	sub	sp, #24
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d10a      	bne.n	8008b14 <pvTimerGetTimerID+0x28>
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b02:	f383 8811 	msr	BASEPRI, r3
 8008b06:	f3bf 8f6f 	isb	sy
 8008b0a:	f3bf 8f4f 	dsb	sy
 8008b0e:	60fb      	str	r3, [r7, #12]
}
 8008b10:	bf00      	nop
 8008b12:	e7fe      	b.n	8008b12 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8008b14:	f000 f936 	bl	8008d84 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	69db      	ldr	r3, [r3, #28]
 8008b1c:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8008b1e:	f000 f961 	bl	8008de4 <vPortExitCritical>

	return pvReturn;
 8008b22:	693b      	ldr	r3, [r7, #16]
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3718      	adds	r7, #24
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	60b9      	str	r1, [r7, #8]
 8008b36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	3b04      	subs	r3, #4
 8008b3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008b44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	3b04      	subs	r3, #4
 8008b4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	f023 0201 	bic.w	r2, r3, #1
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	3b04      	subs	r3, #4
 8008b5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b5c:	4a0c      	ldr	r2, [pc, #48]	; (8008b90 <pxPortInitialiseStack+0x64>)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	3b14      	subs	r3, #20
 8008b66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	3b04      	subs	r3, #4
 8008b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f06f 0202 	mvn.w	r2, #2
 8008b7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	3b20      	subs	r3, #32
 8008b80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b82:	68fb      	ldr	r3, [r7, #12]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3714      	adds	r7, #20
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr
 8008b90:	08008b95 	.word	0x08008b95

08008b94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b94:	b480      	push	{r7}
 8008b96:	b085      	sub	sp, #20
 8008b98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b9e:	4b12      	ldr	r3, [pc, #72]	; (8008be8 <prvTaskExitError+0x54>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba6:	d00a      	beq.n	8008bbe <prvTaskExitError+0x2a>
	__asm volatile
 8008ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bac:	f383 8811 	msr	BASEPRI, r3
 8008bb0:	f3bf 8f6f 	isb	sy
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	60fb      	str	r3, [r7, #12]
}
 8008bba:	bf00      	nop
 8008bbc:	e7fe      	b.n	8008bbc <prvTaskExitError+0x28>
	__asm volatile
 8008bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bc2:	f383 8811 	msr	BASEPRI, r3
 8008bc6:	f3bf 8f6f 	isb	sy
 8008bca:	f3bf 8f4f 	dsb	sy
 8008bce:	60bb      	str	r3, [r7, #8]
}
 8008bd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008bd2:	bf00      	nop
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d0fc      	beq.n	8008bd4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008bda:	bf00      	nop
 8008bdc:	bf00      	nop
 8008bde:	3714      	adds	r7, #20
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr
 8008be8:	2000000c 	.word	0x2000000c
 8008bec:	00000000 	.word	0x00000000

08008bf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008bf0:	4b07      	ldr	r3, [pc, #28]	; (8008c10 <pxCurrentTCBConst2>)
 8008bf2:	6819      	ldr	r1, [r3, #0]
 8008bf4:	6808      	ldr	r0, [r1, #0]
 8008bf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bfa:	f380 8809 	msr	PSP, r0
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f04f 0000 	mov.w	r0, #0
 8008c06:	f380 8811 	msr	BASEPRI, r0
 8008c0a:	4770      	bx	lr
 8008c0c:	f3af 8000 	nop.w

08008c10 <pxCurrentTCBConst2>:
 8008c10:	200008e8 	.word	0x200008e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c14:	bf00      	nop
 8008c16:	bf00      	nop

08008c18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008c18:	4808      	ldr	r0, [pc, #32]	; (8008c3c <prvPortStartFirstTask+0x24>)
 8008c1a:	6800      	ldr	r0, [r0, #0]
 8008c1c:	6800      	ldr	r0, [r0, #0]
 8008c1e:	f380 8808 	msr	MSP, r0
 8008c22:	f04f 0000 	mov.w	r0, #0
 8008c26:	f380 8814 	msr	CONTROL, r0
 8008c2a:	b662      	cpsie	i
 8008c2c:	b661      	cpsie	f
 8008c2e:	f3bf 8f4f 	dsb	sy
 8008c32:	f3bf 8f6f 	isb	sy
 8008c36:	df00      	svc	0
 8008c38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c3a:	bf00      	nop
 8008c3c:	e000ed08 	.word	0xe000ed08

08008c40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c46:	4b46      	ldr	r3, [pc, #280]	; (8008d60 <xPortStartScheduler+0x120>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a46      	ldr	r2, [pc, #280]	; (8008d64 <xPortStartScheduler+0x124>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d10a      	bne.n	8008c66 <xPortStartScheduler+0x26>
	__asm volatile
 8008c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c54:	f383 8811 	msr	BASEPRI, r3
 8008c58:	f3bf 8f6f 	isb	sy
 8008c5c:	f3bf 8f4f 	dsb	sy
 8008c60:	613b      	str	r3, [r7, #16]
}
 8008c62:	bf00      	nop
 8008c64:	e7fe      	b.n	8008c64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008c66:	4b3e      	ldr	r3, [pc, #248]	; (8008d60 <xPortStartScheduler+0x120>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a3f      	ldr	r2, [pc, #252]	; (8008d68 <xPortStartScheduler+0x128>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d10a      	bne.n	8008c86 <xPortStartScheduler+0x46>
	__asm volatile
 8008c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c74:	f383 8811 	msr	BASEPRI, r3
 8008c78:	f3bf 8f6f 	isb	sy
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	60fb      	str	r3, [r7, #12]
}
 8008c82:	bf00      	nop
 8008c84:	e7fe      	b.n	8008c84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008c86:	4b39      	ldr	r3, [pc, #228]	; (8008d6c <xPortStartScheduler+0x12c>)
 8008c88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	b2db      	uxtb	r3, r3
 8008c90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	22ff      	movs	r2, #255	; 0xff
 8008c96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008ca0:	78fb      	ldrb	r3, [r7, #3]
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008ca8:	b2da      	uxtb	r2, r3
 8008caa:	4b31      	ldr	r3, [pc, #196]	; (8008d70 <xPortStartScheduler+0x130>)
 8008cac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008cae:	4b31      	ldr	r3, [pc, #196]	; (8008d74 <xPortStartScheduler+0x134>)
 8008cb0:	2207      	movs	r2, #7
 8008cb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008cb4:	e009      	b.n	8008cca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008cb6:	4b2f      	ldr	r3, [pc, #188]	; (8008d74 <xPortStartScheduler+0x134>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	4a2d      	ldr	r2, [pc, #180]	; (8008d74 <xPortStartScheduler+0x134>)
 8008cbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008cc0:	78fb      	ldrb	r3, [r7, #3]
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	005b      	lsls	r3, r3, #1
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008cca:	78fb      	ldrb	r3, [r7, #3]
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cd2:	2b80      	cmp	r3, #128	; 0x80
 8008cd4:	d0ef      	beq.n	8008cb6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008cd6:	4b27      	ldr	r3, [pc, #156]	; (8008d74 <xPortStartScheduler+0x134>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f1c3 0307 	rsb	r3, r3, #7
 8008cde:	2b04      	cmp	r3, #4
 8008ce0:	d00a      	beq.n	8008cf8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce6:	f383 8811 	msr	BASEPRI, r3
 8008cea:	f3bf 8f6f 	isb	sy
 8008cee:	f3bf 8f4f 	dsb	sy
 8008cf2:	60bb      	str	r3, [r7, #8]
}
 8008cf4:	bf00      	nop
 8008cf6:	e7fe      	b.n	8008cf6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008cf8:	4b1e      	ldr	r3, [pc, #120]	; (8008d74 <xPortStartScheduler+0x134>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	021b      	lsls	r3, r3, #8
 8008cfe:	4a1d      	ldr	r2, [pc, #116]	; (8008d74 <xPortStartScheduler+0x134>)
 8008d00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008d02:	4b1c      	ldr	r3, [pc, #112]	; (8008d74 <xPortStartScheduler+0x134>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008d0a:	4a1a      	ldr	r2, [pc, #104]	; (8008d74 <xPortStartScheduler+0x134>)
 8008d0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	b2da      	uxtb	r2, r3
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d16:	4b18      	ldr	r3, [pc, #96]	; (8008d78 <xPortStartScheduler+0x138>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a17      	ldr	r2, [pc, #92]	; (8008d78 <xPortStartScheduler+0x138>)
 8008d1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008d20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d22:	4b15      	ldr	r3, [pc, #84]	; (8008d78 <xPortStartScheduler+0x138>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a14      	ldr	r2, [pc, #80]	; (8008d78 <xPortStartScheduler+0x138>)
 8008d28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008d2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d2e:	f000 f8dd 	bl	8008eec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d32:	4b12      	ldr	r3, [pc, #72]	; (8008d7c <xPortStartScheduler+0x13c>)
 8008d34:	2200      	movs	r2, #0
 8008d36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d38:	f000 f8fc 	bl	8008f34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d3c:	4b10      	ldr	r3, [pc, #64]	; (8008d80 <xPortStartScheduler+0x140>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a0f      	ldr	r2, [pc, #60]	; (8008d80 <xPortStartScheduler+0x140>)
 8008d42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008d46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d48:	f7ff ff66 	bl	8008c18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d4c:	f7fe fe3c 	bl	80079c8 <vTaskSwitchContext>
	prvTaskExitError();
 8008d50:	f7ff ff20 	bl	8008b94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008d54:	2300      	movs	r3, #0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3718      	adds	r7, #24
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	e000ed00 	.word	0xe000ed00
 8008d64:	410fc271 	.word	0x410fc271
 8008d68:	410fc270 	.word	0x410fc270
 8008d6c:	e000e400 	.word	0xe000e400
 8008d70:	20001034 	.word	0x20001034
 8008d74:	20001038 	.word	0x20001038
 8008d78:	e000ed20 	.word	0xe000ed20
 8008d7c:	2000000c 	.word	0x2000000c
 8008d80:	e000ef34 	.word	0xe000ef34

08008d84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008d84:	b480      	push	{r7}
 8008d86:	b083      	sub	sp, #12
 8008d88:	af00      	add	r7, sp, #0
	__asm volatile
 8008d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d8e:	f383 8811 	msr	BASEPRI, r3
 8008d92:	f3bf 8f6f 	isb	sy
 8008d96:	f3bf 8f4f 	dsb	sy
 8008d9a:	607b      	str	r3, [r7, #4]
}
 8008d9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008d9e:	4b0f      	ldr	r3, [pc, #60]	; (8008ddc <vPortEnterCritical+0x58>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	3301      	adds	r3, #1
 8008da4:	4a0d      	ldr	r2, [pc, #52]	; (8008ddc <vPortEnterCritical+0x58>)
 8008da6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008da8:	4b0c      	ldr	r3, [pc, #48]	; (8008ddc <vPortEnterCritical+0x58>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d10f      	bne.n	8008dd0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008db0:	4b0b      	ldr	r3, [pc, #44]	; (8008de0 <vPortEnterCritical+0x5c>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d00a      	beq.n	8008dd0 <vPortEnterCritical+0x4c>
	__asm volatile
 8008dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dbe:	f383 8811 	msr	BASEPRI, r3
 8008dc2:	f3bf 8f6f 	isb	sy
 8008dc6:	f3bf 8f4f 	dsb	sy
 8008dca:	603b      	str	r3, [r7, #0]
}
 8008dcc:	bf00      	nop
 8008dce:	e7fe      	b.n	8008dce <vPortEnterCritical+0x4a>
	}
}
 8008dd0:	bf00      	nop
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr
 8008ddc:	2000000c 	.word	0x2000000c
 8008de0:	e000ed04 	.word	0xe000ed04

08008de4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008dea:	4b12      	ldr	r3, [pc, #72]	; (8008e34 <vPortExitCritical+0x50>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10a      	bne.n	8008e08 <vPortExitCritical+0x24>
	__asm volatile
 8008df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df6:	f383 8811 	msr	BASEPRI, r3
 8008dfa:	f3bf 8f6f 	isb	sy
 8008dfe:	f3bf 8f4f 	dsb	sy
 8008e02:	607b      	str	r3, [r7, #4]
}
 8008e04:	bf00      	nop
 8008e06:	e7fe      	b.n	8008e06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008e08:	4b0a      	ldr	r3, [pc, #40]	; (8008e34 <vPortExitCritical+0x50>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	4a09      	ldr	r2, [pc, #36]	; (8008e34 <vPortExitCritical+0x50>)
 8008e10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e12:	4b08      	ldr	r3, [pc, #32]	; (8008e34 <vPortExitCritical+0x50>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d105      	bne.n	8008e26 <vPortExitCritical+0x42>
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	f383 8811 	msr	BASEPRI, r3
}
 8008e24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	2000000c 	.word	0x2000000c
	...

08008e40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e40:	f3ef 8009 	mrs	r0, PSP
 8008e44:	f3bf 8f6f 	isb	sy
 8008e48:	4b15      	ldr	r3, [pc, #84]	; (8008ea0 <pxCurrentTCBConst>)
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	f01e 0f10 	tst.w	lr, #16
 8008e50:	bf08      	it	eq
 8008e52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008e56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e5a:	6010      	str	r0, [r2, #0]
 8008e5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008e60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008e64:	f380 8811 	msr	BASEPRI, r0
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f7fe fdaa 	bl	80079c8 <vTaskSwitchContext>
 8008e74:	f04f 0000 	mov.w	r0, #0
 8008e78:	f380 8811 	msr	BASEPRI, r0
 8008e7c:	bc09      	pop	{r0, r3}
 8008e7e:	6819      	ldr	r1, [r3, #0]
 8008e80:	6808      	ldr	r0, [r1, #0]
 8008e82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e86:	f01e 0f10 	tst.w	lr, #16
 8008e8a:	bf08      	it	eq
 8008e8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008e90:	f380 8809 	msr	PSP, r0
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop
 8008e9c:	f3af 8000 	nop.w

08008ea0 <pxCurrentTCBConst>:
 8008ea0:	200008e8 	.word	0x200008e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ea4:	bf00      	nop
 8008ea6:	bf00      	nop

08008ea8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b082      	sub	sp, #8
 8008eac:	af00      	add	r7, sp, #0
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	607b      	str	r3, [r7, #4]
}
 8008ec0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ec2:	f7fe fcc9 	bl	8007858 <xTaskIncrementTick>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d003      	beq.n	8008ed4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008ecc:	4b06      	ldr	r3, [pc, #24]	; (8008ee8 <SysTick_Handler+0x40>)
 8008ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ed2:	601a      	str	r2, [r3, #0]
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	f383 8811 	msr	BASEPRI, r3
}
 8008ede:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ee0:	bf00      	nop
 8008ee2:	3708      	adds	r7, #8
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}
 8008ee8:	e000ed04 	.word	0xe000ed04

08008eec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008eec:	b480      	push	{r7}
 8008eee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008ef0:	4b0b      	ldr	r3, [pc, #44]	; (8008f20 <vPortSetupTimerInterrupt+0x34>)
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ef6:	4b0b      	ldr	r3, [pc, #44]	; (8008f24 <vPortSetupTimerInterrupt+0x38>)
 8008ef8:	2200      	movs	r2, #0
 8008efa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008efc:	4b0a      	ldr	r3, [pc, #40]	; (8008f28 <vPortSetupTimerInterrupt+0x3c>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a0a      	ldr	r2, [pc, #40]	; (8008f2c <vPortSetupTimerInterrupt+0x40>)
 8008f02:	fba2 2303 	umull	r2, r3, r2, r3
 8008f06:	099b      	lsrs	r3, r3, #6
 8008f08:	4a09      	ldr	r2, [pc, #36]	; (8008f30 <vPortSetupTimerInterrupt+0x44>)
 8008f0a:	3b01      	subs	r3, #1
 8008f0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008f0e:	4b04      	ldr	r3, [pc, #16]	; (8008f20 <vPortSetupTimerInterrupt+0x34>)
 8008f10:	2207      	movs	r2, #7
 8008f12:	601a      	str	r2, [r3, #0]
}
 8008f14:	bf00      	nop
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop
 8008f20:	e000e010 	.word	0xe000e010
 8008f24:	e000e018 	.word	0xe000e018
 8008f28:	20000000 	.word	0x20000000
 8008f2c:	10624dd3 	.word	0x10624dd3
 8008f30:	e000e014 	.word	0xe000e014

08008f34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008f44 <vPortEnableVFP+0x10>
 8008f38:	6801      	ldr	r1, [r0, #0]
 8008f3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008f3e:	6001      	str	r1, [r0, #0]
 8008f40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f42:	bf00      	nop
 8008f44:	e000ed88 	.word	0xe000ed88

08008f48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008f4e:	f3ef 8305 	mrs	r3, IPSR
 8008f52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2b0f      	cmp	r3, #15
 8008f58:	d914      	bls.n	8008f84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008f5a:	4a17      	ldr	r2, [pc, #92]	; (8008fb8 <vPortValidateInterruptPriority+0x70>)
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	4413      	add	r3, r2
 8008f60:	781b      	ldrb	r3, [r3, #0]
 8008f62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008f64:	4b15      	ldr	r3, [pc, #84]	; (8008fbc <vPortValidateInterruptPriority+0x74>)
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	7afa      	ldrb	r2, [r7, #11]
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d20a      	bcs.n	8008f84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f72:	f383 8811 	msr	BASEPRI, r3
 8008f76:	f3bf 8f6f 	isb	sy
 8008f7a:	f3bf 8f4f 	dsb	sy
 8008f7e:	607b      	str	r3, [r7, #4]
}
 8008f80:	bf00      	nop
 8008f82:	e7fe      	b.n	8008f82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008f84:	4b0e      	ldr	r3, [pc, #56]	; (8008fc0 <vPortValidateInterruptPriority+0x78>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008f8c:	4b0d      	ldr	r3, [pc, #52]	; (8008fc4 <vPortValidateInterruptPriority+0x7c>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d90a      	bls.n	8008faa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f98:	f383 8811 	msr	BASEPRI, r3
 8008f9c:	f3bf 8f6f 	isb	sy
 8008fa0:	f3bf 8f4f 	dsb	sy
 8008fa4:	603b      	str	r3, [r7, #0]
}
 8008fa6:	bf00      	nop
 8008fa8:	e7fe      	b.n	8008fa8 <vPortValidateInterruptPriority+0x60>
	}
 8008faa:	bf00      	nop
 8008fac:	3714      	adds	r7, #20
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr
 8008fb6:	bf00      	nop
 8008fb8:	e000e3f0 	.word	0xe000e3f0
 8008fbc:	20001034 	.word	0x20001034
 8008fc0:	e000ed0c 	.word	0xe000ed0c
 8008fc4:	20001038 	.word	0x20001038

08008fc8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b08a      	sub	sp, #40	; 0x28
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008fd4:	f7fe fb74 	bl	80076c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008fd8:	4b5b      	ldr	r3, [pc, #364]	; (8009148 <pvPortMalloc+0x180>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d101      	bne.n	8008fe4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008fe0:	f000 f920 	bl	8009224 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008fe4:	4b59      	ldr	r3, [pc, #356]	; (800914c <pvPortMalloc+0x184>)
 8008fe6:	681a      	ldr	r2, [r3, #0]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	4013      	ands	r3, r2
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	f040 8093 	bne.w	8009118 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d01d      	beq.n	8009034 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ff8:	2208      	movs	r2, #8
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4413      	add	r3, r2
 8008ffe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f003 0307 	and.w	r3, r3, #7
 8009006:	2b00      	cmp	r3, #0
 8009008:	d014      	beq.n	8009034 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f023 0307 	bic.w	r3, r3, #7
 8009010:	3308      	adds	r3, #8
 8009012:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f003 0307 	and.w	r3, r3, #7
 800901a:	2b00      	cmp	r3, #0
 800901c:	d00a      	beq.n	8009034 <pvPortMalloc+0x6c>
	__asm volatile
 800901e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009022:	f383 8811 	msr	BASEPRI, r3
 8009026:	f3bf 8f6f 	isb	sy
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	617b      	str	r3, [r7, #20]
}
 8009030:	bf00      	nop
 8009032:	e7fe      	b.n	8009032 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d06e      	beq.n	8009118 <pvPortMalloc+0x150>
 800903a:	4b45      	ldr	r3, [pc, #276]	; (8009150 <pvPortMalloc+0x188>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	687a      	ldr	r2, [r7, #4]
 8009040:	429a      	cmp	r2, r3
 8009042:	d869      	bhi.n	8009118 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009044:	4b43      	ldr	r3, [pc, #268]	; (8009154 <pvPortMalloc+0x18c>)
 8009046:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009048:	4b42      	ldr	r3, [pc, #264]	; (8009154 <pvPortMalloc+0x18c>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800904e:	e004      	b.n	800905a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009052:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800905a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	429a      	cmp	r2, r3
 8009062:	d903      	bls.n	800906c <pvPortMalloc+0xa4>
 8009064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d1f1      	bne.n	8009050 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800906c:	4b36      	ldr	r3, [pc, #216]	; (8009148 <pvPortMalloc+0x180>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009072:	429a      	cmp	r2, r3
 8009074:	d050      	beq.n	8009118 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009076:	6a3b      	ldr	r3, [r7, #32]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2208      	movs	r2, #8
 800907c:	4413      	add	r3, r2
 800907e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009082:	681a      	ldr	r2, [r3, #0]
 8009084:	6a3b      	ldr	r3, [r7, #32]
 8009086:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800908a:	685a      	ldr	r2, [r3, #4]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	1ad2      	subs	r2, r2, r3
 8009090:	2308      	movs	r3, #8
 8009092:	005b      	lsls	r3, r3, #1
 8009094:	429a      	cmp	r2, r3
 8009096:	d91f      	bls.n	80090d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4413      	add	r3, r2
 800909e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090a0:	69bb      	ldr	r3, [r7, #24]
 80090a2:	f003 0307 	and.w	r3, r3, #7
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d00a      	beq.n	80090c0 <pvPortMalloc+0xf8>
	__asm volatile
 80090aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ae:	f383 8811 	msr	BASEPRI, r3
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	f3bf 8f4f 	dsb	sy
 80090ba:	613b      	str	r3, [r7, #16]
}
 80090bc:	bf00      	nop
 80090be:	e7fe      	b.n	80090be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80090c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c2:	685a      	ldr	r2, [r3, #4]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	1ad2      	subs	r2, r2, r3
 80090c8:	69bb      	ldr	r3, [r7, #24]
 80090ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80090cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80090d2:	69b8      	ldr	r0, [r7, #24]
 80090d4:	f000 f908 	bl	80092e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80090d8:	4b1d      	ldr	r3, [pc, #116]	; (8009150 <pvPortMalloc+0x188>)
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	4a1b      	ldr	r2, [pc, #108]	; (8009150 <pvPortMalloc+0x188>)
 80090e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80090e6:	4b1a      	ldr	r3, [pc, #104]	; (8009150 <pvPortMalloc+0x188>)
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	4b1b      	ldr	r3, [pc, #108]	; (8009158 <pvPortMalloc+0x190>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d203      	bcs.n	80090fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80090f2:	4b17      	ldr	r3, [pc, #92]	; (8009150 <pvPortMalloc+0x188>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a18      	ldr	r2, [pc, #96]	; (8009158 <pvPortMalloc+0x190>)
 80090f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80090fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fc:	685a      	ldr	r2, [r3, #4]
 80090fe:	4b13      	ldr	r3, [pc, #76]	; (800914c <pvPortMalloc+0x184>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	431a      	orrs	r2, r3
 8009104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009106:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800910a:	2200      	movs	r2, #0
 800910c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800910e:	4b13      	ldr	r3, [pc, #76]	; (800915c <pvPortMalloc+0x194>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	3301      	adds	r3, #1
 8009114:	4a11      	ldr	r2, [pc, #68]	; (800915c <pvPortMalloc+0x194>)
 8009116:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009118:	f7fe fae0 	bl	80076dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	f003 0307 	and.w	r3, r3, #7
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00a      	beq.n	800913c <pvPortMalloc+0x174>
	__asm volatile
 8009126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800912a:	f383 8811 	msr	BASEPRI, r3
 800912e:	f3bf 8f6f 	isb	sy
 8009132:	f3bf 8f4f 	dsb	sy
 8009136:	60fb      	str	r3, [r7, #12]
}
 8009138:	bf00      	nop
 800913a:	e7fe      	b.n	800913a <pvPortMalloc+0x172>
	return pvReturn;
 800913c:	69fb      	ldr	r3, [r7, #28]
}
 800913e:	4618      	mov	r0, r3
 8009140:	3728      	adds	r7, #40	; 0x28
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
 8009146:	bf00      	nop
 8009148:	20009044 	.word	0x20009044
 800914c:	20009058 	.word	0x20009058
 8009150:	20009048 	.word	0x20009048
 8009154:	2000903c 	.word	0x2000903c
 8009158:	2000904c 	.word	0x2000904c
 800915c:	20009050 	.word	0x20009050

08009160 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b086      	sub	sp, #24
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d04d      	beq.n	800920e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009172:	2308      	movs	r3, #8
 8009174:	425b      	negs	r3, r3
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	4413      	add	r3, r2
 800917a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	685a      	ldr	r2, [r3, #4]
 8009184:	4b24      	ldr	r3, [pc, #144]	; (8009218 <vPortFree+0xb8>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4013      	ands	r3, r2
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10a      	bne.n	80091a4 <vPortFree+0x44>
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	60fb      	str	r3, [r7, #12]
}
 80091a0:	bf00      	nop
 80091a2:	e7fe      	b.n	80091a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d00a      	beq.n	80091c2 <vPortFree+0x62>
	__asm volatile
 80091ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b0:	f383 8811 	msr	BASEPRI, r3
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	f3bf 8f4f 	dsb	sy
 80091bc:	60bb      	str	r3, [r7, #8]
}
 80091be:	bf00      	nop
 80091c0:	e7fe      	b.n	80091c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	685a      	ldr	r2, [r3, #4]
 80091c6:	4b14      	ldr	r3, [pc, #80]	; (8009218 <vPortFree+0xb8>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4013      	ands	r3, r2
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d01e      	beq.n	800920e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d11a      	bne.n	800920e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	685a      	ldr	r2, [r3, #4]
 80091dc:	4b0e      	ldr	r3, [pc, #56]	; (8009218 <vPortFree+0xb8>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	43db      	mvns	r3, r3
 80091e2:	401a      	ands	r2, r3
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80091e8:	f7fe fa6a 	bl	80076c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	685a      	ldr	r2, [r3, #4]
 80091f0:	4b0a      	ldr	r3, [pc, #40]	; (800921c <vPortFree+0xbc>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4413      	add	r3, r2
 80091f6:	4a09      	ldr	r2, [pc, #36]	; (800921c <vPortFree+0xbc>)
 80091f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80091fa:	6938      	ldr	r0, [r7, #16]
 80091fc:	f000 f874 	bl	80092e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009200:	4b07      	ldr	r3, [pc, #28]	; (8009220 <vPortFree+0xc0>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	3301      	adds	r3, #1
 8009206:	4a06      	ldr	r2, [pc, #24]	; (8009220 <vPortFree+0xc0>)
 8009208:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800920a:	f7fe fa67 	bl	80076dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800920e:	bf00      	nop
 8009210:	3718      	adds	r7, #24
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	20009058 	.word	0x20009058
 800921c:	20009048 	.word	0x20009048
 8009220:	20009054 	.word	0x20009054

08009224 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009224:	b480      	push	{r7}
 8009226:	b085      	sub	sp, #20
 8009228:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800922a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800922e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009230:	4b27      	ldr	r3, [pc, #156]	; (80092d0 <prvHeapInit+0xac>)
 8009232:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f003 0307 	and.w	r3, r3, #7
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00c      	beq.n	8009258 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	3307      	adds	r3, #7
 8009242:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f023 0307 	bic.w	r3, r3, #7
 800924a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800924c:	68ba      	ldr	r2, [r7, #8]
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	1ad3      	subs	r3, r2, r3
 8009252:	4a1f      	ldr	r2, [pc, #124]	; (80092d0 <prvHeapInit+0xac>)
 8009254:	4413      	add	r3, r2
 8009256:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800925c:	4a1d      	ldr	r2, [pc, #116]	; (80092d4 <prvHeapInit+0xb0>)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009262:	4b1c      	ldr	r3, [pc, #112]	; (80092d4 <prvHeapInit+0xb0>)
 8009264:	2200      	movs	r2, #0
 8009266:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	4413      	add	r3, r2
 800926e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009270:	2208      	movs	r2, #8
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	1a9b      	subs	r3, r3, r2
 8009276:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f023 0307 	bic.w	r3, r3, #7
 800927e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	4a15      	ldr	r2, [pc, #84]	; (80092d8 <prvHeapInit+0xb4>)
 8009284:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009286:	4b14      	ldr	r3, [pc, #80]	; (80092d8 <prvHeapInit+0xb4>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	2200      	movs	r2, #0
 800928c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800928e:	4b12      	ldr	r3, [pc, #72]	; (80092d8 <prvHeapInit+0xb4>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	2200      	movs	r2, #0
 8009294:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	68fa      	ldr	r2, [r7, #12]
 800929e:	1ad2      	subs	r2, r2, r3
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80092a4:	4b0c      	ldr	r3, [pc, #48]	; (80092d8 <prvHeapInit+0xb4>)
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	4a0a      	ldr	r2, [pc, #40]	; (80092dc <prvHeapInit+0xb8>)
 80092b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	4a09      	ldr	r2, [pc, #36]	; (80092e0 <prvHeapInit+0xbc>)
 80092ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80092bc:	4b09      	ldr	r3, [pc, #36]	; (80092e4 <prvHeapInit+0xc0>)
 80092be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80092c2:	601a      	str	r2, [r3, #0]
}
 80092c4:	bf00      	nop
 80092c6:	3714      	adds	r7, #20
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr
 80092d0:	2000103c 	.word	0x2000103c
 80092d4:	2000903c 	.word	0x2000903c
 80092d8:	20009044 	.word	0x20009044
 80092dc:	2000904c 	.word	0x2000904c
 80092e0:	20009048 	.word	0x20009048
 80092e4:	20009058 	.word	0x20009058

080092e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80092f0:	4b28      	ldr	r3, [pc, #160]	; (8009394 <prvInsertBlockIntoFreeList+0xac>)
 80092f2:	60fb      	str	r3, [r7, #12]
 80092f4:	e002      	b.n	80092fc <prvInsertBlockIntoFreeList+0x14>
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	60fb      	str	r3, [r7, #12]
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	429a      	cmp	r2, r3
 8009304:	d8f7      	bhi.n	80092f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	68ba      	ldr	r2, [r7, #8]
 8009310:	4413      	add	r3, r2
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	429a      	cmp	r2, r3
 8009316:	d108      	bne.n	800932a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	685a      	ldr	r2, [r3, #4]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	441a      	add	r2, r3
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	68ba      	ldr	r2, [r7, #8]
 8009334:	441a      	add	r2, r3
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	429a      	cmp	r2, r3
 800933c:	d118      	bne.n	8009370 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681a      	ldr	r2, [r3, #0]
 8009342:	4b15      	ldr	r3, [pc, #84]	; (8009398 <prvInsertBlockIntoFreeList+0xb0>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	429a      	cmp	r2, r3
 8009348:	d00d      	beq.n	8009366 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	685a      	ldr	r2, [r3, #4]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	441a      	add	r2, r3
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	601a      	str	r2, [r3, #0]
 8009364:	e008      	b.n	8009378 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009366:	4b0c      	ldr	r3, [pc, #48]	; (8009398 <prvInsertBlockIntoFreeList+0xb0>)
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	601a      	str	r2, [r3, #0]
 800936e:	e003      	b.n	8009378 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681a      	ldr	r2, [r3, #0]
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	429a      	cmp	r2, r3
 800937e:	d002      	beq.n	8009386 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009386:	bf00      	nop
 8009388:	3714      	adds	r7, #20
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop
 8009394:	2000903c 	.word	0x2000903c
 8009398:	20009044 	.word	0x20009044

0800939c <_ZN14ComHandlerTaskC1E6TaskIdPKc>:
#include "main.h"
#include "paradef.h"

ComHandlerTask* ComHandlerTask::mspThis = 0;

ComHandlerTask::ComHandlerTask(TaskId id, const char* name): Task(id, name)
 800939c:	b590      	push	{r4, r7, lr}
 800939e:	b085      	sub	sp, #20
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	60f8      	str	r0, [r7, #12]
 80093a4:	460b      	mov	r3, r1
 80093a6:	607a      	str	r2, [r7, #4]
 80093a8:	72fb      	strb	r3, [r7, #11]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	7af9      	ldrb	r1, [r7, #11]
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	4618      	mov	r0, r3
 80093b2:	f000 fe87 	bl	800a0c4 <_ZN4TaskC1E6TaskIdPKc>
 80093b6:	4a20      	ldr	r2, [pc, #128]	; (8009438 <_ZN14ComHandlerTaskC1E6TaskIdPKc+0x9c>)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	601a      	str	r2, [r3, #0]
{
  mpIsrEventMsg = Message::reserveIsr(MSG_ID_TEMPLATETASK_EVENT, ComHandlerTaskId, 0);
 80093bc:	2200      	movs	r2, #0
 80093be:	2102      	movs	r1, #2
 80093c0:	2003      	movs	r0, #3
 80093c2:	f000 fc39 	bl	8009c38 <_ZN7Message10reserveIsrEhhm>
 80093c6:	4602      	mov	r2, r0
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	629a      	str	r2, [r3, #40]	; 0x28
  mpTimerLed = new Timer(ComHandlerTaskId, TimerComLed);
 80093cc:	200c      	movs	r0, #12
 80093ce:	f001 f8df 	bl	800a590 <_Znwj>
 80093d2:	4603      	mov	r3, r0
 80093d4:	461c      	mov	r4, r3
 80093d6:	2201      	movs	r2, #1
 80093d8:	2102      	movs	r1, #2
 80093da:	4620      	mov	r0, r4
 80093dc:	f000 ffd0 	bl	800a380 <_ZN5TimerC1E6TaskId7TimerId>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	625c      	str	r4, [r3, #36]	; 0x24
  mpTimerLed->setInterval(500);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80093ec:	4618      	mov	r0, r3
 80093ee:	f001 f845 	bl	800a47c <_ZN5Timer11setIntervalEi>
  mpTimerLed->setSingleShot(false);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f6:	2100      	movs	r1, #0
 80093f8:	4618      	mov	r0, r3
 80093fa:	f001 f85d 	bl	800a4b8 <_ZN5Timer13setSingleShotEb>
  mpTimerLed->start();
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009402:	4618      	mov	r0, r3
 8009404:	f001 f86c 	bl	800a4e0 <_ZN5Timer5startEv>

  mpStepper = new Stepper(TIM_CHANNEL_1);
 8009408:	2048      	movs	r0, #72	; 0x48
 800940a:	f001 f8c1 	bl	800a590 <_Znwj>
 800940e:	4603      	mov	r3, r0
 8009410:	461c      	mov	r4, r3
 8009412:	2100      	movs	r1, #0
 8009414:	4620      	mov	r0, r4
 8009416:	f000 f893 	bl	8009540 <_ZN7StepperC1Em>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	62dc      	str	r4, [r3, #44]	; 0x2c
  mpStepper->StartRotation(2*_2PI);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009422:	ed9f 0a06 	vldr	s0, [pc, #24]	; 800943c <_ZN14ComHandlerTaskC1E6TaskIdPKc+0xa0>
 8009426:	4618      	mov	r0, r3
 8009428:	f000 f8ec 	bl	8009604 <_ZN7Stepper13StartRotationEf>

}
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	4618      	mov	r0, r3
 8009430:	3714      	adds	r7, #20
 8009432:	46bd      	mov	sp, r7
 8009434:	bd90      	pop	{r4, r7, pc}
 8009436:	bf00      	nop
 8009438:	0800b97c 	.word	0x0800b97c
 800943c:	41490fd0 	.word	0x41490fd0

08009440 <_ZN14ComHandlerTask8instanceEv>:

ComHandlerTask* ComHandlerTask::instance()
{
 8009440:	b598      	push	{r3, r4, r7, lr}
 8009442:	af00      	add	r7, sp, #0
  if(ComHandlerTask::mspThis == 0)
 8009444:	4b09      	ldr	r3, [pc, #36]	; (800946c <_ZN14ComHandlerTask8instanceEv+0x2c>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d10b      	bne.n	8009464 <_ZN14ComHandlerTask8instanceEv+0x24>
  {
    mspThis = new ComHandlerTask(ComHandlerTaskId, "ComHandlerTask\0");
 800944c:	2030      	movs	r0, #48	; 0x30
 800944e:	f001 f89f 	bl	800a590 <_Znwj>
 8009452:	4603      	mov	r3, r0
 8009454:	461c      	mov	r4, r3
 8009456:	4a06      	ldr	r2, [pc, #24]	; (8009470 <_ZN14ComHandlerTask8instanceEv+0x30>)
 8009458:	2102      	movs	r1, #2
 800945a:	4620      	mov	r0, r4
 800945c:	f7ff ff9e 	bl	800939c <_ZN14ComHandlerTaskC1E6TaskIdPKc>
 8009460:	4b02      	ldr	r3, [pc, #8]	; (800946c <_ZN14ComHandlerTask8instanceEv+0x2c>)
 8009462:	601c      	str	r4, [r3, #0]
  }
  return ComHandlerTask::mspThis;
 8009464:	4b01      	ldr	r3, [pc, #4]	; (800946c <_ZN14ComHandlerTask8instanceEv+0x2c>)
 8009466:	681b      	ldr	r3, [r3, #0]
}
 8009468:	4618      	mov	r0, r3
 800946a:	bd98      	pop	{r3, r4, r7, pc}
 800946c:	2000905c 	.word	0x2000905c
 8009470:	0800b8f8 	.word	0x0800b8f8

08009474 <_ZN14ComHandlerTask13handleMessageEP7Message>:
  mspThis->mpIsrEventMsg->setValue(123);
  mspThis->mpIsrEventMsg->sendMsg();
}

void ComHandlerTask::handleMessage(Message* message)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  switch(message->id())
 800947e:	6838      	ldr	r0, [r7, #0]
 8009480:	f000 fc85 	bl	8009d8e <_ZN7Message2idEv>
 8009484:	4603      	mov	r3, r0
 8009486:	2b01      	cmp	r3, #1
 8009488:	d012      	beq.n	80094b0 <_ZN14ComHandlerTask13handleMessageEP7Message+0x3c>
 800948a:	2b02      	cmp	r3, #2
 800948c:	d000      	beq.n	8009490 <_ZN14ComHandlerTask13handleMessageEP7Message+0x1c>
          break;
      }
      break;
    }
    default:
      break;
 800948e:	e010      	b.n	80094b2 <_ZN14ComHandlerTask13handleMessageEP7Message+0x3e>
      switch(message->data().longword)
 8009490:	6838      	ldr	r0, [r7, #0]
 8009492:	f000 fc94 	bl	8009dbe <_ZN7Message4dataEv>
 8009496:	4603      	mov	r3, r0
 8009498:	60fb      	str	r3, [r7, #12]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	2b01      	cmp	r3, #1
 800949e:	d105      	bne.n	80094ac <_ZN14ComHandlerTask13handleMessageEP7Message+0x38>
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80094a0:	2120      	movs	r1, #32
 80094a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80094a6:	f7f8 fe39 	bl	800211c <HAL_GPIO_TogglePin>
          break;
 80094aa:	e000      	b.n	80094ae <_ZN14ComHandlerTask13handleMessageEP7Message+0x3a>
          break;
 80094ac:	bf00      	nop
      break;
 80094ae:	e000      	b.n	80094b2 <_ZN14ComHandlerTask13handleMessageEP7Message+0x3e>
      break;
 80094b0:	bf00      	nop
  }

}
 80094b2:	bf00      	nop
 80094b4:	3710      	adds	r7, #16
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}
	...

080094bc <_ZN14ComHandlerTaskD1Ev>:
#include "Timer.h"

#include "Stepper.h"


class ComHandlerTask: public Task
 80094bc:	b580      	push	{r7, lr}
 80094be:	b082      	sub	sp, #8
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	4a05      	ldr	r2, [pc, #20]	; (80094dc <_ZN14ComHandlerTaskD1Ev+0x20>)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	601a      	str	r2, [r3, #0]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4618      	mov	r0, r3
 80094ce:	f000 fe45 	bl	800a15c <_ZN4TaskD1Ev>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	4618      	mov	r0, r3
 80094d6:	3708      	adds	r7, #8
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	0800b97c 	.word	0x0800b97c

080094e0 <_ZN14ComHandlerTaskD0Ev>:
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b082      	sub	sp, #8
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f7ff ffe7 	bl	80094bc <_ZN14ComHandlerTaskD1Ev>
 80094ee:	2130      	movs	r1, #48	; 0x30
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f001 f864 	bl	800a5be <_ZdlPvj>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	4618      	mov	r0, r3
 80094fa:	3708      	adds	r7, #8
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}

08009500 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8009500:	b480      	push	{r7}
 8009502:	b083      	sub	sp, #12
 8009504:	af00      	add	r7, sp, #0
 8009506:	ed87 0a01 	vstr	s0, [r7, #4]
 800950a:	edd7 7a01 	vldr	s15, [r7, #4]
 800950e:	eef0 7ae7 	vabs.f32	s15, s15
 8009512:	eeb0 0a67 	vmov.f32	s0, s15
 8009516:	370c      	adds	r7, #12
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr

08009520 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8009520:	b580      	push	{r7, lr}
 8009522:	b082      	sub	sp, #8
 8009524:	af00      	add	r7, sp, #0
 8009526:	ed87 0a01 	vstr	s0, [r7, #4]
 800952a:	ed97 0a01 	vldr	s0, [r7, #4]
 800952e:	f001 f851 	bl	800a5d4 <sqrtf>
 8009532:	eef0 7a40 	vmov.f32	s15, s0
 8009536:	eeb0 0a67 	vmov.f32	s0, s15
 800953a:	3708      	adds	r7, #8
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}

08009540 <_ZN7StepperC1Em>:
#include "Stepper.h"
#include "main.h"
#include "paradef.h"
#include "cmath"

Stepper::Stepper(uint32_t timerChannel) : Iinterruptable()
 8009540:	b580      	push	{r7, lr}
 8009542:	b082      	sub	sp, #8
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	4618      	mov	r0, r3
 800954e:	f7f6 fee9 	bl	8000324 <_ZN14IinterruptableC1Ev>
 8009552:	4a25      	ldr	r2, [pc, #148]	; (80095e8 <_ZN7StepperC1Em+0xa8>)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	601a      	str	r2, [r3, #0]
{
  mTimerChannel = timerChannel;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	683a      	ldr	r2, [r7, #0]
 800955c:	609a      	str	r2, [r3, #8]
  mpTimerHandle = STEPPER_STEP_TIMER_HANDLE;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	4a22      	ldr	r2, [pc, #136]	; (80095ec <_ZN7StepperC1Em+0xac>)
 8009562:	605a      	str	r2, [r3, #4]
  mpGpioStepOutput = GPIOC;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	4a22      	ldr	r2, [pc, #136]	; (80095f0 <_ZN7StepperC1Em+0xb0>)
 8009568:	60da      	str	r2, [r3, #12]
  mGpioPinStepOutput = GPIO_PIN_0;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2201      	movs	r2, #1
 800956e:	821a      	strh	r2, [r3, #16]

  mStepperState = OFF;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	749a      	strb	r2, [r3, #18]
  mRotationState = STANDSTILL;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2200      	movs	r2, #0
 800957a:	74da      	strb	r2, [r3, #19]
  mStepOutputState = OUTPUT_LOW;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  mStartAngularVelocity = 0.1 * PI;     //in rad/s
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4a1b      	ldr	r2, [pc, #108]	; (80095f4 <_ZN7StepperC1Em+0xb4>)
 8009588:	619a      	str	r2, [r3, #24]
  mTargetAngularVelocity = 2 * PI;      //in rad/s
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a1a      	ldr	r2, [pc, #104]	; (80095f8 <_ZN7StepperC1Em+0xb8>)
 800958e:	615a      	str	r2, [r3, #20]
  mAngularAcceleration = 4 * PI;        //in rad/s^2
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	4a1a      	ldr	r2, [pc, #104]	; (80095fc <_ZN7StepperC1Em+0xbc>)
 8009594:	629a      	str	r2, [r3, #40]	; 0x28
  mCurrentAngularVeloctiy = 0;          //in rad/s
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f04f 0200 	mov.w	r2, #0
 800959c:	61da      	str	r2, [r3, #28]
  mStepsRotated = 0;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2200      	movs	r2, #0
 80095a2:	631a      	str	r2, [r3, #48]	; 0x30
  mCurrentRotationAngle = 0;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f04f 0200 	mov.w	r2, #0
 80095aa:	621a      	str	r2, [r3, #32]
  mTargetRotationAngle = 0;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f04f 0200 	mov.w	r2, #0
 80095b2:	625a      	str	r2, [r3, #36]	; 0x24
  mRolloutAngle = PI/10;               //in rad
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4a0f      	ldr	r2, [pc, #60]	; (80095f4 <_ZN7StepperC1Em+0xb4>)
 80095b8:	62da      	str	r2, [r3, #44]	; 0x2c

  mDriverStepFactor = 0.5;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80095c0:	639a      	str	r2, [r3, #56]	; 0x38
  mMotorStepFactor = 1.0/200;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	4a0e      	ldr	r2, [pc, #56]	; (8009600 <_ZN7StepperC1Em+0xc0>)
 80095c6:	63da      	str	r2, [r3, #60]	; 0x3c
  mDriveTrainFactor = mDriverStepFactor * mMotorStepFactor;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80095d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
}
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	4618      	mov	r0, r3
 80095e2:	3708      	adds	r7, #8
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	0800b990 	.word	0x0800b990
 80095ec:	20000840 	.word	0x20000840
 80095f0:	48000800 	.word	0x48000800
 80095f4:	3ea0d973 	.word	0x3ea0d973
 80095f8:	40c90fd0 	.word	0x40c90fd0
 80095fc:	41490fd0 	.word	0x41490fd0
 8009600:	3ba3d70a 	.word	0x3ba3d70a

08009604 <_ZN7Stepper13StartRotationEf>:

void Stepper::StartRotation(float angle)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	ed87 0a00 	vstr	s0, [r7]
  if(mStepperState != ROTATING)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	7c9b      	ldrb	r3, [r3, #18]
 8009614:	2b02      	cmp	r3, #2
 8009616:	f000 8084 	beq.w	8009722 <_ZN7Stepper13StartRotationEf+0x11e>
  {
    mStepperState = ROTATING;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2202      	movs	r2, #2
 800961e:	749a      	strb	r2, [r3, #18]
    mRotationState = ACCELERATING;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2201      	movs	r2, #1
 8009624:	74da      	strb	r2, [r3, #19]
    mTargetRotationAngle = angle;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	683a      	ldr	r2, [r7, #0]
 800962a:	625a      	str	r2, [r3, #36]	; 0x24

    //Zero parameters at start of rotation
    mStepsRotated = 0;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	631a      	str	r2, [r3, #48]	; 0x30
    mCurrentAngularVeloctiy = 0;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f04f 0200 	mov.w	r2, #0
 8009638:	61da      	str	r2, [r3, #28]
    mCurrentRotationAngle = 0;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f04f 0200 	mov.w	r2, #0
 8009640:	621a      	str	r2, [r3, #32]
    mCurrentRotationAngle = 0;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f04f 0200 	mov.w	r2, #0
 8009648:	621a      	str	r2, [r3, #32]

    volatile uint32_t* ptr = &velocitySWV;  //TODO:Remove DEBUG
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	3344      	adds	r3, #68	; 0x44
 800964e:	60fb      	str	r3, [r7, #12]

    uint32_t timerCount = __HAL_TIM_GET_COUNTER(mpTimerHandle);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009658:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(mpTimerHandle, mTimerChannel, timerCount + CalculateTicksUntilNextStep()/2);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	689b      	ldr	r3, [r3, #8]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d10b      	bne.n	800967a <_ZN7Stepper13StartRotationEf+0x76>
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 f8b0 	bl	80097c8 <_ZN7Stepper27CalculateTicksUntilNextStepEv>
 8009668:	4603      	mov	r3, r0
 800966a:	0859      	lsrs	r1, r3, #1
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	68ba      	ldr	r2, [r7, #8]
 8009674:	440a      	add	r2, r1
 8009676:	635a      	str	r2, [r3, #52]	; 0x34
 8009678:	e04a      	b.n	8009710 <_ZN7Stepper13StartRotationEf+0x10c>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	2b04      	cmp	r3, #4
 8009680:	d10b      	bne.n	800969a <_ZN7Stepper13StartRotationEf+0x96>
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f000 f8a0 	bl	80097c8 <_ZN7Stepper27CalculateTicksUntilNextStepEv>
 8009688:	4603      	mov	r3, r0
 800968a:	0859      	lsrs	r1, r3, #1
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	68ba      	ldr	r2, [r7, #8]
 8009694:	440a      	add	r2, r1
 8009696:	639a      	str	r2, [r3, #56]	; 0x38
 8009698:	e03a      	b.n	8009710 <_ZN7Stepper13StartRotationEf+0x10c>
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	2b08      	cmp	r3, #8
 80096a0:	d10b      	bne.n	80096ba <_ZN7Stepper13StartRotationEf+0xb6>
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 f890 	bl	80097c8 <_ZN7Stepper27CalculateTicksUntilNextStepEv>
 80096a8:	4603      	mov	r3, r0
 80096aa:	0859      	lsrs	r1, r3, #1
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	685b      	ldr	r3, [r3, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	68ba      	ldr	r2, [r7, #8]
 80096b4:	440a      	add	r2, r1
 80096b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80096b8:	e02a      	b.n	8009710 <_ZN7Stepper13StartRotationEf+0x10c>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	2b0c      	cmp	r3, #12
 80096c0:	d10b      	bne.n	80096da <_ZN7Stepper13StartRotationEf+0xd6>
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 f880 	bl	80097c8 <_ZN7Stepper27CalculateTicksUntilNextStepEv>
 80096c8:	4603      	mov	r3, r0
 80096ca:	0859      	lsrs	r1, r3, #1
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	440a      	add	r2, r1
 80096d6:	641a      	str	r2, [r3, #64]	; 0x40
 80096d8:	e01a      	b.n	8009710 <_ZN7Stepper13StartRotationEf+0x10c>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	689b      	ldr	r3, [r3, #8]
 80096de:	2b10      	cmp	r3, #16
 80096e0:	d10b      	bne.n	80096fa <_ZN7Stepper13StartRotationEf+0xf6>
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 f870 	bl	80097c8 <_ZN7Stepper27CalculateTicksUntilNextStepEv>
 80096e8:	4603      	mov	r3, r0
 80096ea:	0859      	lsrs	r1, r3, #1
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	68ba      	ldr	r2, [r7, #8]
 80096f4:	440a      	add	r2, r1
 80096f6:	649a      	str	r2, [r3, #72]	; 0x48
 80096f8:	e00a      	b.n	8009710 <_ZN7Stepper13StartRotationEf+0x10c>
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 f864 	bl	80097c8 <_ZN7Stepper27CalculateTicksUntilNextStepEv>
 8009700:	4603      	mov	r3, r0
 8009702:	0859      	lsrs	r1, r3, #1
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	68ba      	ldr	r2, [r7, #8]
 800970c:	440a      	add	r2, r1
 800970e:	64da      	str	r2, [r3, #76]	; 0x4c
    HAL_TIM_OC_Start_IT(mpTimerHandle, mTimerChannel);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	685a      	ldr	r2, [r3, #4]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	4619      	mov	r1, r3
 800971a:	4610      	mov	r0, r2
 800971c:	f7f9 ffae 	bl	800367c <HAL_TIM_OC_Start_IT>
  }
  else
  {
    assert_param(false);
  }
}
 8009720:	e003      	b.n	800972a <_ZN7Stepper13StartRotationEf+0x126>
    assert_param(false);
 8009722:	213d      	movs	r1, #61	; 0x3d
 8009724:	4803      	ldr	r0, [pc, #12]	; (8009734 <_ZN7Stepper13StartRotationEf+0x130>)
 8009726:	f7f7 fda2 	bl	800126e <assert_failed>
}
 800972a:	bf00      	nop
 800972c:	3710      	adds	r7, #16
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
 8009732:	bf00      	nop
 8009734:	0800b908 	.word	0x0800b908

08009738 <_ZN7Stepper12StopRotationEv>:

void Stepper::StopRotation()
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  mStepperState = HOLDING;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2201      	movs	r2, #1
 8009744:	749a      	strb	r2, [r3, #18]
  mRotationState = STANDSTILL;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	74da      	strb	r2, [r3, #19]

  HAL_TIM_OC_Stop_IT(mpTimerHandle, mTimerChannel);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	685a      	ldr	r2, [r3, #4]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	4619      	mov	r1, r3
 8009756:	4610      	mov	r0, r2
 8009758:	f7fa f998 	bl	8003a8c <HAL_TIM_OC_Stop_IT>
}
 800975c:	bf00      	nop
 800975e:	3708      	adds	r7, #8
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <_ZN7Stepper25IsTimeToStartDeceleratingEv>:

bool Stepper::IsTimeToStartDecelerating()
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  float lStopAngle = (mCurrentAngularVeloctiy * mCurrentAngularVeloctiy) / (2 * mAngularAcceleration);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	ed93 7a07 	vldr	s14, [r3, #28]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	edd3 7a07 	vldr	s15, [r3, #28]
 8009778:	ee67 6a27 	vmul.f32	s13, s14, s15
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8009782:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800978a:	edc7 7a03 	vstr	s15, [r7, #12]
  return ( (lStopAngle + mRolloutAngle) >= (mTargetRotationAngle - mCurrentRotationAngle) );
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8009794:	edd7 7a03 	vldr	s15, [r7, #12]
 8009798:	ee37 7a27 	vadd.f32	s14, s14, s15
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	edd3 7a08 	vldr	s15, [r3, #32]
 80097a8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80097ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b4:	bfac      	ite	ge
 80097b6:	2301      	movge	r3, #1
 80097b8:	2300      	movlt	r3, #0
 80097ba:	b2db      	uxtb	r3, r3
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3714      	adds	r7, #20
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr

080097c8 <_ZN7Stepper27CalculateTicksUntilNextStepEv>:

uint32_t Stepper::CalculateTicksUntilNextStep()
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	ed2d 8b02 	vpush	{d8}
 80097ce:	b086      	sub	sp, #24
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  uint32_t lRet = 0;
 80097d4:	2300      	movs	r3, #0
 80097d6:	617b      	str	r3, [r7, #20]
  mCurrentRotationAngle = mStepsRotated * mDriverStepFactor * mMotorStepFactor * _2PI;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097dc:	ee07 3a90 	vmov	s15, r3
 80097e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80097ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80097f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097f8:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80099f0 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x228>
 80097fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	edc3 7a08 	vstr	s15, [r3, #32]

  switch(mRotationState)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	7cdb      	ldrb	r3, [r3, #19]
 800980a:	3b01      	subs	r3, #1
 800980c:	2b03      	cmp	r3, #3
 800980e:	f200 80a8 	bhi.w	8009962 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x19a>
 8009812:	a201      	add	r2, pc, #4	; (adr r2, 8009818 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x50>)
 8009814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009818:	08009829 	.word	0x08009829
 800981c:	08009895 	.word	0x08009895
 8009820:	080098a9 	.word	0x080098a9
 8009824:	08009935 	.word	0x08009935
    {
      case ACCELERATING:
        if(mCurrentAngularVeloctiy < mTargetAngularVelocity)   //We still need to accelerate
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	ed93 7a07 	vldr	s14, [r3, #28]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	edd3 7a05 	vldr	s15, [r3, #20]
 8009834:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800983c:	d51d      	bpl.n	800987a <_ZN7Stepper27CalculateTicksUntilNextStepEv+0xb2>
        {
          mCurrentAngularVeloctiy = mAngularAcceleration *
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	ed93 8a0a 	vldr	s16, [r3, #40]	; 0x28
                                    std::sqrt( (2 * mCurrentRotationAngle) / mAngularAcceleration) +
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	edd3 7a08 	vldr	s15, [r3, #32]
 800984a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8009854:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009858:	eeb0 0a66 	vmov.f32	s0, s13
 800985c:	f7ff fe60 	bl	8009520 <_ZSt4sqrtf>
 8009860:	eef0 7a40 	vmov.f32	s15, s0
          mCurrentAngularVeloctiy = mAngularAcceleration *
 8009864:	ee28 7a27 	vmul.f32	s14, s16, s15
                                    mStartAngularVelocity;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	edd3 7a06 	vldr	s15, [r3, #24]
                                    std::sqrt( (2 * mCurrentRotationAngle) / mAngularAcceleration) +
 800986e:	ee77 7a27 	vadd.f32	s15, s14, s15
          mCurrentAngularVeloctiy = mAngularAcceleration *
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	edc3 7a07 	vstr	s15, [r3, #28]
 8009878:	e002      	b.n	8009880 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0xb8>
        }
        else    //Target velocity reached
        {
          mRotationState = CONSTVELOCITY;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2202      	movs	r2, #2
 800987e:	74da      	strb	r2, [r3, #19]
        }
        if(IsTimeToStartDecelerating()) mRotationState = DECCELERATING;
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f7ff ff6f 	bl	8009764 <_ZN7Stepper25IsTimeToStartDeceleratingEv>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d06c      	beq.n	8009966 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x19e>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2203      	movs	r2, #3
 8009890:	74da      	strb	r2, [r3, #19]
        break;
 8009892:	e068      	b.n	8009966 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x19e>

      case CONSTVELOCITY:
        if(IsTimeToStartDecelerating()) mRotationState = DECCELERATING;
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f7ff ff65 	bl	8009764 <_ZN7Stepper25IsTimeToStartDeceleratingEv>
 800989a:	4603      	mov	r3, r0
 800989c:	2b00      	cmp	r3, #0
 800989e:	d064      	beq.n	800996a <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a2>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2203      	movs	r2, #3
 80098a4:	74da      	strb	r2, [r3, #19]
        break;
 80098a6:	e060      	b.n	800996a <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a2>


      case DECCELERATING:
      {
        float lRemainingAngle = (mTargetRotationAngle - mCurrentRotationAngle - mRolloutAngle);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	edd3 7a08 	vldr	s15, [r3, #32]
 80098b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80098be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098c2:	edc7 7a04 	vstr	s15, [r7, #16]
        if(mCurrentAngularVeloctiy > mStartAngularVelocity)   //We still need to decelerate
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	ed93 7a07 	vldr	s14, [r3, #28]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	edd3 7a06 	vldr	s15, [r3, #24]
 80098d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80098d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098da:	dd27      	ble.n	800992c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x164>
        {
          mCurrentAngularVeloctiy = mAngularAcceleration *
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	ed93 8a0a 	vldr	s16, [r3, #40]	; 0x28
                                    std::sqrt( (2 * lRemainingAngle) / mAngularAcceleration);
 80098e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80098e6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80098f0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80098f4:	eeb0 0a66 	vmov.f32	s0, s13
 80098f8:	f7ff fe12 	bl	8009520 <_ZSt4sqrtf>
 80098fc:	eef0 7a40 	vmov.f32	s15, s0
          mCurrentAngularVeloctiy = mAngularAcceleration *
 8009900:	ee68 7a27 	vmul.f32	s15, s16, s15
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	edc3 7a07 	vstr	s15, [r3, #28]

          if(mCurrentAngularVeloctiy < mStartAngularVelocity) //Limit minimum velocity to prevent large period times
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	ed93 7a07 	vldr	s14, [r3, #28]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	edd3 7a06 	vldr	s15, [r3, #24]
 8009916:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800991a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800991e:	d400      	bmi.n	8009922 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x15a>
        else
        {
          mRotationState = ROLLOUT;
        }
      }
        break;
 8009920:	e024      	b.n	800996c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a4>
            mCurrentAngularVeloctiy = mStartAngularVelocity;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	699a      	ldr	r2, [r3, #24]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	61da      	str	r2, [r3, #28]
        break;
 800992a:	e01f      	b.n	800996c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a4>
          mRotationState = ROLLOUT;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2204      	movs	r2, #4
 8009930:	74da      	strb	r2, [r3, #19]
        break;
 8009932:	e01b      	b.n	800996c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a4>

      case ROLLOUT:
        if(mCurrentRotationAngle >= mTargetRotationAngle)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	ed93 7a08 	vldr	s14, [r3, #32]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8009940:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009948:	da00      	bge.n	800994c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x184>
        {
          mRotationState = STANDSTILL;
          mCurrentAngularVeloctiy = 0;
          StopRotation();
        }
        break;
 800994a:	e00f      	b.n	800996c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a4>
          mRotationState = STANDSTILL;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	74da      	strb	r2, [r3, #19]
          mCurrentAngularVeloctiy = 0;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f04f 0200 	mov.w	r2, #0
 8009958:	61da      	str	r2, [r3, #28]
          StopRotation();
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f7ff feec 	bl	8009738 <_ZN7Stepper12StopRotationEv>
        break;
 8009960:	e004      	b.n	800996c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a4>

      default:
        break;
 8009962:	bf00      	nop
 8009964:	e002      	b.n	800996c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a4>
        break;
 8009966:	bf00      	nop
 8009968:	e000      	b.n	800996c <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x1a4>
        break;
 800996a:	bf00      	nop
    }

  velocitySWV = (uint32_t)(mCurrentAngularVeloctiy*10000);  //TODO:Remove DEBUG
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	edd3 7a07 	vldr	s15, [r3, #28]
 8009972:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80099f4 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x22c>
 8009976:	ee67 7a87 	vmul.f32	s15, s15, s14
 800997a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800997e:	ee17 2a90 	vmov	r2, s15
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	645a      	str	r2, [r3, #68]	; 0x44

  if(mCurrentAngularVeloctiy > 0)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	edd3 7a07 	vldr	s15, [r3, #28]
 800998c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009994:	dd24      	ble.n	80099e0 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x218>
  {
    float lAbsRotationFrequency = std::abs(mCurrentAngularVeloctiy/_2PI);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	edd3 7a07 	vldr	s15, [r3, #28]
 800999c:	eddf 6a14 	vldr	s13, [pc, #80]	; 80099f0 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x228>
 80099a0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80099a4:	eeb0 0a47 	vmov.f32	s0, s14
 80099a8:	f7ff fdaa 	bl	8009500 <_ZSt3absf>
 80099ac:	ed87 0a03 	vstr	s0, [r7, #12]
    lRet = (uint32_t)(STEPPER_TIMER_CNT_FREQUENCY / (lAbsRotationFrequency / mDriveTrainFactor ));
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80099b6:	edd7 6a03 	vldr	s13, [r7, #12]
 80099ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099be:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80099f8 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x230>
 80099c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099ca:	ee17 3a90 	vmov	r3, s15
 80099ce:	617b      	str	r3, [r7, #20]
    if(lRet > 0x0001FFFF)assert_param(false);   //TODO:Remove DEBUG, prevent ticks greater than timer cnt register size
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80099d6:	d303      	bcc.n	80099e0 <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x218>
 80099d8:	2190      	movs	r1, #144	; 0x90
 80099da:	4808      	ldr	r0, [pc, #32]	; (80099fc <_ZN7Stepper27CalculateTicksUntilNextStepEv+0x234>)
 80099dc:	f7f7 fc47 	bl	800126e <assert_failed>
  }

  return lRet;
 80099e0:	697b      	ldr	r3, [r7, #20]
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3718      	adds	r7, #24
 80099e6:	46bd      	mov	sp, r7
 80099e8:	ecbd 8b02 	vpop	{d8}
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	40c90fd0 	.word	0x40c90fd0
 80099f4:	461c4000 	.word	0x461c4000
 80099f8:	48435000 	.word	0x48435000
 80099fc:	0800b908 	.word	0x0800b908

08009a00 <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef>:

void Stepper::OutputCompareIntCb(TIM_HandleTypeDef* htim)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b084      	sub	sp, #16
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	6039      	str	r1, [r7, #0]
  uint32_t lPreviousCompareValue = __HAL_TIM_GET_COMPARE(mpTimerHandle, mTimerChannel);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	689b      	ldr	r3, [r3, #8]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d104      	bne.n	8009a1c <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x1c>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a1a:	e027      	b.n	8009a6c <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x6c>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	2b04      	cmp	r3, #4
 8009a22:	d104      	bne.n	8009a2e <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x2e>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a2c:	e01e      	b.n	8009a6c <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x6c>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	2b08      	cmp	r3, #8
 8009a34:	d104      	bne.n	8009a40 <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x40>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a3e:	e015      	b.n	8009a6c <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x6c>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	2b0c      	cmp	r3, #12
 8009a46:	d104      	bne.n	8009a52 <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x52>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	685b      	ldr	r3, [r3, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a50:	e00c      	b.n	8009a6c <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x6c>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	2b10      	cmp	r3, #16
 8009a58:	d104      	bne.n	8009a64 <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x64>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	685b      	ldr	r3, [r3, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a62:	e003      	b.n	8009a6c <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x6c>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a6c:	60fb      	str	r3, [r7, #12]

  if(mStepOutputState == OUTPUT_LOW){
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d109      	bne.n	8009a8c <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x8c>
    mStepOutputState = OUTPUT_HIGH;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    mStepsRotated += 1;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a84:	1c5a      	adds	r2, r3, #1
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	631a      	str	r2, [r3, #48]	; 0x30
 8009a8a:	e003      	b.n	8009a94 <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x94>
  }
  else mStepOutputState = OUTPUT_LOW;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  HAL_GPIO_WritePin(mpGpioStepOutput, mGpioPinStepOutput, (GPIO_PinState)mStepOutputState);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	68d8      	ldr	r0, [r3, #12]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	8a19      	ldrh	r1, [r3, #16]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	f7f8 fb0a 	bl	80020bc <HAL_GPIO_WritePin>

  uint32_t ticks = CalculateTicksUntilNextStep()/2;
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f7ff fe8d 	bl	80097c8 <_ZN7Stepper27CalculateTicksUntilNextStepEv>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	085b      	lsrs	r3, r3, #1
 8009ab2:	60bb      	str	r3, [r7, #8]

  __HAL_TIM_SET_COMPARE(mpTimerHandle, mTimerChannel, lPreviousCompareValue + ticks);   // Divide by to to get half period step output low and half period step output high
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d107      	bne.n	8009acc <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0xcc>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	68f9      	ldr	r1, [r7, #12]
 8009ac4:	68ba      	ldr	r2, [r7, #8]
 8009ac6:	440a      	add	r2, r1
 8009ac8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8009aca:	e036      	b.n	8009b3a <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x13a>
  __HAL_TIM_SET_COMPARE(mpTimerHandle, mTimerChannel, lPreviousCompareValue + ticks);   // Divide by to to get half period step output low and half period step output high
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	689b      	ldr	r3, [r3, #8]
 8009ad0:	2b04      	cmp	r3, #4
 8009ad2:	d107      	bne.n	8009ae4 <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0xe4>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	68f9      	ldr	r1, [r7, #12]
 8009adc:	68ba      	ldr	r2, [r7, #8]
 8009ade:	440a      	add	r2, r1
 8009ae0:	639a      	str	r2, [r3, #56]	; 0x38
}
 8009ae2:	e02a      	b.n	8009b3a <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x13a>
  __HAL_TIM_SET_COMPARE(mpTimerHandle, mTimerChannel, lPreviousCompareValue + ticks);   // Divide by to to get half period step output low and half period step output high
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	689b      	ldr	r3, [r3, #8]
 8009ae8:	2b08      	cmp	r3, #8
 8009aea:	d107      	bne.n	8009afc <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0xfc>
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	68f9      	ldr	r1, [r7, #12]
 8009af4:	68ba      	ldr	r2, [r7, #8]
 8009af6:	440a      	add	r2, r1
 8009af8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009afa:	e01e      	b.n	8009b3a <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x13a>
  __HAL_TIM_SET_COMPARE(mpTimerHandle, mTimerChannel, lPreviousCompareValue + ticks);   // Divide by to to get half period step output low and half period step output high
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	2b0c      	cmp	r3, #12
 8009b02:	d107      	bne.n	8009b14 <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x114>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68f9      	ldr	r1, [r7, #12]
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	440a      	add	r2, r1
 8009b10:	641a      	str	r2, [r3, #64]	; 0x40
}
 8009b12:	e012      	b.n	8009b3a <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x13a>
  __HAL_TIM_SET_COMPARE(mpTimerHandle, mTimerChannel, lPreviousCompareValue + ticks);   // Divide by to to get half period step output low and half period step output high
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	2b10      	cmp	r3, #16
 8009b1a:	d107      	bne.n	8009b2c <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x12c>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	685b      	ldr	r3, [r3, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	68f9      	ldr	r1, [r7, #12]
 8009b24:	68ba      	ldr	r2, [r7, #8]
 8009b26:	440a      	add	r2, r1
 8009b28:	649a      	str	r2, [r3, #72]	; 0x48
}
 8009b2a:	e006      	b.n	8009b3a <_ZN7Stepper18OutputCompareIntCbEP17TIM_HandleTypeDef+0x13a>
  __HAL_TIM_SET_COMPARE(mpTimerHandle, mTimerChannel, lPreviousCompareValue + ticks);   // Divide by to to get half period step output low and half period step output high
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	68f9      	ldr	r1, [r7, #12]
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	440a      	add	r2, r1
 8009b38:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8009b3a:	bf00      	nop
 8009b3c:	3710      	adds	r7, #16
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
	...

08009b44 <_ZN7StepperD1Ev>:
  OUTPUT_LOW = 0U,
  OUTPUT_HIGH
};


class Stepper : public Iinterruptable
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b082      	sub	sp, #8
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	4a05      	ldr	r2, [pc, #20]	; (8009b64 <_ZN7StepperD1Ev+0x20>)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	601a      	str	r2, [r3, #0]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	4618      	mov	r0, r3
 8009b56:	f7f6 fbfd 	bl	8000354 <_ZN14IinterruptableD1Ev>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3708      	adds	r7, #8
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	0800b990 	.word	0x0800b990

08009b68 <_ZN7StepperD0Ev>:
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b082      	sub	sp, #8
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f7ff ffe7 	bl	8009b44 <_ZN7StepperD1Ev>
 8009b76:	2148      	movs	r1, #72	; 0x48
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fd20 	bl	800a5be <_ZdlPvj>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	4618      	mov	r0, r3
 8009b82:	3708      	adds	r7, #8
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <app_init>:
#include "ComHandlerTask.h"

int app_init_done = 0;

void app_init()
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	af00      	add	r7, sp, #0
  /////////////////    create tasks

  ComHandlerTask::instance();
 8009b8c:	f7ff fc58 	bl	8009440 <_ZN14ComHandlerTask8instanceEv>
//  lpMsg = Message::reserve(MSG_ID_START, LopTaskId);
//  lpMsg->sendMsg();
//
//  SET_BLUE_STATE_LED(LED_OFF);
//  app_init_done = 1;
}
 8009b90:	bf00      	nop
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <_ZN7MessageC1Ev>:
#include <stdio.h>


MsgPool* Message::mspPool = 0;

Message::Message()
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
{

}
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	370c      	adds	r7, #12
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba8:	4770      	bx	lr
	...

08009bac <_ZN7Message4initEP7MsgPool>:

void Message::init(MsgPool* pPool)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b083      	sub	sp, #12
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  Message::mspPool = pPool;
 8009bb4:	4a04      	ldr	r2, [pc, #16]	; (8009bc8 <_ZN7Message4initEP7MsgPool+0x1c>)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6013      	str	r3, [r2, #0]
}
 8009bba:	bf00      	nop
 8009bbc:	370c      	adds	r7, #12
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr
 8009bc6:	bf00      	nop
 8009bc8:	20009060 	.word	0x20009060

08009bcc <_ZN7Message7reserveEhh9DataUnion>:
  configASSERT(pMsg && lpSharedMem);
  return pMsg;
}

Message* Message::reserve(uint8_t id, uint8_t destination, DataUnion data)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	603a      	str	r2, [r7, #0]
 8009bd6:	71fb      	strb	r3, [r7, #7]
 8009bd8:	460b      	mov	r3, r1
 8009bda:	71bb      	strb	r3, [r7, #6]
  Message* pMsg = Message::mspPool->resMsg();
 8009bdc:	f000 f99e 	bl	8009f1c <_ZN7MsgPool6resMsgEv>
 8009be0:	60f8      	str	r0, [r7, #12]
  pMsg->mMsg.DataMsg.Id = id;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	79fa      	ldrb	r2, [r7, #7]
 8009be6:	701a      	strb	r2, [r3, #0]
  pMsg->mMsg.DataMsg.Type = MsgData;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2201      	movs	r2, #1
 8009bec:	705a      	strb	r2, [r3, #1]
  pMsg->mMsg.DataMsg.DestAddr = destination;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	79ba      	ldrb	r2, [r7, #6]
 8009bf2:	709a      	strb	r2, [r3, #2]
  pMsg->mMsg.DataMsg.SrcAddr = TaskList::getTaskId(xTaskGetCurrentTaskHandle());
 8009bf4:	f7fe f986 	bl	8007f04 <xTaskGetCurrentTaskHandle>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f000 fb6e 	bl	800a2dc <_ZN8TaskList9getTaskIdEP19tskTaskControlBlock>
 8009c00:	4603      	mov	r3, r0
 8009c02:	461a      	mov	r2, r3
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	70da      	strb	r2, [r3, #3]
  pMsg->mMsg.DataMsg.Data = data;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	3304      	adds	r3, #4
 8009c0c:	463a      	mov	r2, r7
 8009c0e:	6810      	ldr	r0, [r2, #0]
 8009c10:	6018      	str	r0, [r3, #0]
  configASSERT(pMsg);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d10a      	bne.n	8009c2e <_ZN7Message7reserveEhh9DataUnion+0x62>
	__asm volatile
 8009c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c1c:	f383 8811 	msr	BASEPRI, r3
 8009c20:	f3bf 8f6f 	isb	sy
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	60bb      	str	r3, [r7, #8]
}
 8009c2a:	bf00      	nop
 8009c2c:	e7fe      	b.n	8009c2c <_ZN7Message7reserveEhh9DataUnion+0x60>
  return pMsg;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3710      	adds	r7, #16
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <_ZN7Message10reserveIsrEhhm>:

Message* Message::reserveIsr(uint8_t id, uint8_t destination, uint32_t isr_value)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	4603      	mov	r3, r0
 8009c40:	603a      	str	r2, [r7, #0]
 8009c42:	71fb      	strb	r3, [r7, #7]
 8009c44:	460b      	mov	r3, r1
 8009c46:	71bb      	strb	r3, [r7, #6]
  Message* pMsg = Message::mspPool->resMsg();
 8009c48:	f000 f968 	bl	8009f1c <_ZN7MsgPool6resMsgEv>
 8009c4c:	60f8      	str	r0, [r7, #12]
  pMsg->mMsg.IsrMsg.Id = id;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	79fa      	ldrb	r2, [r7, #7]
 8009c52:	701a      	strb	r2, [r3, #0]
  pMsg->mMsg.IsrMsg.Type = MsgIsr;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2203      	movs	r2, #3
 8009c58:	705a      	strb	r2, [r3, #1]
  pMsg->mMsg.IsrMsg.DestAddr = destination;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	79ba      	ldrb	r2, [r7, #6]
 8009c5e:	709a      	strb	r2, [r3, #2]
  pMsg->mMsg.IsrMsg.Value = isr_value;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	683a      	ldr	r2, [r7, #0]
 8009c64:	f8c3 2003 	str.w	r2, [r3, #3]
  configASSERT(pMsg);
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d10a      	bne.n	8009c84 <_ZN7Message10reserveIsrEhhm+0x4c>
	__asm volatile
 8009c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c72:	f383 8811 	msr	BASEPRI, r3
 8009c76:	f3bf 8f6f 	isb	sy
 8009c7a:	f3bf 8f4f 	dsb	sy
 8009c7e:	60bb      	str	r3, [r7, #8]
}
 8009c80:	bf00      	nop
 8009c82:	e7fe      	b.n	8009c82 <_ZN7Message10reserveIsrEhhm+0x4a>
  return pMsg;
 8009c84:	68fb      	ldr	r3, [r7, #12]
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3710      	adds	r7, #16
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}

08009c8e <_ZN7Message7sendMsgEv>:

void Message::sendMsg()
{
 8009c8e:	b580      	push	{r7, lr}
 8009c90:	b088      	sub	sp, #32
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	6078      	str	r0, [r7, #4]
  QueueHandle_t lDestQueue = TaskList::getQueue((TaskId)mMsg.NoneMsg.DestAddr);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	789b      	ldrb	r3, [r3, #2]
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f000 fb46 	bl	800a32c <_ZN8TaskList8getQueueE6TaskId>
 8009ca0:	61b8      	str	r0, [r7, #24]
  Message* lpMessage = this;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	613b      	str	r3, [r7, #16]
  if(lDestQueue)
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d02d      	beq.n	8009d08 <_ZN7Message7sendMsgEv+0x7a>
  {
    BaseType_t lRes;
    if(lpMessage->type() == MsgIsr)
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f000 f879 	bl	8009da6 <_ZN7Message4typeEv>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	2b03      	cmp	r3, #3
 8009cb8:	bf0c      	ite	eq
 8009cba:	2301      	moveq	r3, #1
 8009cbc:	2300      	movne	r3, #0
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d00b      	beq.n	8009cdc <_ZN7Message7sendMsgEv+0x4e>
    {
      BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	60fb      	str	r3, [r7, #12]
      lRes = xQueueSendFromISR(lDestQueue, &lpMessage, &xHigherPriorityTaskWoken);
 8009cc8:	f107 020c 	add.w	r2, r7, #12
 8009ccc:	f107 0110 	add.w	r1, r7, #16
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	69b8      	ldr	r0, [r7, #24]
 8009cd4:	f7fc fddc 	bl	8006890 <xQueueGenericSendFromISR>
 8009cd8:	61f8      	str	r0, [r7, #28]
 8009cda:	e007      	b.n	8009cec <_ZN7Message7sendMsgEv+0x5e>
    }
    else
    {
      lRes = xQueueSend(lDestQueue, &lpMessage, (TickType_t) 0);
 8009cdc:	f107 0110 	add.w	r1, r7, #16
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	69b8      	ldr	r0, [r7, #24]
 8009ce6:	f7fc fcd5 	bl	8006694 <xQueueGenericSend>
 8009cea:	61f8      	str	r0, [r7, #28]
    }
    configASSERT(lRes == 1);
 8009cec:	69fb      	ldr	r3, [r7, #28]
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d00d      	beq.n	8009d0e <_ZN7Message7sendMsgEv+0x80>
	__asm volatile
 8009cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf6:	f383 8811 	msr	BASEPRI, r3
 8009cfa:	f3bf 8f6f 	isb	sy
 8009cfe:	f3bf 8f4f 	dsb	sy
 8009d02:	617b      	str	r3, [r7, #20]
}
 8009d04:	bf00      	nop
 8009d06:	e7fe      	b.n	8009d06 <_ZN7Message7sendMsgEv+0x78>
  }
  else
  {
    freeMsg();
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 f804 	bl	8009d16 <_ZN7Message7freeMsgEv>
  }
}
 8009d0e:	bf00      	nop
 8009d10:	3720      	adds	r7, #32
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}

08009d16 <_ZN7Message7freeMsgEv>:


void Message::freeMsg()
{
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b082      	sub	sp, #8
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
  switch(type())
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 f841 	bl	8009da6 <_ZN7Message4typeEv>
 8009d24:	4603      	mov	r3, r0
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d01d      	beq.n	8009d66 <_ZN7Message7freeMsgEv+0x50>
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	d125      	bne.n	8009d7a <_ZN7Message7freeMsgEv+0x64>
  {
    case MsgMem:
    {
      if(mMsg.MemMsg.Memory)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d023      	beq.n	8009d7e <_ZN7Message7freeMsgEv+0x68>
      {
        vPortFree(mMsg.MemMsg.Memory->memory);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f7ff fa0f 	bl	8009160 <vPortFree>
        delete mMsg.MemMsg.Memory;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d003      	beq.n	8009d52 <_ZN7Message7freeMsgEv+0x3c>
 8009d4a:	2108      	movs	r1, #8
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f000 fc36 	bl	800a5be <_ZdlPvj>
        mMsg.MemMsg.Memory = 0;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2200      	movs	r2, #0
 8009d56:	711a      	strb	r2, [r3, #4]
 8009d58:	2200      	movs	r2, #0
 8009d5a:	715a      	strb	r2, [r3, #5]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	719a      	strb	r2, [r3, #6]
 8009d60:	2200      	movs	r2, #0
 8009d62:	71da      	strb	r2, [r3, #7]
      }
      break;
 8009d64:	e00b      	b.n	8009d7e <_ZN7Message7freeMsgEv+0x68>
    }
    case MsgData:
    {
      mMsg.DataMsg.Data.longword = 0;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	711a      	strb	r2, [r3, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	715a      	strb	r2, [r3, #5]
 8009d70:	2200      	movs	r2, #0
 8009d72:	719a      	strb	r2, [r3, #6]
 8009d74:	2200      	movs	r2, #0
 8009d76:	71da      	strb	r2, [r3, #7]
      break;
 8009d78:	e002      	b.n	8009d80 <_ZN7Message7freeMsgEv+0x6a>
    }
    default:
      break;
 8009d7a:	bf00      	nop
 8009d7c:	e000      	b.n	8009d80 <_ZN7Message7freeMsgEv+0x6a>
      break;
 8009d7e:	bf00      	nop
  }

  Message::mspPool->freeMsg(this);
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f000 f905 	bl	8009f90 <_ZN7MsgPool7freeMsgEP7Message>
}
 8009d86:	bf00      	nop
 8009d88:	3708      	adds	r7, #8
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}

08009d8e <_ZN7Message2idEv>:

uint8_t Message::id()
{
 8009d8e:	b480      	push	{r7}
 8009d90:	b083      	sub	sp, #12
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	6078      	str	r0, [r7, #4]
  return mMsg.NoneMsg.Id;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	781b      	ldrb	r3, [r3, #0]
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	370c      	adds	r7, #12
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr

08009da6 <_ZN7Message4typeEv>:
{
  return mMsg.NoneMsg.DestAddr;
}

uint8_t Message::type()
{
 8009da6:	b480      	push	{r7}
 8009da8:	b083      	sub	sp, #12
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
  return mMsg.NoneMsg.Type;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	785b      	ldrb	r3, [r3, #1]
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	370c      	adds	r7, #12
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <_ZN7Message4dataEv>:

DataUnion Message::data()
{
 8009dbe:	b480      	push	{r7}
 8009dc0:	b085      	sub	sp, #20
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
  DataUnion lRetval;
  lRetval.longword = (uint32_t)(-1);
 8009dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8009dca:	60bb      	str	r3, [r7, #8]
  if(mMsg.DataMsg.Type == MsgData)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	785b      	ldrb	r3, [r3, #1]
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d105      	bne.n	8009de0 <_ZN7Message4dataEv+0x22>
  {
    lRetval = mMsg.DataMsg.Data;
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	f107 0308 	add.w	r3, r7, #8
 8009dda:	3204      	adds	r2, #4
 8009ddc:	6810      	ldr	r0, [r2, #0]
 8009dde:	6018      	str	r0, [r3, #0]
  }
  return lRetval;
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	60fb      	str	r3, [r7, #12]
 8009de4:	2300      	movs	r3, #0
 8009de6:	7b3a      	ldrb	r2, [r7, #12]
 8009de8:	f362 0307 	bfi	r3, r2, #0, #8
 8009dec:	7b7a      	ldrb	r2, [r7, #13]
 8009dee:	f362 230f 	bfi	r3, r2, #8, #8
 8009df2:	7bba      	ldrb	r2, [r7, #14]
 8009df4:	f362 4317 	bfi	r3, r2, #16, #8
 8009df8:	7bfa      	ldrb	r2, [r7, #15]
 8009dfa:	f362 631f 	bfi	r3, r2, #24, #8
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3714      	adds	r7, #20
 8009e02:	46bd      	mov	sp, r7
 8009e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e08:	4770      	bx	lr

08009e0a <MsgPool_init>:
#include "os_init.h"
#include "MsgPool.h"


void MsgPool_init()
{
 8009e0a:	b580      	push	{r7, lr}
 8009e0c:	af00      	add	r7, sp, #0
  Message::init(MsgPool::instance());
 8009e0e:	f000 f86f 	bl	8009ef0 <_ZN7MsgPool8instanceEv>
 8009e12:	4603      	mov	r3, r0
 8009e14:	4618      	mov	r0, r3
 8009e16:	f7ff fec9 	bl	8009bac <_ZN7Message4initEP7MsgPool>
}
 8009e1a:	bf00      	nop
 8009e1c:	bd80      	pop	{r7, pc}
	...

08009e20 <_ZN7MsgPoolC1Ev>:

MsgPool* MsgPool::mspThis = 0;

MsgPool::MsgPool()
 8009e20:	b590      	push	{r4, r7, lr}
 8009e22:	b085      	sub	sp, #20
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
 8009e28:	4a14      	ldr	r2, [pc, #80]	; (8009e7c <_ZN7MsgPoolC1Ev+0x5c>)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	601a      	str	r2, [r3, #0]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	33cc      	adds	r3, #204	; 0xcc
 8009e32:	4618      	mov	r0, r3
 8009e34:	f000 f8e8 	bl	800a008 <_ZN5MutexC1Ev>
{
  for(int i = 0; i < MSG_POOL_SIZE; ++i)
 8009e38:	2300      	movs	r3, #0
 8009e3a:	60fb      	str	r3, [r7, #12]
 8009e3c:	e015      	b.n	8009e6a <_ZN7MsgPoolC1Ev+0x4a>
  {
    mPool[i].mMsg = new Message;
 8009e3e:	2008      	movs	r0, #8
 8009e40:	f000 fba6 	bl	800a590 <_Znwj>
 8009e44:	4603      	mov	r3, r0
 8009e46:	461c      	mov	r4, r3
 8009e48:	4620      	mov	r0, r4
 8009e4a:	f7ff fea3 	bl	8009b94 <_ZN7MessageC1Ev>
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	00db      	lsls	r3, r3, #3
 8009e54:	4413      	add	r3, r2
 8009e56:	605c      	str	r4, [r3, #4]
    mPool[i].mUsed = false;
 8009e58:	687a      	ldr	r2, [r7, #4]
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	00db      	lsls	r3, r3, #3
 8009e5e:	4413      	add	r3, r2
 8009e60:	2200      	movs	r2, #0
 8009e62:	721a      	strb	r2, [r3, #8]
  for(int i = 0; i < MSG_POOL_SIZE; ++i)
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	3301      	adds	r3, #1
 8009e68:	60fb      	str	r3, [r7, #12]
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2b18      	cmp	r3, #24
 8009e6e:	dde6      	ble.n	8009e3e <_ZN7MsgPoolC1Ev+0x1e>
  }

}
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4618      	mov	r0, r3
 8009e74:	3714      	adds	r7, #20
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd90      	pop	{r4, r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	0800b9a4 	.word	0x0800b9a4

08009e80 <_ZN7MsgPoolD1Ev>:

MsgPool::~MsgPool()
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	4a10      	ldr	r2, [pc, #64]	; (8009ecc <_ZN7MsgPoolD1Ev+0x4c>)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	601a      	str	r2, [r3, #0]
{
  for(int i = 0; i < MSG_POOL_SIZE; ++i)
 8009e8e:	2300      	movs	r3, #0
 8009e90:	60fb      	str	r3, [r7, #12]
 8009e92:	e00d      	b.n	8009eb0 <_ZN7MsgPoolD1Ev+0x30>
  {
    delete mPool[i].mMsg;
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	00db      	lsls	r3, r3, #3
 8009e9a:	4413      	add	r3, r2
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d003      	beq.n	8009eaa <_ZN7MsgPoolD1Ev+0x2a>
 8009ea2:	2108      	movs	r1, #8
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f000 fb8a 	bl	800a5be <_ZdlPvj>
  for(int i = 0; i < MSG_POOL_SIZE; ++i)
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	3301      	adds	r3, #1
 8009eae:	60fb      	str	r3, [r7, #12]
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2b18      	cmp	r3, #24
 8009eb4:	ddee      	ble.n	8009e94 <_ZN7MsgPoolD1Ev+0x14>
MsgPool::~MsgPool()
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	33cc      	adds	r3, #204	; 0xcc
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f000 f8b8 	bl	800a030 <_ZN5MutexD1Ev>
  }
}
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3710      	adds	r7, #16
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	bf00      	nop
 8009ecc:	0800b9a4 	.word	0x0800b9a4

08009ed0 <_ZN7MsgPoolD0Ev>:
MsgPool::~MsgPool()
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b082      	sub	sp, #8
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
}
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f7ff ffd1 	bl	8009e80 <_ZN7MsgPoolD1Ev>
 8009ede:	21d8      	movs	r1, #216	; 0xd8
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 fb6c 	bl	800a5be <_ZdlPvj>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3708      	adds	r7, #8
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <_ZN7MsgPool8instanceEv>:

MsgPool* MsgPool::instance()
{
 8009ef0:	b598      	push	{r3, r4, r7, lr}
 8009ef2:	af00      	add	r7, sp, #0
  if(mspThis == 0)
 8009ef4:	4b08      	ldr	r3, [pc, #32]	; (8009f18 <_ZN7MsgPool8instanceEv+0x28>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d109      	bne.n	8009f10 <_ZN7MsgPool8instanceEv+0x20>
  {
    mspThis = new MsgPool;
 8009efc:	20d8      	movs	r0, #216	; 0xd8
 8009efe:	f000 fb47 	bl	800a590 <_Znwj>
 8009f02:	4603      	mov	r3, r0
 8009f04:	461c      	mov	r4, r3
 8009f06:	4620      	mov	r0, r4
 8009f08:	f7ff ff8a 	bl	8009e20 <_ZN7MsgPoolC1Ev>
 8009f0c:	4b02      	ldr	r3, [pc, #8]	; (8009f18 <_ZN7MsgPool8instanceEv+0x28>)
 8009f0e:	601c      	str	r4, [r3, #0]
  }
  return mspThis;
 8009f10:	4b01      	ldr	r3, [pc, #4]	; (8009f18 <_ZN7MsgPool8instanceEv+0x28>)
 8009f12:	681b      	ldr	r3, [r3, #0]
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	bd98      	pop	{r3, r4, r7, pc}
 8009f18:	20009064 	.word	0x20009064

08009f1c <_ZN7MsgPool6resMsgEv>:

Message* MsgPool::resMsg()
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b082      	sub	sp, #8
 8009f20:	af00      	add	r7, sp, #0
  Message* lpRetVal = 0;
 8009f22:	2300      	movs	r3, #0
 8009f24:	607b      	str	r3, [r7, #4]
  mspThis->mMutex.lock();
 8009f26:	4b19      	ldr	r3, [pc, #100]	; (8009f8c <_ZN7MsgPool6resMsgEv+0x70>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	33cc      	adds	r3, #204	; 0xcc
 8009f2c:	2101      	movs	r1, #1
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f000 f8a2 	bl	800a078 <_ZN5Mutex4lockEh>
  for (int i = 0; i < MSG_POOL_SIZE; ++i)
 8009f34:	2300      	movs	r3, #0
 8009f36:	603b      	str	r3, [r7, #0]
 8009f38:	e019      	b.n	8009f6e <_ZN7MsgPool6resMsgEv+0x52>
  {
    if(mspThis->mPool[i].mUsed == false)
 8009f3a:	4b14      	ldr	r3, [pc, #80]	; (8009f8c <_ZN7MsgPool6resMsgEv+0x70>)
 8009f3c:	681a      	ldr	r2, [r3, #0]
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	00db      	lsls	r3, r3, #3
 8009f42:	4413      	add	r3, r2
 8009f44:	7a1b      	ldrb	r3, [r3, #8]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d10e      	bne.n	8009f68 <_ZN7MsgPool6resMsgEv+0x4c>
    {
      mspThis->mPool[i].mUsed = true;
 8009f4a:	4b10      	ldr	r3, [pc, #64]	; (8009f8c <_ZN7MsgPool6resMsgEv+0x70>)
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	00db      	lsls	r3, r3, #3
 8009f52:	4413      	add	r3, r2
 8009f54:	2201      	movs	r2, #1
 8009f56:	721a      	strb	r2, [r3, #8]
      lpRetVal = mspThis->mPool[i].mMsg;
 8009f58:	4b0c      	ldr	r3, [pc, #48]	; (8009f8c <_ZN7MsgPool6resMsgEv+0x70>)
 8009f5a:	681a      	ldr	r2, [r3, #0]
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	00db      	lsls	r3, r3, #3
 8009f60:	4413      	add	r3, r2
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	607b      	str	r3, [r7, #4]
      break;
 8009f66:	e005      	b.n	8009f74 <_ZN7MsgPool6resMsgEv+0x58>
  for (int i = 0; i < MSG_POOL_SIZE; ++i)
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	603b      	str	r3, [r7, #0]
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	2b18      	cmp	r3, #24
 8009f72:	dde2      	ble.n	8009f3a <_ZN7MsgPool6resMsgEv+0x1e>
    }
  }
  mspThis->mMutex.unlock();
 8009f74:	4b05      	ldr	r3, [pc, #20]	; (8009f8c <_ZN7MsgPool6resMsgEv+0x70>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	33cc      	adds	r3, #204	; 0xcc
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f000 f890 	bl	800a0a0 <_ZN5Mutex6unlockEv>
  return lpRetVal;
 8009f80:	687b      	ldr	r3, [r7, #4]
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3708      	adds	r7, #8
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop
 8009f8c:	20009064 	.word	0x20009064

08009f90 <_ZN7MsgPool7freeMsgEP7Message>:

void MsgPool::freeMsg(Message* p_msg)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  if(p_msg->type() != MsgIsr)
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f7ff ff04 	bl	8009da6 <_ZN7Message4typeEv>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	2b03      	cmp	r3, #3
 8009fa2:	bf14      	ite	ne
 8009fa4:	2301      	movne	r3, #1
 8009fa6:	2300      	moveq	r3, #0
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d026      	beq.n	8009ffc <_ZN7MsgPool7freeMsgEP7Message+0x6c>
  {
    mspThis->mMutex.lock();
 8009fae:	4b15      	ldr	r3, [pc, #84]	; (800a004 <_ZN7MsgPool7freeMsgEP7Message+0x74>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	33cc      	adds	r3, #204	; 0xcc
 8009fb4:	2101      	movs	r1, #1
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f000 f85e 	bl	800a078 <_ZN5Mutex4lockEh>
    for (int i = 0; i < MSG_POOL_SIZE; ++i)
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	60fb      	str	r3, [r7, #12]
 8009fc0:	e013      	b.n	8009fea <_ZN7MsgPool7freeMsgEP7Message+0x5a>
    {
      if(mspThis->mPool[i].mMsg == p_msg)
 8009fc2:	4b10      	ldr	r3, [pc, #64]	; (800a004 <_ZN7MsgPool7freeMsgEP7Message+0x74>)
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	00db      	lsls	r3, r3, #3
 8009fca:	4413      	add	r3, r2
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	687a      	ldr	r2, [r7, #4]
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	d107      	bne.n	8009fe4 <_ZN7MsgPool7freeMsgEP7Message+0x54>
      {
        mspThis->mPool[i].mUsed = false;
 8009fd4:	4b0b      	ldr	r3, [pc, #44]	; (800a004 <_ZN7MsgPool7freeMsgEP7Message+0x74>)
 8009fd6:	681a      	ldr	r2, [r3, #0]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	00db      	lsls	r3, r3, #3
 8009fdc:	4413      	add	r3, r2
 8009fde:	2200      	movs	r2, #0
 8009fe0:	721a      	strb	r2, [r3, #8]
        break;
 8009fe2:	e005      	b.n	8009ff0 <_ZN7MsgPool7freeMsgEP7Message+0x60>
    for (int i = 0; i < MSG_POOL_SIZE; ++i)
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	60fb      	str	r3, [r7, #12]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	2b18      	cmp	r3, #24
 8009fee:	dde8      	ble.n	8009fc2 <_ZN7MsgPool7freeMsgEP7Message+0x32>
      }
    }
    mspThis->mMutex.unlock();
 8009ff0:	4b04      	ldr	r3, [pc, #16]	; (800a004 <_ZN7MsgPool7freeMsgEP7Message+0x74>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	33cc      	adds	r3, #204	; 0xcc
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f000 f852 	bl	800a0a0 <_ZN5Mutex6unlockEv>
  }
}
 8009ffc:	bf00      	nop
 8009ffe:	3710      	adds	r7, #16
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	20009064 	.word	0x20009064

0800a008 <_ZN5MutexC1Ev>:
 *      Author: axel
 */

#include <Mutex.h>

Mutex::Mutex()
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	4a06      	ldr	r2, [pc, #24]	; (800a02c <_ZN5MutexC1Ev+0x24>)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	601a      	str	r2, [r3, #0]
{
  mMutex = xSemaphoreCreateMutex();
 800a016:	2001      	movs	r0, #1
 800a018:	f7fc fb23 	bl	8006662 <xQueueCreateMutex>
 800a01c:	4602      	mov	r2, r0
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	605a      	str	r2, [r3, #4]
}
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	4618      	mov	r0, r3
 800a026:	3708      	adds	r7, #8
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}
 800a02c:	0800b9b4 	.word	0x0800b9b4

0800a030 <_ZN5MutexD1Ev>:

Mutex::~Mutex()
 800a030:	b580      	push	{r7, lr}
 800a032:	b082      	sub	sp, #8
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
 800a038:	4a06      	ldr	r2, [pc, #24]	; (800a054 <_ZN5MutexD1Ev+0x24>)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	601a      	str	r2, [r3, #0]
{
  vSemaphoreDelete(mMutex);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	685b      	ldr	r3, [r3, #4]
 800a042:	4618      	mov	r0, r3
 800a044:	f7fc feac 	bl	8006da0 <vQueueDelete>
}
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4618      	mov	r0, r3
 800a04c:	3708      	adds	r7, #8
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	0800b9b4 	.word	0x0800b9b4

0800a058 <_ZN5MutexD0Ev>:
Mutex::~Mutex()
 800a058:	b580      	push	{r7, lr}
 800a05a:	b082      	sub	sp, #8
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
}
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7ff ffe5 	bl	800a030 <_ZN5MutexD1Ev>
 800a066:	210c      	movs	r1, #12
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 faa8 	bl	800a5be <_ZdlPvj>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4618      	mov	r0, r3
 800a072:	3708      	adds	r7, #8
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <_ZN5Mutex4lockEh>:

void Mutex::lock(uint8_t causedLockId)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	460b      	mov	r3, r1
 800a082:	70fb      	strb	r3, [r7, #3]
  xSemaphoreTake(mMutex, portMAX_DELAY);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	685b      	ldr	r3, [r3, #4]
 800a088:	f04f 31ff 	mov.w	r1, #4294967295
 800a08c:	4618      	mov	r0, r3
 800a08e:	f7fc fd7b 	bl	8006b88 <xQueueSemaphoreTake>
  mCausedLockId = causedLockId;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	78fa      	ldrb	r2, [r7, #3]
 800a096:	721a      	strb	r2, [r3, #8]
}
 800a098:	bf00      	nop
 800a09a:	3708      	adds	r7, #8
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <_ZN5Mutex6unlockEv>:

void Mutex::unlock()
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  xSemaphoreGive(mMutex);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6858      	ldr	r0, [r3, #4]
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	2100      	movs	r1, #0
 800a0b2:	f7fc faef 	bl	8006694 <xQueueGenericSend>
  mCausedLockId = 0;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	721a      	strb	r2, [r3, #8]
}
 800a0bc:	bf00      	nop
 800a0be:	3708      	adds	r7, #8
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}

0800a0c4 <_ZN4TaskC1E6TaskIdPKc>:
#include <string.h>
#include "TaskClass.h"



Task::Task(TaskId id, const char* name)
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b088      	sub	sp, #32
 800a0c8:	af02      	add	r7, sp, #8
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	607a      	str	r2, [r7, #4]
 800a0d0:	72fb      	strb	r3, [r7, #11]
 800a0d2:	4a20      	ldr	r2, [pc, #128]	; (800a154 <_ZN4TaskC1E6TaskIdPKc+0x90>)
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	601a      	str	r2, [r3, #0]
{
  mId = id;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	7afa      	ldrb	r2, [r7, #11]
 800a0dc:	711a      	strb	r2, [r3, #4]
  strncpy(mName,name, TASK_NAME_LEN);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	3305      	adds	r3, #5
 800a0e2:	2214      	movs	r2, #20
 800a0e4:	6879      	ldr	r1, [r7, #4]
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f000 fd7a 	bl	800abe0 <strncpy>
  mQueue = xQueueCreate(MSG_QUEUE_SIZE, sizeof(Message*));
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	2104      	movs	r1, #4
 800a0f0:	200a      	movs	r0, #10
 800a0f2:	f7fc fa3f 	bl	8006574 <xQueueGenericCreate>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	621a      	str	r2, [r3, #32]
  xTaskCreate(Task::mainLoop, mName,  TASK_STACK_SIZE , this, tskIDLE_PRIORITY, &mHandle);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	1d59      	adds	r1, r3, #5
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	331c      	adds	r3, #28
 800a104:	9301      	str	r3, [sp, #4]
 800a106:	2300      	movs	r3, #0
 800a108:	9300      	str	r3, [sp, #0]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a110:	4811      	ldr	r0, [pc, #68]	; (800a158 <_ZN4TaskC1E6TaskIdPKc+0x94>)
 800a112:	f7fd f876 	bl	8007202 <xTaskCreate>
  configASSERT(mHandle != 0);
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	69db      	ldr	r3, [r3, #28]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d10a      	bne.n	800a134 <_ZN4TaskC1E6TaskIdPKc+0x70>
	__asm volatile
 800a11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a122:	f383 8811 	msr	BASEPRI, r3
 800a126:	f3bf 8f6f 	isb	sy
 800a12a:	f3bf 8f4f 	dsb	sy
 800a12e:	617b      	str	r3, [r7, #20]
}
 800a130:	bf00      	nop
 800a132:	e7fe      	b.n	800a132 <_ZN4TaskC1E6TaskIdPKc+0x6e>
  TaskList::createEntry(mId, mName, mHandle, mQueue);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	7918      	ldrb	r0, [r3, #4]
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	1d59      	adds	r1, r3, #5
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	69da      	ldr	r2, [r3, #28]
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	6a1b      	ldr	r3, [r3, #32]
 800a144:	f000 f874 	bl	800a230 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition>
}
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	4618      	mov	r0, r3
 800a14c:	3718      	adds	r7, #24
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	0800b9c4 	.word	0x0800b9c4
 800a158:	0800a17d 	.word	0x0800a17d

0800a15c <_ZN4TaskD1Ev>:

Task::~Task()
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	4a04      	ldr	r2, [pc, #16]	; (800a178 <_ZN4TaskD1Ev+0x1c>)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	601a      	str	r2, [r3, #0]
{
  // TODO Auto-generated destructor stub
}
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	4618      	mov	r0, r3
 800a16e:	370c      	adds	r7, #12
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr
 800a178:	0800b9c4 	.word	0x0800b9c4

0800a17c <_ZN4Task8mainLoopEPv>:

void Task::mainLoop(void* args)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b086      	sub	sp, #24
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  Task* lpThis = (Task*)args;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	617b      	str	r3, [r7, #20]
  Message* lpReceiveMsg = 0;
 800a188:	2300      	movs	r3, #0
 800a18a:	60fb      	str	r3, [r7, #12]
  while(1)
  {
    BaseType_t lResult = xQueueReceive(lpThis->mQueue, &lpReceiveMsg, portMAX_DELAY);
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	6a1b      	ldr	r3, [r3, #32]
 800a190:	f107 010c 	add.w	r1, r7, #12
 800a194:	f04f 32ff 	mov.w	r2, #4294967295
 800a198:	4618      	mov	r0, r3
 800a19a:	f7fc fc15 	bl	80069c8 <xQueueReceive>
 800a19e:	6138      	str	r0, [r7, #16]
    if(lResult == true)
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	d10c      	bne.n	800a1c0 <_ZN4Task8mainLoopEPv+0x44>
    {
      //printf("queue message received %d\n",lpThis->mId);
      lpThis->handleMessage(lpReceiveMsg);
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	3308      	adds	r3, #8
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	68fa      	ldr	r2, [r7, #12]
 800a1b0:	4611      	mov	r1, r2
 800a1b2:	6978      	ldr	r0, [r7, #20]
 800a1b4:	4798      	blx	r3
      lpReceiveMsg->freeMsg();
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	f7ff fdac 	bl	8009d16 <_ZN7Message7freeMsgEv>
 800a1be:	e7e5      	b.n	800a18c <_ZN4Task8mainLoopEPv+0x10>
    }
    else
    {
    	printf("deqeuing failed");
 800a1c0:	4801      	ldr	r0, [pc, #4]	; (800a1c8 <_ZN4Task8mainLoopEPv+0x4c>)
 800a1c2:	f000 fba5 	bl	800a910 <iprintf>
    }
  }
 800a1c6:	e7e1      	b.n	800a18c <_ZN4Task8mainLoopEPv+0x10>
 800a1c8:	0800b91c 	.word	0x0800b91c

0800a1cc <TaskList_init>:
#include "os_init.h"
#include "TaskList.h"
#include <string.h>

void TaskList_init()
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	af00      	add	r7, sp, #0
  TaskList::instance();
 800a1d0:	f000 f802 	bl	800a1d8 <_ZN8TaskList8instanceEv>
}
 800a1d4:	bf00      	nop
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <_ZN8TaskList8instanceEv>:
TaskList::table_struct TaskList::mTaskTable[TASK_MAX_COUNT];

TaskList* TaskList::mspThis=0;

TaskList* TaskList::instance()
{
 800a1d8:	b598      	push	{r3, r4, r7, lr}
 800a1da:	af00      	add	r7, sp, #0
  if(TaskList::mspThis == 0)
 800a1dc:	4b08      	ldr	r3, [pc, #32]	; (800a200 <_ZN8TaskList8instanceEv+0x28>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d109      	bne.n	800a1f8 <_ZN8TaskList8instanceEv+0x20>
  {
    TaskList::mspThis = new TaskList;
 800a1e4:	200c      	movs	r0, #12
 800a1e6:	f000 f9d3 	bl	800a590 <_Znwj>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	461c      	mov	r4, r3
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f000 f808 	bl	800a204 <_ZN8TaskListC1Ev>
 800a1f4:	4b02      	ldr	r3, [pc, #8]	; (800a200 <_ZN8TaskList8instanceEv+0x28>)
 800a1f6:	601c      	str	r4, [r3, #0]
  }
  return TaskList::mspThis;
 800a1f8:	4b01      	ldr	r3, [pc, #4]	; (800a200 <_ZN8TaskList8instanceEv+0x28>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	bd98      	pop	{r3, r4, r7, pc}
 800a200:	200092e8 	.word	0x200092e8

0800a204 <_ZN8TaskListC1Ev>:

TaskList::TaskList()
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	4618      	mov	r0, r3
 800a210:	f7ff fefa 	bl	800a008 <_ZN5MutexC1Ev>
{
  memset(&mTaskTable, 0, sizeof(mTaskTable));
 800a214:	f44f 7220 	mov.w	r2, #640	; 0x280
 800a218:	2100      	movs	r1, #0
 800a21a:	4804      	ldr	r0, [pc, #16]	; (800a22c <_ZN8TaskListC1Ev+0x28>)
 800a21c:	f000 fcd8 	bl	800abd0 <memset>
}
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	4618      	mov	r0, r3
 800a224:	3708      	adds	r7, #8
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	20009068 	.word	0x20009068

0800a230 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition>:

void TaskList::createEntry(TaskId id, char* name, TaskHandle_t task, QueueHandle_t address)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b086      	sub	sp, #24
 800a234:	af00      	add	r7, sp, #0
 800a236:	60b9      	str	r1, [r7, #8]
 800a238:	607a      	str	r2, [r7, #4]
 800a23a:	603b      	str	r3, [r7, #0]
 800a23c:	4603      	mov	r3, r0
 800a23e:	73fb      	strb	r3, [r7, #15]
  TaskList::getMutex()->lock();
 800a240:	f000 f840 	bl	800a2c4 <_ZN8TaskList8getMutexEv>
 800a244:	4603      	mov	r3, r0
 800a246:	2101      	movs	r1, #1
 800a248:	4618      	mov	r0, r3
 800a24a:	f7ff ff15 	bl	800a078 <_ZN5Mutex4lockEh>
  for(int i = 0; i < TASK_MAX_COUNT; ++i)
 800a24e:	2300      	movs	r3, #0
 800a250:	617b      	str	r3, [r7, #20]
 800a252:	e028      	b.n	800a2a6 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x76>
  {
    if(TaskList::mTaskTable[i].id == NoTask)
 800a254:	4a1a      	ldr	r2, [pc, #104]	; (800a2c0 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x90>)
 800a256:	697b      	ldr	r3, [r7, #20]
 800a258:	015b      	lsls	r3, r3, #5
 800a25a:	4413      	add	r3, r2
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d11e      	bne.n	800a2a0 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x70>
    {
      TaskList::mTaskTable[i].id = id;
 800a262:	4a17      	ldr	r2, [pc, #92]	; (800a2c0 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x90>)
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	015b      	lsls	r3, r3, #5
 800a268:	4413      	add	r3, r2
 800a26a:	7bfa      	ldrb	r2, [r7, #15]
 800a26c:	701a      	strb	r2, [r3, #0]
      strncpy(TaskList::mTaskTable[i].name, name, TASK_NAME_LEN);
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	015b      	lsls	r3, r3, #5
 800a272:	4a13      	ldr	r2, [pc, #76]	; (800a2c0 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x90>)
 800a274:	4413      	add	r3, r2
 800a276:	3301      	adds	r3, #1
 800a278:	2214      	movs	r2, #20
 800a27a:	68b9      	ldr	r1, [r7, #8]
 800a27c:	4618      	mov	r0, r3
 800a27e:	f000 fcaf 	bl	800abe0 <strncpy>
      TaskList::mTaskTable[i].hTask = task;
 800a282:	4a0f      	ldr	r2, [pc, #60]	; (800a2c0 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x90>)
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	015b      	lsls	r3, r3, #5
 800a288:	4413      	add	r3, r2
 800a28a:	3318      	adds	r3, #24
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	601a      	str	r2, [r3, #0]
      TaskList::mTaskTable[i].hQueue = address;
 800a290:	4a0b      	ldr	r2, [pc, #44]	; (800a2c0 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x90>)
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	015b      	lsls	r3, r3, #5
 800a296:	4413      	add	r3, r2
 800a298:	331c      	adds	r3, #28
 800a29a:	683a      	ldr	r2, [r7, #0]
 800a29c:	601a      	str	r2, [r3, #0]
      break;
 800a29e:	e005      	b.n	800a2ac <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x7c>
  for(int i = 0; i < TASK_MAX_COUNT; ++i)
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	617b      	str	r3, [r7, #20]
 800a2a6:	697b      	ldr	r3, [r7, #20]
 800a2a8:	2b13      	cmp	r3, #19
 800a2aa:	ddd3      	ble.n	800a254 <_ZN8TaskList11createEntryE6TaskIdPcP19tskTaskControlBlockP15QueueDefinition+0x24>
    }
  }
  TaskList::getMutex()->unlock();
 800a2ac:	f000 f80a 	bl	800a2c4 <_ZN8TaskList8getMutexEv>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f7ff fef4 	bl	800a0a0 <_ZN5Mutex6unlockEv>
}
 800a2b8:	bf00      	nop
 800a2ba:	3718      	adds	r7, #24
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}
 800a2c0:	20009068 	.word	0x20009068

0800a2c4 <_ZN8TaskList8getMutexEv>:

Mutex* TaskList::getMutex()
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	af00      	add	r7, sp, #0
  return &TaskList::mspThis->mMutex;
 800a2c8:	4b03      	ldr	r3, [pc, #12]	; (800a2d8 <_ZN8TaskList8getMutexEv+0x14>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d4:	4770      	bx	lr
 800a2d6:	bf00      	nop
 800a2d8:	200092e8 	.word	0x200092e8

0800a2dc <_ZN8TaskList9getTaskIdEP19tskTaskControlBlock>:
  }
  return lRetVal;
}

TaskId TaskList::getTaskId(TaskHandle_t handle)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b085      	sub	sp, #20
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  TaskId lRetVal = NoTask;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	73fb      	strb	r3, [r7, #15]
  for(int i = 0; i < TASK_MAX_COUNT; ++i)
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	60bb      	str	r3, [r7, #8]
 800a2ec:	e012      	b.n	800a314 <_ZN8TaskList9getTaskIdEP19tskTaskControlBlock+0x38>
  {
    if(handle == TaskList::mTaskTable[i].hTask)
 800a2ee:	4a0e      	ldr	r2, [pc, #56]	; (800a328 <_ZN8TaskList9getTaskIdEP19tskTaskControlBlock+0x4c>)
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	015b      	lsls	r3, r3, #5
 800a2f4:	4413      	add	r3, r2
 800a2f6:	3318      	adds	r3, #24
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d106      	bne.n	800a30e <_ZN8TaskList9getTaskIdEP19tskTaskControlBlock+0x32>
    {
      lRetVal = TaskList::mTaskTable[i].id; //atomic
 800a300:	4a09      	ldr	r2, [pc, #36]	; (800a328 <_ZN8TaskList9getTaskIdEP19tskTaskControlBlock+0x4c>)
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	015b      	lsls	r3, r3, #5
 800a306:	4413      	add	r3, r2
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	73fb      	strb	r3, [r7, #15]
      break;
 800a30c:	e005      	b.n	800a31a <_ZN8TaskList9getTaskIdEP19tskTaskControlBlock+0x3e>
  for(int i = 0; i < TASK_MAX_COUNT; ++i)
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	3301      	adds	r3, #1
 800a312:	60bb      	str	r3, [r7, #8]
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	2b13      	cmp	r3, #19
 800a318:	dde9      	ble.n	800a2ee <_ZN8TaskList9getTaskIdEP19tskTaskControlBlock+0x12>
    }
  }
  return lRetVal;
 800a31a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3714      	adds	r7, #20
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr
 800a328:	20009068 	.word	0x20009068

0800a32c <_ZN8TaskList8getQueueE6TaskId>:

QueueHandle_t TaskList::getQueue(TaskId id)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b085      	sub	sp, #20
 800a330:	af00      	add	r7, sp, #0
 800a332:	4603      	mov	r3, r0
 800a334:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t lRetVal = 0;
 800a336:	2300      	movs	r3, #0
 800a338:	60fb      	str	r3, [r7, #12]
  for(int i = 0; i < TASK_MAX_COUNT; ++i)
 800a33a:	2300      	movs	r3, #0
 800a33c:	60bb      	str	r3, [r7, #8]
 800a33e:	e012      	b.n	800a366 <_ZN8TaskList8getQueueE6TaskId+0x3a>
  {
    if(id == TaskList::mTaskTable[i].id)
 800a340:	4a0e      	ldr	r2, [pc, #56]	; (800a37c <_ZN8TaskList8getQueueE6TaskId+0x50>)
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	015b      	lsls	r3, r3, #5
 800a346:	4413      	add	r3, r2
 800a348:	781b      	ldrb	r3, [r3, #0]
 800a34a:	79fa      	ldrb	r2, [r7, #7]
 800a34c:	429a      	cmp	r2, r3
 800a34e:	d107      	bne.n	800a360 <_ZN8TaskList8getQueueE6TaskId+0x34>
    {
      lRetVal = TaskList::mTaskTable[i].hQueue; //atomic
 800a350:	4a0a      	ldr	r2, [pc, #40]	; (800a37c <_ZN8TaskList8getQueueE6TaskId+0x50>)
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	015b      	lsls	r3, r3, #5
 800a356:	4413      	add	r3, r2
 800a358:	331c      	adds	r3, #28
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	60fb      	str	r3, [r7, #12]
      break;
 800a35e:	e005      	b.n	800a36c <_ZN8TaskList8getQueueE6TaskId+0x40>
  for(int i = 0; i < TASK_MAX_COUNT; ++i)
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	3301      	adds	r3, #1
 800a364:	60bb      	str	r3, [r7, #8]
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	2b13      	cmp	r3, #19
 800a36a:	dde9      	ble.n	800a340 <_ZN8TaskList8getQueueE6TaskId+0x14>
    }
  }
  return lRetVal;
 800a36c:	68fb      	ldr	r3, [r7, #12]
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3714      	adds	r7, #20
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr
 800a37a:	bf00      	nop
 800a37c:	20009068 	.word	0x20009068

0800a380 <_ZN5TimerC1E6TaskId7TimerId>:
#include <stdio.h>
#include <stm32g491xx.h>

#define BLOCK_TIME   1000

Timer::Timer(TaskId addressee, TimerId timer)
 800a380:	b580      	push	{r7, lr}
 800a382:	b086      	sub	sp, #24
 800a384:	af02      	add	r7, sp, #8
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	460b      	mov	r3, r1
 800a38a:	70fb      	strb	r3, [r7, #3]
 800a38c:	4613      	mov	r3, r2
 800a38e:	70bb      	strb	r3, [r7, #2]
 800a390:	4a16      	ldr	r2, [pc, #88]	; (800a3ec <_ZN5TimerC1E6TaskId7TimerId+0x6c>)
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	601a      	str	r2, [r3, #0]
{
  mTimerData.addressee = addressee;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	78fa      	ldrb	r2, [r7, #3]
 800a39a:	711a      	strb	r2, [r3, #4]
  mTimerData.timer = timer;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	78ba      	ldrb	r2, [r7, #2]
 800a3a0:	715a      	strb	r2, [r3, #5]
  const int cDefaultPeriod = 1000;
 800a3a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a3a6:	60fb      	str	r3, [r7, #12]
  mHTimer = xTimerCreate("Timer\0", pdMS_TO_TICKS(cDefaultPeriod), pdFALSE, &mTimerData, CallbackFunction);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	4a10      	ldr	r2, [pc, #64]	; (800a3f0 <_ZN5TimerC1E6TaskId7TimerId+0x70>)
 800a3ae:	9200      	str	r2, [sp, #0]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800a3b6:	480f      	ldr	r0, [pc, #60]	; (800a3f4 <_ZN5TimerC1E6TaskId7TimerId+0x74>)
 800a3b8:	f7fe f81e 	bl	80083f8 <xTimerCreate>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	609a      	str	r2, [r3, #8]
  configASSERT(mHTimer != 0);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d10a      	bne.n	800a3e0 <_ZN5TimerC1E6TaskId7TimerId+0x60>
	__asm volatile
 800a3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	60bb      	str	r3, [r7, #8]
}
 800a3dc:	bf00      	nop
 800a3de:	e7fe      	b.n	800a3de <_ZN5TimerC1E6TaskId7TimerId+0x5e>
}
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	3710      	adds	r7, #16
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	0800b9d8 	.word	0x0800b9d8
 800a3f0:	0800a449 	.word	0x0800a449
 800a3f4:	0800b92c 	.word	0x0800b92c

0800a3f8 <_ZN5TimerD1Ev>:

Timer::~Timer()
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b084      	sub	sp, #16
 800a3fc:	af02      	add	r7, sp, #8
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	4a08      	ldr	r2, [pc, #32]	; (800a424 <_ZN5TimerD1Ev+0x2c>)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	601a      	str	r2, [r3, #0]
{
  xTimerDelete(mHTimer, BLOCK_TIME);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6898      	ldr	r0, [r3, #8]
 800a40a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a40e:	9300      	str	r3, [sp, #0]
 800a410:	2300      	movs	r3, #0
 800a412:	2200      	movs	r2, #0
 800a414:	2105      	movs	r1, #5
 800a416:	f7fe f84b 	bl	80084b0 <xTimerGenericCommand>
}
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4618      	mov	r0, r3
 800a41e:	3708      	adds	r7, #8
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}
 800a424:	0800b9d8 	.word	0x0800b9d8

0800a428 <_ZN5TimerD0Ev>:
Timer::~Timer()
 800a428:	b580      	push	{r7, lr}
 800a42a:	b082      	sub	sp, #8
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
}
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f7ff ffe1 	bl	800a3f8 <_ZN5TimerD1Ev>
 800a436:	210c      	movs	r1, #12
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 f8c0 	bl	800a5be <_ZdlPvj>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	4618      	mov	r0, r3
 800a442:	3708      	adds	r7, #8
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <_ZN5Timer16CallbackFunctionEP15tmrTimerControl>:

void Timer::CallbackFunction( TimerHandle_t xTimer )
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b086      	sub	sp, #24
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  timerDataStruct* lpTimerData = (timerDataStruct*)pvTimerGetTimerID(xTimer);
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f7fe fb4b 	bl	8008aec <pvTimerGetTimerID>
 800a456:	6178      	str	r0, [r7, #20]
  DataUnion lTimerId;
  lTimerId.longword = lpTimerData->timer;
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	785b      	ldrb	r3, [r3, #1]
 800a45c:	60fb      	str	r3, [r7, #12]
  Message* lpMsg = Message::reserve(MSG_ID_TIMEOUT, lpTimerData->addressee, lTimerId);
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	68fa      	ldr	r2, [r7, #12]
 800a464:	4619      	mov	r1, r3
 800a466:	2002      	movs	r0, #2
 800a468:	f7ff fbb0 	bl	8009bcc <_ZN7Message7reserveEhh9DataUnion>
 800a46c:	6138      	str	r0, [r7, #16]
  lpMsg->sendMsg();
 800a46e:	6938      	ldr	r0, [r7, #16]
 800a470:	f7ff fc0d 	bl	8009c8e <_ZN7Message7sendMsgEv>
}
 800a474:	bf00      	nop
 800a476:	3718      	adds	r7, #24
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <_ZN5Timer11setIntervalEi>:

void Timer::setInterval(int period)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b084      	sub	sp, #16
 800a480:	af02      	add	r7, sp, #8
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
  xTimerChangePeriod( mHTimer, pdMS_TO_TICKS(period), BLOCK_TIME);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6898      	ldr	r0, [r3, #8]
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a490:	fb02 f303 	mul.w	r3, r2, r3
 800a494:	4a07      	ldr	r2, [pc, #28]	; (800a4b4 <_ZN5Timer11setIntervalEi+0x38>)
 800a496:	fba2 2303 	umull	r2, r3, r2, r3
 800a49a:	099a      	lsrs	r2, r3, #6
 800a49c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a4a0:	9300      	str	r3, [sp, #0]
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	2104      	movs	r1, #4
 800a4a6:	f7fe f803 	bl	80084b0 <xTimerGenericCommand>
}
 800a4aa:	bf00      	nop
 800a4ac:	3708      	adds	r7, #8
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}
 800a4b2:	bf00      	nop
 800a4b4:	10624dd3 	.word	0x10624dd3

0800a4b8 <_ZN5Timer13setSingleShotEb>:

void Timer::setSingleShot(bool once)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b082      	sub	sp, #8
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	460b      	mov	r3, r1
 800a4c2:	70fb      	strb	r3, [r7, #3]
  vTimerSetReloadMode(mHTimer, !once);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	689a      	ldr	r2, [r3, #8]
 800a4c8:	78fb      	ldrb	r3, [r7, #3]
 800a4ca:	f083 0301 	eor.w	r3, r3, #1
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	4610      	mov	r0, r2
 800a4d4:	f7fe f83a 	bl	800854c <vTimerSetReloadMode>
}
 800a4d8:	bf00      	nop
 800a4da:	3708      	adds	r7, #8
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <_ZN5Timer5startEv>:

void Timer::start()
{
 800a4e0:	b590      	push	{r4, r7, lr}
 800a4e2:	b087      	sub	sp, #28
 800a4e4:	af02      	add	r7, sp, #8
 800a4e6:	6078      	str	r0, [r7, #4]
  bool lResult = pdFAIL;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	73fb      	strb	r3, [r7, #15]
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	60bb      	str	r3, [r7, #8]
  if(isInterrupt())
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f000 f837 	bl	800a564 <_ZN5Timer11isInterruptEv>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d013      	beq.n	800a524 <_ZN5Timer5startEv+0x44>
  {
    lResult = xTimerStartFromISR(mHTimer, &xHigherPriorityTaskWoken);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	689c      	ldr	r4, [r3, #8]
 800a500:	f7fd f998 	bl	8007834 <xTaskGetTickCountFromISR>
 800a504:	4602      	mov	r2, r0
 800a506:	f107 0308 	add.w	r3, r7, #8
 800a50a:	2100      	movs	r1, #0
 800a50c:	9100      	str	r1, [sp, #0]
 800a50e:	2106      	movs	r1, #6
 800a510:	4620      	mov	r0, r4
 800a512:	f7fd ffcd 	bl	80084b0 <xTimerGenericCommand>
 800a516:	4603      	mov	r3, r0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	bf14      	ite	ne
 800a51c:	2301      	movne	r3, #1
 800a51e:	2300      	moveq	r3, #0
 800a520:	73fb      	strb	r3, [r7, #15]
 800a522:	e012      	b.n	800a54a <_ZN5Timer5startEv+0x6a>
  }
  else
  {
    lResult = xTimerStart(mHTimer, BLOCK_TIME);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	689c      	ldr	r4, [r3, #8]
 800a528:	f7fd f974 	bl	8007814 <xTaskGetTickCount>
 800a52c:	4602      	mov	r2, r0
 800a52e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a532:	9300      	str	r3, [sp, #0]
 800a534:	2300      	movs	r3, #0
 800a536:	2101      	movs	r1, #1
 800a538:	4620      	mov	r0, r4
 800a53a:	f7fd ffb9 	bl	80084b0 <xTimerGenericCommand>
 800a53e:	4603      	mov	r3, r0
 800a540:	2b00      	cmp	r3, #0
 800a542:	bf14      	ite	ne
 800a544:	2301      	movne	r3, #1
 800a546:	2300      	moveq	r3, #0
 800a548:	73fb      	strb	r3, [r7, #15]
  }
  if(lResult == pdFAIL)
 800a54a:	7bfb      	ldrb	r3, [r7, #15]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d102      	bne.n	800a556 <_ZN5Timer5startEv+0x76>
  {
    printf("start timer failed\n");
 800a550:	4803      	ldr	r0, [pc, #12]	; (800a560 <_ZN5Timer5startEv+0x80>)
 800a552:	f000 fa43 	bl	800a9dc <puts>
  }
}
 800a556:	bf00      	nop
 800a558:	3714      	adds	r7, #20
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd90      	pop	{r4, r7, pc}
 800a55e:	bf00      	nop
 800a560:	0800b934 	.word	0x0800b934

0800a564 <_ZN5Timer11isInterruptEv>:
{
  xTimerStop(mHTimer, BLOCK_TIME);
}

bool Timer::isInterrupt()
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  return (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) != 0 ;
 800a56c:	4b07      	ldr	r3, [pc, #28]	; (800a58c <_ZN5Timer11isInterruptEv+0x28>)
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a574:	2b00      	cmp	r3, #0
 800a576:	bf14      	ite	ne
 800a578:	2301      	movne	r3, #1
 800a57a:	2300      	moveq	r3, #0
 800a57c:	b2db      	uxtb	r3, r3
}
 800a57e:	4618      	mov	r0, r3
 800a580:	370c      	adds	r7, #12
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	e000ed00 	.word	0xe000ed00

0800a590 <_Znwj>:
#include <projdefs.h>
#include <portmacro.h>
#include <portable.h>

void * operator new( size_t size )
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
    return pvPortMalloc( size );
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f7fe fd15 	bl	8008fc8 <pvPortMalloc>
 800a59e:	4603      	mov	r3, r0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3708      	adds	r7, #8
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <_ZdlPv>:
{
    return pvPortMalloc(size);
}

void operator delete( void * ptr )
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
    vPortFree ( ptr );
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f7fe fdd5 	bl	8009160 <vPortFree>
}
 800a5b6:	bf00      	nop
 800a5b8:	3708      	adds	r7, #8
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}

0800a5be <_ZdlPvj>:
 800a5be:	f7ff bff3 	b.w	800a5a8 <_ZdlPv>

0800a5c2 <_ZSt17__throw_bad_allocv>:
 800a5c2:	b508      	push	{r3, lr}
 800a5c4:	f000 f827 	bl	800a616 <abort>

0800a5c8 <_ZSt28__throw_bad_array_new_lengthv>:
 800a5c8:	b508      	push	{r3, lr}
 800a5ca:	f000 f824 	bl	800a616 <abort>

0800a5ce <_ZSt20__throw_length_errorPKc>:
 800a5ce:	b508      	push	{r3, lr}
 800a5d0:	f000 f821 	bl	800a616 <abort>

0800a5d4 <sqrtf>:
 800a5d4:	b508      	push	{r3, lr}
 800a5d6:	ed2d 8b02 	vpush	{d8}
 800a5da:	eeb0 8a40 	vmov.f32	s16, s0
 800a5de:	f000 f817 	bl	800a610 <__ieee754_sqrtf>
 800a5e2:	eeb4 8a48 	vcmp.f32	s16, s16
 800a5e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5ea:	d60c      	bvs.n	800a606 <sqrtf+0x32>
 800a5ec:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a60c <sqrtf+0x38>
 800a5f0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a5f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5f8:	d505      	bpl.n	800a606 <sqrtf+0x32>
 800a5fa:	f000 fbf5 	bl	800ade8 <__errno>
 800a5fe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a602:	2321      	movs	r3, #33	; 0x21
 800a604:	6003      	str	r3, [r0, #0]
 800a606:	ecbd 8b02 	vpop	{d8}
 800a60a:	bd08      	pop	{r3, pc}
 800a60c:	00000000 	.word	0x00000000

0800a610 <__ieee754_sqrtf>:
 800a610:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a614:	4770      	bx	lr

0800a616 <abort>:
 800a616:	b508      	push	{r3, lr}
 800a618:	2006      	movs	r0, #6
 800a61a:	f000 fb1d 	bl	800ac58 <raise>
 800a61e:	2001      	movs	r0, #1
 800a620:	f7f6 ff16 	bl	8001450 <_exit>

0800a624 <malloc>:
 800a624:	4b02      	ldr	r3, [pc, #8]	; (800a630 <malloc+0xc>)
 800a626:	4601      	mov	r1, r0
 800a628:	6818      	ldr	r0, [r3, #0]
 800a62a:	f000 b823 	b.w	800a674 <_malloc_r>
 800a62e:	bf00      	nop
 800a630:	20000068 	.word	0x20000068

0800a634 <sbrk_aligned>:
 800a634:	b570      	push	{r4, r5, r6, lr}
 800a636:	4e0e      	ldr	r6, [pc, #56]	; (800a670 <sbrk_aligned+0x3c>)
 800a638:	460c      	mov	r4, r1
 800a63a:	6831      	ldr	r1, [r6, #0]
 800a63c:	4605      	mov	r5, r0
 800a63e:	b911      	cbnz	r1, 800a646 <sbrk_aligned+0x12>
 800a640:	f000 fbb0 	bl	800ada4 <_sbrk_r>
 800a644:	6030      	str	r0, [r6, #0]
 800a646:	4621      	mov	r1, r4
 800a648:	4628      	mov	r0, r5
 800a64a:	f000 fbab 	bl	800ada4 <_sbrk_r>
 800a64e:	1c43      	adds	r3, r0, #1
 800a650:	d00a      	beq.n	800a668 <sbrk_aligned+0x34>
 800a652:	1cc4      	adds	r4, r0, #3
 800a654:	f024 0403 	bic.w	r4, r4, #3
 800a658:	42a0      	cmp	r0, r4
 800a65a:	d007      	beq.n	800a66c <sbrk_aligned+0x38>
 800a65c:	1a21      	subs	r1, r4, r0
 800a65e:	4628      	mov	r0, r5
 800a660:	f000 fba0 	bl	800ada4 <_sbrk_r>
 800a664:	3001      	adds	r0, #1
 800a666:	d101      	bne.n	800a66c <sbrk_aligned+0x38>
 800a668:	f04f 34ff 	mov.w	r4, #4294967295
 800a66c:	4620      	mov	r0, r4
 800a66e:	bd70      	pop	{r4, r5, r6, pc}
 800a670:	200092f0 	.word	0x200092f0

0800a674 <_malloc_r>:
 800a674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a678:	1ccd      	adds	r5, r1, #3
 800a67a:	f025 0503 	bic.w	r5, r5, #3
 800a67e:	3508      	adds	r5, #8
 800a680:	2d0c      	cmp	r5, #12
 800a682:	bf38      	it	cc
 800a684:	250c      	movcc	r5, #12
 800a686:	2d00      	cmp	r5, #0
 800a688:	4607      	mov	r7, r0
 800a68a:	db01      	blt.n	800a690 <_malloc_r+0x1c>
 800a68c:	42a9      	cmp	r1, r5
 800a68e:	d905      	bls.n	800a69c <_malloc_r+0x28>
 800a690:	230c      	movs	r3, #12
 800a692:	603b      	str	r3, [r7, #0]
 800a694:	2600      	movs	r6, #0
 800a696:	4630      	mov	r0, r6
 800a698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a69c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a770 <_malloc_r+0xfc>
 800a6a0:	f000 f868 	bl	800a774 <__malloc_lock>
 800a6a4:	f8d8 3000 	ldr.w	r3, [r8]
 800a6a8:	461c      	mov	r4, r3
 800a6aa:	bb5c      	cbnz	r4, 800a704 <_malloc_r+0x90>
 800a6ac:	4629      	mov	r1, r5
 800a6ae:	4638      	mov	r0, r7
 800a6b0:	f7ff ffc0 	bl	800a634 <sbrk_aligned>
 800a6b4:	1c43      	adds	r3, r0, #1
 800a6b6:	4604      	mov	r4, r0
 800a6b8:	d155      	bne.n	800a766 <_malloc_r+0xf2>
 800a6ba:	f8d8 4000 	ldr.w	r4, [r8]
 800a6be:	4626      	mov	r6, r4
 800a6c0:	2e00      	cmp	r6, #0
 800a6c2:	d145      	bne.n	800a750 <_malloc_r+0xdc>
 800a6c4:	2c00      	cmp	r4, #0
 800a6c6:	d048      	beq.n	800a75a <_malloc_r+0xe6>
 800a6c8:	6823      	ldr	r3, [r4, #0]
 800a6ca:	4631      	mov	r1, r6
 800a6cc:	4638      	mov	r0, r7
 800a6ce:	eb04 0903 	add.w	r9, r4, r3
 800a6d2:	f000 fb67 	bl	800ada4 <_sbrk_r>
 800a6d6:	4581      	cmp	r9, r0
 800a6d8:	d13f      	bne.n	800a75a <_malloc_r+0xe6>
 800a6da:	6821      	ldr	r1, [r4, #0]
 800a6dc:	1a6d      	subs	r5, r5, r1
 800a6de:	4629      	mov	r1, r5
 800a6e0:	4638      	mov	r0, r7
 800a6e2:	f7ff ffa7 	bl	800a634 <sbrk_aligned>
 800a6e6:	3001      	adds	r0, #1
 800a6e8:	d037      	beq.n	800a75a <_malloc_r+0xe6>
 800a6ea:	6823      	ldr	r3, [r4, #0]
 800a6ec:	442b      	add	r3, r5
 800a6ee:	6023      	str	r3, [r4, #0]
 800a6f0:	f8d8 3000 	ldr.w	r3, [r8]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d038      	beq.n	800a76a <_malloc_r+0xf6>
 800a6f8:	685a      	ldr	r2, [r3, #4]
 800a6fa:	42a2      	cmp	r2, r4
 800a6fc:	d12b      	bne.n	800a756 <_malloc_r+0xe2>
 800a6fe:	2200      	movs	r2, #0
 800a700:	605a      	str	r2, [r3, #4]
 800a702:	e00f      	b.n	800a724 <_malloc_r+0xb0>
 800a704:	6822      	ldr	r2, [r4, #0]
 800a706:	1b52      	subs	r2, r2, r5
 800a708:	d41f      	bmi.n	800a74a <_malloc_r+0xd6>
 800a70a:	2a0b      	cmp	r2, #11
 800a70c:	d917      	bls.n	800a73e <_malloc_r+0xca>
 800a70e:	1961      	adds	r1, r4, r5
 800a710:	42a3      	cmp	r3, r4
 800a712:	6025      	str	r5, [r4, #0]
 800a714:	bf18      	it	ne
 800a716:	6059      	strne	r1, [r3, #4]
 800a718:	6863      	ldr	r3, [r4, #4]
 800a71a:	bf08      	it	eq
 800a71c:	f8c8 1000 	streq.w	r1, [r8]
 800a720:	5162      	str	r2, [r4, r5]
 800a722:	604b      	str	r3, [r1, #4]
 800a724:	4638      	mov	r0, r7
 800a726:	f104 060b 	add.w	r6, r4, #11
 800a72a:	f000 f829 	bl	800a780 <__malloc_unlock>
 800a72e:	f026 0607 	bic.w	r6, r6, #7
 800a732:	1d23      	adds	r3, r4, #4
 800a734:	1af2      	subs	r2, r6, r3
 800a736:	d0ae      	beq.n	800a696 <_malloc_r+0x22>
 800a738:	1b9b      	subs	r3, r3, r6
 800a73a:	50a3      	str	r3, [r4, r2]
 800a73c:	e7ab      	b.n	800a696 <_malloc_r+0x22>
 800a73e:	42a3      	cmp	r3, r4
 800a740:	6862      	ldr	r2, [r4, #4]
 800a742:	d1dd      	bne.n	800a700 <_malloc_r+0x8c>
 800a744:	f8c8 2000 	str.w	r2, [r8]
 800a748:	e7ec      	b.n	800a724 <_malloc_r+0xb0>
 800a74a:	4623      	mov	r3, r4
 800a74c:	6864      	ldr	r4, [r4, #4]
 800a74e:	e7ac      	b.n	800a6aa <_malloc_r+0x36>
 800a750:	4634      	mov	r4, r6
 800a752:	6876      	ldr	r6, [r6, #4]
 800a754:	e7b4      	b.n	800a6c0 <_malloc_r+0x4c>
 800a756:	4613      	mov	r3, r2
 800a758:	e7cc      	b.n	800a6f4 <_malloc_r+0x80>
 800a75a:	230c      	movs	r3, #12
 800a75c:	603b      	str	r3, [r7, #0]
 800a75e:	4638      	mov	r0, r7
 800a760:	f000 f80e 	bl	800a780 <__malloc_unlock>
 800a764:	e797      	b.n	800a696 <_malloc_r+0x22>
 800a766:	6025      	str	r5, [r4, #0]
 800a768:	e7dc      	b.n	800a724 <_malloc_r+0xb0>
 800a76a:	605b      	str	r3, [r3, #4]
 800a76c:	deff      	udf	#255	; 0xff
 800a76e:	bf00      	nop
 800a770:	200092ec 	.word	0x200092ec

0800a774 <__malloc_lock>:
 800a774:	4801      	ldr	r0, [pc, #4]	; (800a77c <__malloc_lock+0x8>)
 800a776:	f7f7 b8dd 	b.w	8001934 <__retarget_lock_acquire_recursive>
 800a77a:	bf00      	nop
 800a77c:	20000898 	.word	0x20000898

0800a780 <__malloc_unlock>:
 800a780:	4801      	ldr	r0, [pc, #4]	; (800a788 <__malloc_unlock+0x8>)
 800a782:	f7f7 b8eb 	b.w	800195c <__retarget_lock_release_recursive>
 800a786:	bf00      	nop
 800a788:	20000898 	.word	0x20000898

0800a78c <std>:
 800a78c:	2300      	movs	r3, #0
 800a78e:	b510      	push	{r4, lr}
 800a790:	4604      	mov	r4, r0
 800a792:	e9c0 3300 	strd	r3, r3, [r0]
 800a796:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a79a:	6083      	str	r3, [r0, #8]
 800a79c:	8181      	strh	r1, [r0, #12]
 800a79e:	6643      	str	r3, [r0, #100]	; 0x64
 800a7a0:	81c2      	strh	r2, [r0, #14]
 800a7a2:	6183      	str	r3, [r0, #24]
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	2208      	movs	r2, #8
 800a7a8:	305c      	adds	r0, #92	; 0x5c
 800a7aa:	f000 fa11 	bl	800abd0 <memset>
 800a7ae:	4b0d      	ldr	r3, [pc, #52]	; (800a7e4 <std+0x58>)
 800a7b0:	6263      	str	r3, [r4, #36]	; 0x24
 800a7b2:	4b0d      	ldr	r3, [pc, #52]	; (800a7e8 <std+0x5c>)
 800a7b4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a7b6:	4b0d      	ldr	r3, [pc, #52]	; (800a7ec <std+0x60>)
 800a7b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a7ba:	4b0d      	ldr	r3, [pc, #52]	; (800a7f0 <std+0x64>)
 800a7bc:	6323      	str	r3, [r4, #48]	; 0x30
 800a7be:	4b0d      	ldr	r3, [pc, #52]	; (800a7f4 <std+0x68>)
 800a7c0:	6224      	str	r4, [r4, #32]
 800a7c2:	429c      	cmp	r4, r3
 800a7c4:	d006      	beq.n	800a7d4 <std+0x48>
 800a7c6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a7ca:	4294      	cmp	r4, r2
 800a7cc:	d002      	beq.n	800a7d4 <std+0x48>
 800a7ce:	33d0      	adds	r3, #208	; 0xd0
 800a7d0:	429c      	cmp	r4, r3
 800a7d2:	d105      	bne.n	800a7e0 <std+0x54>
 800a7d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a7d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7dc:	f7f7 b884 	b.w	80018e8 <__retarget_lock_init_recursive>
 800a7e0:	bd10      	pop	{r4, pc}
 800a7e2:	bf00      	nop
 800a7e4:	0800a9ed 	.word	0x0800a9ed
 800a7e8:	0800aa0f 	.word	0x0800aa0f
 800a7ec:	0800aa47 	.word	0x0800aa47
 800a7f0:	0800aa6b 	.word	0x0800aa6b
 800a7f4:	200092f4 	.word	0x200092f4

0800a7f8 <stdio_exit_handler>:
 800a7f8:	4a02      	ldr	r2, [pc, #8]	; (800a804 <stdio_exit_handler+0xc>)
 800a7fa:	4903      	ldr	r1, [pc, #12]	; (800a808 <stdio_exit_handler+0x10>)
 800a7fc:	4803      	ldr	r0, [pc, #12]	; (800a80c <stdio_exit_handler+0x14>)
 800a7fe:	f000 b869 	b.w	800a8d4 <_fwalk_sglue>
 800a802:	bf00      	nop
 800a804:	20000010 	.word	0x20000010
 800a808:	0800b5a5 	.word	0x0800b5a5
 800a80c:	2000001c 	.word	0x2000001c

0800a810 <cleanup_stdio>:
 800a810:	6841      	ldr	r1, [r0, #4]
 800a812:	4b0c      	ldr	r3, [pc, #48]	; (800a844 <cleanup_stdio+0x34>)
 800a814:	4299      	cmp	r1, r3
 800a816:	b510      	push	{r4, lr}
 800a818:	4604      	mov	r4, r0
 800a81a:	d001      	beq.n	800a820 <cleanup_stdio+0x10>
 800a81c:	f000 fec2 	bl	800b5a4 <_fflush_r>
 800a820:	68a1      	ldr	r1, [r4, #8]
 800a822:	4b09      	ldr	r3, [pc, #36]	; (800a848 <cleanup_stdio+0x38>)
 800a824:	4299      	cmp	r1, r3
 800a826:	d002      	beq.n	800a82e <cleanup_stdio+0x1e>
 800a828:	4620      	mov	r0, r4
 800a82a:	f000 febb 	bl	800b5a4 <_fflush_r>
 800a82e:	68e1      	ldr	r1, [r4, #12]
 800a830:	4b06      	ldr	r3, [pc, #24]	; (800a84c <cleanup_stdio+0x3c>)
 800a832:	4299      	cmp	r1, r3
 800a834:	d004      	beq.n	800a840 <cleanup_stdio+0x30>
 800a836:	4620      	mov	r0, r4
 800a838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a83c:	f000 beb2 	b.w	800b5a4 <_fflush_r>
 800a840:	bd10      	pop	{r4, pc}
 800a842:	bf00      	nop
 800a844:	200092f4 	.word	0x200092f4
 800a848:	2000935c 	.word	0x2000935c
 800a84c:	200093c4 	.word	0x200093c4

0800a850 <global_stdio_init.part.0>:
 800a850:	b510      	push	{r4, lr}
 800a852:	4b0b      	ldr	r3, [pc, #44]	; (800a880 <global_stdio_init.part.0+0x30>)
 800a854:	4c0b      	ldr	r4, [pc, #44]	; (800a884 <global_stdio_init.part.0+0x34>)
 800a856:	4a0c      	ldr	r2, [pc, #48]	; (800a888 <global_stdio_init.part.0+0x38>)
 800a858:	601a      	str	r2, [r3, #0]
 800a85a:	4620      	mov	r0, r4
 800a85c:	2200      	movs	r2, #0
 800a85e:	2104      	movs	r1, #4
 800a860:	f7ff ff94 	bl	800a78c <std>
 800a864:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a868:	2201      	movs	r2, #1
 800a86a:	2109      	movs	r1, #9
 800a86c:	f7ff ff8e 	bl	800a78c <std>
 800a870:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a874:	2202      	movs	r2, #2
 800a876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a87a:	2112      	movs	r1, #18
 800a87c:	f7ff bf86 	b.w	800a78c <std>
 800a880:	2000942c 	.word	0x2000942c
 800a884:	200092f4 	.word	0x200092f4
 800a888:	0800a7f9 	.word	0x0800a7f9

0800a88c <__sfp_lock_acquire>:
 800a88c:	4801      	ldr	r0, [pc, #4]	; (800a894 <__sfp_lock_acquire+0x8>)
 800a88e:	f7f7 b851 	b.w	8001934 <__retarget_lock_acquire_recursive>
 800a892:	bf00      	nop
 800a894:	2000088c 	.word	0x2000088c

0800a898 <__sfp_lock_release>:
 800a898:	4801      	ldr	r0, [pc, #4]	; (800a8a0 <__sfp_lock_release+0x8>)
 800a89a:	f7f7 b85f 	b.w	800195c <__retarget_lock_release_recursive>
 800a89e:	bf00      	nop
 800a8a0:	2000088c 	.word	0x2000088c

0800a8a4 <__sinit>:
 800a8a4:	b510      	push	{r4, lr}
 800a8a6:	4604      	mov	r4, r0
 800a8a8:	f7ff fff0 	bl	800a88c <__sfp_lock_acquire>
 800a8ac:	6a23      	ldr	r3, [r4, #32]
 800a8ae:	b11b      	cbz	r3, 800a8b8 <__sinit+0x14>
 800a8b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8b4:	f7ff bff0 	b.w	800a898 <__sfp_lock_release>
 800a8b8:	4b04      	ldr	r3, [pc, #16]	; (800a8cc <__sinit+0x28>)
 800a8ba:	6223      	str	r3, [r4, #32]
 800a8bc:	4b04      	ldr	r3, [pc, #16]	; (800a8d0 <__sinit+0x2c>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d1f5      	bne.n	800a8b0 <__sinit+0xc>
 800a8c4:	f7ff ffc4 	bl	800a850 <global_stdio_init.part.0>
 800a8c8:	e7f2      	b.n	800a8b0 <__sinit+0xc>
 800a8ca:	bf00      	nop
 800a8cc:	0800a811 	.word	0x0800a811
 800a8d0:	2000942c 	.word	0x2000942c

0800a8d4 <_fwalk_sglue>:
 800a8d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8d8:	4607      	mov	r7, r0
 800a8da:	4688      	mov	r8, r1
 800a8dc:	4614      	mov	r4, r2
 800a8de:	2600      	movs	r6, #0
 800a8e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a8e4:	f1b9 0901 	subs.w	r9, r9, #1
 800a8e8:	d505      	bpl.n	800a8f6 <_fwalk_sglue+0x22>
 800a8ea:	6824      	ldr	r4, [r4, #0]
 800a8ec:	2c00      	cmp	r4, #0
 800a8ee:	d1f7      	bne.n	800a8e0 <_fwalk_sglue+0xc>
 800a8f0:	4630      	mov	r0, r6
 800a8f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8f6:	89ab      	ldrh	r3, [r5, #12]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d907      	bls.n	800a90c <_fwalk_sglue+0x38>
 800a8fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a900:	3301      	adds	r3, #1
 800a902:	d003      	beq.n	800a90c <_fwalk_sglue+0x38>
 800a904:	4629      	mov	r1, r5
 800a906:	4638      	mov	r0, r7
 800a908:	47c0      	blx	r8
 800a90a:	4306      	orrs	r6, r0
 800a90c:	3568      	adds	r5, #104	; 0x68
 800a90e:	e7e9      	b.n	800a8e4 <_fwalk_sglue+0x10>

0800a910 <iprintf>:
 800a910:	b40f      	push	{r0, r1, r2, r3}
 800a912:	b507      	push	{r0, r1, r2, lr}
 800a914:	4906      	ldr	r1, [pc, #24]	; (800a930 <iprintf+0x20>)
 800a916:	ab04      	add	r3, sp, #16
 800a918:	6808      	ldr	r0, [r1, #0]
 800a91a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a91e:	6881      	ldr	r1, [r0, #8]
 800a920:	9301      	str	r3, [sp, #4]
 800a922:	f000 fb0f 	bl	800af44 <_vfiprintf_r>
 800a926:	b003      	add	sp, #12
 800a928:	f85d eb04 	ldr.w	lr, [sp], #4
 800a92c:	b004      	add	sp, #16
 800a92e:	4770      	bx	lr
 800a930:	20000068 	.word	0x20000068

0800a934 <_puts_r>:
 800a934:	6a03      	ldr	r3, [r0, #32]
 800a936:	b570      	push	{r4, r5, r6, lr}
 800a938:	6884      	ldr	r4, [r0, #8]
 800a93a:	4605      	mov	r5, r0
 800a93c:	460e      	mov	r6, r1
 800a93e:	b90b      	cbnz	r3, 800a944 <_puts_r+0x10>
 800a940:	f7ff ffb0 	bl	800a8a4 <__sinit>
 800a944:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a946:	07db      	lsls	r3, r3, #31
 800a948:	d405      	bmi.n	800a956 <_puts_r+0x22>
 800a94a:	89a3      	ldrh	r3, [r4, #12]
 800a94c:	0598      	lsls	r0, r3, #22
 800a94e:	d402      	bmi.n	800a956 <_puts_r+0x22>
 800a950:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a952:	f7f6 ffef 	bl	8001934 <__retarget_lock_acquire_recursive>
 800a956:	89a3      	ldrh	r3, [r4, #12]
 800a958:	0719      	lsls	r1, r3, #28
 800a95a:	d513      	bpl.n	800a984 <_puts_r+0x50>
 800a95c:	6923      	ldr	r3, [r4, #16]
 800a95e:	b18b      	cbz	r3, 800a984 <_puts_r+0x50>
 800a960:	3e01      	subs	r6, #1
 800a962:	68a3      	ldr	r3, [r4, #8]
 800a964:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a968:	3b01      	subs	r3, #1
 800a96a:	60a3      	str	r3, [r4, #8]
 800a96c:	b9e9      	cbnz	r1, 800a9aa <_puts_r+0x76>
 800a96e:	2b00      	cmp	r3, #0
 800a970:	da2e      	bge.n	800a9d0 <_puts_r+0x9c>
 800a972:	4622      	mov	r2, r4
 800a974:	210a      	movs	r1, #10
 800a976:	4628      	mov	r0, r5
 800a978:	f000 f87b 	bl	800aa72 <__swbuf_r>
 800a97c:	3001      	adds	r0, #1
 800a97e:	d007      	beq.n	800a990 <_puts_r+0x5c>
 800a980:	250a      	movs	r5, #10
 800a982:	e007      	b.n	800a994 <_puts_r+0x60>
 800a984:	4621      	mov	r1, r4
 800a986:	4628      	mov	r0, r5
 800a988:	f000 f8b0 	bl	800aaec <__swsetup_r>
 800a98c:	2800      	cmp	r0, #0
 800a98e:	d0e7      	beq.n	800a960 <_puts_r+0x2c>
 800a990:	f04f 35ff 	mov.w	r5, #4294967295
 800a994:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a996:	07da      	lsls	r2, r3, #31
 800a998:	d405      	bmi.n	800a9a6 <_puts_r+0x72>
 800a99a:	89a3      	ldrh	r3, [r4, #12]
 800a99c:	059b      	lsls	r3, r3, #22
 800a99e:	d402      	bmi.n	800a9a6 <_puts_r+0x72>
 800a9a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9a2:	f7f6 ffdb 	bl	800195c <__retarget_lock_release_recursive>
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	bd70      	pop	{r4, r5, r6, pc}
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	da04      	bge.n	800a9b8 <_puts_r+0x84>
 800a9ae:	69a2      	ldr	r2, [r4, #24]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	dc06      	bgt.n	800a9c2 <_puts_r+0x8e>
 800a9b4:	290a      	cmp	r1, #10
 800a9b6:	d004      	beq.n	800a9c2 <_puts_r+0x8e>
 800a9b8:	6823      	ldr	r3, [r4, #0]
 800a9ba:	1c5a      	adds	r2, r3, #1
 800a9bc:	6022      	str	r2, [r4, #0]
 800a9be:	7019      	strb	r1, [r3, #0]
 800a9c0:	e7cf      	b.n	800a962 <_puts_r+0x2e>
 800a9c2:	4622      	mov	r2, r4
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	f000 f854 	bl	800aa72 <__swbuf_r>
 800a9ca:	3001      	adds	r0, #1
 800a9cc:	d1c9      	bne.n	800a962 <_puts_r+0x2e>
 800a9ce:	e7df      	b.n	800a990 <_puts_r+0x5c>
 800a9d0:	6823      	ldr	r3, [r4, #0]
 800a9d2:	250a      	movs	r5, #10
 800a9d4:	1c5a      	adds	r2, r3, #1
 800a9d6:	6022      	str	r2, [r4, #0]
 800a9d8:	701d      	strb	r5, [r3, #0]
 800a9da:	e7db      	b.n	800a994 <_puts_r+0x60>

0800a9dc <puts>:
 800a9dc:	4b02      	ldr	r3, [pc, #8]	; (800a9e8 <puts+0xc>)
 800a9de:	4601      	mov	r1, r0
 800a9e0:	6818      	ldr	r0, [r3, #0]
 800a9e2:	f7ff bfa7 	b.w	800a934 <_puts_r>
 800a9e6:	bf00      	nop
 800a9e8:	20000068 	.word	0x20000068

0800a9ec <__sread>:
 800a9ec:	b510      	push	{r4, lr}
 800a9ee:	460c      	mov	r4, r1
 800a9f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9f4:	f000 f9b0 	bl	800ad58 <_read_r>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	bfab      	itete	ge
 800a9fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a9fe:	89a3      	ldrhlt	r3, [r4, #12]
 800aa00:	181b      	addge	r3, r3, r0
 800aa02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa06:	bfac      	ite	ge
 800aa08:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa0a:	81a3      	strhlt	r3, [r4, #12]
 800aa0c:	bd10      	pop	{r4, pc}

0800aa0e <__swrite>:
 800aa0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa12:	461f      	mov	r7, r3
 800aa14:	898b      	ldrh	r3, [r1, #12]
 800aa16:	05db      	lsls	r3, r3, #23
 800aa18:	4605      	mov	r5, r0
 800aa1a:	460c      	mov	r4, r1
 800aa1c:	4616      	mov	r6, r2
 800aa1e:	d505      	bpl.n	800aa2c <__swrite+0x1e>
 800aa20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa24:	2302      	movs	r3, #2
 800aa26:	2200      	movs	r2, #0
 800aa28:	f000 f984 	bl	800ad34 <_lseek_r>
 800aa2c:	89a3      	ldrh	r3, [r4, #12]
 800aa2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa36:	81a3      	strh	r3, [r4, #12]
 800aa38:	4632      	mov	r2, r6
 800aa3a:	463b      	mov	r3, r7
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa42:	f000 b9bf 	b.w	800adc4 <_write_r>

0800aa46 <__sseek>:
 800aa46:	b510      	push	{r4, lr}
 800aa48:	460c      	mov	r4, r1
 800aa4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa4e:	f000 f971 	bl	800ad34 <_lseek_r>
 800aa52:	1c43      	adds	r3, r0, #1
 800aa54:	89a3      	ldrh	r3, [r4, #12]
 800aa56:	bf15      	itete	ne
 800aa58:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa62:	81a3      	strheq	r3, [r4, #12]
 800aa64:	bf18      	it	ne
 800aa66:	81a3      	strhne	r3, [r4, #12]
 800aa68:	bd10      	pop	{r4, pc}

0800aa6a <__sclose>:
 800aa6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa6e:	f000 b8fb 	b.w	800ac68 <_close_r>

0800aa72 <__swbuf_r>:
 800aa72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa74:	460e      	mov	r6, r1
 800aa76:	4614      	mov	r4, r2
 800aa78:	4605      	mov	r5, r0
 800aa7a:	b118      	cbz	r0, 800aa84 <__swbuf_r+0x12>
 800aa7c:	6a03      	ldr	r3, [r0, #32]
 800aa7e:	b90b      	cbnz	r3, 800aa84 <__swbuf_r+0x12>
 800aa80:	f7ff ff10 	bl	800a8a4 <__sinit>
 800aa84:	69a3      	ldr	r3, [r4, #24]
 800aa86:	60a3      	str	r3, [r4, #8]
 800aa88:	89a3      	ldrh	r3, [r4, #12]
 800aa8a:	071a      	lsls	r2, r3, #28
 800aa8c:	d525      	bpl.n	800aada <__swbuf_r+0x68>
 800aa8e:	6923      	ldr	r3, [r4, #16]
 800aa90:	b31b      	cbz	r3, 800aada <__swbuf_r+0x68>
 800aa92:	6823      	ldr	r3, [r4, #0]
 800aa94:	6922      	ldr	r2, [r4, #16]
 800aa96:	1a98      	subs	r0, r3, r2
 800aa98:	6963      	ldr	r3, [r4, #20]
 800aa9a:	b2f6      	uxtb	r6, r6
 800aa9c:	4283      	cmp	r3, r0
 800aa9e:	4637      	mov	r7, r6
 800aaa0:	dc04      	bgt.n	800aaac <__swbuf_r+0x3a>
 800aaa2:	4621      	mov	r1, r4
 800aaa4:	4628      	mov	r0, r5
 800aaa6:	f000 fd7d 	bl	800b5a4 <_fflush_r>
 800aaaa:	b9e0      	cbnz	r0, 800aae6 <__swbuf_r+0x74>
 800aaac:	68a3      	ldr	r3, [r4, #8]
 800aaae:	3b01      	subs	r3, #1
 800aab0:	60a3      	str	r3, [r4, #8]
 800aab2:	6823      	ldr	r3, [r4, #0]
 800aab4:	1c5a      	adds	r2, r3, #1
 800aab6:	6022      	str	r2, [r4, #0]
 800aab8:	701e      	strb	r6, [r3, #0]
 800aaba:	6962      	ldr	r2, [r4, #20]
 800aabc:	1c43      	adds	r3, r0, #1
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d004      	beq.n	800aacc <__swbuf_r+0x5a>
 800aac2:	89a3      	ldrh	r3, [r4, #12]
 800aac4:	07db      	lsls	r3, r3, #31
 800aac6:	d506      	bpl.n	800aad6 <__swbuf_r+0x64>
 800aac8:	2e0a      	cmp	r6, #10
 800aaca:	d104      	bne.n	800aad6 <__swbuf_r+0x64>
 800aacc:	4621      	mov	r1, r4
 800aace:	4628      	mov	r0, r5
 800aad0:	f000 fd68 	bl	800b5a4 <_fflush_r>
 800aad4:	b938      	cbnz	r0, 800aae6 <__swbuf_r+0x74>
 800aad6:	4638      	mov	r0, r7
 800aad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aada:	4621      	mov	r1, r4
 800aadc:	4628      	mov	r0, r5
 800aade:	f000 f805 	bl	800aaec <__swsetup_r>
 800aae2:	2800      	cmp	r0, #0
 800aae4:	d0d5      	beq.n	800aa92 <__swbuf_r+0x20>
 800aae6:	f04f 37ff 	mov.w	r7, #4294967295
 800aaea:	e7f4      	b.n	800aad6 <__swbuf_r+0x64>

0800aaec <__swsetup_r>:
 800aaec:	b538      	push	{r3, r4, r5, lr}
 800aaee:	4b2a      	ldr	r3, [pc, #168]	; (800ab98 <__swsetup_r+0xac>)
 800aaf0:	4605      	mov	r5, r0
 800aaf2:	6818      	ldr	r0, [r3, #0]
 800aaf4:	460c      	mov	r4, r1
 800aaf6:	b118      	cbz	r0, 800ab00 <__swsetup_r+0x14>
 800aaf8:	6a03      	ldr	r3, [r0, #32]
 800aafa:	b90b      	cbnz	r3, 800ab00 <__swsetup_r+0x14>
 800aafc:	f7ff fed2 	bl	800a8a4 <__sinit>
 800ab00:	89a3      	ldrh	r3, [r4, #12]
 800ab02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab06:	0718      	lsls	r0, r3, #28
 800ab08:	d422      	bmi.n	800ab50 <__swsetup_r+0x64>
 800ab0a:	06d9      	lsls	r1, r3, #27
 800ab0c:	d407      	bmi.n	800ab1e <__swsetup_r+0x32>
 800ab0e:	2309      	movs	r3, #9
 800ab10:	602b      	str	r3, [r5, #0]
 800ab12:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ab16:	81a3      	strh	r3, [r4, #12]
 800ab18:	f04f 30ff 	mov.w	r0, #4294967295
 800ab1c:	e034      	b.n	800ab88 <__swsetup_r+0x9c>
 800ab1e:	0758      	lsls	r0, r3, #29
 800ab20:	d512      	bpl.n	800ab48 <__swsetup_r+0x5c>
 800ab22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab24:	b141      	cbz	r1, 800ab38 <__swsetup_r+0x4c>
 800ab26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab2a:	4299      	cmp	r1, r3
 800ab2c:	d002      	beq.n	800ab34 <__swsetup_r+0x48>
 800ab2e:	4628      	mov	r0, r5
 800ab30:	f000 f992 	bl	800ae58 <_free_r>
 800ab34:	2300      	movs	r3, #0
 800ab36:	6363      	str	r3, [r4, #52]	; 0x34
 800ab38:	89a3      	ldrh	r3, [r4, #12]
 800ab3a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ab3e:	81a3      	strh	r3, [r4, #12]
 800ab40:	2300      	movs	r3, #0
 800ab42:	6063      	str	r3, [r4, #4]
 800ab44:	6923      	ldr	r3, [r4, #16]
 800ab46:	6023      	str	r3, [r4, #0]
 800ab48:	89a3      	ldrh	r3, [r4, #12]
 800ab4a:	f043 0308 	orr.w	r3, r3, #8
 800ab4e:	81a3      	strh	r3, [r4, #12]
 800ab50:	6923      	ldr	r3, [r4, #16]
 800ab52:	b94b      	cbnz	r3, 800ab68 <__swsetup_r+0x7c>
 800ab54:	89a3      	ldrh	r3, [r4, #12]
 800ab56:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ab5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab5e:	d003      	beq.n	800ab68 <__swsetup_r+0x7c>
 800ab60:	4621      	mov	r1, r4
 800ab62:	4628      	mov	r0, r5
 800ab64:	f000 fd6c 	bl	800b640 <__smakebuf_r>
 800ab68:	89a0      	ldrh	r0, [r4, #12]
 800ab6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab6e:	f010 0301 	ands.w	r3, r0, #1
 800ab72:	d00a      	beq.n	800ab8a <__swsetup_r+0x9e>
 800ab74:	2300      	movs	r3, #0
 800ab76:	60a3      	str	r3, [r4, #8]
 800ab78:	6963      	ldr	r3, [r4, #20]
 800ab7a:	425b      	negs	r3, r3
 800ab7c:	61a3      	str	r3, [r4, #24]
 800ab7e:	6923      	ldr	r3, [r4, #16]
 800ab80:	b943      	cbnz	r3, 800ab94 <__swsetup_r+0xa8>
 800ab82:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ab86:	d1c4      	bne.n	800ab12 <__swsetup_r+0x26>
 800ab88:	bd38      	pop	{r3, r4, r5, pc}
 800ab8a:	0781      	lsls	r1, r0, #30
 800ab8c:	bf58      	it	pl
 800ab8e:	6963      	ldrpl	r3, [r4, #20]
 800ab90:	60a3      	str	r3, [r4, #8]
 800ab92:	e7f4      	b.n	800ab7e <__swsetup_r+0x92>
 800ab94:	2000      	movs	r0, #0
 800ab96:	e7f7      	b.n	800ab88 <__swsetup_r+0x9c>
 800ab98:	20000068 	.word	0x20000068

0800ab9c <memmove>:
 800ab9c:	4288      	cmp	r0, r1
 800ab9e:	b510      	push	{r4, lr}
 800aba0:	eb01 0402 	add.w	r4, r1, r2
 800aba4:	d902      	bls.n	800abac <memmove+0x10>
 800aba6:	4284      	cmp	r4, r0
 800aba8:	4623      	mov	r3, r4
 800abaa:	d807      	bhi.n	800abbc <memmove+0x20>
 800abac:	1e43      	subs	r3, r0, #1
 800abae:	42a1      	cmp	r1, r4
 800abb0:	d008      	beq.n	800abc4 <memmove+0x28>
 800abb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800abb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abba:	e7f8      	b.n	800abae <memmove+0x12>
 800abbc:	4402      	add	r2, r0
 800abbe:	4601      	mov	r1, r0
 800abc0:	428a      	cmp	r2, r1
 800abc2:	d100      	bne.n	800abc6 <memmove+0x2a>
 800abc4:	bd10      	pop	{r4, pc}
 800abc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800abca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800abce:	e7f7      	b.n	800abc0 <memmove+0x24>

0800abd0 <memset>:
 800abd0:	4402      	add	r2, r0
 800abd2:	4603      	mov	r3, r0
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d100      	bne.n	800abda <memset+0xa>
 800abd8:	4770      	bx	lr
 800abda:	f803 1b01 	strb.w	r1, [r3], #1
 800abde:	e7f9      	b.n	800abd4 <memset+0x4>

0800abe0 <strncpy>:
 800abe0:	b510      	push	{r4, lr}
 800abe2:	3901      	subs	r1, #1
 800abe4:	4603      	mov	r3, r0
 800abe6:	b132      	cbz	r2, 800abf6 <strncpy+0x16>
 800abe8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800abec:	f803 4b01 	strb.w	r4, [r3], #1
 800abf0:	3a01      	subs	r2, #1
 800abf2:	2c00      	cmp	r4, #0
 800abf4:	d1f7      	bne.n	800abe6 <strncpy+0x6>
 800abf6:	441a      	add	r2, r3
 800abf8:	2100      	movs	r1, #0
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d100      	bne.n	800ac00 <strncpy+0x20>
 800abfe:	bd10      	pop	{r4, pc}
 800ac00:	f803 1b01 	strb.w	r1, [r3], #1
 800ac04:	e7f9      	b.n	800abfa <strncpy+0x1a>

0800ac06 <_raise_r>:
 800ac06:	291f      	cmp	r1, #31
 800ac08:	b538      	push	{r3, r4, r5, lr}
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	460d      	mov	r5, r1
 800ac0e:	d904      	bls.n	800ac1a <_raise_r+0x14>
 800ac10:	2316      	movs	r3, #22
 800ac12:	6003      	str	r3, [r0, #0]
 800ac14:	f04f 30ff 	mov.w	r0, #4294967295
 800ac18:	bd38      	pop	{r3, r4, r5, pc}
 800ac1a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ac1c:	b112      	cbz	r2, 800ac24 <_raise_r+0x1e>
 800ac1e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac22:	b94b      	cbnz	r3, 800ac38 <_raise_r+0x32>
 800ac24:	4620      	mov	r0, r4
 800ac26:	f000 f8bb 	bl	800ada0 <_getpid_r>
 800ac2a:	462a      	mov	r2, r5
 800ac2c:	4601      	mov	r1, r0
 800ac2e:	4620      	mov	r0, r4
 800ac30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac34:	f000 b8a2 	b.w	800ad7c <_kill_r>
 800ac38:	2b01      	cmp	r3, #1
 800ac3a:	d00a      	beq.n	800ac52 <_raise_r+0x4c>
 800ac3c:	1c59      	adds	r1, r3, #1
 800ac3e:	d103      	bne.n	800ac48 <_raise_r+0x42>
 800ac40:	2316      	movs	r3, #22
 800ac42:	6003      	str	r3, [r0, #0]
 800ac44:	2001      	movs	r0, #1
 800ac46:	e7e7      	b.n	800ac18 <_raise_r+0x12>
 800ac48:	2400      	movs	r4, #0
 800ac4a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ac4e:	4628      	mov	r0, r5
 800ac50:	4798      	blx	r3
 800ac52:	2000      	movs	r0, #0
 800ac54:	e7e0      	b.n	800ac18 <_raise_r+0x12>
	...

0800ac58 <raise>:
 800ac58:	4b02      	ldr	r3, [pc, #8]	; (800ac64 <raise+0xc>)
 800ac5a:	4601      	mov	r1, r0
 800ac5c:	6818      	ldr	r0, [r3, #0]
 800ac5e:	f7ff bfd2 	b.w	800ac06 <_raise_r>
 800ac62:	bf00      	nop
 800ac64:	20000068 	.word	0x20000068

0800ac68 <_close_r>:
 800ac68:	b538      	push	{r3, r4, r5, lr}
 800ac6a:	4d06      	ldr	r5, [pc, #24]	; (800ac84 <_close_r+0x1c>)
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	4604      	mov	r4, r0
 800ac70:	4608      	mov	r0, r1
 800ac72:	602b      	str	r3, [r5, #0]
 800ac74:	f7f6 fc2f 	bl	80014d6 <_close>
 800ac78:	1c43      	adds	r3, r0, #1
 800ac7a:	d102      	bne.n	800ac82 <_close_r+0x1a>
 800ac7c:	682b      	ldr	r3, [r5, #0]
 800ac7e:	b103      	cbz	r3, 800ac82 <_close_r+0x1a>
 800ac80:	6023      	str	r3, [r4, #0]
 800ac82:	bd38      	pop	{r3, r4, r5, pc}
 800ac84:	20009430 	.word	0x20009430

0800ac88 <_reclaim_reent>:
 800ac88:	4b29      	ldr	r3, [pc, #164]	; (800ad30 <_reclaim_reent+0xa8>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4283      	cmp	r3, r0
 800ac8e:	b570      	push	{r4, r5, r6, lr}
 800ac90:	4604      	mov	r4, r0
 800ac92:	d04b      	beq.n	800ad2c <_reclaim_reent+0xa4>
 800ac94:	69c3      	ldr	r3, [r0, #28]
 800ac96:	b143      	cbz	r3, 800acaa <_reclaim_reent+0x22>
 800ac98:	68db      	ldr	r3, [r3, #12]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d144      	bne.n	800ad28 <_reclaim_reent+0xa0>
 800ac9e:	69e3      	ldr	r3, [r4, #28]
 800aca0:	6819      	ldr	r1, [r3, #0]
 800aca2:	b111      	cbz	r1, 800acaa <_reclaim_reent+0x22>
 800aca4:	4620      	mov	r0, r4
 800aca6:	f000 f8d7 	bl	800ae58 <_free_r>
 800acaa:	6961      	ldr	r1, [r4, #20]
 800acac:	b111      	cbz	r1, 800acb4 <_reclaim_reent+0x2c>
 800acae:	4620      	mov	r0, r4
 800acb0:	f000 f8d2 	bl	800ae58 <_free_r>
 800acb4:	69e1      	ldr	r1, [r4, #28]
 800acb6:	b111      	cbz	r1, 800acbe <_reclaim_reent+0x36>
 800acb8:	4620      	mov	r0, r4
 800acba:	f000 f8cd 	bl	800ae58 <_free_r>
 800acbe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800acc0:	b111      	cbz	r1, 800acc8 <_reclaim_reent+0x40>
 800acc2:	4620      	mov	r0, r4
 800acc4:	f000 f8c8 	bl	800ae58 <_free_r>
 800acc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800acca:	b111      	cbz	r1, 800acd2 <_reclaim_reent+0x4a>
 800accc:	4620      	mov	r0, r4
 800acce:	f000 f8c3 	bl	800ae58 <_free_r>
 800acd2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800acd4:	b111      	cbz	r1, 800acdc <_reclaim_reent+0x54>
 800acd6:	4620      	mov	r0, r4
 800acd8:	f000 f8be 	bl	800ae58 <_free_r>
 800acdc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800acde:	b111      	cbz	r1, 800ace6 <_reclaim_reent+0x5e>
 800ace0:	4620      	mov	r0, r4
 800ace2:	f000 f8b9 	bl	800ae58 <_free_r>
 800ace6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ace8:	b111      	cbz	r1, 800acf0 <_reclaim_reent+0x68>
 800acea:	4620      	mov	r0, r4
 800acec:	f000 f8b4 	bl	800ae58 <_free_r>
 800acf0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800acf2:	b111      	cbz	r1, 800acfa <_reclaim_reent+0x72>
 800acf4:	4620      	mov	r0, r4
 800acf6:	f000 f8af 	bl	800ae58 <_free_r>
 800acfa:	6a23      	ldr	r3, [r4, #32]
 800acfc:	b1b3      	cbz	r3, 800ad2c <_reclaim_reent+0xa4>
 800acfe:	4620      	mov	r0, r4
 800ad00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ad04:	4718      	bx	r3
 800ad06:	5949      	ldr	r1, [r1, r5]
 800ad08:	b941      	cbnz	r1, 800ad1c <_reclaim_reent+0x94>
 800ad0a:	3504      	adds	r5, #4
 800ad0c:	69e3      	ldr	r3, [r4, #28]
 800ad0e:	2d80      	cmp	r5, #128	; 0x80
 800ad10:	68d9      	ldr	r1, [r3, #12]
 800ad12:	d1f8      	bne.n	800ad06 <_reclaim_reent+0x7e>
 800ad14:	4620      	mov	r0, r4
 800ad16:	f000 f89f 	bl	800ae58 <_free_r>
 800ad1a:	e7c0      	b.n	800ac9e <_reclaim_reent+0x16>
 800ad1c:	680e      	ldr	r6, [r1, #0]
 800ad1e:	4620      	mov	r0, r4
 800ad20:	f000 f89a 	bl	800ae58 <_free_r>
 800ad24:	4631      	mov	r1, r6
 800ad26:	e7ef      	b.n	800ad08 <_reclaim_reent+0x80>
 800ad28:	2500      	movs	r5, #0
 800ad2a:	e7ef      	b.n	800ad0c <_reclaim_reent+0x84>
 800ad2c:	bd70      	pop	{r4, r5, r6, pc}
 800ad2e:	bf00      	nop
 800ad30:	20000068 	.word	0x20000068

0800ad34 <_lseek_r>:
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4d07      	ldr	r5, [pc, #28]	; (800ad54 <_lseek_r+0x20>)
 800ad38:	4604      	mov	r4, r0
 800ad3a:	4608      	mov	r0, r1
 800ad3c:	4611      	mov	r1, r2
 800ad3e:	2200      	movs	r2, #0
 800ad40:	602a      	str	r2, [r5, #0]
 800ad42:	461a      	mov	r2, r3
 800ad44:	f7f6 fbee 	bl	8001524 <_lseek>
 800ad48:	1c43      	adds	r3, r0, #1
 800ad4a:	d102      	bne.n	800ad52 <_lseek_r+0x1e>
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	b103      	cbz	r3, 800ad52 <_lseek_r+0x1e>
 800ad50:	6023      	str	r3, [r4, #0]
 800ad52:	bd38      	pop	{r3, r4, r5, pc}
 800ad54:	20009430 	.word	0x20009430

0800ad58 <_read_r>:
 800ad58:	b538      	push	{r3, r4, r5, lr}
 800ad5a:	4d07      	ldr	r5, [pc, #28]	; (800ad78 <_read_r+0x20>)
 800ad5c:	4604      	mov	r4, r0
 800ad5e:	4608      	mov	r0, r1
 800ad60:	4611      	mov	r1, r2
 800ad62:	2200      	movs	r2, #0
 800ad64:	602a      	str	r2, [r5, #0]
 800ad66:	461a      	mov	r2, r3
 800ad68:	f7f6 fb7c 	bl	8001464 <_read>
 800ad6c:	1c43      	adds	r3, r0, #1
 800ad6e:	d102      	bne.n	800ad76 <_read_r+0x1e>
 800ad70:	682b      	ldr	r3, [r5, #0]
 800ad72:	b103      	cbz	r3, 800ad76 <_read_r+0x1e>
 800ad74:	6023      	str	r3, [r4, #0]
 800ad76:	bd38      	pop	{r3, r4, r5, pc}
 800ad78:	20009430 	.word	0x20009430

0800ad7c <_kill_r>:
 800ad7c:	b538      	push	{r3, r4, r5, lr}
 800ad7e:	4d07      	ldr	r5, [pc, #28]	; (800ad9c <_kill_r+0x20>)
 800ad80:	2300      	movs	r3, #0
 800ad82:	4604      	mov	r4, r0
 800ad84:	4608      	mov	r0, r1
 800ad86:	4611      	mov	r1, r2
 800ad88:	602b      	str	r3, [r5, #0]
 800ad8a:	f7f6 fb51 	bl	8001430 <_kill>
 800ad8e:	1c43      	adds	r3, r0, #1
 800ad90:	d102      	bne.n	800ad98 <_kill_r+0x1c>
 800ad92:	682b      	ldr	r3, [r5, #0]
 800ad94:	b103      	cbz	r3, 800ad98 <_kill_r+0x1c>
 800ad96:	6023      	str	r3, [r4, #0]
 800ad98:	bd38      	pop	{r3, r4, r5, pc}
 800ad9a:	bf00      	nop
 800ad9c:	20009430 	.word	0x20009430

0800ada0 <_getpid_r>:
 800ada0:	f7f6 bb3e 	b.w	8001420 <_getpid>

0800ada4 <_sbrk_r>:
 800ada4:	b538      	push	{r3, r4, r5, lr}
 800ada6:	4d06      	ldr	r5, [pc, #24]	; (800adc0 <_sbrk_r+0x1c>)
 800ada8:	2300      	movs	r3, #0
 800adaa:	4604      	mov	r4, r0
 800adac:	4608      	mov	r0, r1
 800adae:	602b      	str	r3, [r5, #0]
 800adb0:	f7f6 fbc6 	bl	8001540 <_sbrk>
 800adb4:	1c43      	adds	r3, r0, #1
 800adb6:	d102      	bne.n	800adbe <_sbrk_r+0x1a>
 800adb8:	682b      	ldr	r3, [r5, #0]
 800adba:	b103      	cbz	r3, 800adbe <_sbrk_r+0x1a>
 800adbc:	6023      	str	r3, [r4, #0]
 800adbe:	bd38      	pop	{r3, r4, r5, pc}
 800adc0:	20009430 	.word	0x20009430

0800adc4 <_write_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	4d07      	ldr	r5, [pc, #28]	; (800ade4 <_write_r+0x20>)
 800adc8:	4604      	mov	r4, r0
 800adca:	4608      	mov	r0, r1
 800adcc:	4611      	mov	r1, r2
 800adce:	2200      	movs	r2, #0
 800add0:	602a      	str	r2, [r5, #0]
 800add2:	461a      	mov	r2, r3
 800add4:	f7f6 fb63 	bl	800149e <_write>
 800add8:	1c43      	adds	r3, r0, #1
 800adda:	d102      	bne.n	800ade2 <_write_r+0x1e>
 800addc:	682b      	ldr	r3, [r5, #0]
 800adde:	b103      	cbz	r3, 800ade2 <_write_r+0x1e>
 800ade0:	6023      	str	r3, [r4, #0]
 800ade2:	bd38      	pop	{r3, r4, r5, pc}
 800ade4:	20009430 	.word	0x20009430

0800ade8 <__errno>:
 800ade8:	4b01      	ldr	r3, [pc, #4]	; (800adf0 <__errno+0x8>)
 800adea:	6818      	ldr	r0, [r3, #0]
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop
 800adf0:	20000068 	.word	0x20000068

0800adf4 <__libc_init_array>:
 800adf4:	b570      	push	{r4, r5, r6, lr}
 800adf6:	4d0d      	ldr	r5, [pc, #52]	; (800ae2c <__libc_init_array+0x38>)
 800adf8:	4c0d      	ldr	r4, [pc, #52]	; (800ae30 <__libc_init_array+0x3c>)
 800adfa:	1b64      	subs	r4, r4, r5
 800adfc:	10a4      	asrs	r4, r4, #2
 800adfe:	2600      	movs	r6, #0
 800ae00:	42a6      	cmp	r6, r4
 800ae02:	d109      	bne.n	800ae18 <__libc_init_array+0x24>
 800ae04:	4d0b      	ldr	r5, [pc, #44]	; (800ae34 <__libc_init_array+0x40>)
 800ae06:	4c0c      	ldr	r4, [pc, #48]	; (800ae38 <__libc_init_array+0x44>)
 800ae08:	f000 fc78 	bl	800b6fc <_init>
 800ae0c:	1b64      	subs	r4, r4, r5
 800ae0e:	10a4      	asrs	r4, r4, #2
 800ae10:	2600      	movs	r6, #0
 800ae12:	42a6      	cmp	r6, r4
 800ae14:	d105      	bne.n	800ae22 <__libc_init_array+0x2e>
 800ae16:	bd70      	pop	{r4, r5, r6, pc}
 800ae18:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae1c:	4798      	blx	r3
 800ae1e:	3601      	adds	r6, #1
 800ae20:	e7ee      	b.n	800ae00 <__libc_init_array+0xc>
 800ae22:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae26:	4798      	blx	r3
 800ae28:	3601      	adds	r6, #1
 800ae2a:	e7f2      	b.n	800ae12 <__libc_init_array+0x1e>
 800ae2c:	0800ba14 	.word	0x0800ba14
 800ae30:	0800ba14 	.word	0x0800ba14
 800ae34:	0800ba14 	.word	0x0800ba14
 800ae38:	0800ba1c 	.word	0x0800ba1c

0800ae3c <memcpy>:
 800ae3c:	440a      	add	r2, r1
 800ae3e:	4291      	cmp	r1, r2
 800ae40:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae44:	d100      	bne.n	800ae48 <memcpy+0xc>
 800ae46:	4770      	bx	lr
 800ae48:	b510      	push	{r4, lr}
 800ae4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae52:	4291      	cmp	r1, r2
 800ae54:	d1f9      	bne.n	800ae4a <memcpy+0xe>
 800ae56:	bd10      	pop	{r4, pc}

0800ae58 <_free_r>:
 800ae58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae5a:	2900      	cmp	r1, #0
 800ae5c:	d044      	beq.n	800aee8 <_free_r+0x90>
 800ae5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae62:	9001      	str	r0, [sp, #4]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	f1a1 0404 	sub.w	r4, r1, #4
 800ae6a:	bfb8      	it	lt
 800ae6c:	18e4      	addlt	r4, r4, r3
 800ae6e:	f7ff fc81 	bl	800a774 <__malloc_lock>
 800ae72:	4a1e      	ldr	r2, [pc, #120]	; (800aeec <_free_r+0x94>)
 800ae74:	9801      	ldr	r0, [sp, #4]
 800ae76:	6813      	ldr	r3, [r2, #0]
 800ae78:	b933      	cbnz	r3, 800ae88 <_free_r+0x30>
 800ae7a:	6063      	str	r3, [r4, #4]
 800ae7c:	6014      	str	r4, [r2, #0]
 800ae7e:	b003      	add	sp, #12
 800ae80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae84:	f7ff bc7c 	b.w	800a780 <__malloc_unlock>
 800ae88:	42a3      	cmp	r3, r4
 800ae8a:	d908      	bls.n	800ae9e <_free_r+0x46>
 800ae8c:	6825      	ldr	r5, [r4, #0]
 800ae8e:	1961      	adds	r1, r4, r5
 800ae90:	428b      	cmp	r3, r1
 800ae92:	bf01      	itttt	eq
 800ae94:	6819      	ldreq	r1, [r3, #0]
 800ae96:	685b      	ldreq	r3, [r3, #4]
 800ae98:	1949      	addeq	r1, r1, r5
 800ae9a:	6021      	streq	r1, [r4, #0]
 800ae9c:	e7ed      	b.n	800ae7a <_free_r+0x22>
 800ae9e:	461a      	mov	r2, r3
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	b10b      	cbz	r3, 800aea8 <_free_r+0x50>
 800aea4:	42a3      	cmp	r3, r4
 800aea6:	d9fa      	bls.n	800ae9e <_free_r+0x46>
 800aea8:	6811      	ldr	r1, [r2, #0]
 800aeaa:	1855      	adds	r5, r2, r1
 800aeac:	42a5      	cmp	r5, r4
 800aeae:	d10b      	bne.n	800aec8 <_free_r+0x70>
 800aeb0:	6824      	ldr	r4, [r4, #0]
 800aeb2:	4421      	add	r1, r4
 800aeb4:	1854      	adds	r4, r2, r1
 800aeb6:	42a3      	cmp	r3, r4
 800aeb8:	6011      	str	r1, [r2, #0]
 800aeba:	d1e0      	bne.n	800ae7e <_free_r+0x26>
 800aebc:	681c      	ldr	r4, [r3, #0]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	6053      	str	r3, [r2, #4]
 800aec2:	440c      	add	r4, r1
 800aec4:	6014      	str	r4, [r2, #0]
 800aec6:	e7da      	b.n	800ae7e <_free_r+0x26>
 800aec8:	d902      	bls.n	800aed0 <_free_r+0x78>
 800aeca:	230c      	movs	r3, #12
 800aecc:	6003      	str	r3, [r0, #0]
 800aece:	e7d6      	b.n	800ae7e <_free_r+0x26>
 800aed0:	6825      	ldr	r5, [r4, #0]
 800aed2:	1961      	adds	r1, r4, r5
 800aed4:	428b      	cmp	r3, r1
 800aed6:	bf04      	itt	eq
 800aed8:	6819      	ldreq	r1, [r3, #0]
 800aeda:	685b      	ldreq	r3, [r3, #4]
 800aedc:	6063      	str	r3, [r4, #4]
 800aede:	bf04      	itt	eq
 800aee0:	1949      	addeq	r1, r1, r5
 800aee2:	6021      	streq	r1, [r4, #0]
 800aee4:	6054      	str	r4, [r2, #4]
 800aee6:	e7ca      	b.n	800ae7e <_free_r+0x26>
 800aee8:	b003      	add	sp, #12
 800aeea:	bd30      	pop	{r4, r5, pc}
 800aeec:	200092ec 	.word	0x200092ec

0800aef0 <__sfputc_r>:
 800aef0:	6893      	ldr	r3, [r2, #8]
 800aef2:	3b01      	subs	r3, #1
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	b410      	push	{r4}
 800aef8:	6093      	str	r3, [r2, #8]
 800aefa:	da08      	bge.n	800af0e <__sfputc_r+0x1e>
 800aefc:	6994      	ldr	r4, [r2, #24]
 800aefe:	42a3      	cmp	r3, r4
 800af00:	db01      	blt.n	800af06 <__sfputc_r+0x16>
 800af02:	290a      	cmp	r1, #10
 800af04:	d103      	bne.n	800af0e <__sfputc_r+0x1e>
 800af06:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af0a:	f7ff bdb2 	b.w	800aa72 <__swbuf_r>
 800af0e:	6813      	ldr	r3, [r2, #0]
 800af10:	1c58      	adds	r0, r3, #1
 800af12:	6010      	str	r0, [r2, #0]
 800af14:	7019      	strb	r1, [r3, #0]
 800af16:	4608      	mov	r0, r1
 800af18:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af1c:	4770      	bx	lr

0800af1e <__sfputs_r>:
 800af1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af20:	4606      	mov	r6, r0
 800af22:	460f      	mov	r7, r1
 800af24:	4614      	mov	r4, r2
 800af26:	18d5      	adds	r5, r2, r3
 800af28:	42ac      	cmp	r4, r5
 800af2a:	d101      	bne.n	800af30 <__sfputs_r+0x12>
 800af2c:	2000      	movs	r0, #0
 800af2e:	e007      	b.n	800af40 <__sfputs_r+0x22>
 800af30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af34:	463a      	mov	r2, r7
 800af36:	4630      	mov	r0, r6
 800af38:	f7ff ffda 	bl	800aef0 <__sfputc_r>
 800af3c:	1c43      	adds	r3, r0, #1
 800af3e:	d1f3      	bne.n	800af28 <__sfputs_r+0xa>
 800af40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800af44 <_vfiprintf_r>:
 800af44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af48:	460d      	mov	r5, r1
 800af4a:	b09d      	sub	sp, #116	; 0x74
 800af4c:	4614      	mov	r4, r2
 800af4e:	4698      	mov	r8, r3
 800af50:	4606      	mov	r6, r0
 800af52:	b118      	cbz	r0, 800af5c <_vfiprintf_r+0x18>
 800af54:	6a03      	ldr	r3, [r0, #32]
 800af56:	b90b      	cbnz	r3, 800af5c <_vfiprintf_r+0x18>
 800af58:	f7ff fca4 	bl	800a8a4 <__sinit>
 800af5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af5e:	07d9      	lsls	r1, r3, #31
 800af60:	d405      	bmi.n	800af6e <_vfiprintf_r+0x2a>
 800af62:	89ab      	ldrh	r3, [r5, #12]
 800af64:	059a      	lsls	r2, r3, #22
 800af66:	d402      	bmi.n	800af6e <_vfiprintf_r+0x2a>
 800af68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af6a:	f7f6 fce3 	bl	8001934 <__retarget_lock_acquire_recursive>
 800af6e:	89ab      	ldrh	r3, [r5, #12]
 800af70:	071b      	lsls	r3, r3, #28
 800af72:	d501      	bpl.n	800af78 <_vfiprintf_r+0x34>
 800af74:	692b      	ldr	r3, [r5, #16]
 800af76:	b99b      	cbnz	r3, 800afa0 <_vfiprintf_r+0x5c>
 800af78:	4629      	mov	r1, r5
 800af7a:	4630      	mov	r0, r6
 800af7c:	f7ff fdb6 	bl	800aaec <__swsetup_r>
 800af80:	b170      	cbz	r0, 800afa0 <_vfiprintf_r+0x5c>
 800af82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af84:	07dc      	lsls	r4, r3, #31
 800af86:	d504      	bpl.n	800af92 <_vfiprintf_r+0x4e>
 800af88:	f04f 30ff 	mov.w	r0, #4294967295
 800af8c:	b01d      	add	sp, #116	; 0x74
 800af8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af92:	89ab      	ldrh	r3, [r5, #12]
 800af94:	0598      	lsls	r0, r3, #22
 800af96:	d4f7      	bmi.n	800af88 <_vfiprintf_r+0x44>
 800af98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af9a:	f7f6 fcdf 	bl	800195c <__retarget_lock_release_recursive>
 800af9e:	e7f3      	b.n	800af88 <_vfiprintf_r+0x44>
 800afa0:	2300      	movs	r3, #0
 800afa2:	9309      	str	r3, [sp, #36]	; 0x24
 800afa4:	2320      	movs	r3, #32
 800afa6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800afaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800afae:	2330      	movs	r3, #48	; 0x30
 800afb0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b164 <_vfiprintf_r+0x220>
 800afb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800afb8:	f04f 0901 	mov.w	r9, #1
 800afbc:	4623      	mov	r3, r4
 800afbe:	469a      	mov	sl, r3
 800afc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afc4:	b10a      	cbz	r2, 800afca <_vfiprintf_r+0x86>
 800afc6:	2a25      	cmp	r2, #37	; 0x25
 800afc8:	d1f9      	bne.n	800afbe <_vfiprintf_r+0x7a>
 800afca:	ebba 0b04 	subs.w	fp, sl, r4
 800afce:	d00b      	beq.n	800afe8 <_vfiprintf_r+0xa4>
 800afd0:	465b      	mov	r3, fp
 800afd2:	4622      	mov	r2, r4
 800afd4:	4629      	mov	r1, r5
 800afd6:	4630      	mov	r0, r6
 800afd8:	f7ff ffa1 	bl	800af1e <__sfputs_r>
 800afdc:	3001      	adds	r0, #1
 800afde:	f000 80a9 	beq.w	800b134 <_vfiprintf_r+0x1f0>
 800afe2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afe4:	445a      	add	r2, fp
 800afe6:	9209      	str	r2, [sp, #36]	; 0x24
 800afe8:	f89a 3000 	ldrb.w	r3, [sl]
 800afec:	2b00      	cmp	r3, #0
 800afee:	f000 80a1 	beq.w	800b134 <_vfiprintf_r+0x1f0>
 800aff2:	2300      	movs	r3, #0
 800aff4:	f04f 32ff 	mov.w	r2, #4294967295
 800aff8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800affc:	f10a 0a01 	add.w	sl, sl, #1
 800b000:	9304      	str	r3, [sp, #16]
 800b002:	9307      	str	r3, [sp, #28]
 800b004:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b008:	931a      	str	r3, [sp, #104]	; 0x68
 800b00a:	4654      	mov	r4, sl
 800b00c:	2205      	movs	r2, #5
 800b00e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b012:	4854      	ldr	r0, [pc, #336]	; (800b164 <_vfiprintf_r+0x220>)
 800b014:	f7f5 f904 	bl	8000220 <memchr>
 800b018:	9a04      	ldr	r2, [sp, #16]
 800b01a:	b9d8      	cbnz	r0, 800b054 <_vfiprintf_r+0x110>
 800b01c:	06d1      	lsls	r1, r2, #27
 800b01e:	bf44      	itt	mi
 800b020:	2320      	movmi	r3, #32
 800b022:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b026:	0713      	lsls	r3, r2, #28
 800b028:	bf44      	itt	mi
 800b02a:	232b      	movmi	r3, #43	; 0x2b
 800b02c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b030:	f89a 3000 	ldrb.w	r3, [sl]
 800b034:	2b2a      	cmp	r3, #42	; 0x2a
 800b036:	d015      	beq.n	800b064 <_vfiprintf_r+0x120>
 800b038:	9a07      	ldr	r2, [sp, #28]
 800b03a:	4654      	mov	r4, sl
 800b03c:	2000      	movs	r0, #0
 800b03e:	f04f 0c0a 	mov.w	ip, #10
 800b042:	4621      	mov	r1, r4
 800b044:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b048:	3b30      	subs	r3, #48	; 0x30
 800b04a:	2b09      	cmp	r3, #9
 800b04c:	d94d      	bls.n	800b0ea <_vfiprintf_r+0x1a6>
 800b04e:	b1b0      	cbz	r0, 800b07e <_vfiprintf_r+0x13a>
 800b050:	9207      	str	r2, [sp, #28]
 800b052:	e014      	b.n	800b07e <_vfiprintf_r+0x13a>
 800b054:	eba0 0308 	sub.w	r3, r0, r8
 800b058:	fa09 f303 	lsl.w	r3, r9, r3
 800b05c:	4313      	orrs	r3, r2
 800b05e:	9304      	str	r3, [sp, #16]
 800b060:	46a2      	mov	sl, r4
 800b062:	e7d2      	b.n	800b00a <_vfiprintf_r+0xc6>
 800b064:	9b03      	ldr	r3, [sp, #12]
 800b066:	1d19      	adds	r1, r3, #4
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	9103      	str	r1, [sp, #12]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	bfbb      	ittet	lt
 800b070:	425b      	neglt	r3, r3
 800b072:	f042 0202 	orrlt.w	r2, r2, #2
 800b076:	9307      	strge	r3, [sp, #28]
 800b078:	9307      	strlt	r3, [sp, #28]
 800b07a:	bfb8      	it	lt
 800b07c:	9204      	strlt	r2, [sp, #16]
 800b07e:	7823      	ldrb	r3, [r4, #0]
 800b080:	2b2e      	cmp	r3, #46	; 0x2e
 800b082:	d10c      	bne.n	800b09e <_vfiprintf_r+0x15a>
 800b084:	7863      	ldrb	r3, [r4, #1]
 800b086:	2b2a      	cmp	r3, #42	; 0x2a
 800b088:	d134      	bne.n	800b0f4 <_vfiprintf_r+0x1b0>
 800b08a:	9b03      	ldr	r3, [sp, #12]
 800b08c:	1d1a      	adds	r2, r3, #4
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	9203      	str	r2, [sp, #12]
 800b092:	2b00      	cmp	r3, #0
 800b094:	bfb8      	it	lt
 800b096:	f04f 33ff 	movlt.w	r3, #4294967295
 800b09a:	3402      	adds	r4, #2
 800b09c:	9305      	str	r3, [sp, #20]
 800b09e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b174 <_vfiprintf_r+0x230>
 800b0a2:	7821      	ldrb	r1, [r4, #0]
 800b0a4:	2203      	movs	r2, #3
 800b0a6:	4650      	mov	r0, sl
 800b0a8:	f7f5 f8ba 	bl	8000220 <memchr>
 800b0ac:	b138      	cbz	r0, 800b0be <_vfiprintf_r+0x17a>
 800b0ae:	9b04      	ldr	r3, [sp, #16]
 800b0b0:	eba0 000a 	sub.w	r0, r0, sl
 800b0b4:	2240      	movs	r2, #64	; 0x40
 800b0b6:	4082      	lsls	r2, r0
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	3401      	adds	r4, #1
 800b0bc:	9304      	str	r3, [sp, #16]
 800b0be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0c2:	4829      	ldr	r0, [pc, #164]	; (800b168 <_vfiprintf_r+0x224>)
 800b0c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b0c8:	2206      	movs	r2, #6
 800b0ca:	f7f5 f8a9 	bl	8000220 <memchr>
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	d03f      	beq.n	800b152 <_vfiprintf_r+0x20e>
 800b0d2:	4b26      	ldr	r3, [pc, #152]	; (800b16c <_vfiprintf_r+0x228>)
 800b0d4:	bb1b      	cbnz	r3, 800b11e <_vfiprintf_r+0x1da>
 800b0d6:	9b03      	ldr	r3, [sp, #12]
 800b0d8:	3307      	adds	r3, #7
 800b0da:	f023 0307 	bic.w	r3, r3, #7
 800b0de:	3308      	adds	r3, #8
 800b0e0:	9303      	str	r3, [sp, #12]
 800b0e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0e4:	443b      	add	r3, r7
 800b0e6:	9309      	str	r3, [sp, #36]	; 0x24
 800b0e8:	e768      	b.n	800afbc <_vfiprintf_r+0x78>
 800b0ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0ee:	460c      	mov	r4, r1
 800b0f0:	2001      	movs	r0, #1
 800b0f2:	e7a6      	b.n	800b042 <_vfiprintf_r+0xfe>
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	3401      	adds	r4, #1
 800b0f8:	9305      	str	r3, [sp, #20]
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	f04f 0c0a 	mov.w	ip, #10
 800b100:	4620      	mov	r0, r4
 800b102:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b106:	3a30      	subs	r2, #48	; 0x30
 800b108:	2a09      	cmp	r2, #9
 800b10a:	d903      	bls.n	800b114 <_vfiprintf_r+0x1d0>
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d0c6      	beq.n	800b09e <_vfiprintf_r+0x15a>
 800b110:	9105      	str	r1, [sp, #20]
 800b112:	e7c4      	b.n	800b09e <_vfiprintf_r+0x15a>
 800b114:	fb0c 2101 	mla	r1, ip, r1, r2
 800b118:	4604      	mov	r4, r0
 800b11a:	2301      	movs	r3, #1
 800b11c:	e7f0      	b.n	800b100 <_vfiprintf_r+0x1bc>
 800b11e:	ab03      	add	r3, sp, #12
 800b120:	9300      	str	r3, [sp, #0]
 800b122:	462a      	mov	r2, r5
 800b124:	4b12      	ldr	r3, [pc, #72]	; (800b170 <_vfiprintf_r+0x22c>)
 800b126:	a904      	add	r1, sp, #16
 800b128:	4630      	mov	r0, r6
 800b12a:	f3af 8000 	nop.w
 800b12e:	4607      	mov	r7, r0
 800b130:	1c78      	adds	r0, r7, #1
 800b132:	d1d6      	bne.n	800b0e2 <_vfiprintf_r+0x19e>
 800b134:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b136:	07d9      	lsls	r1, r3, #31
 800b138:	d405      	bmi.n	800b146 <_vfiprintf_r+0x202>
 800b13a:	89ab      	ldrh	r3, [r5, #12]
 800b13c:	059a      	lsls	r2, r3, #22
 800b13e:	d402      	bmi.n	800b146 <_vfiprintf_r+0x202>
 800b140:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b142:	f7f6 fc0b 	bl	800195c <__retarget_lock_release_recursive>
 800b146:	89ab      	ldrh	r3, [r5, #12]
 800b148:	065b      	lsls	r3, r3, #25
 800b14a:	f53f af1d 	bmi.w	800af88 <_vfiprintf_r+0x44>
 800b14e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b150:	e71c      	b.n	800af8c <_vfiprintf_r+0x48>
 800b152:	ab03      	add	r3, sp, #12
 800b154:	9300      	str	r3, [sp, #0]
 800b156:	462a      	mov	r2, r5
 800b158:	4b05      	ldr	r3, [pc, #20]	; (800b170 <_vfiprintf_r+0x22c>)
 800b15a:	a904      	add	r1, sp, #16
 800b15c:	4630      	mov	r0, r6
 800b15e:	f000 f879 	bl	800b254 <_printf_i>
 800b162:	e7e4      	b.n	800b12e <_vfiprintf_r+0x1ea>
 800b164:	0800b9e0 	.word	0x0800b9e0
 800b168:	0800b9ea 	.word	0x0800b9ea
 800b16c:	00000000 	.word	0x00000000
 800b170:	0800af1f 	.word	0x0800af1f
 800b174:	0800b9e6 	.word	0x0800b9e6

0800b178 <_printf_common>:
 800b178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b17c:	4616      	mov	r6, r2
 800b17e:	4699      	mov	r9, r3
 800b180:	688a      	ldr	r2, [r1, #8]
 800b182:	690b      	ldr	r3, [r1, #16]
 800b184:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b188:	4293      	cmp	r3, r2
 800b18a:	bfb8      	it	lt
 800b18c:	4613      	movlt	r3, r2
 800b18e:	6033      	str	r3, [r6, #0]
 800b190:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b194:	4607      	mov	r7, r0
 800b196:	460c      	mov	r4, r1
 800b198:	b10a      	cbz	r2, 800b19e <_printf_common+0x26>
 800b19a:	3301      	adds	r3, #1
 800b19c:	6033      	str	r3, [r6, #0]
 800b19e:	6823      	ldr	r3, [r4, #0]
 800b1a0:	0699      	lsls	r1, r3, #26
 800b1a2:	bf42      	ittt	mi
 800b1a4:	6833      	ldrmi	r3, [r6, #0]
 800b1a6:	3302      	addmi	r3, #2
 800b1a8:	6033      	strmi	r3, [r6, #0]
 800b1aa:	6825      	ldr	r5, [r4, #0]
 800b1ac:	f015 0506 	ands.w	r5, r5, #6
 800b1b0:	d106      	bne.n	800b1c0 <_printf_common+0x48>
 800b1b2:	f104 0a19 	add.w	sl, r4, #25
 800b1b6:	68e3      	ldr	r3, [r4, #12]
 800b1b8:	6832      	ldr	r2, [r6, #0]
 800b1ba:	1a9b      	subs	r3, r3, r2
 800b1bc:	42ab      	cmp	r3, r5
 800b1be:	dc26      	bgt.n	800b20e <_printf_common+0x96>
 800b1c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b1c4:	1e13      	subs	r3, r2, #0
 800b1c6:	6822      	ldr	r2, [r4, #0]
 800b1c8:	bf18      	it	ne
 800b1ca:	2301      	movne	r3, #1
 800b1cc:	0692      	lsls	r2, r2, #26
 800b1ce:	d42b      	bmi.n	800b228 <_printf_common+0xb0>
 800b1d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b1d4:	4649      	mov	r1, r9
 800b1d6:	4638      	mov	r0, r7
 800b1d8:	47c0      	blx	r8
 800b1da:	3001      	adds	r0, #1
 800b1dc:	d01e      	beq.n	800b21c <_printf_common+0xa4>
 800b1de:	6823      	ldr	r3, [r4, #0]
 800b1e0:	6922      	ldr	r2, [r4, #16]
 800b1e2:	f003 0306 	and.w	r3, r3, #6
 800b1e6:	2b04      	cmp	r3, #4
 800b1e8:	bf02      	ittt	eq
 800b1ea:	68e5      	ldreq	r5, [r4, #12]
 800b1ec:	6833      	ldreq	r3, [r6, #0]
 800b1ee:	1aed      	subeq	r5, r5, r3
 800b1f0:	68a3      	ldr	r3, [r4, #8]
 800b1f2:	bf0c      	ite	eq
 800b1f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b1f8:	2500      	movne	r5, #0
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	bfc4      	itt	gt
 800b1fe:	1a9b      	subgt	r3, r3, r2
 800b200:	18ed      	addgt	r5, r5, r3
 800b202:	2600      	movs	r6, #0
 800b204:	341a      	adds	r4, #26
 800b206:	42b5      	cmp	r5, r6
 800b208:	d11a      	bne.n	800b240 <_printf_common+0xc8>
 800b20a:	2000      	movs	r0, #0
 800b20c:	e008      	b.n	800b220 <_printf_common+0xa8>
 800b20e:	2301      	movs	r3, #1
 800b210:	4652      	mov	r2, sl
 800b212:	4649      	mov	r1, r9
 800b214:	4638      	mov	r0, r7
 800b216:	47c0      	blx	r8
 800b218:	3001      	adds	r0, #1
 800b21a:	d103      	bne.n	800b224 <_printf_common+0xac>
 800b21c:	f04f 30ff 	mov.w	r0, #4294967295
 800b220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b224:	3501      	adds	r5, #1
 800b226:	e7c6      	b.n	800b1b6 <_printf_common+0x3e>
 800b228:	18e1      	adds	r1, r4, r3
 800b22a:	1c5a      	adds	r2, r3, #1
 800b22c:	2030      	movs	r0, #48	; 0x30
 800b22e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b232:	4422      	add	r2, r4
 800b234:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b238:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b23c:	3302      	adds	r3, #2
 800b23e:	e7c7      	b.n	800b1d0 <_printf_common+0x58>
 800b240:	2301      	movs	r3, #1
 800b242:	4622      	mov	r2, r4
 800b244:	4649      	mov	r1, r9
 800b246:	4638      	mov	r0, r7
 800b248:	47c0      	blx	r8
 800b24a:	3001      	adds	r0, #1
 800b24c:	d0e6      	beq.n	800b21c <_printf_common+0xa4>
 800b24e:	3601      	adds	r6, #1
 800b250:	e7d9      	b.n	800b206 <_printf_common+0x8e>
	...

0800b254 <_printf_i>:
 800b254:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b258:	7e0f      	ldrb	r7, [r1, #24]
 800b25a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b25c:	2f78      	cmp	r7, #120	; 0x78
 800b25e:	4691      	mov	r9, r2
 800b260:	4680      	mov	r8, r0
 800b262:	460c      	mov	r4, r1
 800b264:	469a      	mov	sl, r3
 800b266:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b26a:	d807      	bhi.n	800b27c <_printf_i+0x28>
 800b26c:	2f62      	cmp	r7, #98	; 0x62
 800b26e:	d80a      	bhi.n	800b286 <_printf_i+0x32>
 800b270:	2f00      	cmp	r7, #0
 800b272:	f000 80d4 	beq.w	800b41e <_printf_i+0x1ca>
 800b276:	2f58      	cmp	r7, #88	; 0x58
 800b278:	f000 80c0 	beq.w	800b3fc <_printf_i+0x1a8>
 800b27c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b280:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b284:	e03a      	b.n	800b2fc <_printf_i+0xa8>
 800b286:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b28a:	2b15      	cmp	r3, #21
 800b28c:	d8f6      	bhi.n	800b27c <_printf_i+0x28>
 800b28e:	a101      	add	r1, pc, #4	; (adr r1, 800b294 <_printf_i+0x40>)
 800b290:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b294:	0800b2ed 	.word	0x0800b2ed
 800b298:	0800b301 	.word	0x0800b301
 800b29c:	0800b27d 	.word	0x0800b27d
 800b2a0:	0800b27d 	.word	0x0800b27d
 800b2a4:	0800b27d 	.word	0x0800b27d
 800b2a8:	0800b27d 	.word	0x0800b27d
 800b2ac:	0800b301 	.word	0x0800b301
 800b2b0:	0800b27d 	.word	0x0800b27d
 800b2b4:	0800b27d 	.word	0x0800b27d
 800b2b8:	0800b27d 	.word	0x0800b27d
 800b2bc:	0800b27d 	.word	0x0800b27d
 800b2c0:	0800b405 	.word	0x0800b405
 800b2c4:	0800b32d 	.word	0x0800b32d
 800b2c8:	0800b3bf 	.word	0x0800b3bf
 800b2cc:	0800b27d 	.word	0x0800b27d
 800b2d0:	0800b27d 	.word	0x0800b27d
 800b2d4:	0800b427 	.word	0x0800b427
 800b2d8:	0800b27d 	.word	0x0800b27d
 800b2dc:	0800b32d 	.word	0x0800b32d
 800b2e0:	0800b27d 	.word	0x0800b27d
 800b2e4:	0800b27d 	.word	0x0800b27d
 800b2e8:	0800b3c7 	.word	0x0800b3c7
 800b2ec:	682b      	ldr	r3, [r5, #0]
 800b2ee:	1d1a      	adds	r2, r3, #4
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	602a      	str	r2, [r5, #0]
 800b2f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b2f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	e09f      	b.n	800b440 <_printf_i+0x1ec>
 800b300:	6820      	ldr	r0, [r4, #0]
 800b302:	682b      	ldr	r3, [r5, #0]
 800b304:	0607      	lsls	r7, r0, #24
 800b306:	f103 0104 	add.w	r1, r3, #4
 800b30a:	6029      	str	r1, [r5, #0]
 800b30c:	d501      	bpl.n	800b312 <_printf_i+0xbe>
 800b30e:	681e      	ldr	r6, [r3, #0]
 800b310:	e003      	b.n	800b31a <_printf_i+0xc6>
 800b312:	0646      	lsls	r6, r0, #25
 800b314:	d5fb      	bpl.n	800b30e <_printf_i+0xba>
 800b316:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b31a:	2e00      	cmp	r6, #0
 800b31c:	da03      	bge.n	800b326 <_printf_i+0xd2>
 800b31e:	232d      	movs	r3, #45	; 0x2d
 800b320:	4276      	negs	r6, r6
 800b322:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b326:	485a      	ldr	r0, [pc, #360]	; (800b490 <_printf_i+0x23c>)
 800b328:	230a      	movs	r3, #10
 800b32a:	e012      	b.n	800b352 <_printf_i+0xfe>
 800b32c:	682b      	ldr	r3, [r5, #0]
 800b32e:	6820      	ldr	r0, [r4, #0]
 800b330:	1d19      	adds	r1, r3, #4
 800b332:	6029      	str	r1, [r5, #0]
 800b334:	0605      	lsls	r5, r0, #24
 800b336:	d501      	bpl.n	800b33c <_printf_i+0xe8>
 800b338:	681e      	ldr	r6, [r3, #0]
 800b33a:	e002      	b.n	800b342 <_printf_i+0xee>
 800b33c:	0641      	lsls	r1, r0, #25
 800b33e:	d5fb      	bpl.n	800b338 <_printf_i+0xe4>
 800b340:	881e      	ldrh	r6, [r3, #0]
 800b342:	4853      	ldr	r0, [pc, #332]	; (800b490 <_printf_i+0x23c>)
 800b344:	2f6f      	cmp	r7, #111	; 0x6f
 800b346:	bf0c      	ite	eq
 800b348:	2308      	moveq	r3, #8
 800b34a:	230a      	movne	r3, #10
 800b34c:	2100      	movs	r1, #0
 800b34e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b352:	6865      	ldr	r5, [r4, #4]
 800b354:	60a5      	str	r5, [r4, #8]
 800b356:	2d00      	cmp	r5, #0
 800b358:	bfa2      	ittt	ge
 800b35a:	6821      	ldrge	r1, [r4, #0]
 800b35c:	f021 0104 	bicge.w	r1, r1, #4
 800b360:	6021      	strge	r1, [r4, #0]
 800b362:	b90e      	cbnz	r6, 800b368 <_printf_i+0x114>
 800b364:	2d00      	cmp	r5, #0
 800b366:	d04b      	beq.n	800b400 <_printf_i+0x1ac>
 800b368:	4615      	mov	r5, r2
 800b36a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b36e:	fb03 6711 	mls	r7, r3, r1, r6
 800b372:	5dc7      	ldrb	r7, [r0, r7]
 800b374:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b378:	4637      	mov	r7, r6
 800b37a:	42bb      	cmp	r3, r7
 800b37c:	460e      	mov	r6, r1
 800b37e:	d9f4      	bls.n	800b36a <_printf_i+0x116>
 800b380:	2b08      	cmp	r3, #8
 800b382:	d10b      	bne.n	800b39c <_printf_i+0x148>
 800b384:	6823      	ldr	r3, [r4, #0]
 800b386:	07de      	lsls	r6, r3, #31
 800b388:	d508      	bpl.n	800b39c <_printf_i+0x148>
 800b38a:	6923      	ldr	r3, [r4, #16]
 800b38c:	6861      	ldr	r1, [r4, #4]
 800b38e:	4299      	cmp	r1, r3
 800b390:	bfde      	ittt	le
 800b392:	2330      	movle	r3, #48	; 0x30
 800b394:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b398:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b39c:	1b52      	subs	r2, r2, r5
 800b39e:	6122      	str	r2, [r4, #16]
 800b3a0:	f8cd a000 	str.w	sl, [sp]
 800b3a4:	464b      	mov	r3, r9
 800b3a6:	aa03      	add	r2, sp, #12
 800b3a8:	4621      	mov	r1, r4
 800b3aa:	4640      	mov	r0, r8
 800b3ac:	f7ff fee4 	bl	800b178 <_printf_common>
 800b3b0:	3001      	adds	r0, #1
 800b3b2:	d14a      	bne.n	800b44a <_printf_i+0x1f6>
 800b3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b8:	b004      	add	sp, #16
 800b3ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3be:	6823      	ldr	r3, [r4, #0]
 800b3c0:	f043 0320 	orr.w	r3, r3, #32
 800b3c4:	6023      	str	r3, [r4, #0]
 800b3c6:	4833      	ldr	r0, [pc, #204]	; (800b494 <_printf_i+0x240>)
 800b3c8:	2778      	movs	r7, #120	; 0x78
 800b3ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b3ce:	6823      	ldr	r3, [r4, #0]
 800b3d0:	6829      	ldr	r1, [r5, #0]
 800b3d2:	061f      	lsls	r7, r3, #24
 800b3d4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b3d8:	d402      	bmi.n	800b3e0 <_printf_i+0x18c>
 800b3da:	065f      	lsls	r7, r3, #25
 800b3dc:	bf48      	it	mi
 800b3de:	b2b6      	uxthmi	r6, r6
 800b3e0:	07df      	lsls	r7, r3, #31
 800b3e2:	bf48      	it	mi
 800b3e4:	f043 0320 	orrmi.w	r3, r3, #32
 800b3e8:	6029      	str	r1, [r5, #0]
 800b3ea:	bf48      	it	mi
 800b3ec:	6023      	strmi	r3, [r4, #0]
 800b3ee:	b91e      	cbnz	r6, 800b3f8 <_printf_i+0x1a4>
 800b3f0:	6823      	ldr	r3, [r4, #0]
 800b3f2:	f023 0320 	bic.w	r3, r3, #32
 800b3f6:	6023      	str	r3, [r4, #0]
 800b3f8:	2310      	movs	r3, #16
 800b3fa:	e7a7      	b.n	800b34c <_printf_i+0xf8>
 800b3fc:	4824      	ldr	r0, [pc, #144]	; (800b490 <_printf_i+0x23c>)
 800b3fe:	e7e4      	b.n	800b3ca <_printf_i+0x176>
 800b400:	4615      	mov	r5, r2
 800b402:	e7bd      	b.n	800b380 <_printf_i+0x12c>
 800b404:	682b      	ldr	r3, [r5, #0]
 800b406:	6826      	ldr	r6, [r4, #0]
 800b408:	6961      	ldr	r1, [r4, #20]
 800b40a:	1d18      	adds	r0, r3, #4
 800b40c:	6028      	str	r0, [r5, #0]
 800b40e:	0635      	lsls	r5, r6, #24
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	d501      	bpl.n	800b418 <_printf_i+0x1c4>
 800b414:	6019      	str	r1, [r3, #0]
 800b416:	e002      	b.n	800b41e <_printf_i+0x1ca>
 800b418:	0670      	lsls	r0, r6, #25
 800b41a:	d5fb      	bpl.n	800b414 <_printf_i+0x1c0>
 800b41c:	8019      	strh	r1, [r3, #0]
 800b41e:	2300      	movs	r3, #0
 800b420:	6123      	str	r3, [r4, #16]
 800b422:	4615      	mov	r5, r2
 800b424:	e7bc      	b.n	800b3a0 <_printf_i+0x14c>
 800b426:	682b      	ldr	r3, [r5, #0]
 800b428:	1d1a      	adds	r2, r3, #4
 800b42a:	602a      	str	r2, [r5, #0]
 800b42c:	681d      	ldr	r5, [r3, #0]
 800b42e:	6862      	ldr	r2, [r4, #4]
 800b430:	2100      	movs	r1, #0
 800b432:	4628      	mov	r0, r5
 800b434:	f7f4 fef4 	bl	8000220 <memchr>
 800b438:	b108      	cbz	r0, 800b43e <_printf_i+0x1ea>
 800b43a:	1b40      	subs	r0, r0, r5
 800b43c:	6060      	str	r0, [r4, #4]
 800b43e:	6863      	ldr	r3, [r4, #4]
 800b440:	6123      	str	r3, [r4, #16]
 800b442:	2300      	movs	r3, #0
 800b444:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b448:	e7aa      	b.n	800b3a0 <_printf_i+0x14c>
 800b44a:	6923      	ldr	r3, [r4, #16]
 800b44c:	462a      	mov	r2, r5
 800b44e:	4649      	mov	r1, r9
 800b450:	4640      	mov	r0, r8
 800b452:	47d0      	blx	sl
 800b454:	3001      	adds	r0, #1
 800b456:	d0ad      	beq.n	800b3b4 <_printf_i+0x160>
 800b458:	6823      	ldr	r3, [r4, #0]
 800b45a:	079b      	lsls	r3, r3, #30
 800b45c:	d413      	bmi.n	800b486 <_printf_i+0x232>
 800b45e:	68e0      	ldr	r0, [r4, #12]
 800b460:	9b03      	ldr	r3, [sp, #12]
 800b462:	4298      	cmp	r0, r3
 800b464:	bfb8      	it	lt
 800b466:	4618      	movlt	r0, r3
 800b468:	e7a6      	b.n	800b3b8 <_printf_i+0x164>
 800b46a:	2301      	movs	r3, #1
 800b46c:	4632      	mov	r2, r6
 800b46e:	4649      	mov	r1, r9
 800b470:	4640      	mov	r0, r8
 800b472:	47d0      	blx	sl
 800b474:	3001      	adds	r0, #1
 800b476:	d09d      	beq.n	800b3b4 <_printf_i+0x160>
 800b478:	3501      	adds	r5, #1
 800b47a:	68e3      	ldr	r3, [r4, #12]
 800b47c:	9903      	ldr	r1, [sp, #12]
 800b47e:	1a5b      	subs	r3, r3, r1
 800b480:	42ab      	cmp	r3, r5
 800b482:	dcf2      	bgt.n	800b46a <_printf_i+0x216>
 800b484:	e7eb      	b.n	800b45e <_printf_i+0x20a>
 800b486:	2500      	movs	r5, #0
 800b488:	f104 0619 	add.w	r6, r4, #25
 800b48c:	e7f5      	b.n	800b47a <_printf_i+0x226>
 800b48e:	bf00      	nop
 800b490:	0800b9f1 	.word	0x0800b9f1
 800b494:	0800ba02 	.word	0x0800ba02

0800b498 <__sflush_r>:
 800b498:	898a      	ldrh	r2, [r1, #12]
 800b49a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b49e:	4605      	mov	r5, r0
 800b4a0:	0710      	lsls	r0, r2, #28
 800b4a2:	460c      	mov	r4, r1
 800b4a4:	d458      	bmi.n	800b558 <__sflush_r+0xc0>
 800b4a6:	684b      	ldr	r3, [r1, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	dc05      	bgt.n	800b4b8 <__sflush_r+0x20>
 800b4ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	dc02      	bgt.n	800b4b8 <__sflush_r+0x20>
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b4ba:	2e00      	cmp	r6, #0
 800b4bc:	d0f9      	beq.n	800b4b2 <__sflush_r+0x1a>
 800b4be:	2300      	movs	r3, #0
 800b4c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b4c4:	682f      	ldr	r7, [r5, #0]
 800b4c6:	6a21      	ldr	r1, [r4, #32]
 800b4c8:	602b      	str	r3, [r5, #0]
 800b4ca:	d032      	beq.n	800b532 <__sflush_r+0x9a>
 800b4cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b4ce:	89a3      	ldrh	r3, [r4, #12]
 800b4d0:	075a      	lsls	r2, r3, #29
 800b4d2:	d505      	bpl.n	800b4e0 <__sflush_r+0x48>
 800b4d4:	6863      	ldr	r3, [r4, #4]
 800b4d6:	1ac0      	subs	r0, r0, r3
 800b4d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b4da:	b10b      	cbz	r3, 800b4e0 <__sflush_r+0x48>
 800b4dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b4de:	1ac0      	subs	r0, r0, r3
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	4602      	mov	r2, r0
 800b4e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b4e6:	6a21      	ldr	r1, [r4, #32]
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	47b0      	blx	r6
 800b4ec:	1c43      	adds	r3, r0, #1
 800b4ee:	89a3      	ldrh	r3, [r4, #12]
 800b4f0:	d106      	bne.n	800b500 <__sflush_r+0x68>
 800b4f2:	6829      	ldr	r1, [r5, #0]
 800b4f4:	291d      	cmp	r1, #29
 800b4f6:	d82b      	bhi.n	800b550 <__sflush_r+0xb8>
 800b4f8:	4a29      	ldr	r2, [pc, #164]	; (800b5a0 <__sflush_r+0x108>)
 800b4fa:	410a      	asrs	r2, r1
 800b4fc:	07d6      	lsls	r6, r2, #31
 800b4fe:	d427      	bmi.n	800b550 <__sflush_r+0xb8>
 800b500:	2200      	movs	r2, #0
 800b502:	6062      	str	r2, [r4, #4]
 800b504:	04d9      	lsls	r1, r3, #19
 800b506:	6922      	ldr	r2, [r4, #16]
 800b508:	6022      	str	r2, [r4, #0]
 800b50a:	d504      	bpl.n	800b516 <__sflush_r+0x7e>
 800b50c:	1c42      	adds	r2, r0, #1
 800b50e:	d101      	bne.n	800b514 <__sflush_r+0x7c>
 800b510:	682b      	ldr	r3, [r5, #0]
 800b512:	b903      	cbnz	r3, 800b516 <__sflush_r+0x7e>
 800b514:	6560      	str	r0, [r4, #84]	; 0x54
 800b516:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b518:	602f      	str	r7, [r5, #0]
 800b51a:	2900      	cmp	r1, #0
 800b51c:	d0c9      	beq.n	800b4b2 <__sflush_r+0x1a>
 800b51e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b522:	4299      	cmp	r1, r3
 800b524:	d002      	beq.n	800b52c <__sflush_r+0x94>
 800b526:	4628      	mov	r0, r5
 800b528:	f7ff fc96 	bl	800ae58 <_free_r>
 800b52c:	2000      	movs	r0, #0
 800b52e:	6360      	str	r0, [r4, #52]	; 0x34
 800b530:	e7c0      	b.n	800b4b4 <__sflush_r+0x1c>
 800b532:	2301      	movs	r3, #1
 800b534:	4628      	mov	r0, r5
 800b536:	47b0      	blx	r6
 800b538:	1c41      	adds	r1, r0, #1
 800b53a:	d1c8      	bne.n	800b4ce <__sflush_r+0x36>
 800b53c:	682b      	ldr	r3, [r5, #0]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d0c5      	beq.n	800b4ce <__sflush_r+0x36>
 800b542:	2b1d      	cmp	r3, #29
 800b544:	d001      	beq.n	800b54a <__sflush_r+0xb2>
 800b546:	2b16      	cmp	r3, #22
 800b548:	d101      	bne.n	800b54e <__sflush_r+0xb6>
 800b54a:	602f      	str	r7, [r5, #0]
 800b54c:	e7b1      	b.n	800b4b2 <__sflush_r+0x1a>
 800b54e:	89a3      	ldrh	r3, [r4, #12]
 800b550:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b554:	81a3      	strh	r3, [r4, #12]
 800b556:	e7ad      	b.n	800b4b4 <__sflush_r+0x1c>
 800b558:	690f      	ldr	r7, [r1, #16]
 800b55a:	2f00      	cmp	r7, #0
 800b55c:	d0a9      	beq.n	800b4b2 <__sflush_r+0x1a>
 800b55e:	0793      	lsls	r3, r2, #30
 800b560:	680e      	ldr	r6, [r1, #0]
 800b562:	bf08      	it	eq
 800b564:	694b      	ldreq	r3, [r1, #20]
 800b566:	600f      	str	r7, [r1, #0]
 800b568:	bf18      	it	ne
 800b56a:	2300      	movne	r3, #0
 800b56c:	eba6 0807 	sub.w	r8, r6, r7
 800b570:	608b      	str	r3, [r1, #8]
 800b572:	f1b8 0f00 	cmp.w	r8, #0
 800b576:	dd9c      	ble.n	800b4b2 <__sflush_r+0x1a>
 800b578:	6a21      	ldr	r1, [r4, #32]
 800b57a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b57c:	4643      	mov	r3, r8
 800b57e:	463a      	mov	r2, r7
 800b580:	4628      	mov	r0, r5
 800b582:	47b0      	blx	r6
 800b584:	2800      	cmp	r0, #0
 800b586:	dc06      	bgt.n	800b596 <__sflush_r+0xfe>
 800b588:	89a3      	ldrh	r3, [r4, #12]
 800b58a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b58e:	81a3      	strh	r3, [r4, #12]
 800b590:	f04f 30ff 	mov.w	r0, #4294967295
 800b594:	e78e      	b.n	800b4b4 <__sflush_r+0x1c>
 800b596:	4407      	add	r7, r0
 800b598:	eba8 0800 	sub.w	r8, r8, r0
 800b59c:	e7e9      	b.n	800b572 <__sflush_r+0xda>
 800b59e:	bf00      	nop
 800b5a0:	dfbffffe 	.word	0xdfbffffe

0800b5a4 <_fflush_r>:
 800b5a4:	b538      	push	{r3, r4, r5, lr}
 800b5a6:	690b      	ldr	r3, [r1, #16]
 800b5a8:	4605      	mov	r5, r0
 800b5aa:	460c      	mov	r4, r1
 800b5ac:	b913      	cbnz	r3, 800b5b4 <_fflush_r+0x10>
 800b5ae:	2500      	movs	r5, #0
 800b5b0:	4628      	mov	r0, r5
 800b5b2:	bd38      	pop	{r3, r4, r5, pc}
 800b5b4:	b118      	cbz	r0, 800b5be <_fflush_r+0x1a>
 800b5b6:	6a03      	ldr	r3, [r0, #32]
 800b5b8:	b90b      	cbnz	r3, 800b5be <_fflush_r+0x1a>
 800b5ba:	f7ff f973 	bl	800a8a4 <__sinit>
 800b5be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d0f3      	beq.n	800b5ae <_fflush_r+0xa>
 800b5c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b5c8:	07d0      	lsls	r0, r2, #31
 800b5ca:	d404      	bmi.n	800b5d6 <_fflush_r+0x32>
 800b5cc:	0599      	lsls	r1, r3, #22
 800b5ce:	d402      	bmi.n	800b5d6 <_fflush_r+0x32>
 800b5d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5d2:	f7f6 f9af 	bl	8001934 <__retarget_lock_acquire_recursive>
 800b5d6:	4628      	mov	r0, r5
 800b5d8:	4621      	mov	r1, r4
 800b5da:	f7ff ff5d 	bl	800b498 <__sflush_r>
 800b5de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5e0:	07da      	lsls	r2, r3, #31
 800b5e2:	4605      	mov	r5, r0
 800b5e4:	d4e4      	bmi.n	800b5b0 <_fflush_r+0xc>
 800b5e6:	89a3      	ldrh	r3, [r4, #12]
 800b5e8:	059b      	lsls	r3, r3, #22
 800b5ea:	d4e1      	bmi.n	800b5b0 <_fflush_r+0xc>
 800b5ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5ee:	f7f6 f9b5 	bl	800195c <__retarget_lock_release_recursive>
 800b5f2:	e7dd      	b.n	800b5b0 <_fflush_r+0xc>

0800b5f4 <__swhatbuf_r>:
 800b5f4:	b570      	push	{r4, r5, r6, lr}
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5fc:	2900      	cmp	r1, #0
 800b5fe:	b096      	sub	sp, #88	; 0x58
 800b600:	4615      	mov	r5, r2
 800b602:	461e      	mov	r6, r3
 800b604:	da0d      	bge.n	800b622 <__swhatbuf_r+0x2e>
 800b606:	89a3      	ldrh	r3, [r4, #12]
 800b608:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b60c:	f04f 0100 	mov.w	r1, #0
 800b610:	bf0c      	ite	eq
 800b612:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b616:	2340      	movne	r3, #64	; 0x40
 800b618:	2000      	movs	r0, #0
 800b61a:	6031      	str	r1, [r6, #0]
 800b61c:	602b      	str	r3, [r5, #0]
 800b61e:	b016      	add	sp, #88	; 0x58
 800b620:	bd70      	pop	{r4, r5, r6, pc}
 800b622:	466a      	mov	r2, sp
 800b624:	f000 f848 	bl	800b6b8 <_fstat_r>
 800b628:	2800      	cmp	r0, #0
 800b62a:	dbec      	blt.n	800b606 <__swhatbuf_r+0x12>
 800b62c:	9901      	ldr	r1, [sp, #4]
 800b62e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b632:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b636:	4259      	negs	r1, r3
 800b638:	4159      	adcs	r1, r3
 800b63a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b63e:	e7eb      	b.n	800b618 <__swhatbuf_r+0x24>

0800b640 <__smakebuf_r>:
 800b640:	898b      	ldrh	r3, [r1, #12]
 800b642:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b644:	079d      	lsls	r5, r3, #30
 800b646:	4606      	mov	r6, r0
 800b648:	460c      	mov	r4, r1
 800b64a:	d507      	bpl.n	800b65c <__smakebuf_r+0x1c>
 800b64c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b650:	6023      	str	r3, [r4, #0]
 800b652:	6123      	str	r3, [r4, #16]
 800b654:	2301      	movs	r3, #1
 800b656:	6163      	str	r3, [r4, #20]
 800b658:	b002      	add	sp, #8
 800b65a:	bd70      	pop	{r4, r5, r6, pc}
 800b65c:	ab01      	add	r3, sp, #4
 800b65e:	466a      	mov	r2, sp
 800b660:	f7ff ffc8 	bl	800b5f4 <__swhatbuf_r>
 800b664:	9900      	ldr	r1, [sp, #0]
 800b666:	4605      	mov	r5, r0
 800b668:	4630      	mov	r0, r6
 800b66a:	f7ff f803 	bl	800a674 <_malloc_r>
 800b66e:	b948      	cbnz	r0, 800b684 <__smakebuf_r+0x44>
 800b670:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b674:	059a      	lsls	r2, r3, #22
 800b676:	d4ef      	bmi.n	800b658 <__smakebuf_r+0x18>
 800b678:	f023 0303 	bic.w	r3, r3, #3
 800b67c:	f043 0302 	orr.w	r3, r3, #2
 800b680:	81a3      	strh	r3, [r4, #12]
 800b682:	e7e3      	b.n	800b64c <__smakebuf_r+0xc>
 800b684:	89a3      	ldrh	r3, [r4, #12]
 800b686:	6020      	str	r0, [r4, #0]
 800b688:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b68c:	81a3      	strh	r3, [r4, #12]
 800b68e:	9b00      	ldr	r3, [sp, #0]
 800b690:	6163      	str	r3, [r4, #20]
 800b692:	9b01      	ldr	r3, [sp, #4]
 800b694:	6120      	str	r0, [r4, #16]
 800b696:	b15b      	cbz	r3, 800b6b0 <__smakebuf_r+0x70>
 800b698:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b69c:	4630      	mov	r0, r6
 800b69e:	f000 f81d 	bl	800b6dc <_isatty_r>
 800b6a2:	b128      	cbz	r0, 800b6b0 <__smakebuf_r+0x70>
 800b6a4:	89a3      	ldrh	r3, [r4, #12]
 800b6a6:	f023 0303 	bic.w	r3, r3, #3
 800b6aa:	f043 0301 	orr.w	r3, r3, #1
 800b6ae:	81a3      	strh	r3, [r4, #12]
 800b6b0:	89a3      	ldrh	r3, [r4, #12]
 800b6b2:	431d      	orrs	r5, r3
 800b6b4:	81a5      	strh	r5, [r4, #12]
 800b6b6:	e7cf      	b.n	800b658 <__smakebuf_r+0x18>

0800b6b8 <_fstat_r>:
 800b6b8:	b538      	push	{r3, r4, r5, lr}
 800b6ba:	4d07      	ldr	r5, [pc, #28]	; (800b6d8 <_fstat_r+0x20>)
 800b6bc:	2300      	movs	r3, #0
 800b6be:	4604      	mov	r4, r0
 800b6c0:	4608      	mov	r0, r1
 800b6c2:	4611      	mov	r1, r2
 800b6c4:	602b      	str	r3, [r5, #0]
 800b6c6:	f7f5 ff12 	bl	80014ee <_fstat>
 800b6ca:	1c43      	adds	r3, r0, #1
 800b6cc:	d102      	bne.n	800b6d4 <_fstat_r+0x1c>
 800b6ce:	682b      	ldr	r3, [r5, #0]
 800b6d0:	b103      	cbz	r3, 800b6d4 <_fstat_r+0x1c>
 800b6d2:	6023      	str	r3, [r4, #0]
 800b6d4:	bd38      	pop	{r3, r4, r5, pc}
 800b6d6:	bf00      	nop
 800b6d8:	20009430 	.word	0x20009430

0800b6dc <_isatty_r>:
 800b6dc:	b538      	push	{r3, r4, r5, lr}
 800b6de:	4d06      	ldr	r5, [pc, #24]	; (800b6f8 <_isatty_r+0x1c>)
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	4604      	mov	r4, r0
 800b6e4:	4608      	mov	r0, r1
 800b6e6:	602b      	str	r3, [r5, #0]
 800b6e8:	f7f5 ff11 	bl	800150e <_isatty>
 800b6ec:	1c43      	adds	r3, r0, #1
 800b6ee:	d102      	bne.n	800b6f6 <_isatty_r+0x1a>
 800b6f0:	682b      	ldr	r3, [r5, #0]
 800b6f2:	b103      	cbz	r3, 800b6f6 <_isatty_r+0x1a>
 800b6f4:	6023      	str	r3, [r4, #0]
 800b6f6:	bd38      	pop	{r3, r4, r5, pc}
 800b6f8:	20009430 	.word	0x20009430

0800b6fc <_init>:
 800b6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6fe:	bf00      	nop
 800b700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b702:	bc08      	pop	{r3}
 800b704:	469e      	mov	lr, r3
 800b706:	4770      	bx	lr

0800b708 <_fini>:
 800b708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b70a:	bf00      	nop
 800b70c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b70e:	bc08      	pop	{r3}
 800b710:	469e      	mov	lr, r3
 800b712:	4770      	bx	lr
