{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570058191753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570058191753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 16:16:31 2019 " "Processing started: Wed Oct 02 16:16:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570058191753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1570058191753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5_NIOSII_SPI_SLVSEC -c C5_NIOSII_SPI_SLVSEC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5_NIOSII_SPI_SLVSEC -c C5_NIOSII_SPI_SLVSEC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1570058191753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1570058196777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1570058196777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec_top.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5_NIOSII_SPI_SLVSEC_TOP " "Found entity 1: C5_NIOSII_SPI_SLVSEC_TOP" {  } { { "C5_NIOSII_SPI_SLVSEC_TOP.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/C5_NIOSII_SPI_SLVSEC_TOP.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec " "Found entity 1: c5_niosii_spi_slvsec" {  } { { "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_mm_interconnect_1 " "Found entity 1: c5_niosii_spi_slvsec_mm_interconnect_1" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_1.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_mm_interconnect_0 " "Found entity 1: c5_niosii_spi_slvsec_mm_interconnect_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_spi " "Found entity 1: c5_niosii_spi_slvsec_spi" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_spi.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_pll_0 " "Found entity 1: c5_niosii_spi_slvsec_pll_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_irq_mapper " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_irq_mapper" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_irq_mapper.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224386 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224526 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1570058224573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1570058224573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004_default_decode" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224573 ""} { "Info" "ISGN_ENTITY_NAME" "2 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004 " "Found entity 2: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1570058224589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1570058224589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224605 ""} { "Info" "ISGN_ENTITY_NAME" "2 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002 " "Found entity 2: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1570058224605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1570058224605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224620 ""} { "Info" "ISGN_ENTITY_NAME" "2 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001 " "Found entity 2: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1570058224620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1570058224620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_default_decode" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224636 ""} { "Info" "ISGN_ENTITY_NAME" "2 c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router " "Found entity 2: c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_timer_0 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_timer_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_timer_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_sw " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_sw" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_sw.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0 " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058224808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058224808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "2 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "3 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module " "Found entity 3: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "4 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "5 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "6 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "7 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "8 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "9 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "10 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "11 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "12 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "13 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "14 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "15 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "16 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "17 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "18 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "19 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "20 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "21 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "22 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "23 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "24 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "25 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "26 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""} { "Info" "ISGN_ENTITY_NAME" "27 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu " "Found entity 27: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058226964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058226980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058226980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_led.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_led " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_led" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_led.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_key.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_key " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_key" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_key.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_sim_scfifo_w" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227151 ""} { "Info" "ISGN_ENTITY_NAME" "2 c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w " "Found entity 2: c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227151 ""} { "Info" "ISGN_ENTITY_NAME" "3 c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_sim_scfifo_r" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227151 ""} { "Info" "ISGN_ENTITY_NAME" "4 c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r " "Found entity 4: c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227151 ""} { "Info" "ISGN_ENTITY_NAME" "5 c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0 " "Found entity 5: c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller_avms.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller_avms.v" { { "Info" "ISGN_ENTITY_NAME" "1 laser_dlp_xtrig_controller_avms " "Found entity 1: laser_dlp_xtrig_controller_avms" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller_avms.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller_avms.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 laser_dlp_xtrig_controller " "Found entity 1: laser_dlp_xtrig_controller" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5_niosii_spi_slvsec/synthesis/submodules/camera_poweron_sequence_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file c5_niosii_spi_slvsec/synthesis/submodules/camera_poweron_sequence_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_poweron_sequence_sm " "Found entity 1: camera_poweron_sequence_sm" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/camera_poweron_sequence_sm.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/camera_poweron_sequence_sm.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058227214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058227214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5_NIOSII_SPI_SLVSEC_TOP " "Elaborating entity \"C5_NIOSII_SPI_SLVSEC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1570058228636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec " "Elaborating entity \"c5_niosii_spi_slvsec\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\"" {  } { { "C5_NIOSII_SPI_SLVSEC_TOP.v" "u_c5_niosii_spi_slvsec" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/C5_NIOSII_SPI_SLVSEC_TOP.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058228823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_poweron_sequence_sm c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|camera_poweron_sequence_sm:imx421_poweron_0 " "Elaborating entity \"camera_poweron_sequence_sm\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|camera_poweron_sequence_sm:imx421_poweron_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" "imx421_poweron_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058228995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser_dlp_xtrig_controller_avms c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|laser_dlp_xtrig_controller_avms:laser_dlp_xtrig_controller_0 " "Elaborating entity \"laser_dlp_xtrig_controller_avms\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|laser_dlp_xtrig_controller_avms:laser_dlp_xtrig_controller_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" "laser_dlp_xtrig_controller_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058229263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser_dlp_xtrig_controller c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|laser_dlp_xtrig_controller_avms:laser_dlp_xtrig_controller_0\|laser_dlp_xtrig_controller:u_laser_dlp_xtrig_controller " "Elaborating entity \"laser_dlp_xtrig_controller\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|laser_dlp_xtrig_controller_avms:laser_dlp_xtrig_controller_0\|laser_dlp_xtrig_controller:u_laser_dlp_xtrig_controller\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller_avms.v" "u_laser_dlp_xtrig_controller" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/laser_dlp_xtrig_controller_avms.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058229390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\"" {  } { { "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" "niosii_cpu" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058229450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "jtag_uart_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058229552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058229600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "wfifo" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230561 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058230561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058230858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058230858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058230858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058230999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058230999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058231014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058231139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058231139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058231171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058231374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058231374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058231405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058231624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058231624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058231655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058231892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058231892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058231923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r:the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "the_c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_scfifo_r" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058232126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058233267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058233345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058233345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058233345 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058233345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058235157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:c5_niosii_spi_slvsec_niosii_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058235642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_key c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_key:key " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_key\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_key:key\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "key" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058235845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_led c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_led:led " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_led\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_led:led\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "led" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058235892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "nios2_gen2_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058235954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0.v" "cpu" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058236064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_test_bench" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058236939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058237962 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058237962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058238322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058238322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058238806 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058238806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058239165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058239165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239603 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058239603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058239947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058239947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058239962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240384 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058240384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058240759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058240759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058240775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_register_bank_b" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241668 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058241668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058241886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058241886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058241902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058242980 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058242980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058243089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058243121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058243308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058243355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058243464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058243511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058243949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058243980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058245260 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058245307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058245416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058245447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058245885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058245916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058246338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058246400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058246510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058246557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058246682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058246728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058247244 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058247275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058251119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058251181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058252369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058252431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058252657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058252740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058253179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058253288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058253439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058253482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058253966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058254008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058254432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058254476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275556 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058275556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058275914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058275914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058275930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058276373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276374 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058276374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058276739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058276739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058276755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277193 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058277193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058277576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058277576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058277909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058278071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058278335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058278366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058278366 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058278366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058278496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058278678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058278803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058278902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058279037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058279225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058279334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058279511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058279629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058279836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058280915 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058280915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058281290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058281290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_ocimem\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058281306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058281587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058281634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058281868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282415 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058282415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci\|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "onchip_memory2_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058282946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" "the_altsyncram" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.hex " "Parameter \"init_file\" = \"c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283103 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058283103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etp1 " "Found entity 1: altsyncram_etp1" {  } { { "db/altsyncram_etp1.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_etp1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058283556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058283556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etp1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_etp1:auto_generated " "Elaborating entity \"altsyncram_etp1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_etp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058283587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058287056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058287056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_etp1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_etp1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_etp1.tdf" "decode3" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_etp1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058287087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058287306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058287306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_etp1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_etp1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_etp1.tdf" "mux2" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_etp1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058287337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_avalon_mm_bridge:spi_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_avalon_mm_bridge:spi_mm_bridge\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "spi_mm_bridge" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058292243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_sw c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_sw:sw " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_sw\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_sw:sw\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "sw" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058292337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_sysid_qsys_0:sysid_qsys_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "sysid_qsys_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058292384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_timer_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_timer_0:timer_0 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_timer_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_timer_0:timer_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "timer_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058292446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "mm_interconnect_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058292509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_mm_bridge_s0_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "spi_mm_bridge_s0_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "led_s1_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058293977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058294024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058294118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 1810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058294196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "spi_mm_bridge_s0_agent_rsp_fifo" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058294430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router:router " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router:router\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "router" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058294884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_default_decode c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router:router\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router:router\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058294977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "router_001" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001_default_decode c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001:router_001\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001:router_001\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "router_002" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002_default_decode c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002:router_002\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002:router_002\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004:router_004\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "router_004" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004_default_decode c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004:router_004\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004_default_decode\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004:router_004\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "cmd_demux" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "cmd_mux" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058295930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "rsp_demux" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "rsp_mux" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0.v" 3808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0:mm_interconnect_0\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058296977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_niosii_cpu_irq_mapper c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_irq_mapper:irq_mapper " "Elaborating entity \"c5_niosii_spi_slvsec_niosii_cpu_irq_mapper\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|c5_niosii_spi_slvsec_niosii_cpu_irq_mapper:irq_mapper\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "irq_mapper" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058297258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_reset_controller:rst_controller\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "rst_controller" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058297305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058297352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058297399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu\|altera_reset_controller:rst_controller_001\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" "rst_controller_001" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058297446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_pll_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_pll_0:pll_0 " "Elaborating entity \"c5_niosii_spi_slvsec_pll_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_pll_0:pll_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" "pll_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058297508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" "altera_pll_i" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058297977 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1570058298008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.000000 MHz " "Parameter \"output_clock_frequency1\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298071 ""}  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1570058298071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_spi c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_spi:spi " "Elaborating entity \"c5_niosii_spi_slvsec_spi\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_spi:spi\"" {  } { { "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" "spi" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_mm_interconnect_0 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"c5_niosii_spi_slvsec_mm_interconnect_0\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_0:mm_interconnect_0\"" {  } { { "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" "mm_interconnect_0" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_cpu_spi_mm_bridge_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_cpu_spi_mm_bridge_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_0.v" "niosii_cpu_spi_mm_bridge_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_0.v" "spi_spi_control_port_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_0.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5_niosii_spi_slvsec_mm_interconnect_1 c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"c5_niosii_spi_slvsec_mm_interconnect_1\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_1:mm_interconnect_1\"" {  } { { "c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" "mm_interconnect_1" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/c5_niosii_spi_slvsec.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:laser_dlp_xtrig_controller_0_avms_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec\|c5_niosii_spi_slvsec_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:laser_dlp_xtrig_controller_0_avms_translator\"" {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_1.v" "laser_dlp_xtrig_controller_0_avms_translator" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_mm_interconnect_1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570058298477 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" "the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/c5_niosii_spi_slvsec/synthesis/submodules/c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1570058302290 "|C5_NIOSII_SPI_SLVSEC_TOP|c5_niosii_spi_slvsec:u_c5_niosii_spi_slvsec|c5_niosii_spi_slvsec_niosii_cpu:niosii_cpu|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0:nios2_gen2_0|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu:cpu|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci|c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_c5_niosii_spi_slvsec_niosii_cpu_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g884 " "Found entity 1: altsyncram_g884" {  } { { "db/altsyncram_g884.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/altsyncram_g884.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058311374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058311374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058314124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058314124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058315609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058315609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e7i " "Found entity 1: cntr_e7i" {  } { { "db/cntr_e7i.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cntr_e7i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058318055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058318055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058318415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058318415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058319555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058319555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058321336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058321336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058321696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058321696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058322836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058322836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058323196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058323196 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Design Software" 0 -1 1570058325602 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1570058326055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.02.16:18:59 Progress: Loading sld54a46799/alt_sld_fab_wrapper_hw.tcl " "2019.10.02.16:18:59 Progress: Loading sld54a46799/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058339368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058348134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058348713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058358780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058359061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058359342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058359701 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058359717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1570058359733 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1570058360514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54a46799/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54a46799/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld54a46799/alt_sld_fab.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/ip/sld54a46799/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058361264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058361264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058361530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058361530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058361576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058361576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058361748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058361748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058361967 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058361967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058361967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/db/ip/sld54a46799/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570058362155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570058362155 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1570058368420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/output_files/C5_NIOSII_SPI_SLVSEC.map.smsg " "Generated suppressed messages file D:/00_workspace/FPGA/FPGA_workspace/DE10_Nano/C5_NIOSII_SPI_SLVSEC/output_files/C5_NIOSII_SPI_SLVSEC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1570058370811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5072 " "Peak virtual memory: 5072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570058371107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 16:19:31 2019 " "Processing ended: Wed Oct 02 16:19:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570058371107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:00 " "Elapsed time: 00:03:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570058371107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:56 " "Total CPU time (on all processors): 00:03:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570058371107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570058371107 ""}
