[file_prefs]
final_new_line=true
ensure_convert_new_lines=false
strip_trailing_spaces=false
replace_tabs=false

[indentation]
indent_width=4
indent_type=1
indent_hard_tab_width=8
detect_indent=false
detect_indent_width=false
indent_mode=2

[project]
name=test_fpga
base_path=/home/jenn/test_fpga
description=
file_patterns=

[long line marker]
long_line_behaviour=1
long_line_column=72

[files]
current_page=3
FILE_NAME_0=2020;C;0;16;1;1;0;%2Fhome%2Fjenn%2Ftest_fpga%2Ffpga_test.c;0;4
FILE_NAME_1=703;Make;0;16;1;1;0;%2Fhome%2Fjenn%2Ftest_fpga%2FMakefile;0;4
FILE_NAME_2=4334;C;0;16;1;1;0;%2Fhome%2Fjenn%2Ftest_fpga%2Fserial%2Fserial.c;0;4
FILE_NAME_3=270;C;0;16;1;1;0;%2Fhome%2Fjenn%2Ftest_fpga%2Fserial%2Fserial.h;0;4

[VTE]
last_dir=/home/jenn

[build-menu]
NF_00_LB=_Make
NF_00_CM=make
NF_00_WD=
NF_02_LB=Make _Object
NF_02_CM=make %e.o
NF_02_WD=
