// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "07/21/2021 23:18:36"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module view (
	data_out,
	sys_clk,
	sys_rst_n,
	key_add,
	key_sub,
	key);
output 	[7:0] data_out;
input 	sys_clk;
input 	sys_rst_n;
input 	key_add;
input 	key_sub;
input 	[1:0] key;

// Design Ports Information
// data_out[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_add	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_sub	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("dds_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \inst|fre_add[3]~35_combout ;
wire \inst|fre_add[5]~39_combout ;
wire \inst|fre_add[6]~41_combout ;
wire \inst|fre_add[11]~51_combout ;
wire \inst|fre_add[13]~55_combout ;
wire \inst|fre_add[15]~59_combout ;
wire \inst|fre_add[19]~67_combout ;
wire \inst5|Add1~0_combout ;
wire \inst5|Add1~2_combout ;
wire \inst5|Add1~4_combout ;
wire \inst5|Add1~6_combout ;
wire \inst5|Add1~14_combout ;
wire \inst5|Add1~24_combout ;
wire \inst5|Add1~26_combout ;
wire \inst5|Add3~2_combout ;
wire \inst5|Add3~6_combout ;
wire \inst5|Add3~18_combout ;
wire \inst5|Add3~22_combout ;
wire \inst5|Add3~26_combout ;
wire \inst5|Add3~32_combout ;
wire \inst5|Mult0|mult_core|romout[0][16]~combout ;
wire \inst5|Mult0|mult_core|romout[0][12]~0_combout ;
wire \inst5|Mult0|mult_core|romout[0][10]~1_combout ;
wire \inst5|Mult0|mult_core|romout[0][9]~combout ;
wire \inst5|Mult0|mult_core|romout[0][8]~2_combout ;
wire \inst5|Mult0|mult_core|romout[0][7]~combout ;
wire \inst5|Mult0|mult_core|romout[0][6]~combout ;
wire \inst5|Mult1|mult_core|romout[0][11]~combout ;
wire \inst5|Mult1|mult_core|romout[0][6]~combout ;
wire \inst5|Add3~46_combout ;
wire \inst5|Add3~56_combout ;
wire \inst5|Add3~58_combout ;
wire \inst5|cnt~0_combout ;
wire \data_out[7]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[0]~output_o ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \key[1]~input_o ;
wire \inst4|wave_select[1]~1_combout ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \key[0]~input_o ;
wire \inst4|wave_select[1]~0_combout ;
wire \inst|rom_addr[13]~feeder_combout ;
wire \key_add~input_o ;
wire \inst5|cnt~1_combout ;
wire \key_sub~input_o ;
wire \inst5|FREQ_CTRL[31]~0_combout ;
wire \inst5|cnt~4_combout ;
wire \inst5|cnt[0]~5_combout ;
wire \inst5|Mult1|mult_core|_~0_combout ;
wire \inst5|cnt~2_combout ;
wire \inst5|cnt~3_combout ;
wire \inst5|Mult1|mult_core|romout[0][12]~combout ;
wire \inst5|Mult0|mult_core|romout[0][11]~combout ;
wire \inst5|Mult1|mult_core|romout[0][8]~1_combout ;
wire \inst5|Mult1|mult_core|romout[0][7]~2_combout ;
wire \inst5|Mult1|mult_core|romout[0][5]~combout ;
wire \inst5|Mult1|mult_core|romout[0][4]~combout ;
wire \inst5|Mult1|mult_core|romout[0][3]~3_combout ;
wire \inst5|Mult1|mult_core|romout[0][2]~0_combout ;
wire \inst5|Add3~0_combout ;
wire \inst5|Add3~59_combout ;
wire \inst5|Add3~1 ;
wire \inst5|Add3~3 ;
wire \inst5|Add3~5 ;
wire \inst5|Add3~7 ;
wire \inst5|Add3~9 ;
wire \inst5|Add3~10_combout ;
wire \inst5|Mult0|mult_core|romout[0][5]~combout ;
wire \inst5|Mult0|mult_core|romout[0][4]~3_combout ;
wire \inst5|Add3~4_combout ;
wire \inst5|Add3~57_combout ;
wire \inst5|Add1~1 ;
wire \inst5|Add1~3 ;
wire \inst5|Add1~5 ;
wire \inst5|Add1~7 ;
wire \inst5|Add1~9 ;
wire \inst5|Add1~10_combout ;
wire \inst5|Add3~54_combout ;
wire \inst5|Add3~11 ;
wire \inst5|Add3~13 ;
wire \inst5|Add3~14_combout ;
wire \inst5|Add3~52_combout ;
wire \inst5|Add3~12_combout ;
wire \inst5|Add1~11 ;
wire \inst5|Add1~12_combout ;
wire \inst5|Add3~53_combout ;
wire \inst5|Add1~13 ;
wire \inst5|Add1~15 ;
wire \inst5|Add1~16_combout ;
wire \inst5|Mult1|mult_core|romout[0][9]~combout ;
wire \inst5|Add3~15 ;
wire \inst5|Add3~16_combout ;
wire \inst5|Add3~51_combout ;
wire \inst5|Add1~17 ;
wire \inst5|Add1~18_combout ;
wire \inst5|Add3~50_combout ;
wire \inst5|Add1~19 ;
wire \inst5|Add1~20_combout ;
wire \inst5|Mult1|mult_core|romout[0][10]~combout ;
wire \inst5|Add3~17 ;
wire \inst5|Add3~19 ;
wire \inst5|Add3~20_combout ;
wire \inst5|Add3~49_combout ;
wire \inst5|Add3~21 ;
wire \inst5|Add3~23 ;
wire \inst5|Add3~24_combout ;
wire \inst5|Add3~47_combout ;
wire \inst5|Add3~25 ;
wire \inst5|Add3~27 ;
wire \inst5|Add3~29 ;
wire \inst5|Add3~30_combout ;
wire \inst5|Mult0|mult_core|romout[0][15]~combout ;
wire \inst5|Add1~21 ;
wire \inst5|Add1~22_combout ;
wire \inst5|Add3~48_combout ;
wire \inst5|Add1~23 ;
wire \inst5|Add1~25 ;
wire \inst5|Add1~27 ;
wire \inst5|Add1~29 ;
wire \inst5|Add1~30_combout ;
wire \inst5|Add3~44_combout ;
wire \inst5|Add1~31 ;
wire \inst5|Add1~32_combout ;
wire \inst5|Add3~43_combout ;
wire \inst5|Add1~33 ;
wire \inst5|Add1~34_combout ;
wire \inst5|Add3~31 ;
wire \inst5|Add3~33 ;
wire \inst5|Add3~34_combout ;
wire \inst5|Add3~42_combout ;
wire \inst5|Add1~35 ;
wire \inst5|Add1~36_combout ;
wire \inst5|Add3~35 ;
wire \inst5|Add3~36_combout ;
wire \inst5|Add3~41_combout ;
wire \inst5|Add1~28_combout ;
wire \inst5|Add3~28_combout ;
wire \inst5|Add3~45_combout ;
wire \inst5|Add3~8_combout ;
wire \inst5|Add1~8_combout ;
wire \inst5|Add3~55_combout ;
wire \inst|fre_add[1]~31_combout ;
wire \inst|fre_add[1]~32 ;
wire \inst|fre_add[2]~33_combout ;
wire \inst|fre_add[2]~34 ;
wire \inst|fre_add[3]~36 ;
wire \inst|fre_add[4]~37_combout ;
wire \inst|fre_add[4]~38 ;
wire \inst|fre_add[5]~40 ;
wire \inst|fre_add[6]~42 ;
wire \inst|fre_add[7]~43_combout ;
wire \inst|fre_add[7]~44 ;
wire \inst|fre_add[8]~45_combout ;
wire \inst|fre_add[8]~46 ;
wire \inst|fre_add[9]~47_combout ;
wire \inst|fre_add[9]~48 ;
wire \inst|fre_add[10]~49_combout ;
wire \inst|fre_add[10]~50 ;
wire \inst|fre_add[11]~52 ;
wire \inst|fre_add[12]~53_combout ;
wire \inst|fre_add[12]~54 ;
wire \inst|fre_add[13]~56 ;
wire \inst|fre_add[14]~57_combout ;
wire \inst|fre_add[14]~58 ;
wire \inst|fre_add[15]~60 ;
wire \inst|fre_add[16]~61_combout ;
wire \inst|fre_add[16]~62 ;
wire \inst|fre_add[17]~63_combout ;
wire \inst|fre_add[17]~64 ;
wire \inst|fre_add[18]~65_combout ;
wire \inst|fre_add[18]~66 ;
wire \inst|fre_add[19]~68 ;
wire \inst|fre_add[20]~69_combout ;
wire \inst|rom_addr_reg[0]~feeder_combout ;
wire \inst|rom_addr[0]~feeder_combout ;
wire \inst5|Add1~37 ;
wire \inst5|Add1~38_combout ;
wire \inst5|Add3~37 ;
wire \inst5|Add3~38_combout ;
wire \inst5|Add3~40_combout ;
wire \inst5|Add3~39 ;
wire \inst5|Add3~60_combout ;
wire \inst5|Add1~39 ;
wire \inst5|Add1~40_combout ;
wire \inst5|Add3~62_combout ;
wire \inst|fre_add[20]~70 ;
wire \inst|fre_add[21]~71_combout ;
wire \inst|rom_addr_reg[1]~feeder_combout ;
wire \inst|rom_addr[1]~feeder_combout ;
wire \inst5|Add3~61 ;
wire \inst5|Add3~63_combout ;
wire \inst5|Add1~41 ;
wire \inst5|Add1~42_combout ;
wire \inst5|Add3~65_combout ;
wire \inst|fre_add[21]~72 ;
wire \inst|fre_add[22]~73_combout ;
wire \inst|rom_addr_reg[2]~feeder_combout ;
wire \inst|fre_add[22]~74 ;
wire \inst|fre_add[23]~75_combout ;
wire \inst|rom_addr_reg[3]~feeder_combout ;
wire \inst|rom_addr[3]~feeder_combout ;
wire \inst5|Add3~64 ;
wire \inst5|Add3~66_combout ;
wire \inst5|Add1~43 ;
wire \inst5|Add1~44_combout ;
wire \inst5|Add3~68_combout ;
wire \inst5|Add1~45 ;
wire \inst5|Add1~46_combout ;
wire \inst5|Add3~67 ;
wire \inst5|Add3~69_combout ;
wire \inst5|Add3~71_combout ;
wire \inst|fre_add[23]~76 ;
wire \inst|fre_add[24]~77_combout ;
wire \inst|rom_addr_reg[4]~feeder_combout ;
wire \inst|rom_addr[4]~feeder_combout ;
wire \inst|fre_add[24]~78 ;
wire \inst|fre_add[25]~79_combout ;
wire \inst|rom_addr_reg[5]~feeder_combout ;
wire \inst|rom_addr[5]~feeder_combout ;
wire \inst|fre_add[25]~80 ;
wire \inst|fre_add[26]~81_combout ;
wire \inst|rom_addr_reg[6]~feeder_combout ;
wire \inst|rom_addr[6]~feeder_combout ;
wire \inst5|Add1~47 ;
wire \inst5|Add1~48_combout ;
wire \inst5|Add3~70 ;
wire \inst5|Add3~72_combout ;
wire \inst5|Add3~74_combout ;
wire \inst5|Add3~73 ;
wire \inst5|Add3~75_combout ;
wire \inst5|Add1~49 ;
wire \inst5|Add1~50_combout ;
wire \inst5|Add3~77_combout ;
wire \inst5|Add1~51 ;
wire \inst5|Add1~52_combout ;
wire \inst5|Add3~76 ;
wire \inst5|Add3~78_combout ;
wire \inst5|Add3~80_combout ;
wire \inst|fre_add[26]~82 ;
wire \inst|fre_add[27]~83_combout ;
wire \inst|rom_addr_reg[7]~feeder_combout ;
wire \inst|rom_addr[7]~feeder_combout ;
wire \inst|fre_add[27]~84 ;
wire \inst|fre_add[28]~85_combout ;
wire \inst|rom_addr_reg[8]~feeder_combout ;
wire \inst|rom_addr[8]~feeder_combout ;
wire \inst5|Add1~53 ;
wire \inst5|Add1~55 ;
wire \inst5|Add1~56_combout ;
wire \inst5|Add1~54_combout ;
wire \inst5|Add3~79 ;
wire \inst5|Add3~81_combout ;
wire \inst5|Add3~83_combout ;
wire \inst5|Add3~82 ;
wire \inst5|Add3~84_combout ;
wire \inst5|Add3~86_combout ;
wire \inst|fre_add[28]~86 ;
wire \inst|fre_add[29]~87_combout ;
wire \inst|rom_addr_reg[9]~feeder_combout ;
wire \inst|rom_addr[9]~feeder_combout ;
wire \inst5|Add1~57 ;
wire \inst5|Add1~58_combout ;
wire \inst5|Add3~85 ;
wire \inst5|Add3~87_combout ;
wire \inst5|Add3~89_combout ;
wire \inst|fre_add[29]~88 ;
wire \inst|fre_add[30]~89_combout ;
wire \inst|rom_addr_reg[10]~0_combout ;
wire \inst|rom_addr[10]~feeder_combout ;
wire \inst5|Add3~88 ;
wire \inst5|Add3~90_combout ;
wire \inst5|Add1~59 ;
wire \inst5|Add1~60_combout ;
wire \inst5|Add3~92_combout ;
wire \inst|fre_add[30]~90 ;
wire \inst|fre_add[31]~91_combout ;
wire \inst|Add1~0_combout ;
wire \inst|rom_addr_reg[11]~feeder_combout ;
wire \inst|rom_addr[11]~feeder_combout ;
wire \inst4|Mux1~0_combout ;
wire \inst|rom_addr[12]~feeder_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire [3:0] \inst5|cnt ;
wire [31:0] \inst5|FREQ_CTRL ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \inst|fre_add ;
wire [1:0] \inst4|wave_select ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [11:0] \inst|rom_addr_reg ;
wire [13:0] \inst|rom_addr ;

wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: FF_X21_Y10_N7
dffeas \inst|fre_add[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[19]~67_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[19] .is_wysiwyg = "true";
defparam \inst|fre_add[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \inst|fre_add[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[15]~59_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[15] .is_wysiwyg = "true";
defparam \inst|fre_add[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \inst|fre_add[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[13]~55_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[13] .is_wysiwyg = "true";
defparam \inst|fre_add[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \inst|fre_add[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[11]~51_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[11] .is_wysiwyg = "true";
defparam \inst|fre_add[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \inst|fre_add[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[6]~41_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[6] .is_wysiwyg = "true";
defparam \inst|fre_add[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \inst|fre_add[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[5]~39_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[5] .is_wysiwyg = "true";
defparam \inst|fre_add[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \inst|fre_add[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[3]~35_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[3] .is_wysiwyg = "true";
defparam \inst|fre_add[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \inst|fre_add[3]~35 (
// Equation(s):
// \inst|fre_add[3]~35_combout  = ((\inst|fre_add [3] $ (\inst5|FREQ_CTRL [3] $ (\inst|fre_add[2]~34 )))) # (GND)
// \inst|fre_add[3]~36  = CARRY((\inst|fre_add [3] & ((!\inst|fre_add[2]~34 ) # (!\inst5|FREQ_CTRL [3]))) # (!\inst|fre_add [3] & (!\inst5|FREQ_CTRL [3] & !\inst|fre_add[2]~34 )))

	.dataa(\inst|fre_add [3]),
	.datab(\inst5|FREQ_CTRL [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[2]~34 ),
	.combout(\inst|fre_add[3]~35_combout ),
	.cout(\inst|fre_add[3]~36 ));
// synopsys translate_off
defparam \inst|fre_add[3]~35 .lut_mask = 16'h962B;
defparam \inst|fre_add[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \inst|fre_add[5]~39 (
// Equation(s):
// \inst|fre_add[5]~39_combout  = ((\inst|fre_add [5] $ (\inst5|FREQ_CTRL [5] $ (!\inst|fre_add[4]~38 )))) # (GND)
// \inst|fre_add[5]~40  = CARRY((\inst|fre_add [5] & ((\inst5|FREQ_CTRL [5]) # (!\inst|fre_add[4]~38 ))) # (!\inst|fre_add [5] & (\inst5|FREQ_CTRL [5] & !\inst|fre_add[4]~38 )))

	.dataa(\inst|fre_add [5]),
	.datab(\inst5|FREQ_CTRL [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[4]~38 ),
	.combout(\inst|fre_add[5]~39_combout ),
	.cout(\inst|fre_add[5]~40 ));
// synopsys translate_off
defparam \inst|fre_add[5]~39 .lut_mask = 16'h698E;
defparam \inst|fre_add[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \inst|fre_add[6]~41 (
// Equation(s):
// \inst|fre_add[6]~41_combout  = (\inst|fre_add [6] & ((\inst5|FREQ_CTRL [6] & (\inst|fre_add[5]~40  & VCC)) # (!\inst5|FREQ_CTRL [6] & (!\inst|fre_add[5]~40 )))) # (!\inst|fre_add [6] & ((\inst5|FREQ_CTRL [6] & (!\inst|fre_add[5]~40 )) # (!\inst5|FREQ_CTRL 
// [6] & ((\inst|fre_add[5]~40 ) # (GND)))))
// \inst|fre_add[6]~42  = CARRY((\inst|fre_add [6] & (!\inst5|FREQ_CTRL [6] & !\inst|fre_add[5]~40 )) # (!\inst|fre_add [6] & ((!\inst|fre_add[5]~40 ) # (!\inst5|FREQ_CTRL [6]))))

	.dataa(\inst|fre_add [6]),
	.datab(\inst5|FREQ_CTRL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[5]~40 ),
	.combout(\inst|fre_add[6]~41_combout ),
	.cout(\inst|fre_add[6]~42 ));
// synopsys translate_off
defparam \inst|fre_add[6]~41 .lut_mask = 16'h9617;
defparam \inst|fre_add[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \inst|fre_add[11]~51 (
// Equation(s):
// \inst|fre_add[11]~51_combout  = ((\inst|fre_add [11] $ (\inst5|FREQ_CTRL [11] $ (!\inst|fre_add[10]~50 )))) # (GND)
// \inst|fre_add[11]~52  = CARRY((\inst|fre_add [11] & ((\inst5|FREQ_CTRL [11]) # (!\inst|fre_add[10]~50 ))) # (!\inst|fre_add [11] & (\inst5|FREQ_CTRL [11] & !\inst|fre_add[10]~50 )))

	.dataa(\inst|fre_add [11]),
	.datab(\inst5|FREQ_CTRL [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[10]~50 ),
	.combout(\inst|fre_add[11]~51_combout ),
	.cout(\inst|fre_add[11]~52 ));
// synopsys translate_off
defparam \inst|fre_add[11]~51 .lut_mask = 16'h698E;
defparam \inst|fre_add[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \inst|fre_add[13]~55 (
// Equation(s):
// \inst|fre_add[13]~55_combout  = ((\inst|fre_add [13] $ (\inst5|FREQ_CTRL [13] $ (\inst|fre_add[12]~54 )))) # (GND)
// \inst|fre_add[13]~56  = CARRY((\inst|fre_add [13] & ((!\inst|fre_add[12]~54 ) # (!\inst5|FREQ_CTRL [13]))) # (!\inst|fre_add [13] & (!\inst5|FREQ_CTRL [13] & !\inst|fre_add[12]~54 )))

	.dataa(\inst|fre_add [13]),
	.datab(\inst5|FREQ_CTRL [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[12]~54 ),
	.combout(\inst|fre_add[13]~55_combout ),
	.cout(\inst|fre_add[13]~56 ));
// synopsys translate_off
defparam \inst|fre_add[13]~55 .lut_mask = 16'h962B;
defparam \inst|fre_add[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \inst|fre_add[15]~59 (
// Equation(s):
// \inst|fre_add[15]~59_combout  = ((\inst|fre_add [15] $ (\inst5|FREQ_CTRL [15] $ (!\inst|fre_add[14]~58 )))) # (GND)
// \inst|fre_add[15]~60  = CARRY((\inst|fre_add [15] & ((\inst5|FREQ_CTRL [15]) # (!\inst|fre_add[14]~58 ))) # (!\inst|fre_add [15] & (\inst5|FREQ_CTRL [15] & !\inst|fre_add[14]~58 )))

	.dataa(\inst|fre_add [15]),
	.datab(\inst5|FREQ_CTRL [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[14]~58 ),
	.combout(\inst|fre_add[15]~59_combout ),
	.cout(\inst|fre_add[15]~60 ));
// synopsys translate_off
defparam \inst|fre_add[15]~59 .lut_mask = 16'h698E;
defparam \inst|fre_add[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \inst|fre_add[19]~67 (
// Equation(s):
// \inst|fre_add[19]~67_combout  = ((\inst|fre_add [19] $ (\inst5|FREQ_CTRL [19] $ (!\inst|fre_add[18]~66 )))) # (GND)
// \inst|fre_add[19]~68  = CARRY((\inst|fre_add [19] & ((\inst5|FREQ_CTRL [19]) # (!\inst|fre_add[18]~66 ))) # (!\inst|fre_add [19] & (\inst5|FREQ_CTRL [19] & !\inst|fre_add[18]~66 )))

	.dataa(\inst|fre_add [19]),
	.datab(\inst5|FREQ_CTRL [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[18]~66 ),
	.combout(\inst|fre_add[19]~67_combout ),
	.cout(\inst|fre_add[19]~68 ));
// synopsys translate_off
defparam \inst|fre_add[19]~67 .lut_mask = 16'h698E;
defparam \inst|fre_add[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \inst5|Add1~0 (
// Equation(s):
// \inst5|Add1~0_combout  = (\inst5|FREQ_CTRL [1] & (!\inst5|cnt [0] & VCC)) # (!\inst5|FREQ_CTRL [1] & (\inst5|cnt [0] $ (GND)))
// \inst5|Add1~1  = CARRY((!\inst5|FREQ_CTRL [1] & !\inst5|cnt [0]))

	.dataa(\inst5|FREQ_CTRL [1]),
	.datab(\inst5|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add1~0_combout ),
	.cout(\inst5|Add1~1 ));
// synopsys translate_off
defparam \inst5|Add1~0 .lut_mask = 16'h6611;
defparam \inst5|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \inst5|Add1~2 (
// Equation(s):
// \inst5|Add1~2_combout  = (\inst5|FREQ_CTRL [2] & ((\inst5|cnt [1] & ((\inst5|Add1~1 ) # (GND))) # (!\inst5|cnt [1] & (!\inst5|Add1~1 )))) # (!\inst5|FREQ_CTRL [2] & ((\inst5|cnt [1] & (!\inst5|Add1~1 )) # (!\inst5|cnt [1] & (\inst5|Add1~1  & VCC))))
// \inst5|Add1~3  = CARRY((\inst5|FREQ_CTRL [2] & ((\inst5|cnt [1]) # (!\inst5|Add1~1 ))) # (!\inst5|FREQ_CTRL [2] & (\inst5|cnt [1] & !\inst5|Add1~1 )))

	.dataa(\inst5|FREQ_CTRL [2]),
	.datab(\inst5|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~1 ),
	.combout(\inst5|Add1~2_combout ),
	.cout(\inst5|Add1~3 ));
// synopsys translate_off
defparam \inst5|Add1~2 .lut_mask = 16'h968E;
defparam \inst5|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \inst5|Add1~4 (
// Equation(s):
// \inst5|Add1~4_combout  = ((\inst5|cnt [2] $ (\inst5|FREQ_CTRL [3] $ (!\inst5|Add1~3 )))) # (GND)
// \inst5|Add1~5  = CARRY((\inst5|cnt [2] & (!\inst5|FREQ_CTRL [3] & !\inst5|Add1~3 )) # (!\inst5|cnt [2] & ((!\inst5|Add1~3 ) # (!\inst5|FREQ_CTRL [3]))))

	.dataa(\inst5|cnt [2]),
	.datab(\inst5|FREQ_CTRL [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~3 ),
	.combout(\inst5|Add1~4_combout ),
	.cout(\inst5|Add1~5 ));
// synopsys translate_off
defparam \inst5|Add1~4 .lut_mask = 16'h6917;
defparam \inst5|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \inst5|Add1~6 (
// Equation(s):
// \inst5|Add1~6_combout  = (\inst5|FREQ_CTRL [4] & ((\inst5|Mult0|mult_core|romout[0][4]~3_combout  & (\inst5|Add1~5  & VCC)) # (!\inst5|Mult0|mult_core|romout[0][4]~3_combout  & (!\inst5|Add1~5 )))) # (!\inst5|FREQ_CTRL [4] & 
// ((\inst5|Mult0|mult_core|romout[0][4]~3_combout  & (!\inst5|Add1~5 )) # (!\inst5|Mult0|mult_core|romout[0][4]~3_combout  & ((\inst5|Add1~5 ) # (GND)))))
// \inst5|Add1~7  = CARRY((\inst5|FREQ_CTRL [4] & (!\inst5|Mult0|mult_core|romout[0][4]~3_combout  & !\inst5|Add1~5 )) # (!\inst5|FREQ_CTRL [4] & ((!\inst5|Add1~5 ) # (!\inst5|Mult0|mult_core|romout[0][4]~3_combout ))))

	.dataa(\inst5|FREQ_CTRL [4]),
	.datab(\inst5|Mult0|mult_core|romout[0][4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~5 ),
	.combout(\inst5|Add1~6_combout ),
	.cout(\inst5|Add1~7 ));
// synopsys translate_off
defparam \inst5|Add1~6 .lut_mask = 16'h9617;
defparam \inst5|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \inst5|Add1~14 (
// Equation(s):
// \inst5|Add1~14_combout  = (\inst5|Mult0|mult_core|romout[0][8]~2_combout  & ((\inst5|FREQ_CTRL [8] & (!\inst5|Add1~13 )) # (!\inst5|FREQ_CTRL [8] & (\inst5|Add1~13  & VCC)))) # (!\inst5|Mult0|mult_core|romout[0][8]~2_combout  & ((\inst5|FREQ_CTRL [8] & 
// ((\inst5|Add1~13 ) # (GND))) # (!\inst5|FREQ_CTRL [8] & (!\inst5|Add1~13 ))))
// \inst5|Add1~15  = CARRY((\inst5|Mult0|mult_core|romout[0][8]~2_combout  & (\inst5|FREQ_CTRL [8] & !\inst5|Add1~13 )) # (!\inst5|Mult0|mult_core|romout[0][8]~2_combout  & ((\inst5|FREQ_CTRL [8]) # (!\inst5|Add1~13 ))))

	.dataa(\inst5|Mult0|mult_core|romout[0][8]~2_combout ),
	.datab(\inst5|FREQ_CTRL [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~13 ),
	.combout(\inst5|Add1~14_combout ),
	.cout(\inst5|Add1~15 ));
// synopsys translate_off
defparam \inst5|Add1~14 .lut_mask = 16'h694D;
defparam \inst5|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \inst5|Add1~24 (
// Equation(s):
// \inst5|Add1~24_combout  = ((\inst5|FREQ_CTRL [13] $ (\inst5|cnt [0] $ (!\inst5|Add1~23 )))) # (GND)
// \inst5|Add1~25  = CARRY((\inst5|FREQ_CTRL [13] & (!\inst5|cnt [0] & !\inst5|Add1~23 )) # (!\inst5|FREQ_CTRL [13] & ((!\inst5|Add1~23 ) # (!\inst5|cnt [0]))))

	.dataa(\inst5|FREQ_CTRL [13]),
	.datab(\inst5|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~23 ),
	.combout(\inst5|Add1~24_combout ),
	.cout(\inst5|Add1~25 ));
// synopsys translate_off
defparam \inst5|Add1~24 .lut_mask = 16'h6917;
defparam \inst5|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \inst5|Add1~26 (
// Equation(s):
// \inst5|Add1~26_combout  = (\inst5|FREQ_CTRL [14] & ((\inst5|Mult1|mult_core|romout[0][2]~0_combout  & (\inst5|Add1~25  & VCC)) # (!\inst5|Mult1|mult_core|romout[0][2]~0_combout  & (!\inst5|Add1~25 )))) # (!\inst5|FREQ_CTRL [14] & 
// ((\inst5|Mult1|mult_core|romout[0][2]~0_combout  & (!\inst5|Add1~25 )) # (!\inst5|Mult1|mult_core|romout[0][2]~0_combout  & ((\inst5|Add1~25 ) # (GND)))))
// \inst5|Add1~27  = CARRY((\inst5|FREQ_CTRL [14] & (!\inst5|Mult1|mult_core|romout[0][2]~0_combout  & !\inst5|Add1~25 )) # (!\inst5|FREQ_CTRL [14] & ((!\inst5|Add1~25 ) # (!\inst5|Mult1|mult_core|romout[0][2]~0_combout ))))

	.dataa(\inst5|FREQ_CTRL [14]),
	.datab(\inst5|Mult1|mult_core|romout[0][2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~25 ),
	.combout(\inst5|Add1~26_combout ),
	.cout(\inst5|Add1~27 ));
// synopsys translate_off
defparam \inst5|Add1~26 .lut_mask = 16'h9617;
defparam \inst5|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \inst5|Add3~2 (
// Equation(s):
// \inst5|Add3~2_combout  = (\inst5|FREQ_CTRL [2] & ((\inst5|Mult1|mult_core|romout[0][2]~0_combout  & ((\inst5|Add3~1 ) # (GND))) # (!\inst5|Mult1|mult_core|romout[0][2]~0_combout  & (!\inst5|Add3~1 )))) # (!\inst5|FREQ_CTRL [2] & 
// ((\inst5|Mult1|mult_core|romout[0][2]~0_combout  & (!\inst5|Add3~1 )) # (!\inst5|Mult1|mult_core|romout[0][2]~0_combout  & (\inst5|Add3~1  & VCC))))
// \inst5|Add3~3  = CARRY((\inst5|FREQ_CTRL [2] & ((\inst5|Mult1|mult_core|romout[0][2]~0_combout ) # (!\inst5|Add3~1 ))) # (!\inst5|FREQ_CTRL [2] & (\inst5|Mult1|mult_core|romout[0][2]~0_combout  & !\inst5|Add3~1 )))

	.dataa(\inst5|FREQ_CTRL [2]),
	.datab(\inst5|Mult1|mult_core|romout[0][2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~1 ),
	.combout(\inst5|Add3~2_combout ),
	.cout(\inst5|Add3~3 ));
// synopsys translate_off
defparam \inst5|Add3~2 .lut_mask = 16'h968E;
defparam \inst5|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \inst5|Add3~6 (
// Equation(s):
// \inst5|Add3~6_combout  = (\inst5|FREQ_CTRL [4] & ((\inst5|Mult1|mult_core|romout[0][4]~combout  & (!\inst5|Add3~5 )) # (!\inst5|Mult1|mult_core|romout[0][4]~combout  & (\inst5|Add3~5  & VCC)))) # (!\inst5|FREQ_CTRL [4] & 
// ((\inst5|Mult1|mult_core|romout[0][4]~combout  & ((\inst5|Add3~5 ) # (GND))) # (!\inst5|Mult1|mult_core|romout[0][4]~combout  & (!\inst5|Add3~5 ))))
// \inst5|Add3~7  = CARRY((\inst5|FREQ_CTRL [4] & (\inst5|Mult1|mult_core|romout[0][4]~combout  & !\inst5|Add3~5 )) # (!\inst5|FREQ_CTRL [4] & ((\inst5|Mult1|mult_core|romout[0][4]~combout ) # (!\inst5|Add3~5 ))))

	.dataa(\inst5|FREQ_CTRL [4]),
	.datab(\inst5|Mult1|mult_core|romout[0][4]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~5 ),
	.combout(\inst5|Add3~6_combout ),
	.cout(\inst5|Add3~7 ));
// synopsys translate_off
defparam \inst5|Add3~6 .lut_mask = 16'h694D;
defparam \inst5|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \inst5|Add3~18 (
// Equation(s):
// \inst5|Add3~18_combout  = (\inst5|FREQ_CTRL [10] & ((\inst5|Mult1|mult_core|romout[0][10]~combout  & (!\inst5|Add3~17 )) # (!\inst5|Mult1|mult_core|romout[0][10]~combout  & (\inst5|Add3~17  & VCC)))) # (!\inst5|FREQ_CTRL [10] & 
// ((\inst5|Mult1|mult_core|romout[0][10]~combout  & ((\inst5|Add3~17 ) # (GND))) # (!\inst5|Mult1|mult_core|romout[0][10]~combout  & (!\inst5|Add3~17 ))))
// \inst5|Add3~19  = CARRY((\inst5|FREQ_CTRL [10] & (\inst5|Mult1|mult_core|romout[0][10]~combout  & !\inst5|Add3~17 )) # (!\inst5|FREQ_CTRL [10] & ((\inst5|Mult1|mult_core|romout[0][10]~combout ) # (!\inst5|Add3~17 ))))

	.dataa(\inst5|FREQ_CTRL [10]),
	.datab(\inst5|Mult1|mult_core|romout[0][10]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~17 ),
	.combout(\inst5|Add3~18_combout ),
	.cout(\inst5|Add3~19 ));
// synopsys translate_off
defparam \inst5|Add3~18 .lut_mask = 16'h694D;
defparam \inst5|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \inst5|Add3~22 (
// Equation(s):
// \inst5|Add3~22_combout  = (\inst5|FREQ_CTRL [12] & ((\inst5|Mult1|mult_core|romout[0][12]~combout  & (!\inst5|Add3~21 )) # (!\inst5|Mult1|mult_core|romout[0][12]~combout  & (\inst5|Add3~21  & VCC)))) # (!\inst5|FREQ_CTRL [12] & 
// ((\inst5|Mult1|mult_core|romout[0][12]~combout  & ((\inst5|Add3~21 ) # (GND))) # (!\inst5|Mult1|mult_core|romout[0][12]~combout  & (!\inst5|Add3~21 ))))
// \inst5|Add3~23  = CARRY((\inst5|FREQ_CTRL [12] & (\inst5|Mult1|mult_core|romout[0][12]~combout  & !\inst5|Add3~21 )) # (!\inst5|FREQ_CTRL [12] & ((\inst5|Mult1|mult_core|romout[0][12]~combout ) # (!\inst5|Add3~21 ))))

	.dataa(\inst5|FREQ_CTRL [12]),
	.datab(\inst5|Mult1|mult_core|romout[0][12]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~21 ),
	.combout(\inst5|Add3~22_combout ),
	.cout(\inst5|Add3~23 ));
// synopsys translate_off
defparam \inst5|Add3~22 .lut_mask = 16'h694D;
defparam \inst5|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \inst5|Add3~26 (
// Equation(s):
// \inst5|Add3~26_combout  = (\inst5|FREQ_CTRL [14] & ((\inst5|cnt [1] & (!\inst5|Add3~25 )) # (!\inst5|cnt [1] & (\inst5|Add3~25  & VCC)))) # (!\inst5|FREQ_CTRL [14] & ((\inst5|cnt [1] & ((\inst5|Add3~25 ) # (GND))) # (!\inst5|cnt [1] & (!\inst5|Add3~25 
// ))))
// \inst5|Add3~27  = CARRY((\inst5|FREQ_CTRL [14] & (\inst5|cnt [1] & !\inst5|Add3~25 )) # (!\inst5|FREQ_CTRL [14] & ((\inst5|cnt [1]) # (!\inst5|Add3~25 ))))

	.dataa(\inst5|FREQ_CTRL [14]),
	.datab(\inst5|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~25 ),
	.combout(\inst5|Add3~26_combout ),
	.cout(\inst5|Add3~27 ));
// synopsys translate_off
defparam \inst5|Add3~26 .lut_mask = 16'h694D;
defparam \inst5|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \inst5|Add3~32 (
// Equation(s):
// \inst5|Add3~32_combout  = (\inst5|FREQ_CTRL [17] & ((GND) # (!\inst5|Add3~31 ))) # (!\inst5|FREQ_CTRL [17] & (\inst5|Add3~31  $ (GND)))
// \inst5|Add3~33  = CARRY((\inst5|FREQ_CTRL [17]) # (!\inst5|Add3~31 ))

	.dataa(\inst5|FREQ_CTRL [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~31 ),
	.combout(\inst5|Add3~32_combout ),
	.cout(\inst5|Add3~33 ));
// synopsys translate_off
defparam \inst5|Add3~32 .lut_mask = 16'h5AAF;
defparam \inst5|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \inst5|FREQ_CTRL[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[14] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \inst5|FREQ_CTRL[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[4] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \inst5|FREQ_CTRL[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[2] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][16] (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][16]~combout  = \inst5|cnt [3] $ (((\inst5|cnt [0] & (\inst5|cnt [1] & \inst5|cnt [2]))))

	.dataa(\inst5|cnt [0]),
	.datab(\inst5|cnt [1]),
	.datac(\inst5|cnt [3]),
	.datad(\inst5|cnt [2]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][16]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][16] .lut_mask = 16'h78F0;
defparam \inst5|Mult0|mult_core|romout[0][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][12]~0 (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][12]~0_combout  = (\inst5|cnt [3] & ((\inst5|cnt [1] & ((!\inst5|cnt [2]) # (!\inst5|cnt [0]))) # (!\inst5|cnt [1] & ((\inst5|cnt [2])))))

	.dataa(\inst5|cnt [0]),
	.datab(\inst5|cnt [1]),
	.datac(\inst5|cnt [3]),
	.datad(\inst5|cnt [2]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][12]~0 .lut_mask = 16'h70C0;
defparam \inst5|Mult0|mult_core|romout[0][12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][10]~1 (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][10]~1_combout  = (\inst5|cnt [1] & (\inst5|cnt [3] $ (((\inst5|cnt [0]) # (!\inst5|cnt [2]))))) # (!\inst5|cnt [1] & ((\inst5|cnt [3]) # ((!\inst5|cnt [0] & \inst5|cnt [2]))))

	.dataa(\inst5|cnt [0]),
	.datab(\inst5|cnt [1]),
	.datac(\inst5|cnt [3]),
	.datad(\inst5|cnt [2]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][10]~1 .lut_mask = 16'h793C;
defparam \inst5|Mult0|mult_core|romout[0][10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][9] (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][9]~combout  = (\inst5|cnt [0] & (((!\inst5|cnt [2])))) # (!\inst5|cnt [0] & (\inst5|cnt [2] & ((\inst5|cnt [1]) # (!\inst5|cnt [3]))))

	.dataa(\inst5|cnt [0]),
	.datab(\inst5|cnt [1]),
	.datac(\inst5|cnt [3]),
	.datad(\inst5|cnt [2]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][9] .lut_mask = 16'h45AA;
defparam \inst5|Mult0|mult_core|romout[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][8]~2 (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][8]~2_combout  = (\inst5|cnt [3] & ((\inst5|cnt [0] & ((!\inst5|cnt [1]))) # (!\inst5|cnt [0] & ((\inst5|cnt [1]) # (!\inst5|cnt [2]))))) # (!\inst5|cnt [3] & (((!\inst5|cnt [1]))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][8]~2 .lut_mask = 16'h0AF7;
defparam \inst5|Mult0|mult_core|romout[0][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][7] (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][7]~combout  = (\inst5|cnt [3] & ((\inst5|cnt [2] & (\inst5|cnt [0] & !\inst5|cnt [1])) # (!\inst5|cnt [2] & ((\inst5|cnt [0]) # (!\inst5|cnt [1]))))) # (!\inst5|cnt [3] & (((!\inst5|cnt [0]))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][7] .lut_mask = 16'h25A7;
defparam \inst5|Mult0|mult_core|romout[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][6] (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][6]~combout  = (\inst5|cnt [3] & ((\inst5|cnt [2] & (\inst5|cnt [0] $ (\inst5|cnt [1]))) # (!\inst5|cnt [2] & (!\inst5|cnt [0] & !\inst5|cnt [1])))) # (!\inst5|cnt [3] & (\inst5|cnt [2]))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][6] .lut_mask = 16'h4CC6;
defparam \inst5|Mult0|mult_core|romout[0][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][11] (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][11]~combout  = (\inst5|cnt [3] & (!\inst5|cnt [2] & ((!\inst5|cnt [1]) # (!\inst5|cnt [0])))) # (!\inst5|cnt [3] & (\inst5|cnt [2] & ((\inst5|cnt [1]))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][11]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][11] .lut_mask = 16'h4622;
defparam \inst5|Mult1|mult_core|romout[0][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][6] (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][6]~combout  = (\inst5|cnt [3] & ((\inst5|cnt [2] $ (!\inst5|cnt [1])))) # (!\inst5|cnt [3] & (\inst5|cnt [2] & ((\inst5|cnt [0]) # (\inst5|cnt [1]))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [0]),
	.datac(\inst5|cnt [2]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][6] .lut_mask = 16'hF04A;
defparam \inst5|Mult1|mult_core|romout[0][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \inst5|Add3~46 (
// Equation(s):
// \inst5|Add3~46_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~26_combout ))) # (!\key_add~input_o  & (\inst5|Add3~26_combout ))))

	.dataa(\key_add~input_o ),
	.datab(\inst5|Add3~26_combout ),
	.datac(\inst5|Mult1|mult_core|_~0_combout ),
	.datad(\inst5|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~46 .lut_mask = 16'h0E04;
defparam \inst5|Add3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \inst5|Add3~56 (
// Equation(s):
// \inst5|Add3~56_combout  = (\inst5|Mult1|mult_core|_~0_combout ) # ((\key_add~input_o  & (\inst5|Add1~6_combout )) # (!\key_add~input_o  & ((\inst5|Add3~6_combout ))))

	.dataa(\inst5|Add1~6_combout ),
	.datab(\inst5|Mult1|mult_core|_~0_combout ),
	.datac(\inst5|Add3~6_combout ),
	.datad(\key_add~input_o ),
	.cin(gnd),
	.combout(\inst5|Add3~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~56 .lut_mask = 16'hEEFC;
defparam \inst5|Add3~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \inst5|Add3~58 (
// Equation(s):
// \inst5|Add3~58_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (!\inst5|Add1~2_combout )) # (!\key_add~input_o  & ((!\inst5|Add3~2_combout )))))

	.dataa(\key_add~input_o ),
	.datab(\inst5|Add1~2_combout ),
	.datac(\inst5|Mult1|mult_core|_~0_combout ),
	.datad(\inst5|Add3~2_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~58 .lut_mask = 16'h0207;
defparam \inst5|Add3~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \inst5|cnt~0 (
// Equation(s):
// \inst5|cnt~0_combout  = (\inst5|cnt [1] & (\key_add~input_o  & (\inst5|cnt [0] & \inst5|cnt [2]))) # (!\inst5|cnt [1] & (!\key_add~input_o  & (!\inst5|cnt [0] & !\inst5|cnt [2])))

	.dataa(\inst5|cnt [1]),
	.datab(\key_add~input_o ),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [2]),
	.cin(gnd),
	.combout(\inst5|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt~0 .lut_mask = 16'h8001;
defparam \inst5|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \data_out[7]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \data_out[6]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \data_out[5]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \data_out[4]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \data_out[3]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \data_out[2]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \data_out[1]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \data_out[0]~output (
	.i(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \inst4|wave_select[1]~1 (
// Equation(s):
// \inst4|wave_select[1]~1_combout  = !\key[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\key[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|wave_select[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|wave_select[1]~1 .lut_mask = 16'h0F0F;
defparam \inst4|wave_select[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \inst4|wave_select[1]~0 (
// Equation(s):
// \inst4|wave_select[1]~0_combout  = (\key[1]~input_o ) # (\key[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key[1]~input_o ),
	.datad(\key[0]~input_o ),
	.cin(gnd),
	.combout(\inst4|wave_select[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|wave_select[1]~0 .lut_mask = 16'hFFF0;
defparam \inst4|wave_select[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \inst4|wave_select[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst4|wave_select[1]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|wave_select[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|wave_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|wave_select[1] .is_wysiwyg = "true";
defparam \inst4|wave_select[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \inst|rom_addr[13]~feeder (
// Equation(s):
// \inst|rom_addr[13]~feeder_combout  = \inst4|wave_select [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|wave_select [1]),
	.cin(gnd),
	.combout(\inst|rom_addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[13]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \inst|rom_addr[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[13] .is_wysiwyg = "true";
defparam \inst|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \key_add~input (
	.i(key_add),
	.ibar(gnd),
	.o(\key_add~input_o ));
// synopsys translate_off
defparam \key_add~input .bus_hold = "false";
defparam \key_add~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \inst5|cnt~1 (
// Equation(s):
// \inst5|cnt~1_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & (\inst5|cnt~0_combout  $ (\inst5|cnt [3])))

	.dataa(\inst5|cnt~0_combout ),
	.datab(gnd),
	.datac(\inst5|cnt [3]),
	.datad(\inst5|Mult1|mult_core|_~0_combout ),
	.cin(gnd),
	.combout(\inst5|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt~1 .lut_mask = 16'h005A;
defparam \inst5|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \key_sub~input (
	.i(key_sub),
	.ibar(gnd),
	.o(\key_sub~input_o ));
// synopsys translate_off
defparam \key_sub~input .bus_hold = "false";
defparam \key_sub~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \inst5|FREQ_CTRL[31]~0 (
// Equation(s):
// \inst5|FREQ_CTRL[31]~0_combout  = (\key_add~input_o ) # (\key_sub~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_add~input_o ),
	.datad(\key_sub~input_o ),
	.cin(gnd),
	.combout(\inst5|FREQ_CTRL[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|FREQ_CTRL[31]~0 .lut_mask = 16'hFFF0;
defparam \inst5|FREQ_CTRL[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \inst5|cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|cnt[3] .is_wysiwyg = "true";
defparam \inst5|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \inst5|cnt~4 (
// Equation(s):
// \inst5|cnt~4_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & (\inst5|cnt [0] $ (\inst5|cnt [1] $ (!\key_add~input_o ))))

	.dataa(\inst5|cnt [0]),
	.datab(\inst5|Mult1|mult_core|_~0_combout ),
	.datac(\inst5|cnt [1]),
	.datad(\key_add~input_o ),
	.cin(gnd),
	.combout(\inst5|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt~4 .lut_mask = 16'h1221;
defparam \inst5|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \inst5|cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|cnt[1] .is_wysiwyg = "true";
defparam \inst5|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \inst5|cnt[0]~5 (
// Equation(s):
// \inst5|cnt[0]~5_combout  = !\inst5|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|cnt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt[0]~5 .lut_mask = 16'h0F0F;
defparam \inst5|cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \inst5|cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|cnt[0]~5_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|cnt[0] .is_wysiwyg = "true";
defparam \inst5|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \inst5|Mult1|mult_core|_~0 (
// Equation(s):
// \inst5|Mult1|mult_core|_~0_combout  = (\inst5|cnt [2] & (\inst5|cnt [3] & (\inst5|cnt [1] & \inst5|cnt [0])))

	.dataa(\inst5|cnt [2]),
	.datab(\inst5|cnt [3]),
	.datac(\inst5|cnt [1]),
	.datad(\inst5|cnt [0]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|_~0 .lut_mask = 16'h8000;
defparam \inst5|Mult1|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \inst5|cnt~2 (
// Equation(s):
// \inst5|cnt~2_combout  = \inst5|cnt [2] $ (((\key_add~input_o  & (\inst5|cnt [1] & \inst5|cnt [0])) # (!\key_add~input_o  & (!\inst5|cnt [1] & !\inst5|cnt [0]))))

	.dataa(\key_add~input_o ),
	.datab(\inst5|cnt [1]),
	.datac(\inst5|cnt [2]),
	.datad(\inst5|cnt [0]),
	.cin(gnd),
	.combout(\inst5|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt~2 .lut_mask = 16'h78E1;
defparam \inst5|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \inst5|cnt~3 (
// Equation(s):
// \inst5|cnt~3_combout  = (\inst5|cnt~2_combout  & !\inst5|Mult1|mult_core|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|cnt~2_combout ),
	.datad(\inst5|Mult1|mult_core|_~0_combout ),
	.cin(gnd),
	.combout(\inst5|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt~3 .lut_mask = 16'h00F0;
defparam \inst5|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \inst5|cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|cnt[2] .is_wysiwyg = "true";
defparam \inst5|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][12] (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][12]~combout  = (\inst5|cnt [3] & ((\inst5|cnt [2]) # ((\inst5|cnt [0] & \inst5|cnt [1]))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][12]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][12] .lut_mask = 16'hA888;
defparam \inst5|Mult1|mult_core|romout[0][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][11] (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][11]~combout  = (\inst5|cnt [3] & (!\inst5|cnt [2] & ((!\inst5|cnt [1])))) # (!\inst5|cnt [3] & (\inst5|cnt [2] & ((\inst5|cnt [0]) # (\inst5|cnt [1]))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][11]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][11] .lut_mask = 16'h4462;
defparam \inst5|Mult0|mult_core|romout[0][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][8]~1 (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][8]~1_combout  = (\inst5|cnt [3] & ((\inst5|cnt [1]) # ((!\inst5|cnt [2] & \inst5|cnt [0])))) # (!\inst5|cnt [3] & ((\inst5|cnt [0] $ (\inst5|cnt [1]))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][8]~1 .lut_mask = 16'hAF70;
defparam \inst5|Mult1|mult_core|romout[0][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][7]~2 (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][7]~2_combout  = \inst5|cnt [0] $ (((\inst5|cnt [3] & ((\inst5|cnt [2]) # (\inst5|cnt [1])))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][7]~2 .lut_mask = 16'h5A78;
defparam \inst5|Mult1|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][5] (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][5]~combout  = (\inst5|cnt [3] & (((!\inst5|cnt [1])))) # (!\inst5|cnt [3] & ((\inst5|cnt [0] & ((\inst5|cnt [1]))) # (!\inst5|cnt [0] & (\inst5|cnt [2] & !\inst5|cnt [1]))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [0]),
	.datac(\inst5|cnt [2]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][5] .lut_mask = 16'h44BA;
defparam \inst5|Mult1|mult_core|romout[0][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][4] (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][4]~combout  = \inst5|cnt [3] $ (((!\inst5|cnt [0] & ((\inst5|cnt [2]) # (\inst5|cnt [1])))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [0]),
	.datac(\inst5|cnt [2]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][4] .lut_mask = 16'h999A;
defparam \inst5|Mult1|mult_core|romout[0][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][3]~3 (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][3]~3_combout  = \inst5|cnt [2] $ (((\inst5|cnt [1]) # (\inst5|cnt [0])))

	.dataa(gnd),
	.datab(\inst5|cnt [1]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [2]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][3]~3 .lut_mask = 16'h03FC;
defparam \inst5|Mult1|mult_core|romout[0][3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][2]~0 (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][2]~0_combout  = \inst5|cnt [0] $ (\inst5|cnt [1])

	.dataa(\inst5|cnt [0]),
	.datab(gnd),
	.datac(\inst5|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][2]~0 .lut_mask = 16'h5A5A;
defparam \inst5|Mult1|mult_core|romout[0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \inst5|Add3~0 (
// Equation(s):
// \inst5|Add3~0_combout  = (\inst5|cnt [0] & (\inst5|FREQ_CTRL [1] $ (GND))) # (!\inst5|cnt [0] & ((GND) # (!\inst5|FREQ_CTRL [1])))
// \inst5|Add3~1  = CARRY((!\inst5|FREQ_CTRL [1]) # (!\inst5|cnt [0]))

	.dataa(\inst5|cnt [0]),
	.datab(\inst5|FREQ_CTRL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add3~0_combout ),
	.cout(\inst5|Add3~1 ));
// synopsys translate_off
defparam \inst5|Add3~0 .lut_mask = 16'h9977;
defparam \inst5|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \inst5|Add3~59 (
// Equation(s):
// \inst5|Add3~59_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (!\inst5|Add1~0_combout )) # (!\key_add~input_o  & ((!\inst5|Add3~0_combout )))))

	.dataa(\inst5|Add1~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Mult1|mult_core|_~0_combout ),
	.datad(\inst5|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~59 .lut_mask = 16'h0407;
defparam \inst5|Add3~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \inst5|FREQ_CTRL[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~59_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[1] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \inst5|Add3~4 (
// Equation(s):
// \inst5|Add3~4_combout  = ((\inst5|FREQ_CTRL [3] $ (\inst5|Mult1|mult_core|romout[0][3]~3_combout  $ (!\inst5|Add3~3 )))) # (GND)
// \inst5|Add3~5  = CARRY((\inst5|FREQ_CTRL [3] & (!\inst5|Mult1|mult_core|romout[0][3]~3_combout  & !\inst5|Add3~3 )) # (!\inst5|FREQ_CTRL [3] & ((!\inst5|Add3~3 ) # (!\inst5|Mult1|mult_core|romout[0][3]~3_combout ))))

	.dataa(\inst5|FREQ_CTRL [3]),
	.datab(\inst5|Mult1|mult_core|romout[0][3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~3 ),
	.combout(\inst5|Add3~4_combout ),
	.cout(\inst5|Add3~5 ));
// synopsys translate_off
defparam \inst5|Add3~4 .lut_mask = 16'h6917;
defparam \inst5|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \inst5|Add3~8 (
// Equation(s):
// \inst5|Add3~8_combout  = ((\inst5|FREQ_CTRL [5] $ (\inst5|Mult1|mult_core|romout[0][5]~combout  $ (\inst5|Add3~7 )))) # (GND)
// \inst5|Add3~9  = CARRY((\inst5|FREQ_CTRL [5] & ((!\inst5|Add3~7 ) # (!\inst5|Mult1|mult_core|romout[0][5]~combout ))) # (!\inst5|FREQ_CTRL [5] & (!\inst5|Mult1|mult_core|romout[0][5]~combout  & !\inst5|Add3~7 )))

	.dataa(\inst5|FREQ_CTRL [5]),
	.datab(\inst5|Mult1|mult_core|romout[0][5]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~7 ),
	.combout(\inst5|Add3~8_combout ),
	.cout(\inst5|Add3~9 ));
// synopsys translate_off
defparam \inst5|Add3~8 .lut_mask = 16'h962B;
defparam \inst5|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \inst5|Add3~10 (
// Equation(s):
// \inst5|Add3~10_combout  = (\inst5|Mult1|mult_core|romout[0][6]~combout  & ((\inst5|FREQ_CTRL [6] & (!\inst5|Add3~9 )) # (!\inst5|FREQ_CTRL [6] & ((\inst5|Add3~9 ) # (GND))))) # (!\inst5|Mult1|mult_core|romout[0][6]~combout  & ((\inst5|FREQ_CTRL [6] & 
// (\inst5|Add3~9  & VCC)) # (!\inst5|FREQ_CTRL [6] & (!\inst5|Add3~9 ))))
// \inst5|Add3~11  = CARRY((\inst5|Mult1|mult_core|romout[0][6]~combout  & ((!\inst5|Add3~9 ) # (!\inst5|FREQ_CTRL [6]))) # (!\inst5|Mult1|mult_core|romout[0][6]~combout  & (!\inst5|FREQ_CTRL [6] & !\inst5|Add3~9 )))

	.dataa(\inst5|Mult1|mult_core|romout[0][6]~combout ),
	.datab(\inst5|FREQ_CTRL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~9 ),
	.combout(\inst5|Add3~10_combout ),
	.cout(\inst5|Add3~11 ));
// synopsys translate_off
defparam \inst5|Add3~10 .lut_mask = 16'h692B;
defparam \inst5|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][5] (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][5]~combout  = (\inst5|cnt [1] & (((!\inst5|cnt [2] & \inst5|cnt [0])) # (!\inst5|cnt [3]))) # (!\inst5|cnt [1] & (((\inst5|cnt [3] & !\inst5|cnt [0]))))

	.dataa(\inst5|cnt [2]),
	.datab(\inst5|cnt [1]),
	.datac(\inst5|cnt [3]),
	.datad(\inst5|cnt [0]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][5] .lut_mask = 16'h4C3C;
defparam \inst5|Mult0|mult_core|romout[0][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][4]~3 (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][4]~3_combout  = \inst5|cnt [3] $ (\inst5|cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|cnt [3]),
	.datad(\inst5|cnt [0]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][4]~3 .lut_mask = 16'h0FF0;
defparam \inst5|Mult0|mult_core|romout[0][4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \inst5|Add3~57 (
// Equation(s):
// \inst5|Add3~57_combout  = (\inst5|Mult1|mult_core|_~0_combout ) # ((\key_add~input_o  & (!\inst5|Add1~4_combout )) # (!\key_add~input_o  & ((!\inst5|Add3~4_combout ))))

	.dataa(\inst5|Add1~4_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add3~4_combout ),
	.datad(\inst5|Mult1|mult_core|_~0_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~57 .lut_mask = 16'hFF47;
defparam \inst5|Add3~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \inst5|FREQ_CTRL[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|Add3~57_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[3] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \inst5|Add1~8 (
// Equation(s):
// \inst5|Add1~8_combout  = ((\inst5|FREQ_CTRL [5] $ (\inst5|Mult0|mult_core|romout[0][5]~combout  $ (!\inst5|Add1~7 )))) # (GND)
// \inst5|Add1~9  = CARRY((\inst5|FREQ_CTRL [5] & ((\inst5|Mult0|mult_core|romout[0][5]~combout ) # (!\inst5|Add1~7 ))) # (!\inst5|FREQ_CTRL [5] & (\inst5|Mult0|mult_core|romout[0][5]~combout  & !\inst5|Add1~7 )))

	.dataa(\inst5|FREQ_CTRL [5]),
	.datab(\inst5|Mult0|mult_core|romout[0][5]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~7 ),
	.combout(\inst5|Add1~8_combout ),
	.cout(\inst5|Add1~9 ));
// synopsys translate_off
defparam \inst5|Add1~8 .lut_mask = 16'h698E;
defparam \inst5|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \inst5|Add1~10 (
// Equation(s):
// \inst5|Add1~10_combout  = (\inst5|Mult0|mult_core|romout[0][6]~combout  & ((\inst5|FREQ_CTRL [6] & (\inst5|Add1~9  & VCC)) # (!\inst5|FREQ_CTRL [6] & (!\inst5|Add1~9 )))) # (!\inst5|Mult0|mult_core|romout[0][6]~combout  & ((\inst5|FREQ_CTRL [6] & 
// (!\inst5|Add1~9 )) # (!\inst5|FREQ_CTRL [6] & ((\inst5|Add1~9 ) # (GND)))))
// \inst5|Add1~11  = CARRY((\inst5|Mult0|mult_core|romout[0][6]~combout  & (!\inst5|FREQ_CTRL [6] & !\inst5|Add1~9 )) # (!\inst5|Mult0|mult_core|romout[0][6]~combout  & ((!\inst5|Add1~9 ) # (!\inst5|FREQ_CTRL [6]))))

	.dataa(\inst5|Mult0|mult_core|romout[0][6]~combout ),
	.datab(\inst5|FREQ_CTRL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~9 ),
	.combout(\inst5|Add1~10_combout ),
	.cout(\inst5|Add1~11 ));
// synopsys translate_off
defparam \inst5|Add1~10 .lut_mask = 16'h9617;
defparam \inst5|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \inst5|Add3~54 (
// Equation(s):
// \inst5|Add3~54_combout  = (\inst5|Mult1|mult_core|_~0_combout ) # ((\key_add~input_o  & ((\inst5|Add1~10_combout ))) # (!\key_add~input_o  & (\inst5|Add3~10_combout )))

	.dataa(\key_add~input_o ),
	.datab(\inst5|Add3~10_combout ),
	.datac(\inst5|Mult1|mult_core|_~0_combout ),
	.datad(\inst5|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~54 .lut_mask = 16'hFEF4;
defparam \inst5|Add3~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \inst5|FREQ_CTRL[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[6] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \inst5|Add3~12 (
// Equation(s):
// \inst5|Add3~12_combout  = ((\inst5|FREQ_CTRL [7] $ (\inst5|Mult1|mult_core|romout[0][7]~2_combout  $ (!\inst5|Add3~11 )))) # (GND)
// \inst5|Add3~13  = CARRY((\inst5|FREQ_CTRL [7] & (!\inst5|Mult1|mult_core|romout[0][7]~2_combout  & !\inst5|Add3~11 )) # (!\inst5|FREQ_CTRL [7] & ((!\inst5|Add3~11 ) # (!\inst5|Mult1|mult_core|romout[0][7]~2_combout ))))

	.dataa(\inst5|FREQ_CTRL [7]),
	.datab(\inst5|Mult1|mult_core|romout[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~11 ),
	.combout(\inst5|Add3~12_combout ),
	.cout(\inst5|Add3~13 ));
// synopsys translate_off
defparam \inst5|Add3~12 .lut_mask = 16'h6917;
defparam \inst5|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \inst5|Add3~14 (
// Equation(s):
// \inst5|Add3~14_combout  = (\inst5|FREQ_CTRL [8] & ((\inst5|Mult1|mult_core|romout[0][8]~1_combout  & ((\inst5|Add3~13 ) # (GND))) # (!\inst5|Mult1|mult_core|romout[0][8]~1_combout  & (!\inst5|Add3~13 )))) # (!\inst5|FREQ_CTRL [8] & 
// ((\inst5|Mult1|mult_core|romout[0][8]~1_combout  & (!\inst5|Add3~13 )) # (!\inst5|Mult1|mult_core|romout[0][8]~1_combout  & (\inst5|Add3~13  & VCC))))
// \inst5|Add3~15  = CARRY((\inst5|FREQ_CTRL [8] & ((\inst5|Mult1|mult_core|romout[0][8]~1_combout ) # (!\inst5|Add3~13 ))) # (!\inst5|FREQ_CTRL [8] & (\inst5|Mult1|mult_core|romout[0][8]~1_combout  & !\inst5|Add3~13 )))

	.dataa(\inst5|FREQ_CTRL [8]),
	.datab(\inst5|Mult1|mult_core|romout[0][8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~13 ),
	.combout(\inst5|Add3~14_combout ),
	.cout(\inst5|Add3~15 ));
// synopsys translate_off
defparam \inst5|Add3~14 .lut_mask = 16'h968E;
defparam \inst5|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \inst5|Add3~52 (
// Equation(s):
// \inst5|Add3~52_combout  = (\inst5|Mult1|mult_core|_~0_combout ) # ((\key_add~input_o  & (!\inst5|Add1~14_combout )) # (!\key_add~input_o  & ((!\inst5|Add3~14_combout ))))

	.dataa(\inst5|Add1~14_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Mult1|mult_core|_~0_combout ),
	.datad(\inst5|Add3~14_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~52 .lut_mask = 16'hF4F7;
defparam \inst5|Add3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \inst5|FREQ_CTRL[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[8] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \inst5|Add1~12 (
// Equation(s):
// \inst5|Add1~12_combout  = ((\inst5|Mult0|mult_core|romout[0][7]~combout  $ (\inst5|FREQ_CTRL [7] $ (\inst5|Add1~11 )))) # (GND)
// \inst5|Add1~13  = CARRY((\inst5|Mult0|mult_core|romout[0][7]~combout  & ((!\inst5|Add1~11 ) # (!\inst5|FREQ_CTRL [7]))) # (!\inst5|Mult0|mult_core|romout[0][7]~combout  & (!\inst5|FREQ_CTRL [7] & !\inst5|Add1~11 )))

	.dataa(\inst5|Mult0|mult_core|romout[0][7]~combout ),
	.datab(\inst5|FREQ_CTRL [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~11 ),
	.combout(\inst5|Add1~12_combout ),
	.cout(\inst5|Add1~13 ));
// synopsys translate_off
defparam \inst5|Add1~12 .lut_mask = 16'h962B;
defparam \inst5|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \inst5|Add3~53 (
// Equation(s):
// \inst5|Add3~53_combout  = (\inst5|Mult1|mult_core|_~0_combout ) # ((\key_add~input_o  & ((!\inst5|Add1~12_combout ))) # (!\key_add~input_o  & (!\inst5|Add3~12_combout )))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add3~12_combout ),
	.datad(\inst5|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~53 .lut_mask = 16'hABEF;
defparam \inst5|Add3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \inst5|FREQ_CTRL[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~53_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[7] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \inst5|Add1~16 (
// Equation(s):
// \inst5|Add1~16_combout  = ((\inst5|Mult0|mult_core|romout[0][9]~combout  $ (\inst5|FREQ_CTRL [9] $ (!\inst5|Add1~15 )))) # (GND)
// \inst5|Add1~17  = CARRY((\inst5|Mult0|mult_core|romout[0][9]~combout  & ((\inst5|FREQ_CTRL [9]) # (!\inst5|Add1~15 ))) # (!\inst5|Mult0|mult_core|romout[0][9]~combout  & (\inst5|FREQ_CTRL [9] & !\inst5|Add1~15 )))

	.dataa(\inst5|Mult0|mult_core|romout[0][9]~combout ),
	.datab(\inst5|FREQ_CTRL [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~15 ),
	.combout(\inst5|Add1~16_combout ),
	.cout(\inst5|Add1~17 ));
// synopsys translate_off
defparam \inst5|Add1~16 .lut_mask = 16'h698E;
defparam \inst5|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][9] (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][9]~combout  = (\inst5|cnt [0] & (\inst5|cnt [2] & ((\inst5|cnt [1]) # (!\inst5|cnt [3])))) # (!\inst5|cnt [0] & (\inst5|cnt [1] $ (((\inst5|cnt [2])))))

	.dataa(\inst5|cnt [0]),
	.datab(\inst5|cnt [1]),
	.datac(\inst5|cnt [3]),
	.datad(\inst5|cnt [2]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][9] .lut_mask = 16'h9B44;
defparam \inst5|Mult1|mult_core|romout[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \inst5|Add3~16 (
// Equation(s):
// \inst5|Add3~16_combout  = ((\inst5|FREQ_CTRL [9] $ (\inst5|Mult1|mult_core|romout[0][9]~combout  $ (\inst5|Add3~15 )))) # (GND)
// \inst5|Add3~17  = CARRY((\inst5|FREQ_CTRL [9] & ((!\inst5|Add3~15 ) # (!\inst5|Mult1|mult_core|romout[0][9]~combout ))) # (!\inst5|FREQ_CTRL [9] & (!\inst5|Mult1|mult_core|romout[0][9]~combout  & !\inst5|Add3~15 )))

	.dataa(\inst5|FREQ_CTRL [9]),
	.datab(\inst5|Mult1|mult_core|romout[0][9]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~15 ),
	.combout(\inst5|Add3~16_combout ),
	.cout(\inst5|Add3~17 ));
// synopsys translate_off
defparam \inst5|Add3~16 .lut_mask = 16'h962B;
defparam \inst5|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \inst5|Add3~51 (
// Equation(s):
// \inst5|Add3~51_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~16_combout )) # (!\key_add~input_o  & ((\inst5|Add3~16_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add1~16_combout ),
	.datad(\inst5|Add3~16_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~51 .lut_mask = 16'h5140;
defparam \inst5|Add3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \inst5|FREQ_CTRL[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~51_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[9] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \inst5|Add1~18 (
// Equation(s):
// \inst5|Add1~18_combout  = (\inst5|Mult0|mult_core|romout[0][10]~1_combout  & ((\inst5|FREQ_CTRL [10] & (\inst5|Add1~17  & VCC)) # (!\inst5|FREQ_CTRL [10] & (!\inst5|Add1~17 )))) # (!\inst5|Mult0|mult_core|romout[0][10]~1_combout  & ((\inst5|FREQ_CTRL [10] 
// & (!\inst5|Add1~17 )) # (!\inst5|FREQ_CTRL [10] & ((\inst5|Add1~17 ) # (GND)))))
// \inst5|Add1~19  = CARRY((\inst5|Mult0|mult_core|romout[0][10]~1_combout  & (!\inst5|FREQ_CTRL [10] & !\inst5|Add1~17 )) # (!\inst5|Mult0|mult_core|romout[0][10]~1_combout  & ((!\inst5|Add1~17 ) # (!\inst5|FREQ_CTRL [10]))))

	.dataa(\inst5|Mult0|mult_core|romout[0][10]~1_combout ),
	.datab(\inst5|FREQ_CTRL [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~17 ),
	.combout(\inst5|Add1~18_combout ),
	.cout(\inst5|Add1~19 ));
// synopsys translate_off
defparam \inst5|Add1~18 .lut_mask = 16'h9617;
defparam \inst5|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \inst5|Add3~50 (
// Equation(s):
// \inst5|Add3~50_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~18_combout ))) # (!\key_add~input_o  & (\inst5|Add3~18_combout ))))

	.dataa(\inst5|Add3~18_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Mult1|mult_core|_~0_combout ),
	.datad(\inst5|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~50 .lut_mask = 16'h0E02;
defparam \inst5|Add3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \inst5|FREQ_CTRL[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[10] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \inst5|Add1~20 (
// Equation(s):
// \inst5|Add1~20_combout  = ((\inst5|FREQ_CTRL [11] $ (\inst5|Mult0|mult_core|romout[0][11]~combout  $ (!\inst5|Add1~19 )))) # (GND)
// \inst5|Add1~21  = CARRY((\inst5|FREQ_CTRL [11] & ((\inst5|Mult0|mult_core|romout[0][11]~combout ) # (!\inst5|Add1~19 ))) # (!\inst5|FREQ_CTRL [11] & (\inst5|Mult0|mult_core|romout[0][11]~combout  & !\inst5|Add1~19 )))

	.dataa(\inst5|FREQ_CTRL [11]),
	.datab(\inst5|Mult0|mult_core|romout[0][11]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~19 ),
	.combout(\inst5|Add1~20_combout ),
	.cout(\inst5|Add1~21 ));
// synopsys translate_off
defparam \inst5|Add1~20 .lut_mask = 16'h698E;
defparam \inst5|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \inst5|Mult1|mult_core|romout[0][10] (
// Equation(s):
// \inst5|Mult1|mult_core|romout[0][10]~combout  = (\inst5|cnt [2] & ((\inst5|cnt [3] & ((\inst5|cnt [0]) # (\inst5|cnt [1]))) # (!\inst5|cnt [3] & ((!\inst5|cnt [1]))))) # (!\inst5|cnt [2] & (\inst5|cnt [3] $ (((\inst5|cnt [0] & \inst5|cnt [1])))))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult1|mult_core|romout[0][10]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult1|mult_core|romout[0][10] .lut_mask = 16'h9AE6;
defparam \inst5|Mult1|mult_core|romout[0][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \inst5|Add3~20 (
// Equation(s):
// \inst5|Add3~20_combout  = ((\inst5|Mult1|mult_core|romout[0][11]~combout  $ (\inst5|FREQ_CTRL [11] $ (\inst5|Add3~19 )))) # (GND)
// \inst5|Add3~21  = CARRY((\inst5|Mult1|mult_core|romout[0][11]~combout  & (\inst5|FREQ_CTRL [11] & !\inst5|Add3~19 )) # (!\inst5|Mult1|mult_core|romout[0][11]~combout  & ((\inst5|FREQ_CTRL [11]) # (!\inst5|Add3~19 ))))

	.dataa(\inst5|Mult1|mult_core|romout[0][11]~combout ),
	.datab(\inst5|FREQ_CTRL [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~19 ),
	.combout(\inst5|Add3~20_combout ),
	.cout(\inst5|Add3~21 ));
// synopsys translate_off
defparam \inst5|Add3~20 .lut_mask = 16'h964D;
defparam \inst5|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \inst5|Add3~49 (
// Equation(s):
// \inst5|Add3~49_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~20_combout )) # (!\key_add~input_o  & ((\inst5|Add3~20_combout )))))

	.dataa(\key_add~input_o ),
	.datab(\inst5|Mult1|mult_core|_~0_combout ),
	.datac(\inst5|Add1~20_combout ),
	.datad(\inst5|Add3~20_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~49 .lut_mask = 16'h3120;
defparam \inst5|Add3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \inst5|FREQ_CTRL[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~49_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[11] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \inst5|Add3~24 (
// Equation(s):
// \inst5|Add3~24_combout  = ((\inst5|cnt [0] $ (\inst5|FREQ_CTRL [13] $ (!\inst5|Add3~23 )))) # (GND)
// \inst5|Add3~25  = CARRY((\inst5|cnt [0] & (!\inst5|FREQ_CTRL [13] & !\inst5|Add3~23 )) # (!\inst5|cnt [0] & ((!\inst5|Add3~23 ) # (!\inst5|FREQ_CTRL [13]))))

	.dataa(\inst5|cnt [0]),
	.datab(\inst5|FREQ_CTRL [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~23 ),
	.combout(\inst5|Add3~24_combout ),
	.cout(\inst5|Add3~25 ));
// synopsys translate_off
defparam \inst5|Add3~24 .lut_mask = 16'h6917;
defparam \inst5|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \inst5|Add3~47 (
// Equation(s):
// \inst5|Add3~47_combout  = (\inst5|Mult1|mult_core|_~0_combout ) # ((\key_add~input_o  & (!\inst5|Add1~24_combout )) # (!\key_add~input_o  & ((!\inst5|Add3~24_combout ))))

	.dataa(\inst5|Add1~24_combout ),
	.datab(\inst5|Mult1|mult_core|_~0_combout ),
	.datac(\key_add~input_o ),
	.datad(\inst5|Add3~24_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~47 .lut_mask = 16'hDCDF;
defparam \inst5|Add3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \inst5|FREQ_CTRL[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~47_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[13] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \inst5|Add3~28 (
// Equation(s):
// \inst5|Add3~28_combout  = ((\inst5|FREQ_CTRL [15] $ (\inst5|cnt [2] $ (\inst5|Add3~27 )))) # (GND)
// \inst5|Add3~29  = CARRY((\inst5|FREQ_CTRL [15] & ((!\inst5|Add3~27 ) # (!\inst5|cnt [2]))) # (!\inst5|FREQ_CTRL [15] & (!\inst5|cnt [2] & !\inst5|Add3~27 )))

	.dataa(\inst5|FREQ_CTRL [15]),
	.datab(\inst5|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~27 ),
	.combout(\inst5|Add3~28_combout ),
	.cout(\inst5|Add3~29 ));
// synopsys translate_off
defparam \inst5|Add3~28 .lut_mask = 16'h962B;
defparam \inst5|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \inst5|Add3~30 (
// Equation(s):
// \inst5|Add3~30_combout  = (\inst5|cnt [3] & ((\inst5|FREQ_CTRL [16] & (!\inst5|Add3~29 )) # (!\inst5|FREQ_CTRL [16] & ((\inst5|Add3~29 ) # (GND))))) # (!\inst5|cnt [3] & ((\inst5|FREQ_CTRL [16] & (\inst5|Add3~29  & VCC)) # (!\inst5|FREQ_CTRL [16] & 
// (!\inst5|Add3~29 ))))
// \inst5|Add3~31  = CARRY((\inst5|cnt [3] & ((!\inst5|Add3~29 ) # (!\inst5|FREQ_CTRL [16]))) # (!\inst5|cnt [3] & (!\inst5|FREQ_CTRL [16] & !\inst5|Add3~29 )))

	.dataa(\inst5|cnt [3]),
	.datab(\inst5|FREQ_CTRL [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~29 ),
	.combout(\inst5|Add3~30_combout ),
	.cout(\inst5|Add3~31 ));
// synopsys translate_off
defparam \inst5|Add3~30 .lut_mask = 16'h692B;
defparam \inst5|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \inst5|Mult0|mult_core|romout[0][15] (
// Equation(s):
// \inst5|Mult0|mult_core|romout[0][15]~combout  = \inst5|cnt [2] $ (((\inst5|cnt [0] & \inst5|cnt [1])))

	.dataa(gnd),
	.datab(\inst5|cnt [2]),
	.datac(\inst5|cnt [0]),
	.datad(\inst5|cnt [1]),
	.cin(gnd),
	.combout(\inst5|Mult0|mult_core|romout[0][15]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mult0|mult_core|romout[0][15] .lut_mask = 16'h3CCC;
defparam \inst5|Mult0|mult_core|romout[0][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \inst5|Add1~22 (
// Equation(s):
// \inst5|Add1~22_combout  = (\inst5|Mult0|mult_core|romout[0][12]~0_combout  & ((\inst5|FREQ_CTRL [12] & (\inst5|Add1~21  & VCC)) # (!\inst5|FREQ_CTRL [12] & (!\inst5|Add1~21 )))) # (!\inst5|Mult0|mult_core|romout[0][12]~0_combout  & ((\inst5|FREQ_CTRL [12] 
// & (!\inst5|Add1~21 )) # (!\inst5|FREQ_CTRL [12] & ((\inst5|Add1~21 ) # (GND)))))
// \inst5|Add1~23  = CARRY((\inst5|Mult0|mult_core|romout[0][12]~0_combout  & (!\inst5|FREQ_CTRL [12] & !\inst5|Add1~21 )) # (!\inst5|Mult0|mult_core|romout[0][12]~0_combout  & ((!\inst5|Add1~21 ) # (!\inst5|FREQ_CTRL [12]))))

	.dataa(\inst5|Mult0|mult_core|romout[0][12]~0_combout ),
	.datab(\inst5|FREQ_CTRL [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~21 ),
	.combout(\inst5|Add1~22_combout ),
	.cout(\inst5|Add1~23 ));
// synopsys translate_off
defparam \inst5|Add1~22 .lut_mask = 16'h9617;
defparam \inst5|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \inst5|Add3~48 (
// Equation(s):
// \inst5|Add3~48_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~22_combout ))) # (!\key_add~input_o  & (\inst5|Add3~22_combout ))))

	.dataa(\inst5|Add3~22_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Mult1|mult_core|_~0_combout ),
	.datad(\inst5|Add1~22_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~48 .lut_mask = 16'h0E02;
defparam \inst5|Add3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \inst5|FREQ_CTRL[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[12] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \inst5|Add1~28 (
// Equation(s):
// \inst5|Add1~28_combout  = ((\inst5|FREQ_CTRL [15] $ (\inst5|Mult0|mult_core|romout[0][15]~combout  $ (!\inst5|Add1~27 )))) # (GND)
// \inst5|Add1~29  = CARRY((\inst5|FREQ_CTRL [15] & ((\inst5|Mult0|mult_core|romout[0][15]~combout ) # (!\inst5|Add1~27 ))) # (!\inst5|FREQ_CTRL [15] & (\inst5|Mult0|mult_core|romout[0][15]~combout  & !\inst5|Add1~27 )))

	.dataa(\inst5|FREQ_CTRL [15]),
	.datab(\inst5|Mult0|mult_core|romout[0][15]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~27 ),
	.combout(\inst5|Add1~28_combout ),
	.cout(\inst5|Add1~29 ));
// synopsys translate_off
defparam \inst5|Add1~28 .lut_mask = 16'h698E;
defparam \inst5|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \inst5|Add1~30 (
// Equation(s):
// \inst5|Add1~30_combout  = (\inst5|Mult0|mult_core|romout[0][16]~combout  & ((\inst5|FREQ_CTRL [16] & (\inst5|Add1~29  & VCC)) # (!\inst5|FREQ_CTRL [16] & (!\inst5|Add1~29 )))) # (!\inst5|Mult0|mult_core|romout[0][16]~combout  & ((\inst5|FREQ_CTRL [16] & 
// (!\inst5|Add1~29 )) # (!\inst5|FREQ_CTRL [16] & ((\inst5|Add1~29 ) # (GND)))))
// \inst5|Add1~31  = CARRY((\inst5|Mult0|mult_core|romout[0][16]~combout  & (!\inst5|FREQ_CTRL [16] & !\inst5|Add1~29 )) # (!\inst5|Mult0|mult_core|romout[0][16]~combout  & ((!\inst5|Add1~29 ) # (!\inst5|FREQ_CTRL [16]))))

	.dataa(\inst5|Mult0|mult_core|romout[0][16]~combout ),
	.datab(\inst5|FREQ_CTRL [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~29 ),
	.combout(\inst5|Add1~30_combout ),
	.cout(\inst5|Add1~31 ));
// synopsys translate_off
defparam \inst5|Add1~30 .lut_mask = 16'h9617;
defparam \inst5|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \inst5|Add3~44 (
// Equation(s):
// \inst5|Add3~44_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~30_combout ))) # (!\key_add~input_o  & (\inst5|Add3~30_combout ))))

	.dataa(\key_add~input_o ),
	.datab(\inst5|Mult1|mult_core|_~0_combout ),
	.datac(\inst5|Add3~30_combout ),
	.datad(\inst5|Add1~30_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~44 .lut_mask = 16'h3210;
defparam \inst5|Add3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N15
dffeas \inst5|FREQ_CTRL[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[16] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \inst5|Add1~32 (
// Equation(s):
// \inst5|Add1~32_combout  = (\inst5|FREQ_CTRL [17] & (\inst5|Add1~31  $ (GND))) # (!\inst5|FREQ_CTRL [17] & (!\inst5|Add1~31  & VCC))
// \inst5|Add1~33  = CARRY((\inst5|FREQ_CTRL [17] & !\inst5|Add1~31 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~31 ),
	.combout(\inst5|Add1~32_combout ),
	.cout(\inst5|Add1~33 ));
// synopsys translate_off
defparam \inst5|Add1~32 .lut_mask = 16'hC30C;
defparam \inst5|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \inst5|Add3~43 (
// Equation(s):
// \inst5|Add3~43_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~32_combout ))) # (!\key_add~input_o  & (\inst5|Add3~32_combout ))))

	.dataa(\inst5|Add3~32_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Mult1|mult_core|_~0_combout ),
	.datad(\inst5|Add1~32_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~43 .lut_mask = 16'h0E02;
defparam \inst5|Add3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \inst5|FREQ_CTRL[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~43_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[17] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \inst5|Add1~34 (
// Equation(s):
// \inst5|Add1~34_combout  = (\inst5|FREQ_CTRL [18] & (!\inst5|Add1~33 )) # (!\inst5|FREQ_CTRL [18] & ((\inst5|Add1~33 ) # (GND)))
// \inst5|Add1~35  = CARRY((!\inst5|Add1~33 ) # (!\inst5|FREQ_CTRL [18]))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~33 ),
	.combout(\inst5|Add1~34_combout ),
	.cout(\inst5|Add1~35 ));
// synopsys translate_off
defparam \inst5|Add1~34 .lut_mask = 16'h3C3F;
defparam \inst5|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \inst5|Add3~34 (
// Equation(s):
// \inst5|Add3~34_combout  = (\inst5|FREQ_CTRL [18] & (\inst5|Add3~33  & VCC)) # (!\inst5|FREQ_CTRL [18] & (!\inst5|Add3~33 ))
// \inst5|Add3~35  = CARRY((!\inst5|FREQ_CTRL [18] & !\inst5|Add3~33 ))

	.dataa(\inst5|FREQ_CTRL [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~33 ),
	.combout(\inst5|Add3~34_combout ),
	.cout(\inst5|Add3~35 ));
// synopsys translate_off
defparam \inst5|Add3~34 .lut_mask = 16'hA505;
defparam \inst5|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \inst5|Add3~42 (
// Equation(s):
// \inst5|Add3~42_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~34_combout )) # (!\key_add~input_o  & ((\inst5|Add3~34_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add1~34_combout ),
	.datad(\inst5|Add3~34_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~42 .lut_mask = 16'h5140;
defparam \inst5|Add3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \inst5|FREQ_CTRL[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[18] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \inst5|Add1~36 (
// Equation(s):
// \inst5|Add1~36_combout  = (\inst5|FREQ_CTRL [19] & (\inst5|Add1~35  $ (GND))) # (!\inst5|FREQ_CTRL [19] & (!\inst5|Add1~35  & VCC))
// \inst5|Add1~37  = CARRY((\inst5|FREQ_CTRL [19] & !\inst5|Add1~35 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~35 ),
	.combout(\inst5|Add1~36_combout ),
	.cout(\inst5|Add1~37 ));
// synopsys translate_off
defparam \inst5|Add1~36 .lut_mask = 16'hC30C;
defparam \inst5|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \inst5|Add3~36 (
// Equation(s):
// \inst5|Add3~36_combout  = (\inst5|FREQ_CTRL [19] & ((GND) # (!\inst5|Add3~35 ))) # (!\inst5|FREQ_CTRL [19] & (\inst5|Add3~35  $ (GND)))
// \inst5|Add3~37  = CARRY((\inst5|FREQ_CTRL [19]) # (!\inst5|Add3~35 ))

	.dataa(\inst5|FREQ_CTRL [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~35 ),
	.combout(\inst5|Add3~36_combout ),
	.cout(\inst5|Add3~37 ));
// synopsys translate_off
defparam \inst5|Add3~36 .lut_mask = 16'h5AAF;
defparam \inst5|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \inst5|Add3~41 (
// Equation(s):
// \inst5|Add3~41_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~36_combout )) # (!\key_add~input_o  & ((\inst5|Add3~36_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add1~36_combout ),
	.datad(\inst5|Add3~36_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~41 .lut_mask = 16'h5140;
defparam \inst5|Add3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \inst5|FREQ_CTRL[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~41_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[19] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \inst5|Add3~45 (
// Equation(s):
// \inst5|Add3~45_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~28_combout )) # (!\key_add~input_o  & ((\inst5|Add3~28_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add1~28_combout ),
	.datad(\inst5|Add3~28_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~45 .lut_mask = 16'h5140;
defparam \inst5|Add3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \inst5|FREQ_CTRL[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~45_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[15] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \inst5|Add3~55 (
// Equation(s):
// \inst5|Add3~55_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~8_combout ))) # (!\key_add~input_o  & (\inst5|Add3~8_combout ))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add3~8_combout ),
	.datad(\inst5|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~55 .lut_mask = 16'h5410;
defparam \inst5|Add3~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \inst5|FREQ_CTRL[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~55_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[5] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \inst|fre_add[1]~31 (
// Equation(s):
// \inst|fre_add[1]~31_combout  = (\inst5|FREQ_CTRL [1] & (\inst|fre_add [1] & VCC)) # (!\inst5|FREQ_CTRL [1] & (\inst|fre_add [1] $ (VCC)))
// \inst|fre_add[1]~32  = CARRY((!\inst5|FREQ_CTRL [1] & \inst|fre_add [1]))

	.dataa(\inst5|FREQ_CTRL [1]),
	.datab(\inst|fre_add [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|fre_add[1]~31_combout ),
	.cout(\inst|fre_add[1]~32 ));
// synopsys translate_off
defparam \inst|fre_add[1]~31 .lut_mask = 16'h9944;
defparam \inst|fre_add[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \inst|fre_add[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[1]~31_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[1] .is_wysiwyg = "true";
defparam \inst|fre_add[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \inst|fre_add[2]~33 (
// Equation(s):
// \inst|fre_add[2]~33_combout  = (\inst5|FREQ_CTRL [2] & ((\inst|fre_add [2] & (!\inst|fre_add[1]~32 )) # (!\inst|fre_add [2] & ((\inst|fre_add[1]~32 ) # (GND))))) # (!\inst5|FREQ_CTRL [2] & ((\inst|fre_add [2] & (\inst|fre_add[1]~32  & VCC)) # 
// (!\inst|fre_add [2] & (!\inst|fre_add[1]~32 ))))
// \inst|fre_add[2]~34  = CARRY((\inst5|FREQ_CTRL [2] & ((!\inst|fre_add[1]~32 ) # (!\inst|fre_add [2]))) # (!\inst5|FREQ_CTRL [2] & (!\inst|fre_add [2] & !\inst|fre_add[1]~32 )))

	.dataa(\inst5|FREQ_CTRL [2]),
	.datab(\inst|fre_add [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[1]~32 ),
	.combout(\inst|fre_add[2]~33_combout ),
	.cout(\inst|fre_add[2]~34 ));
// synopsys translate_off
defparam \inst|fre_add[2]~33 .lut_mask = 16'h692B;
defparam \inst|fre_add[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \inst|fre_add[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[2]~33_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[2] .is_wysiwyg = "true";
defparam \inst|fre_add[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \inst|fre_add[4]~37 (
// Equation(s):
// \inst|fre_add[4]~37_combout  = (\inst5|FREQ_CTRL [4] & ((\inst|fre_add [4] & (\inst|fre_add[3]~36  & VCC)) # (!\inst|fre_add [4] & (!\inst|fre_add[3]~36 )))) # (!\inst5|FREQ_CTRL [4] & ((\inst|fre_add [4] & (!\inst|fre_add[3]~36 )) # (!\inst|fre_add [4] & 
// ((\inst|fre_add[3]~36 ) # (GND)))))
// \inst|fre_add[4]~38  = CARRY((\inst5|FREQ_CTRL [4] & (!\inst|fre_add [4] & !\inst|fre_add[3]~36 )) # (!\inst5|FREQ_CTRL [4] & ((!\inst|fre_add[3]~36 ) # (!\inst|fre_add [4]))))

	.dataa(\inst5|FREQ_CTRL [4]),
	.datab(\inst|fre_add [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[3]~36 ),
	.combout(\inst|fre_add[4]~37_combout ),
	.cout(\inst|fre_add[4]~38 ));
// synopsys translate_off
defparam \inst|fre_add[4]~37 .lut_mask = 16'h9617;
defparam \inst|fre_add[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \inst|fre_add[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[4]~37_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[4] .is_wysiwyg = "true";
defparam \inst|fre_add[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \inst|fre_add[7]~43 (
// Equation(s):
// \inst|fre_add[7]~43_combout  = ((\inst5|FREQ_CTRL [7] $ (\inst|fre_add [7] $ (\inst|fre_add[6]~42 )))) # (GND)
// \inst|fre_add[7]~44  = CARRY((\inst5|FREQ_CTRL [7] & (\inst|fre_add [7] & !\inst|fre_add[6]~42 )) # (!\inst5|FREQ_CTRL [7] & ((\inst|fre_add [7]) # (!\inst|fre_add[6]~42 ))))

	.dataa(\inst5|FREQ_CTRL [7]),
	.datab(\inst|fre_add [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[6]~42 ),
	.combout(\inst|fre_add[7]~43_combout ),
	.cout(\inst|fre_add[7]~44 ));
// synopsys translate_off
defparam \inst|fre_add[7]~43 .lut_mask = 16'h964D;
defparam \inst|fre_add[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \inst|fre_add[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[7]~43_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[7] .is_wysiwyg = "true";
defparam \inst|fre_add[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \inst|fre_add[8]~45 (
// Equation(s):
// \inst|fre_add[8]~45_combout  = (\inst5|FREQ_CTRL [8] & ((\inst|fre_add [8] & (!\inst|fre_add[7]~44 )) # (!\inst|fre_add [8] & ((\inst|fre_add[7]~44 ) # (GND))))) # (!\inst5|FREQ_CTRL [8] & ((\inst|fre_add [8] & (\inst|fre_add[7]~44  & VCC)) # 
// (!\inst|fre_add [8] & (!\inst|fre_add[7]~44 ))))
// \inst|fre_add[8]~46  = CARRY((\inst5|FREQ_CTRL [8] & ((!\inst|fre_add[7]~44 ) # (!\inst|fre_add [8]))) # (!\inst5|FREQ_CTRL [8] & (!\inst|fre_add [8] & !\inst|fre_add[7]~44 )))

	.dataa(\inst5|FREQ_CTRL [8]),
	.datab(\inst|fre_add [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[7]~44 ),
	.combout(\inst|fre_add[8]~45_combout ),
	.cout(\inst|fre_add[8]~46 ));
// synopsys translate_off
defparam \inst|fre_add[8]~45 .lut_mask = 16'h692B;
defparam \inst|fre_add[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \inst|fre_add[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[8]~45_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[8] .is_wysiwyg = "true";
defparam \inst|fre_add[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \inst|fre_add[9]~47 (
// Equation(s):
// \inst|fre_add[9]~47_combout  = ((\inst5|FREQ_CTRL [9] $ (\inst|fre_add [9] $ (!\inst|fre_add[8]~46 )))) # (GND)
// \inst|fre_add[9]~48  = CARRY((\inst5|FREQ_CTRL [9] & ((\inst|fre_add [9]) # (!\inst|fre_add[8]~46 ))) # (!\inst5|FREQ_CTRL [9] & (\inst|fre_add [9] & !\inst|fre_add[8]~46 )))

	.dataa(\inst5|FREQ_CTRL [9]),
	.datab(\inst|fre_add [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[8]~46 ),
	.combout(\inst|fre_add[9]~47_combout ),
	.cout(\inst|fre_add[9]~48 ));
// synopsys translate_off
defparam \inst|fre_add[9]~47 .lut_mask = 16'h698E;
defparam \inst|fre_add[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \inst|fre_add[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[9]~47_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[9] .is_wysiwyg = "true";
defparam \inst|fre_add[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \inst|fre_add[10]~49 (
// Equation(s):
// \inst|fre_add[10]~49_combout  = (\inst5|FREQ_CTRL [10] & ((\inst|fre_add [10] & (\inst|fre_add[9]~48  & VCC)) # (!\inst|fre_add [10] & (!\inst|fre_add[9]~48 )))) # (!\inst5|FREQ_CTRL [10] & ((\inst|fre_add [10] & (!\inst|fre_add[9]~48 )) # (!\inst|fre_add 
// [10] & ((\inst|fre_add[9]~48 ) # (GND)))))
// \inst|fre_add[10]~50  = CARRY((\inst5|FREQ_CTRL [10] & (!\inst|fre_add [10] & !\inst|fre_add[9]~48 )) # (!\inst5|FREQ_CTRL [10] & ((!\inst|fre_add[9]~48 ) # (!\inst|fre_add [10]))))

	.dataa(\inst5|FREQ_CTRL [10]),
	.datab(\inst|fre_add [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[9]~48 ),
	.combout(\inst|fre_add[10]~49_combout ),
	.cout(\inst|fre_add[10]~50 ));
// synopsys translate_off
defparam \inst|fre_add[10]~49 .lut_mask = 16'h9617;
defparam \inst|fre_add[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \inst|fre_add[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[10]~49_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[10] .is_wysiwyg = "true";
defparam \inst|fre_add[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \inst|fre_add[12]~53 (
// Equation(s):
// \inst|fre_add[12]~53_combout  = (\inst5|FREQ_CTRL [12] & ((\inst|fre_add [12] & (\inst|fre_add[11]~52  & VCC)) # (!\inst|fre_add [12] & (!\inst|fre_add[11]~52 )))) # (!\inst5|FREQ_CTRL [12] & ((\inst|fre_add [12] & (!\inst|fre_add[11]~52 )) # 
// (!\inst|fre_add [12] & ((\inst|fre_add[11]~52 ) # (GND)))))
// \inst|fre_add[12]~54  = CARRY((\inst5|FREQ_CTRL [12] & (!\inst|fre_add [12] & !\inst|fre_add[11]~52 )) # (!\inst5|FREQ_CTRL [12] & ((!\inst|fre_add[11]~52 ) # (!\inst|fre_add [12]))))

	.dataa(\inst5|FREQ_CTRL [12]),
	.datab(\inst|fre_add [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[11]~52 ),
	.combout(\inst|fre_add[12]~53_combout ),
	.cout(\inst|fre_add[12]~54 ));
// synopsys translate_off
defparam \inst|fre_add[12]~53 .lut_mask = 16'h9617;
defparam \inst|fre_add[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \inst|fre_add[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[12]~53_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[12] .is_wysiwyg = "true";
defparam \inst|fre_add[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \inst|fre_add[14]~57 (
// Equation(s):
// \inst|fre_add[14]~57_combout  = (\inst5|FREQ_CTRL [14] & ((\inst|fre_add [14] & (\inst|fre_add[13]~56  & VCC)) # (!\inst|fre_add [14] & (!\inst|fre_add[13]~56 )))) # (!\inst5|FREQ_CTRL [14] & ((\inst|fre_add [14] & (!\inst|fre_add[13]~56 )) # 
// (!\inst|fre_add [14] & ((\inst|fre_add[13]~56 ) # (GND)))))
// \inst|fre_add[14]~58  = CARRY((\inst5|FREQ_CTRL [14] & (!\inst|fre_add [14] & !\inst|fre_add[13]~56 )) # (!\inst5|FREQ_CTRL [14] & ((!\inst|fre_add[13]~56 ) # (!\inst|fre_add [14]))))

	.dataa(\inst5|FREQ_CTRL [14]),
	.datab(\inst|fre_add [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[13]~56 ),
	.combout(\inst|fre_add[14]~57_combout ),
	.cout(\inst|fre_add[14]~58 ));
// synopsys translate_off
defparam \inst|fre_add[14]~57 .lut_mask = 16'h9617;
defparam \inst|fre_add[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \inst|fre_add[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[14]~57_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[14] .is_wysiwyg = "true";
defparam \inst|fre_add[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \inst|fre_add[16]~61 (
// Equation(s):
// \inst|fre_add[16]~61_combout  = (\inst5|FREQ_CTRL [16] & ((\inst|fre_add [16] & (\inst|fre_add[15]~60  & VCC)) # (!\inst|fre_add [16] & (!\inst|fre_add[15]~60 )))) # (!\inst5|FREQ_CTRL [16] & ((\inst|fre_add [16] & (!\inst|fre_add[15]~60 )) # 
// (!\inst|fre_add [16] & ((\inst|fre_add[15]~60 ) # (GND)))))
// \inst|fre_add[16]~62  = CARRY((\inst5|FREQ_CTRL [16] & (!\inst|fre_add [16] & !\inst|fre_add[15]~60 )) # (!\inst5|FREQ_CTRL [16] & ((!\inst|fre_add[15]~60 ) # (!\inst|fre_add [16]))))

	.dataa(\inst5|FREQ_CTRL [16]),
	.datab(\inst|fre_add [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[15]~60 ),
	.combout(\inst|fre_add[16]~61_combout ),
	.cout(\inst|fre_add[16]~62 ));
// synopsys translate_off
defparam \inst|fre_add[16]~61 .lut_mask = 16'h9617;
defparam \inst|fre_add[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \inst|fre_add[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[16]~61_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[16] .is_wysiwyg = "true";
defparam \inst|fre_add[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \inst|fre_add[17]~63 (
// Equation(s):
// \inst|fre_add[17]~63_combout  = ((\inst5|FREQ_CTRL [17] $ (\inst|fre_add [17] $ (!\inst|fre_add[16]~62 )))) # (GND)
// \inst|fre_add[17]~64  = CARRY((\inst5|FREQ_CTRL [17] & ((\inst|fre_add [17]) # (!\inst|fre_add[16]~62 ))) # (!\inst5|FREQ_CTRL [17] & (\inst|fre_add [17] & !\inst|fre_add[16]~62 )))

	.dataa(\inst5|FREQ_CTRL [17]),
	.datab(\inst|fre_add [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[16]~62 ),
	.combout(\inst|fre_add[17]~63_combout ),
	.cout(\inst|fre_add[17]~64 ));
// synopsys translate_off
defparam \inst|fre_add[17]~63 .lut_mask = 16'h698E;
defparam \inst|fre_add[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \inst|fre_add[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[17]~63_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[17] .is_wysiwyg = "true";
defparam \inst|fre_add[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \inst|fre_add[18]~65 (
// Equation(s):
// \inst|fre_add[18]~65_combout  = (\inst5|FREQ_CTRL [18] & ((\inst|fre_add [18] & (\inst|fre_add[17]~64  & VCC)) # (!\inst|fre_add [18] & (!\inst|fre_add[17]~64 )))) # (!\inst5|FREQ_CTRL [18] & ((\inst|fre_add [18] & (!\inst|fre_add[17]~64 )) # 
// (!\inst|fre_add [18] & ((\inst|fre_add[17]~64 ) # (GND)))))
// \inst|fre_add[18]~66  = CARRY((\inst5|FREQ_CTRL [18] & (!\inst|fre_add [18] & !\inst|fre_add[17]~64 )) # (!\inst5|FREQ_CTRL [18] & ((!\inst|fre_add[17]~64 ) # (!\inst|fre_add [18]))))

	.dataa(\inst5|FREQ_CTRL [18]),
	.datab(\inst|fre_add [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[17]~64 ),
	.combout(\inst|fre_add[18]~65_combout ),
	.cout(\inst|fre_add[18]~66 ));
// synopsys translate_off
defparam \inst|fre_add[18]~65 .lut_mask = 16'h9617;
defparam \inst|fre_add[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \inst|fre_add[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[18]~65_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[18] .is_wysiwyg = "true";
defparam \inst|fre_add[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \inst|fre_add[20]~69 (
// Equation(s):
// \inst|fre_add[20]~69_combout  = (\inst5|FREQ_CTRL [20] & ((\inst|fre_add [20] & (\inst|fre_add[19]~68  & VCC)) # (!\inst|fre_add [20] & (!\inst|fre_add[19]~68 )))) # (!\inst5|FREQ_CTRL [20] & ((\inst|fre_add [20] & (!\inst|fre_add[19]~68 )) # 
// (!\inst|fre_add [20] & ((\inst|fre_add[19]~68 ) # (GND)))))
// \inst|fre_add[20]~70  = CARRY((\inst5|FREQ_CTRL [20] & (!\inst|fre_add [20] & !\inst|fre_add[19]~68 )) # (!\inst5|FREQ_CTRL [20] & ((!\inst|fre_add[19]~68 ) # (!\inst|fre_add [20]))))

	.dataa(\inst5|FREQ_CTRL [20]),
	.datab(\inst|fre_add [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[19]~68 ),
	.combout(\inst|fre_add[20]~69_combout ),
	.cout(\inst|fre_add[20]~70 ));
// synopsys translate_off
defparam \inst|fre_add[20]~69 .lut_mask = 16'h9617;
defparam \inst|fre_add[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \inst|fre_add[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[20]~69_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[20] .is_wysiwyg = "true";
defparam \inst|fre_add[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \inst|rom_addr_reg[0]~feeder (
// Equation(s):
// \inst|rom_addr_reg[0]~feeder_combout  = \inst|fre_add [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [20]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \inst|rom_addr_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \inst|rom_addr[0]~feeder (
// Equation(s):
// \inst|rom_addr[0]~feeder_combout  = \inst|rom_addr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst|rom_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \inst|rom_addr[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[0] .is_wysiwyg = "true";
defparam \inst|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \inst5|Add1~38 (
// Equation(s):
// \inst5|Add1~38_combout  = (\inst5|FREQ_CTRL [20] & (!\inst5|Add1~37 )) # (!\inst5|FREQ_CTRL [20] & ((\inst5|Add1~37 ) # (GND)))
// \inst5|Add1~39  = CARRY((!\inst5|Add1~37 ) # (!\inst5|FREQ_CTRL [20]))

	.dataa(\inst5|FREQ_CTRL [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~37 ),
	.combout(\inst5|Add1~38_combout ),
	.cout(\inst5|Add1~39 ));
// synopsys translate_off
defparam \inst5|Add1~38 .lut_mask = 16'h5A5F;
defparam \inst5|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \inst5|Add3~38 (
// Equation(s):
// \inst5|Add3~38_combout  = (\inst5|FREQ_CTRL [20] & (\inst5|Add3~37  & VCC)) # (!\inst5|FREQ_CTRL [20] & (!\inst5|Add3~37 ))
// \inst5|Add3~39  = CARRY((!\inst5|FREQ_CTRL [20] & !\inst5|Add3~37 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~37 ),
	.combout(\inst5|Add3~38_combout ),
	.cout(\inst5|Add3~39 ));
// synopsys translate_off
defparam \inst5|Add3~38 .lut_mask = 16'hC303;
defparam \inst5|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \inst5|Add3~40 (
// Equation(s):
// \inst5|Add3~40_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~38_combout )) # (!\key_add~input_o  & ((\inst5|Add3~38_combout )))))

	.dataa(\key_add~input_o ),
	.datab(\inst5|Mult1|mult_core|_~0_combout ),
	.datac(\inst5|Add1~38_combout ),
	.datad(\inst5|Add3~38_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~40 .lut_mask = 16'h3120;
defparam \inst5|Add3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \inst5|FREQ_CTRL[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[20] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \inst5|Add3~60 (
// Equation(s):
// \inst5|Add3~60_combout  = (\inst5|FREQ_CTRL [21] & ((GND) # (!\inst5|Add3~39 ))) # (!\inst5|FREQ_CTRL [21] & (\inst5|Add3~39  $ (GND)))
// \inst5|Add3~61  = CARRY((\inst5|FREQ_CTRL [21]) # (!\inst5|Add3~39 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~39 ),
	.combout(\inst5|Add3~60_combout ),
	.cout(\inst5|Add3~61 ));
// synopsys translate_off
defparam \inst5|Add3~60 .lut_mask = 16'h3CCF;
defparam \inst5|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \inst5|Add1~40 (
// Equation(s):
// \inst5|Add1~40_combout  = (\inst5|FREQ_CTRL [21] & (\inst5|Add1~39  $ (GND))) # (!\inst5|FREQ_CTRL [21] & (!\inst5|Add1~39  & VCC))
// \inst5|Add1~41  = CARRY((\inst5|FREQ_CTRL [21] & !\inst5|Add1~39 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~39 ),
	.combout(\inst5|Add1~40_combout ),
	.cout(\inst5|Add1~41 ));
// synopsys translate_off
defparam \inst5|Add1~40 .lut_mask = 16'hC30C;
defparam \inst5|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \inst5|Add3~62 (
// Equation(s):
// \inst5|Add3~62_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~40_combout ))) # (!\key_add~input_o  & (\inst5|Add3~60_combout ))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add3~60_combout ),
	.datad(\inst5|Add1~40_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~62 .lut_mask = 16'h5410;
defparam \inst5|Add3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \inst5|FREQ_CTRL[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[21] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \inst|fre_add[21]~71 (
// Equation(s):
// \inst|fre_add[21]~71_combout  = ((\inst|fre_add [21] $ (\inst5|FREQ_CTRL [21] $ (!\inst|fre_add[20]~70 )))) # (GND)
// \inst|fre_add[21]~72  = CARRY((\inst|fre_add [21] & ((\inst5|FREQ_CTRL [21]) # (!\inst|fre_add[20]~70 ))) # (!\inst|fre_add [21] & (\inst5|FREQ_CTRL [21] & !\inst|fre_add[20]~70 )))

	.dataa(\inst|fre_add [21]),
	.datab(\inst5|FREQ_CTRL [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[20]~70 ),
	.combout(\inst|fre_add[21]~71_combout ),
	.cout(\inst|fre_add[21]~72 ));
// synopsys translate_off
defparam \inst|fre_add[21]~71 .lut_mask = 16'h698E;
defparam \inst|fre_add[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \inst|fre_add[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[21]~71_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[21] .is_wysiwyg = "true";
defparam \inst|fre_add[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \inst|rom_addr_reg[1]~feeder (
// Equation(s):
// \inst|rom_addr_reg[1]~feeder_combout  = \inst|fre_add [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [21]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \inst|rom_addr_reg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \inst|rom_addr[1]~feeder (
// Equation(s):
// \inst|rom_addr[1]~feeder_combout  = \inst|rom_addr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [1]),
	.cin(gnd),
	.combout(\inst|rom_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \inst|rom_addr[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[1] .is_wysiwyg = "true";
defparam \inst|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \inst5|Add3~63 (
// Equation(s):
// \inst5|Add3~63_combout  = (\inst5|FREQ_CTRL [22] & (\inst5|Add3~61  & VCC)) # (!\inst5|FREQ_CTRL [22] & (!\inst5|Add3~61 ))
// \inst5|Add3~64  = CARRY((!\inst5|FREQ_CTRL [22] & !\inst5|Add3~61 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~61 ),
	.combout(\inst5|Add3~63_combout ),
	.cout(\inst5|Add3~64 ));
// synopsys translate_off
defparam \inst5|Add3~63 .lut_mask = 16'hC303;
defparam \inst5|Add3~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \inst5|Add1~42 (
// Equation(s):
// \inst5|Add1~42_combout  = (\inst5|FREQ_CTRL [22] & (!\inst5|Add1~41 )) # (!\inst5|FREQ_CTRL [22] & ((\inst5|Add1~41 ) # (GND)))
// \inst5|Add1~43  = CARRY((!\inst5|Add1~41 ) # (!\inst5|FREQ_CTRL [22]))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~41 ),
	.combout(\inst5|Add1~42_combout ),
	.cout(\inst5|Add1~43 ));
// synopsys translate_off
defparam \inst5|Add1~42 .lut_mask = 16'h3C3F;
defparam \inst5|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \inst5|Add3~65 (
// Equation(s):
// \inst5|Add3~65_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~42_combout ))) # (!\key_add~input_o  & (\inst5|Add3~63_combout ))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add3~63_combout ),
	.datad(\inst5|Add1~42_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~65 .lut_mask = 16'h5410;
defparam \inst5|Add3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \inst5|FREQ_CTRL[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~65_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[22] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \inst|fre_add[22]~73 (
// Equation(s):
// \inst|fre_add[22]~73_combout  = (\inst|fre_add [22] & ((\inst5|FREQ_CTRL [22] & (\inst|fre_add[21]~72  & VCC)) # (!\inst5|FREQ_CTRL [22] & (!\inst|fre_add[21]~72 )))) # (!\inst|fre_add [22] & ((\inst5|FREQ_CTRL [22] & (!\inst|fre_add[21]~72 )) # 
// (!\inst5|FREQ_CTRL [22] & ((\inst|fre_add[21]~72 ) # (GND)))))
// \inst|fre_add[22]~74  = CARRY((\inst|fre_add [22] & (!\inst5|FREQ_CTRL [22] & !\inst|fre_add[21]~72 )) # (!\inst|fre_add [22] & ((!\inst|fre_add[21]~72 ) # (!\inst5|FREQ_CTRL [22]))))

	.dataa(\inst|fre_add [22]),
	.datab(\inst5|FREQ_CTRL [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[21]~72 ),
	.combout(\inst|fre_add[22]~73_combout ),
	.cout(\inst|fre_add[22]~74 ));
// synopsys translate_off
defparam \inst|fre_add[22]~73 .lut_mask = 16'h9617;
defparam \inst|fre_add[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \inst|fre_add[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[22]~73_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[22] .is_wysiwyg = "true";
defparam \inst|fre_add[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \inst|rom_addr_reg[2]~feeder (
// Equation(s):
// \inst|rom_addr_reg[2]~feeder_combout  = \inst|fre_add [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [22]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \inst|rom_addr_reg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \inst|rom_addr[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|rom_addr_reg [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[2] .is_wysiwyg = "true";
defparam \inst|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \inst|fre_add[23]~75 (
// Equation(s):
// \inst|fre_add[23]~75_combout  = ((\inst5|FREQ_CTRL [23] $ (\inst|fre_add [23] $ (!\inst|fre_add[22]~74 )))) # (GND)
// \inst|fre_add[23]~76  = CARRY((\inst5|FREQ_CTRL [23] & ((\inst|fre_add [23]) # (!\inst|fre_add[22]~74 ))) # (!\inst5|FREQ_CTRL [23] & (\inst|fre_add [23] & !\inst|fre_add[22]~74 )))

	.dataa(\inst5|FREQ_CTRL [23]),
	.datab(\inst|fre_add [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[22]~74 ),
	.combout(\inst|fre_add[23]~75_combout ),
	.cout(\inst|fre_add[23]~76 ));
// synopsys translate_off
defparam \inst|fre_add[23]~75 .lut_mask = 16'h698E;
defparam \inst|fre_add[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \inst|fre_add[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[23]~75_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[23] .is_wysiwyg = "true";
defparam \inst|fre_add[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \inst|rom_addr_reg[3]~feeder (
// Equation(s):
// \inst|rom_addr_reg[3]~feeder_combout  = \inst|fre_add [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [23]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \inst|rom_addr_reg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \inst|rom_addr[3]~feeder (
// Equation(s):
// \inst|rom_addr[3]~feeder_combout  = \inst|rom_addr_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [3]),
	.cin(gnd),
	.combout(\inst|rom_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \inst|rom_addr[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[3] .is_wysiwyg = "true";
defparam \inst|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \inst5|Add3~66 (
// Equation(s):
// \inst5|Add3~66_combout  = (\inst5|FREQ_CTRL [23] & ((GND) # (!\inst5|Add3~64 ))) # (!\inst5|FREQ_CTRL [23] & (\inst5|Add3~64  $ (GND)))
// \inst5|Add3~67  = CARRY((\inst5|FREQ_CTRL [23]) # (!\inst5|Add3~64 ))

	.dataa(\inst5|FREQ_CTRL [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~64 ),
	.combout(\inst5|Add3~66_combout ),
	.cout(\inst5|Add3~67 ));
// synopsys translate_off
defparam \inst5|Add3~66 .lut_mask = 16'h5AAF;
defparam \inst5|Add3~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \inst5|Add1~44 (
// Equation(s):
// \inst5|Add1~44_combout  = (\inst5|FREQ_CTRL [23] & (\inst5|Add1~43  $ (GND))) # (!\inst5|FREQ_CTRL [23] & (!\inst5|Add1~43  & VCC))
// \inst5|Add1~45  = CARRY((\inst5|FREQ_CTRL [23] & !\inst5|Add1~43 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~43 ),
	.combout(\inst5|Add1~44_combout ),
	.cout(\inst5|Add1~45 ));
// synopsys translate_off
defparam \inst5|Add1~44 .lut_mask = 16'hC30C;
defparam \inst5|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \inst5|Add3~68 (
// Equation(s):
// \inst5|Add3~68_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~44_combout ))) # (!\key_add~input_o  & (\inst5|Add3~66_combout ))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add3~66_combout ),
	.datad(\inst5|Add1~44_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~68 .lut_mask = 16'h5410;
defparam \inst5|Add3~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \inst5|FREQ_CTRL[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[23] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \inst5|Add1~46 (
// Equation(s):
// \inst5|Add1~46_combout  = (\inst5|FREQ_CTRL [24] & (!\inst5|Add1~45 )) # (!\inst5|FREQ_CTRL [24] & ((\inst5|Add1~45 ) # (GND)))
// \inst5|Add1~47  = CARRY((!\inst5|Add1~45 ) # (!\inst5|FREQ_CTRL [24]))

	.dataa(\inst5|FREQ_CTRL [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~45 ),
	.combout(\inst5|Add1~46_combout ),
	.cout(\inst5|Add1~47 ));
// synopsys translate_off
defparam \inst5|Add1~46 .lut_mask = 16'h5A5F;
defparam \inst5|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \inst5|Add3~69 (
// Equation(s):
// \inst5|Add3~69_combout  = (\inst5|FREQ_CTRL [24] & (\inst5|Add3~67  & VCC)) # (!\inst5|FREQ_CTRL [24] & (!\inst5|Add3~67 ))
// \inst5|Add3~70  = CARRY((!\inst5|FREQ_CTRL [24] & !\inst5|Add3~67 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~67 ),
	.combout(\inst5|Add3~69_combout ),
	.cout(\inst5|Add3~70 ));
// synopsys translate_off
defparam \inst5|Add3~69 .lut_mask = 16'hC303;
defparam \inst5|Add3~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \inst5|Add3~71 (
// Equation(s):
// \inst5|Add3~71_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~46_combout )) # (!\key_add~input_o  & ((\inst5|Add3~69_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add1~46_combout ),
	.datad(\inst5|Add3~69_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~71 .lut_mask = 16'h5140;
defparam \inst5|Add3~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \inst5|FREQ_CTRL[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~71_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[24] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \inst|fre_add[24]~77 (
// Equation(s):
// \inst|fre_add[24]~77_combout  = (\inst|fre_add [24] & ((\inst5|FREQ_CTRL [24] & (\inst|fre_add[23]~76  & VCC)) # (!\inst5|FREQ_CTRL [24] & (!\inst|fre_add[23]~76 )))) # (!\inst|fre_add [24] & ((\inst5|FREQ_CTRL [24] & (!\inst|fre_add[23]~76 )) # 
// (!\inst5|FREQ_CTRL [24] & ((\inst|fre_add[23]~76 ) # (GND)))))
// \inst|fre_add[24]~78  = CARRY((\inst|fre_add [24] & (!\inst5|FREQ_CTRL [24] & !\inst|fre_add[23]~76 )) # (!\inst|fre_add [24] & ((!\inst|fre_add[23]~76 ) # (!\inst5|FREQ_CTRL [24]))))

	.dataa(\inst|fre_add [24]),
	.datab(\inst5|FREQ_CTRL [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[23]~76 ),
	.combout(\inst|fre_add[24]~77_combout ),
	.cout(\inst|fre_add[24]~78 ));
// synopsys translate_off
defparam \inst|fre_add[24]~77 .lut_mask = 16'h9617;
defparam \inst|fre_add[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \inst|fre_add[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[24]~77_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[24] .is_wysiwyg = "true";
defparam \inst|fre_add[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \inst|rom_addr_reg[4]~feeder (
// Equation(s):
// \inst|rom_addr_reg[4]~feeder_combout  = \inst|fre_add [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|fre_add [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst|rom_addr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \inst|rom_addr_reg[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \inst|rom_addr[4]~feeder (
// Equation(s):
// \inst|rom_addr[4]~feeder_combout  = \inst|rom_addr_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [4]),
	.cin(gnd),
	.combout(\inst|rom_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \inst|rom_addr[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[4] .is_wysiwyg = "true";
defparam \inst|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \inst|fre_add[25]~79 (
// Equation(s):
// \inst|fre_add[25]~79_combout  = ((\inst5|FREQ_CTRL [25] $ (\inst|fre_add [25] $ (!\inst|fre_add[24]~78 )))) # (GND)
// \inst|fre_add[25]~80  = CARRY((\inst5|FREQ_CTRL [25] & ((\inst|fre_add [25]) # (!\inst|fre_add[24]~78 ))) # (!\inst5|FREQ_CTRL [25] & (\inst|fre_add [25] & !\inst|fre_add[24]~78 )))

	.dataa(\inst5|FREQ_CTRL [25]),
	.datab(\inst|fre_add [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[24]~78 ),
	.combout(\inst|fre_add[25]~79_combout ),
	.cout(\inst|fre_add[25]~80 ));
// synopsys translate_off
defparam \inst|fre_add[25]~79 .lut_mask = 16'h698E;
defparam \inst|fre_add[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \inst|fre_add[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[25]~79_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[25] .is_wysiwyg = "true";
defparam \inst|fre_add[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \inst|rom_addr_reg[5]~feeder (
// Equation(s):
// \inst|rom_addr_reg[5]~feeder_combout  = \inst|fre_add [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [25]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \inst|rom_addr_reg[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \inst|rom_addr[5]~feeder (
// Equation(s):
// \inst|rom_addr[5]~feeder_combout  = \inst|rom_addr_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [5]),
	.cin(gnd),
	.combout(\inst|rom_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \inst|rom_addr[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[5] .is_wysiwyg = "true";
defparam \inst|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \inst|fre_add[26]~81 (
// Equation(s):
// \inst|fre_add[26]~81_combout  = (\inst5|FREQ_CTRL [26] & ((\inst|fre_add [26] & (\inst|fre_add[25]~80  & VCC)) # (!\inst|fre_add [26] & (!\inst|fre_add[25]~80 )))) # (!\inst5|FREQ_CTRL [26] & ((\inst|fre_add [26] & (!\inst|fre_add[25]~80 )) # 
// (!\inst|fre_add [26] & ((\inst|fre_add[25]~80 ) # (GND)))))
// \inst|fre_add[26]~82  = CARRY((\inst5|FREQ_CTRL [26] & (!\inst|fre_add [26] & !\inst|fre_add[25]~80 )) # (!\inst5|FREQ_CTRL [26] & ((!\inst|fre_add[25]~80 ) # (!\inst|fre_add [26]))))

	.dataa(\inst5|FREQ_CTRL [26]),
	.datab(\inst|fre_add [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[25]~80 ),
	.combout(\inst|fre_add[26]~81_combout ),
	.cout(\inst|fre_add[26]~82 ));
// synopsys translate_off
defparam \inst|fre_add[26]~81 .lut_mask = 16'h9617;
defparam \inst|fre_add[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \inst|fre_add[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[26]~81_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[26] .is_wysiwyg = "true";
defparam \inst|fre_add[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \inst|rom_addr_reg[6]~feeder (
// Equation(s):
// \inst|rom_addr_reg[6]~feeder_combout  = \inst|fre_add [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [26]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \inst|rom_addr_reg[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \inst|rom_addr[6]~feeder (
// Equation(s):
// \inst|rom_addr[6]~feeder_combout  = \inst|rom_addr_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [6]),
	.cin(gnd),
	.combout(\inst|rom_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \inst|rom_addr[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[6] .is_wysiwyg = "true";
defparam \inst|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \inst5|Add1~48 (
// Equation(s):
// \inst5|Add1~48_combout  = (\inst5|FREQ_CTRL [25] & (\inst5|Add1~47  $ (GND))) # (!\inst5|FREQ_CTRL [25] & (!\inst5|Add1~47  & VCC))
// \inst5|Add1~49  = CARRY((\inst5|FREQ_CTRL [25] & !\inst5|Add1~47 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~47 ),
	.combout(\inst5|Add1~48_combout ),
	.cout(\inst5|Add1~49 ));
// synopsys translate_off
defparam \inst5|Add1~48 .lut_mask = 16'hC30C;
defparam \inst5|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \inst5|Add3~72 (
// Equation(s):
// \inst5|Add3~72_combout  = (\inst5|FREQ_CTRL [25] & ((GND) # (!\inst5|Add3~70 ))) # (!\inst5|FREQ_CTRL [25] & (\inst5|Add3~70  $ (GND)))
// \inst5|Add3~73  = CARRY((\inst5|FREQ_CTRL [25]) # (!\inst5|Add3~70 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~70 ),
	.combout(\inst5|Add3~72_combout ),
	.cout(\inst5|Add3~73 ));
// synopsys translate_off
defparam \inst5|Add3~72 .lut_mask = 16'h3CCF;
defparam \inst5|Add3~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \inst5|Add3~74 (
// Equation(s):
// \inst5|Add3~74_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~48_combout )) # (!\key_add~input_o  & ((\inst5|Add3~72_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\inst5|Add1~48_combout ),
	.datac(\key_add~input_o ),
	.datad(\inst5|Add3~72_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~74 .lut_mask = 16'h4540;
defparam \inst5|Add3~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \inst5|FREQ_CTRL[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~74_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[25] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \inst5|Add3~75 (
// Equation(s):
// \inst5|Add3~75_combout  = (\inst5|FREQ_CTRL [26] & (\inst5|Add3~73  & VCC)) # (!\inst5|FREQ_CTRL [26] & (!\inst5|Add3~73 ))
// \inst5|Add3~76  = CARRY((!\inst5|FREQ_CTRL [26] & !\inst5|Add3~73 ))

	.dataa(\inst5|FREQ_CTRL [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~73 ),
	.combout(\inst5|Add3~75_combout ),
	.cout(\inst5|Add3~76 ));
// synopsys translate_off
defparam \inst5|Add3~75 .lut_mask = 16'hA505;
defparam \inst5|Add3~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \inst5|Add1~50 (
// Equation(s):
// \inst5|Add1~50_combout  = (\inst5|FREQ_CTRL [26] & (!\inst5|Add1~49 )) # (!\inst5|FREQ_CTRL [26] & ((\inst5|Add1~49 ) # (GND)))
// \inst5|Add1~51  = CARRY((!\inst5|Add1~49 ) # (!\inst5|FREQ_CTRL [26]))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~49 ),
	.combout(\inst5|Add1~50_combout ),
	.cout(\inst5|Add1~51 ));
// synopsys translate_off
defparam \inst5|Add1~50 .lut_mask = 16'h3C3F;
defparam \inst5|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \inst5|Add3~77 (
// Equation(s):
// \inst5|Add3~77_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~50_combout ))) # (!\key_add~input_o  & (\inst5|Add3~75_combout ))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add3~75_combout ),
	.datad(\inst5|Add1~50_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~77 .lut_mask = 16'h5410;
defparam \inst5|Add3~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \inst5|FREQ_CTRL[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~77_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[26] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \inst5|Add1~52 (
// Equation(s):
// \inst5|Add1~52_combout  = (\inst5|FREQ_CTRL [27] & (\inst5|Add1~51  $ (GND))) # (!\inst5|FREQ_CTRL [27] & (!\inst5|Add1~51  & VCC))
// \inst5|Add1~53  = CARRY((\inst5|FREQ_CTRL [27] & !\inst5|Add1~51 ))

	.dataa(\inst5|FREQ_CTRL [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~51 ),
	.combout(\inst5|Add1~52_combout ),
	.cout(\inst5|Add1~53 ));
// synopsys translate_off
defparam \inst5|Add1~52 .lut_mask = 16'hA50A;
defparam \inst5|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \inst5|Add3~78 (
// Equation(s):
// \inst5|Add3~78_combout  = (\inst5|FREQ_CTRL [27] & ((GND) # (!\inst5|Add3~76 ))) # (!\inst5|FREQ_CTRL [27] & (\inst5|Add3~76  $ (GND)))
// \inst5|Add3~79  = CARRY((\inst5|FREQ_CTRL [27]) # (!\inst5|Add3~76 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~76 ),
	.combout(\inst5|Add3~78_combout ),
	.cout(\inst5|Add3~79 ));
// synopsys translate_off
defparam \inst5|Add3~78 .lut_mask = 16'h3CCF;
defparam \inst5|Add3~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \inst5|Add3~80 (
// Equation(s):
// \inst5|Add3~80_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~52_combout )) # (!\key_add~input_o  & ((\inst5|Add3~78_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\inst5|Add1~52_combout ),
	.datac(\key_add~input_o ),
	.datad(\inst5|Add3~78_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~80 .lut_mask = 16'h4540;
defparam \inst5|Add3~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \inst5|FREQ_CTRL[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~80_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[27] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \inst|fre_add[27]~83 (
// Equation(s):
// \inst|fre_add[27]~83_combout  = ((\inst|fre_add [27] $ (\inst5|FREQ_CTRL [27] $ (!\inst|fre_add[26]~82 )))) # (GND)
// \inst|fre_add[27]~84  = CARRY((\inst|fre_add [27] & ((\inst5|FREQ_CTRL [27]) # (!\inst|fre_add[26]~82 ))) # (!\inst|fre_add [27] & (\inst5|FREQ_CTRL [27] & !\inst|fre_add[26]~82 )))

	.dataa(\inst|fre_add [27]),
	.datab(\inst5|FREQ_CTRL [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[26]~82 ),
	.combout(\inst|fre_add[27]~83_combout ),
	.cout(\inst|fre_add[27]~84 ));
// synopsys translate_off
defparam \inst|fre_add[27]~83 .lut_mask = 16'h698E;
defparam \inst|fre_add[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \inst|fre_add[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[27]~83_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[27] .is_wysiwyg = "true";
defparam \inst|fre_add[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \inst|rom_addr_reg[7]~feeder (
// Equation(s):
// \inst|rom_addr_reg[7]~feeder_combout  = \inst|fre_add [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [27]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \inst|rom_addr_reg[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \inst|rom_addr[7]~feeder (
// Equation(s):
// \inst|rom_addr[7]~feeder_combout  = \inst|rom_addr_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [7]),
	.cin(gnd),
	.combout(\inst|rom_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \inst|rom_addr[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[7] .is_wysiwyg = "true";
defparam \inst|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \inst|fre_add[28]~85 (
// Equation(s):
// \inst|fre_add[28]~85_combout  = (\inst5|FREQ_CTRL [28] & ((\inst|fre_add [28] & (\inst|fre_add[27]~84  & VCC)) # (!\inst|fre_add [28] & (!\inst|fre_add[27]~84 )))) # (!\inst5|FREQ_CTRL [28] & ((\inst|fre_add [28] & (!\inst|fre_add[27]~84 )) # 
// (!\inst|fre_add [28] & ((\inst|fre_add[27]~84 ) # (GND)))))
// \inst|fre_add[28]~86  = CARRY((\inst5|FREQ_CTRL [28] & (!\inst|fre_add [28] & !\inst|fre_add[27]~84 )) # (!\inst5|FREQ_CTRL [28] & ((!\inst|fre_add[27]~84 ) # (!\inst|fre_add [28]))))

	.dataa(\inst5|FREQ_CTRL [28]),
	.datab(\inst|fre_add [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[27]~84 ),
	.combout(\inst|fre_add[28]~85_combout ),
	.cout(\inst|fre_add[28]~86 ));
// synopsys translate_off
defparam \inst|fre_add[28]~85 .lut_mask = 16'h9617;
defparam \inst|fre_add[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \inst|fre_add[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[28]~85_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[28] .is_wysiwyg = "true";
defparam \inst|fre_add[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \inst|rom_addr_reg[8]~feeder (
// Equation(s):
// \inst|rom_addr_reg[8]~feeder_combout  = \inst|fre_add [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [28]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \inst|rom_addr_reg[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \inst|rom_addr[8]~feeder (
// Equation(s):
// \inst|rom_addr[8]~feeder_combout  = \inst|rom_addr_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [8]),
	.cin(gnd),
	.combout(\inst|rom_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \inst|rom_addr[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[8] .is_wysiwyg = "true";
defparam \inst|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \inst5|Add1~54 (
// Equation(s):
// \inst5|Add1~54_combout  = (\inst5|FREQ_CTRL [28] & (!\inst5|Add1~53 )) # (!\inst5|FREQ_CTRL [28] & ((\inst5|Add1~53 ) # (GND)))
// \inst5|Add1~55  = CARRY((!\inst5|Add1~53 ) # (!\inst5|FREQ_CTRL [28]))

	.dataa(\inst5|FREQ_CTRL [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~53 ),
	.combout(\inst5|Add1~54_combout ),
	.cout(\inst5|Add1~55 ));
// synopsys translate_off
defparam \inst5|Add1~54 .lut_mask = 16'h5A5F;
defparam \inst5|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \inst5|Add1~56 (
// Equation(s):
// \inst5|Add1~56_combout  = (\inst5|FREQ_CTRL [29] & (\inst5|Add1~55  $ (GND))) # (!\inst5|FREQ_CTRL [29] & (!\inst5|Add1~55  & VCC))
// \inst5|Add1~57  = CARRY((\inst5|FREQ_CTRL [29] & !\inst5|Add1~55 ))

	.dataa(\inst5|FREQ_CTRL [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~55 ),
	.combout(\inst5|Add1~56_combout ),
	.cout(\inst5|Add1~57 ));
// synopsys translate_off
defparam \inst5|Add1~56 .lut_mask = 16'hA50A;
defparam \inst5|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \inst5|Add3~81 (
// Equation(s):
// \inst5|Add3~81_combout  = (\inst5|FREQ_CTRL [28] & (\inst5|Add3~79  & VCC)) # (!\inst5|FREQ_CTRL [28] & (!\inst5|Add3~79 ))
// \inst5|Add3~82  = CARRY((!\inst5|FREQ_CTRL [28] & !\inst5|Add3~79 ))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~79 ),
	.combout(\inst5|Add3~81_combout ),
	.cout(\inst5|Add3~82 ));
// synopsys translate_off
defparam \inst5|Add3~81 .lut_mask = 16'hC303;
defparam \inst5|Add3~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \inst5|Add3~83 (
// Equation(s):
// \inst5|Add3~83_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~54_combout )) # (!\key_add~input_o  & ((\inst5|Add3~81_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add1~54_combout ),
	.datad(\inst5|Add3~81_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~83 .lut_mask = 16'h5140;
defparam \inst5|Add3~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \inst5|FREQ_CTRL[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~83_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[28] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \inst5|Add3~84 (
// Equation(s):
// \inst5|Add3~84_combout  = (\inst5|FREQ_CTRL [29] & ((GND) # (!\inst5|Add3~82 ))) # (!\inst5|FREQ_CTRL [29] & (\inst5|Add3~82  $ (GND)))
// \inst5|Add3~85  = CARRY((\inst5|FREQ_CTRL [29]) # (!\inst5|Add3~82 ))

	.dataa(\inst5|FREQ_CTRL [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~82 ),
	.combout(\inst5|Add3~84_combout ),
	.cout(\inst5|Add3~85 ));
// synopsys translate_off
defparam \inst5|Add3~84 .lut_mask = 16'h5AAF;
defparam \inst5|Add3~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \inst5|Add3~86 (
// Equation(s):
// \inst5|Add3~86_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~56_combout )) # (!\key_add~input_o  & ((\inst5|Add3~84_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add1~56_combout ),
	.datad(\inst5|Add3~84_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~86 .lut_mask = 16'h5140;
defparam \inst5|Add3~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \inst5|FREQ_CTRL[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~86_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[29] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \inst|fre_add[29]~87 (
// Equation(s):
// \inst|fre_add[29]~87_combout  = ((\inst|fre_add [29] $ (\inst5|FREQ_CTRL [29] $ (!\inst|fre_add[28]~86 )))) # (GND)
// \inst|fre_add[29]~88  = CARRY((\inst|fre_add [29] & ((\inst5|FREQ_CTRL [29]) # (!\inst|fre_add[28]~86 ))) # (!\inst|fre_add [29] & (\inst5|FREQ_CTRL [29] & !\inst|fre_add[28]~86 )))

	.dataa(\inst|fre_add [29]),
	.datab(\inst5|FREQ_CTRL [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[28]~86 ),
	.combout(\inst|fre_add[29]~87_combout ),
	.cout(\inst|fre_add[29]~88 ));
// synopsys translate_off
defparam \inst|fre_add[29]~87 .lut_mask = 16'h698E;
defparam \inst|fre_add[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \inst|fre_add[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[29]~87_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[29] .is_wysiwyg = "true";
defparam \inst|fre_add[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \inst|rom_addr_reg[9]~feeder (
// Equation(s):
// \inst|rom_addr_reg[9]~feeder_combout  = \inst|fre_add [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [29]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \inst|rom_addr_reg[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \inst|rom_addr[9]~feeder (
// Equation(s):
// \inst|rom_addr[9]~feeder_combout  = \inst|rom_addr_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [9]),
	.cin(gnd),
	.combout(\inst|rom_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \inst|rom_addr[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[9] .is_wysiwyg = "true";
defparam \inst|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \inst5|Add1~58 (
// Equation(s):
// \inst5|Add1~58_combout  = (\inst5|FREQ_CTRL [30] & (!\inst5|Add1~57 )) # (!\inst5|FREQ_CTRL [30] & ((\inst5|Add1~57 ) # (GND)))
// \inst5|Add1~59  = CARRY((!\inst5|Add1~57 ) # (!\inst5|FREQ_CTRL [30]))

	.dataa(gnd),
	.datab(\inst5|FREQ_CTRL [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add1~57 ),
	.combout(\inst5|Add1~58_combout ),
	.cout(\inst5|Add1~59 ));
// synopsys translate_off
defparam \inst5|Add1~58 .lut_mask = 16'h3C3F;
defparam \inst5|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \inst5|Add3~87 (
// Equation(s):
// \inst5|Add3~87_combout  = (\inst5|FREQ_CTRL [30] & (\inst5|Add3~85  & VCC)) # (!\inst5|FREQ_CTRL [30] & (!\inst5|Add3~85 ))
// \inst5|Add3~88  = CARRY((!\inst5|FREQ_CTRL [30] & !\inst5|Add3~85 ))

	.dataa(\inst5|FREQ_CTRL [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add3~85 ),
	.combout(\inst5|Add3~87_combout ),
	.cout(\inst5|Add3~88 ));
// synopsys translate_off
defparam \inst5|Add3~87 .lut_mask = 16'hA505;
defparam \inst5|Add3~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \inst5|Add3~89 (
// Equation(s):
// \inst5|Add3~89_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & (\inst5|Add1~58_combout )) # (!\key_add~input_o  & ((\inst5|Add3~87_combout )))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\inst5|Add1~58_combout ),
	.datac(\key_add~input_o ),
	.datad(\inst5|Add3~87_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~89 .lut_mask = 16'h4540;
defparam \inst5|Add3~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \inst5|FREQ_CTRL[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~89_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[30] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \inst|fre_add[30]~89 (
// Equation(s):
// \inst|fre_add[30]~89_combout  = (\inst|fre_add [30] & ((\inst5|FREQ_CTRL [30] & (\inst|fre_add[29]~88  & VCC)) # (!\inst5|FREQ_CTRL [30] & (!\inst|fre_add[29]~88 )))) # (!\inst|fre_add [30] & ((\inst5|FREQ_CTRL [30] & (!\inst|fre_add[29]~88 )) # 
// (!\inst5|FREQ_CTRL [30] & ((\inst|fre_add[29]~88 ) # (GND)))))
// \inst|fre_add[30]~90  = CARRY((\inst|fre_add [30] & (!\inst5|FREQ_CTRL [30] & !\inst|fre_add[29]~88 )) # (!\inst|fre_add [30] & ((!\inst|fre_add[29]~88 ) # (!\inst5|FREQ_CTRL [30]))))

	.dataa(\inst|fre_add [30]),
	.datab(\inst5|FREQ_CTRL [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|fre_add[29]~88 ),
	.combout(\inst|fre_add[30]~89_combout ),
	.cout(\inst|fre_add[30]~90 ));
// synopsys translate_off
defparam \inst|fre_add[30]~89 .lut_mask = 16'h9617;
defparam \inst|fre_add[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \inst|fre_add[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[30]~89_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[30] .is_wysiwyg = "true";
defparam \inst|fre_add[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \inst|rom_addr_reg[10]~0 (
// Equation(s):
// \inst|rom_addr_reg[10]~0_combout  = !\inst|fre_add [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|fre_add [30]),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[10]~0 .lut_mask = 16'h00FF;
defparam \inst|rom_addr_reg[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \inst|rom_addr_reg[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[10]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \inst|rom_addr[10]~feeder (
// Equation(s):
// \inst|rom_addr[10]~feeder_combout  = \inst|rom_addr_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [10]),
	.cin(gnd),
	.combout(\inst|rom_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \inst|rom_addr[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[10] .is_wysiwyg = "true";
defparam \inst|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \inst5|Add3~90 (
// Equation(s):
// \inst5|Add3~90_combout  = \inst5|Add3~88  $ (\inst5|FREQ_CTRL [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|FREQ_CTRL [31]),
	.cin(\inst5|Add3~88 ),
	.combout(\inst5|Add3~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~90 .lut_mask = 16'h0FF0;
defparam \inst5|Add3~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \inst5|Add1~60 (
// Equation(s):
// \inst5|Add1~60_combout  = \inst5|FREQ_CTRL [31] $ (!\inst5|Add1~59 )

	.dataa(\inst5|FREQ_CTRL [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|Add1~59 ),
	.combout(\inst5|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add1~60 .lut_mask = 16'hA5A5;
defparam \inst5|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \inst5|Add3~92 (
// Equation(s):
// \inst5|Add3~92_combout  = (!\inst5|Mult1|mult_core|_~0_combout  & ((\key_add~input_o  & ((\inst5|Add1~60_combout ))) # (!\key_add~input_o  & (\inst5|Add3~90_combout ))))

	.dataa(\inst5|Mult1|mult_core|_~0_combout ),
	.datab(\key_add~input_o ),
	.datac(\inst5|Add3~90_combout ),
	.datad(\inst5|Add1~60_combout ),
	.cin(gnd),
	.combout(\inst5|Add3~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add3~92 .lut_mask = 16'h5410;
defparam \inst5|Add3~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \inst5|FREQ_CTRL[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst5|Add3~92_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|FREQ_CTRL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|FREQ_CTRL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|FREQ_CTRL[31] .is_wysiwyg = "true";
defparam \inst5|FREQ_CTRL[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \inst|fre_add[31]~91 (
// Equation(s):
// \inst|fre_add[31]~91_combout  = \inst|fre_add [31] $ (\inst|fre_add[30]~90  $ (!\inst5|FREQ_CTRL [31]))

	.dataa(\inst|fre_add [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|FREQ_CTRL [31]),
	.cin(\inst|fre_add[30]~90 ),
	.combout(\inst|fre_add[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst|fre_add[31]~91 .lut_mask = 16'h5AA5;
defparam \inst|fre_add[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \inst|fre_add[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|fre_add[31]~91_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fre_add [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fre_add[31] .is_wysiwyg = "true";
defparam \inst|fre_add[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = \inst|fre_add [31] $ (\inst|fre_add [30])

	.dataa(gnd),
	.datab(\inst|fre_add [31]),
	.datac(gnd),
	.datad(\inst|fre_add [30]),
	.cin(gnd),
	.combout(\inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h33CC;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \inst|rom_addr_reg[11]~feeder (
// Equation(s):
// \inst|rom_addr_reg[11]~feeder_combout  = \inst|Add1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|rom_addr_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \inst|rom_addr_reg[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst|rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \inst|rom_addr[11]~feeder (
// Equation(s):
// \inst|rom_addr[11]~feeder_combout  = \inst|rom_addr_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr_reg [11]),
	.cin(gnd),
	.combout(\inst|rom_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \inst|rom_addr[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[11] .is_wysiwyg = "true";
defparam \inst|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \inst4|Mux1~0 (
// Equation(s):
// \inst4|Mux1~0_combout  = (\key[1]~input_o  & !\key[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key[1]~input_o ),
	.datad(\key[0]~input_o ),
	.cin(gnd),
	.combout(\inst4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux1~0 .lut_mask = 16'h00F0;
defparam \inst4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \inst4|wave_select[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst4|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|wave_select[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|wave_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|wave_select[0] .is_wysiwyg = "true";
defparam \inst4|wave_select[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \inst|rom_addr[12]~feeder (
// Equation(s):
// \inst|rom_addr[12]~feeder_combout  = \inst4|wave_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|wave_select [0]),
	.cin(gnd),
	.combout(\inst|rom_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \inst|rom_addr[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_addr[12] .is_wysiwyg = "true";
defparam \inst|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \inst|rom_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_addr [13]),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout 
// )) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 .lut_mask = 16'hCFC0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000007;
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout 
// )) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1 .lut_mask = 16'hF5A0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hC00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007;
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout 
// )) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(gnd),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 .lut_mask = 16'hAFA0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hC00000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout 
// ))) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))

	.dataa(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3 .lut_mask = 16'hFA0A;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFC0000000001FFFFFFFFFF00000000003FFFFFFFFFF00000000001FFFFFFFFFFF000000000003FFFFFFFFFFFC000000000000FFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFE0000000000007FFFFFFFFFFF800000000001FFFFFFFFFFF00000000001FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hC0000000001FFFFFFFFFF00000000007FFFFFFFFFE00000000007FFFFFFFFFF800000000003FFFFFFFFFFF000000000000FFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFE000000000001FFFFFFFFFFF800000000003FFFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF00000000007;
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF00000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout 
// ))) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4 .lut_mask = 16'hFC30;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h000000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFF00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF000000000;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFF800003FFFFC00001FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF800000FFFFFE000003FFFFFC000003FFFFFE000000FFFFFFE0000003FFFFFFE00000007FFFFFFF000000007FFFFFFFF80000000007FFFFFFFFFF80000000000007FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFC0000000003FFFFFFFFC00000001FFFFFFFC0000000FFFFFFF8000000FFFFFFE000000FFFFFF8000007FFFFF800000FFFFFE000003FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF000007FFFF800003FFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hC00003FFFFE00001FFFFF00000FFFFF800003FFFFE00000FFFFF800001FFFFF800001FFFFFC00000FFFFFF000000FFFFFF0000007FFFFFE0000003FFFFFF80000003FFFFFFF00000000FFFFFFFFC000000001FFFFFFFFFE000000000007FFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFC00000000000FFFFFFFFFF0000000007FFFFFFFE00000001FFFFFFF80000003FFFFFF8000000FFFFFFC000001FFFFFE000001FFFFFE000007FFFFF000003FFFFF000003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007;
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout 
// )) # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hF3C0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF0000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000FFFF0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFF0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFF0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00000;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFE007FF003FF003FF001FF801FFC00FFC007FE003FF001FF800FFE003FF001FFC007FF800FFE001FFC003FFC003FFC003FFC001FFE000FFF8001FFF0003FFF0001FFF80007FFF0000FFFF00007FFFE00007FFFF800007FFFFC000007FFFFFC0000007FFFFFFE000000003FFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF800000000FFFFFFFC0000007FFFFFC000007FFFFC00003FFFFC0000FFFFC0001FFFE0001FFFC0003FFF0001FFF8001FFF0003FFE000FFF0007FF8007FF8007FF8007FF000FFE003FFC007FF001FF800FFE003FF001FF800FFC007FE007FF003FF001FF801FF801FFC00FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hC00FFC007FE007FE003FF003FF001FF801FFC00FFE007FF001FF800FFE003FF800FFE003FFC007FF000FFF000FFF000FFF000FFF8003FFE000FFFC001FFF8001FFFC0007FFF0000FFFF00007FFFC0000FFFFE00001FFFFE000007FFFFF8000001FFFFFFE00000000FFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFE00000000FFFFFFF0000003FFFFFC00000FFFFF00000FFFFE00007FFFC0001FFFE0001FFFC0007FFF0003FFF0007FFE000FFF8003FFE001FFE001FFE001FFE001FFC007FF800FFE003FF800FFE003FF001FFC00FFE007FF003FF001FF801FF800FFC00FFC007FE007;
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )) 
// # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6 .lut_mask = 16'hF3C0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h001FF01FF01FE01FE01FE00FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE01FE01FE01FE01FF01FF01FE01FE01FE00FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE01FE01FE01FE01FF01FF01FE01FE01FE01FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE00FE01FE01FE01FF01FF01FF01FE01FE01FE00FE00FE01FE01FE01FE01FF01FF01FE01FE01FE01FE00FE00FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01F;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF000;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|rom_addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|rom_addr [12],\inst|rom_addr [11],\inst|rom_addr [10],\inst|rom_addr [9],\inst|rom_addr [8],\inst|rom_addr [7],\inst|rom_addr [6],\inst|rom_addr [5],\inst|rom_addr [4],\inst|rom_addr [3],\inst|rom_addr [2],\inst|rom_addr [1],\inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../../mif/wave_16384x8.mif";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dds:inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hC1F07C0F83E0F83E0FC1F07C1F03E0F83E07C1F03E0F81F07E0F81F03E0FC1F83F07E07C0FC1F81F03F03F03F03F03F03F03F01F81FC0FE07F01FC0FE03F80FE01FC07F807F00FF00FF00FF807FC01FF007FE007FE007FE003FF8007FF8003FFE0007FFE0001FFFF00003FFFFE000003FFFFFFF00000000000000000000000000000000000000000000000001FFFFFFF800000FFFFF80001FFFF0000FFFC000FFF8003FFC003FF800FFC00FFC00FFC01FF007FC03FE01FE01FE01FC03FC07F00FE03F80FE07F01FC0FE07F03F01F81F81F81F81F81F81F81F03F07E07C0FC1F83F07E0F81F03E0FC1F03E0F81F07C0F83E0F81F07C1F07E0F83E0F83E07C1F07;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hC1F07C0F83E0F83E0FC1F07C1F03E0F83E07C1F03E0F81F07E0F81F03E0FC1F83F07E07C0FC1F81F03F03F03F03F03F03F03F01F81FC0FE07F01FC0FE03F80FE01FC07F807F00FF00FF00FF807FC01FF007FE007FE007FE003FF8007FF8003FFE0007FFE0001FFFF00003FFFFE000003FFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFF800000FFFFF80001FFFF0000FFFC000FFF8003FFC003FF800FFC00FFC00FFC01FF007FC03FE01FE01FE01FC03FC07F00FE03F80FE07F01FC0FE07F03F01F81F81F81F81F81F81F81F03F07E07C0FC1F83F07E0F81F03E0FC1F03E0F81F07C0F83E0F81F07C1F07E0F83E0F83E07C1F07;
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = (\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) 
// # (!\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\inst|rom_wave_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst|rom_wave_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'hF3C0;
defparam \inst|rom_wave_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

assign data_out[7] = \data_out[7]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[0] = \data_out[0]~output_o ;

endmodule
