GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg_wrap\dcsg_wrap.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_dac.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_eg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_lfo.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_op.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_pg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_timinggen.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll_wrap\ikaopll_wrap.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll_wrap\ip_msxmusic_rom.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_acc.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_eg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_lfo.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_noise.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_op.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_pg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_timer.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_timinggen.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_a.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_primitives.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_vrc_a.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_vrc_s.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc_wrap\ip_ikascc_wrap.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc_wrap\ip_ram.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251_clk_en.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251_receiver.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251_transmitter.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253_clk_en.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253_control.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253_counter.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\tr_midi.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\tr_midi_inst.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\pwm\ip_pwm.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg_inst.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\tangcart_msx.v'
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg\sn76489_audio.vhd'
Analyzing entity 'sn76489_audio'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg\sn76489_audio.vhd":108)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg\sn76489_audio.vhd":136)
Compiling module 'tangcart_msx'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\tangcart_msx.v":26)
Compiling module 'Gowin_PLL'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\gowin_pll\gowin_pll.v":10)
Compiling module 'ip_ikascc_wrapper'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc_wrap\ip_ikascc_wrap.v":24)
Compiling module 'IKASCC'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC.v":1)
Compiling module 'IKASCC_vrc_s(RAMCTRL_ASYNC=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_vrc_s.v":1)
Compiling module 'IKASCC_player_s(FAST_CLOCK=1,RAMCTRL_ASYNC=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v":1)
Compiling module 'IKASCC_player_memory_s'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v":670)
Extracting RAM for identifier 'wavetable_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v":694)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_FREQ_BASE=8'h80,ADDR_VOL=8'h8A,ADDR_MUTE=8'h8F)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'IKASCC_primitive_dncntr'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_primitives.v":1)
Compiling module 'IKASCC_primitive_dncntr(W=5)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_primitives.v":1)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_RAM_BASE=8'h20,ADDR_FREQ_BASE=8'h82,ADDR_VOL=8'h8B,ADDR_MUTE=8'h8F,BIT_MUTE=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_RAM_BASE=8'h40,ADDR_FREQ_BASE=8'h84,ADDR_VOL=8'h8C,ADDR_MUTE=8'h8F,BIT_MUTE=2)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_RAM_BASE=8'h60,ADDR_FREQ_BASE=8'h86,ADDR_VOL=8'h8D,ADDR_MUTE=8'h8F,BIT_MUTE=3)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_RAM_BASE=8'h60,ADDR_FREQ_BASE=8'h88,ADDR_VOL=8'h8E,ADDR_MUTE=8'h8F,BIT_MUTE=4)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'ip_msxmusic_rom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll_wrap\ip_msxmusic_rom.v":5)
Compiling module 'ip_ikaopll_wrapper(BUILT_IN_MODE=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll_wrap\ikaopll_wrap.v":7)
Compiling module 'IKAOPLL(FAST_RESET=1,USE_PIPELINED_MULTIPLIER=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL.v":1)
Compiling module 'IKAOPLL_timinggen(FAST_RESET=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_timinggen.v":1)
Compiling module 'IKAOPLL_reg'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v":1)
Compiling module 'IKAOPLL_rw_synchronizer'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v":467)
Compiling module 'IKAOPLL_d9reg(WIDTH=8)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v":525)
Compiling module 'IKAOPLL_sr(WIDTH=8,TAP0=2,TAP1=5,TAP2=8)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'IKAOPLL_d9reg'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v":525)
Compiling module 'IKAOPLL_sr(TAP0=2,TAP1=5,TAP2=8)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'IKAOPLL_d9reg(WIDTH=3)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v":525)
Compiling module 'IKAOPLL_sr(WIDTH=3,TAP0=2,TAP1=5,TAP2=8)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'IKAOPLL_d9reg(WIDTH=4)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v":525)
Compiling module 'IKAOPLL_sr(WIDTH=4,TAP0=2,TAP1=5,TAP2=8)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'IKAOPLL_instrom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v":554)
Compiling module 'IKAOPLL_lfo'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_lfo.v":1)
Compiling module 'IKAOPLL_pg'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_pg.v":1)
Compiling module 'IKAOPLL_sr(WIDTH=19,LENGTH=15)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'IKAOPLL_eg'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_eg.v":1)
Compiling module 'IKAOPLL_sr(WIDTH=2,LENGTH=18,TAP0=16)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'IKAOPLL_sr(WIDTH=7,LENGTH=17,TAP0=15,TAP1=16)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'IKAOPLL_op'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_op.v":1)
Compiling module 'IKAOPLL_logsinrom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_op.v":277)
Compiling module 'IKAOPLL_exprom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_op.v":325)
Compiling module 'IKAOPLL_sr(WIDTH=12,TAP0=6)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'IKAOPLL_dac'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_dac.v":1)
Compiling module 'IKAOPLL_sr(WIDTH=9,LENGTH=5)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v":31)
Compiling module 'ssg_inst'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg_inst.v":58)
Compiling module 'ssg'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v":58)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v":417)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v":420)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v":468)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v":471)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v":488)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v":505)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ssg\ssg.v":508)
Compiling module 'ip_dcsg_wrapper'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg_wrap\dcsg_wrap.v":7)
Switching to VHDL mode to elaborate design unit 'sn76489_audio'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg_wrap\dcsg_wrap.v":94)
Processing 'sn76489_audio(fast_io_g='U')(rtl)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg\sn76489_audio.vhd":108)
Extracting RAM for identifier 'dacrom_ar'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg\sn76489_audio.vhd":274)
Returning to Verilog mode to proceed with elaboration("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\dcsg_wrap\dcsg_wrap.v":94)
Compiling module 'ip_ikaopm_wrapper'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":7)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":65)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":66)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":67)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":68)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":69)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":70)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":71)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":74)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm_wrap\ikaopm_wrap.v":78)
Compiling module 'IKAOPM(FAST_RESET=1,USE_BRAM=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM.v":1)
Compiling module 'IKAOPM_timinggen(FAST_RESET=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_timinggen.v":1)
Compiling module 'IKAOPM_reg(USE_BRAM_FOR_D32REG=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":1)
Compiling module 'primitive_syncdlatch'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":58)
Compiling module 'primitive_syncsrlatch'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":34)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h10)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h11)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h12)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h14)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h01)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h0f)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h19)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h18)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h1B)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'reg_submdl_loreg_decoder(TARGET_ADDR=8'h08)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_reg.v":784)
Compiling module 'primitive_counter(WIDTH=5)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":78)
Compiling module 'primitive_sr(WIDTH=3,LENGTH=8,TAP=0)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr(WIDTH=2,LENGTH=8,TAP=8)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr(WIDTH=6,LENGTH=8,TAP=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr(WIDTH=7,LENGTH=8,TAP=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr(WIDTH=3,LENGTH=8,TAP=7)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr(WIDTH=3,LENGTH=8,TAP=4)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr(WIDTH=2,LENGTH=8,TAP=5)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr(WIDTH=2,TAP=27)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr_bram(WIDTH=3)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":187)
Extracting RAM for identifier 'sr_bram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":230)
Compiling module 'primitive_sr_bram(WIDTH=4)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":187)
Extracting RAM for identifier 'sr_bram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":230)
Compiling module 'primitive_sr_bram(WIDTH=5)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":187)
Extracting RAM for identifier 'sr_bram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":230)
Compiling module 'primitive_sr_bram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":187)
Extracting RAM for identifier 'sr_bram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":230)
Compiling module 'primitive_sr_bram(WIDTH=2)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":187)
Extracting RAM for identifier 'sr_bram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":230)
Compiling module 'primitive_sr_bram(WIDTH=7)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":187)
Extracting RAM for identifier 'sr_bram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":230)
Compiling module 'IKAOPM_noise'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_noise.v":1)
Compiling module 'IKAOPM_lfo'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_lfo.v":1)
Compiling module 'primitive_counter'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":78)
Compiling module 'primitive_counter(WIDTH=15)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":78)
Compiling module 'IKAOPM_pg(USE_BRAM_FOR_PHASEREG=1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_pg.v":1)
Compiling module 'pg_submdl_fnumrom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_pg.v":797)
Compiling module 'primitive_sr_bram(WIDTH=20,TAP=22)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":187)
Extracting RAM for identifier 'sr_bram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":230)
Compiling module 'IKAOPM_eg'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_eg.v":1)
Compiling module 'primitive_counter(WIDTH=2)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":78)
Compiling module 'primitive_sr(WIDTH=2,LENGTH=27,TAP=27)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'primitive_sr(WIDTH=10,LENGTH=28,TAP=28)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'IKAOPM_op'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_op.v":1)
Compiling module 'op_submdl_logsinrom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_op.v":559)
Compiling module 'op_submdl_exprom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_op.v":613)
Compiling module 'primitive_sr(WIDTH=14,LENGTH=8,TAP=8)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":153)
Compiling module 'IKAOPM_acc'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_acc.v":1)
Compiling module 'IKAOPM_timer'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_timer.v":1)
Compiling module 'primitive_counter(WIDTH=10)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":78)
Compiling module 'primitive_counter(WIDTH=8)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_primitives.v":78)
Compiling module 'msx_midi_inst'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\tr_midi_inst.v":58)
Compiling module 'tr_midi'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\tr_midi.v":60)
Compiling module 'i8251'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251.v":64)
Compiling module 'i8251_clk_en'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251_clk_en.v":64)
Compiling module 'i8251_transmitter'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251_transmitter.v":64)
Compiling module 'i8251_receiver'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251_receiver.v":64)
Compiling module 'i8253'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253.v":64)
Compiling module 'i8253_clk_en'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253_clk_en.v":64)
Compiling module 'i8253_control'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253_control.v":64)
Compiling module 'i8253_counter'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253_counter.v":64)
Compiling module 'i8253_control(p_id=2'd1)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253_control.v":64)
Compiling module 'i8253_control(p_id=2'd2)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253_control.v":64)
Compiling module 'ip_pwm'("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\pwm\ip_pwm.v":27)
NOTE  (EX0101) : Current top module is "tangcart_msx"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input button is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\tangcart_msx.v":39)
WARN  (CV0016) : Input dip_sw is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\tangcart_msx.v":40)
WARN  (CV0016) : Input midi_in is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\tangcart_msx.v":44)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "i8251_receiver" instantiated to "u_receiver" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251.v":435)
WARN  (NL0002) : The module "i8251_clk_en" instantiated to "u_rxc" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8251.v":389)
WARN  (NL0002) : The module "i8253_clk_en" instantiated to "u_clk1_en" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253.v":217)
WARN  (NL0002) : The module "i8253_clk_en" instantiated to "u_clk2_en" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253.v":278)
WARN  (NL0002) : The module "i8253_control" instantiated to "u_control1" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253.v":245)
WARN  (NL0002) : The module "i8253_counter" instantiated to "u_counter1" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\msx_midi\i8253.v":267)
WARN  (NL0002) : The module "primitive_sr" instantiated to "u_cyc13r_cyc40r_attenlevel_sr" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\ikaopm\IKAOPM_modules\IKAOPM_eg.v":694)
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\impl\gwsynthesis\TangcartMSX.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\impl\gwsynthesis\TangcartMSX_syn.rpt.html" completed
GowinSynthesis finish
