ğŸ€ğŸ’— FPGA Snake Game â€“ Basys 3 Edition ğŸ’—ğŸ€

A super cute hardware-powered Snake Game made with love (and Verilog) for the Basys 3 FPGA board!
Play your fav retro game on a real FPGA, complete with VGA output and adorable pastel aesthetics ğŸ’•âœ¨

<p align="center"> <img src="YOUR_IMAGE_LINK_HERE" width="600"> </p>
ğŸŒ¸âœ¨ Features âœ¨ğŸŒ¸

ğŸ’• Full hardware implementation â€” no CPU, just pure digital logic magic!

ğŸŒˆ VGA display (640Ã—480) with smooth, colorful graphics

ğŸ Snake movement, growth, & food spawning

ğŸ¬ Random food using an LFSR (sparkle randomness!)

ğŸŒŸ Sweet modular Verilog design

ğŸ® Button controls using the Basys 3 push-buttons

âœ¨ Cute + nostalgic gameplay vibes

ğŸ’ Project Structure ğŸ’
ğŸ“ vga_controller.v      â†’ Handles VGA timing (aka â€œthe screen queenâ€ ğŸ‘‘)
ğŸ“ snake_logic.v         â†’ The heart of the game (snake brain ğŸ§ ğŸ’š)
ğŸ“ lfsr_random.v         â†’ Pseudo-random sparkles âœ¨
ğŸ“ input_controller.v    â†’ Button debouncing so inputs behave nicely ğŸ’…
ğŸ“ score_count.v         â†’ Keeps track of your cute lil score ğŸ”¢ğŸŒ¸
ğŸ“ seg_7_disp.v          â†’ 7-seg score display driver ğŸ’—
ğŸ“ top.v / topwrapper.v  â†’ Everything comes together ğŸ’


ğŸŒˆğŸ’— Module Hierarchy (Golden Layout) ğŸ’—ğŸŒˆ
topwrapper.v   ğŸŒ¸
â”‚
â”œâ”€â”€ u_master_sm      â†’ Master State Machine ğŸ’
â”œâ”€â”€ u_nav_sm         â†’ Navigation State Machine ğŸ€
â”œâ”€â”€ u_snake_control  â†’ Snake Control Logic ğŸâœ¨
â”œâ”€â”€ u_score_count    â†’ Score Counter ğŸ’—
â”œâ”€â”€ u_target_rdm_gen â†’ Random Target Generator ğŸ¬
â”œâ”€â”€ u_seg_7_disp     â†’ 7-Segment Display Driver ğŸ”¢ğŸ’¡
â””â”€â”€ u_vga_controller â†’ VGA Controller ğŸ®ğŸŒˆ



This is your full architecture

ğŸ® How to Play ğŸ®

Connect your Basys 3 to a VGA monitor, program the bitstream, and youâ€™re ready!
Use the buttons to move your little snake princess:

â¬†ï¸ BTNU â€“ Up

â¬‡ï¸ BTND â€“ Down

â¬…ï¸ BTNL â€“ Left

â¡ï¸ BTNR â€“ Right

Eat the food squares, grow longer, and donâ€™t bonk into yourself! ğŸ’–ğŸ

ğŸŒ· Setup Instructions ğŸŒ·

Open the project in Vivado

Synthesize âœ¨

Generate the bitstream ğŸ’

Program the Basys 3 board ğŸŒ¸

Plug in a VGA display ğŸ’—

ğŸ’ Aesthetic Screenshot Placeholder ğŸ’

(Add a cute screenshot of your VGA output here!)

ğŸŒ¸ â€œFPGA snake but make it kawaii.â€ ğŸŒ¸

ğŸ§ Final Notes ğŸ§

This project is perfect for anyone learning about:

FPGA design

VGA timing

Digital logic

Modular Verilog
