# Tiny Tapeout project information
project:
  title:        "8-bit Unsigned Divider"
  author:       "Your Name"
  discord:      "yourdiscord#1234"
  description:  "Performs 8-bit Unsigned Division with Quotient & Remainder output"
  language:     "Verilog"
  clock_hz:     0
  tiles:        "1x1"
  top_module:   "tt_um_unsigned_divider"

  source_files:
    - "tt_um_unsigned_divider.v"

pinout:
  # Inputs (Dividend)
  ui[0]: "Dividend[0]"
  ui[1]: "Dividend[1]"
  ui[2]: "Dividend[2]"
  ui[3]: "Dividend[3]"
  ui[4]: "Dividend[4]"
  ui[5]: "Dividend[5]"
  ui[6]: "Dividend[6]"
  ui[7]: "Dividend[7]"

  # Outputs (Quotient)
  uo[0]: "Quotient[0]"
  uo[1]: "Quotient[1]"
  uo[2]: "Quotient[2]"
  uo[3]: "Quotient[3]"
  uo[4]: "Quotient[4]"
  uo[5]: "Quotient[5]"
  uo[6]: "Quotient[6]"
  uo[7]: "Quotient[7]"

  # Bidirectional pins (Divisor Input & Remainder Output)
  uio[0]: "Divisor[0]/Remainder[0]"
  uio[1]: "Divisor[1]/Remainder[1]"
  uio[2]: "Divisor[2]/Remainder[2]"
  uio[3]: "Divisor[3]/Remainder[3]"
  uio[4]: "Divisor[4]/Remainder[4]"
  uio[5]: "Divisor[5]/Remainder[5]"
  uio[6]: "Divisor[6]/Remainder[6]"
  uio[7]: "Divisor[7]/Remainder[7]"

yaml_version: 6
