;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-125
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 12, @10
	SUB #12, @0
	JMP 0, 10
	SUB #12, @0
	SUB -100, -101
	SUB #12, @0
	SUB 12, @10
	SUB #12, @0
	SUB 12, @10
	SUB #6, -237
	SUB 12, @10
	SPL -12, #10
	DJN -1, @-20
	SUB <-30, 9
	SPL 12, #10
	SPL -12, #10
	SUB #12, @0
	SUB #12, @0
	SPL 12, #10
	SLT -1, <-20
	SUB @121, 103
	SUB @121, 106
	MOV -7, <-20
	ADD 3, 320
	SUB @121, 103
	CMP @121, 106
	ADD <-30, 9
	ADD <-30, 9
	ADD 270, 60
	CMP -208, <-225
	MOV -1, <-20
	SUB 121, 100
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-125
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-125
