--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab4_top_module.twx lab4_top_module.ncd -o
lab4_top_module.twr lab4_top_module.pcf -ucf lab4.ucf

Design file:              lab4_top_module.ncd
Physical constraint file: lab4_top_module.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D_in<0>     |    0.237(R)|      FAST  |    2.291(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<1>     |    0.043(R)|      FAST  |    2.539(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<2>     |   -0.012(R)|      FAST  |    2.619(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<3>     |   -0.097(R)|      FAST  |    2.706(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<4>     |   -0.075(R)|      FAST  |    2.688(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<5>     |   -0.071(R)|      FAST  |    2.699(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<6>     |    0.079(R)|      FAST  |    2.470(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<7>     |    0.070(R)|      FAST  |    2.480(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<8>     |    0.802(R)|      FAST  |    2.091(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<9>     |    0.716(R)|      FAST  |    2.157(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<10>    |    0.032(R)|      FAST  |    2.564(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<11>    |    0.157(R)|      FAST  |    2.372(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<12>    |    1.258(R)|      FAST  |    0.988(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<13>    |    0.138(R)|      FAST  |    2.421(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<14>    |    0.171(R)|      FAST  |    2.377(R)|      SLOW  |clk_in_BUFGP      |   0.000|
D_in<15>    |    0.215(R)|      FAST  |    2.318(R)|      SLOW  |clk_in_BUFGP      |   0.000|
reset       |    0.130(R)|      FAST  |    2.018(R)|      SLOW  |clk_in_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        13.463(R)|      SLOW  |         4.679(R)|      FAST  |clk_in_BUFGP      |   0.000|
b           |        13.626(R)|      SLOW  |         4.803(R)|      FAST  |clk_in_BUFGP      |   0.000|
c           |        13.499(R)|      SLOW  |         4.523(R)|      FAST  |clk_in_BUFGP      |   0.000|
d           |        13.590(R)|      SLOW  |         4.625(R)|      FAST  |clk_in_BUFGP      |   0.000|
e           |        13.302(R)|      SLOW  |         4.388(R)|      FAST  |clk_in_BUFGP      |   0.000|
f           |        13.393(R)|      SLOW  |         4.564(R)|      FAST  |clk_in_BUFGP      |   0.000|
g           |        13.383(R)|      SLOW  |         4.476(R)|      FAST  |clk_in_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.941|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 12 14:35:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 671 MB



