// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="downconvert_ip_downconvert_ip,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045-ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.387000,HLS_SYN_LAT=5,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=68,HLS_SYN_LUT=61,HLS_VERSION=2021_2}" *)

module downconvert_ip (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        rst_r,
        clk,
        adc_i,
        adc_q,
        lo_i,
        lo_q,
        bb_i,
        bb_q
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   rst_r;
input   clk;
input  [15:0] adc_i;
input  [15:0] adc_q;
input  [15:0] lo_i;
input  [15:0] lo_q;
output  [15:0] bb_i;
output  [15:0] bb_q;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire  signed [30:0] sext_ln70_fu_90_p1;
reg  signed [30:0] sext_ln70_reg_174;
wire    ap_CS_fsm_state2;
wire  signed [30:0] sext_ln70_1_fu_94_p1;
wire  signed [30:0] sext_ln70_2_fu_98_p1;
reg  signed [30:0] sext_ln70_2_reg_186;
wire  signed [30:0] sext_ln70_3_fu_102_p1;
wire    ap_CS_fsm_state3;
wire  signed [30:0] grp_fu_140_p2;
wire    ap_CS_fsm_state5;
wire  signed [30:0] grp_fu_146_p2;
wire    ap_CS_fsm_state6;
wire  signed [30:0] grp_fu_152_p3;
wire  signed [30:0] grp_fu_160_p3;
wire   [0:0] select_ln18_fu_124_p0;
wire   [15:0] trunc_ln70_1_fu_115_p4;
wire   [0:0] select_ln18_1_fu_132_p0;
wire   [15:0] trunc_ln_fu_106_p4;
wire  signed [15:0] grp_fu_140_p1;
wire  signed [15:0] grp_fu_146_p1;
wire  signed [15:0] grp_fu_152_p0;
wire  signed [15:0] grp_fu_152_p1;
wire  signed [15:0] grp_fu_160_p0;
wire  signed [15:0] grp_fu_160_p1;
reg   [5:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
end

downconvert_ip_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lo_i),
    .din1(grp_fu_140_p1),
    .ce(1'b1),
    .dout(grp_fu_140_p2)
);

downconvert_ip_mul_mul_16s_16s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_mul_16s_16s_31_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lo_q),
    .din1(grp_fu_146_p1),
    .ce(1'b1),
    .dout(grp_fu_146_p2)
);

downconvert_ip_mac_mulsub_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16s_31s_31_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_152_p0),
    .din1(grp_fu_152_p1),
    .din2(grp_fu_140_p2),
    .ce(1'b1),
    .dout(grp_fu_152_p3)
);

downconvert_ip_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_160_p0),
    .din1(grp_fu_160_p1),
    .din2(grp_fu_146_p2),
    .ce(1'b1),
    .dout(grp_fu_160_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sext_ln70_2_reg_186 <= sext_ln70_2_fu_98_p1;
        sext_ln70_reg_174 <= sext_ln70_fu_90_p1;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign bb_i = ((select_ln18_1_fu_132_p0[0:0] == 1'b1) ? 16'd0 : trunc_ln_fu_106_p4);

assign bb_q = ((select_ln18_fu_124_p0[0:0] == 1'b1) ? 16'd0 : trunc_ln70_1_fu_115_p4);

assign grp_fu_140_p1 = sext_ln70_1_fu_94_p1;

assign grp_fu_146_p1 = sext_ln70_1_fu_94_p1;

assign grp_fu_152_p0 = sext_ln70_2_reg_186;

assign grp_fu_152_p1 = sext_ln70_3_fu_102_p1;

assign grp_fu_160_p0 = sext_ln70_reg_174;

assign grp_fu_160_p1 = sext_ln70_3_fu_102_p1;

assign select_ln18_1_fu_132_p0 = rst_r;

assign select_ln18_fu_124_p0 = rst_r;

assign sext_ln70_1_fu_94_p1 = $signed(adc_i);

assign sext_ln70_2_fu_98_p1 = $signed(lo_q);

assign sext_ln70_3_fu_102_p1 = $signed(adc_q);

assign sext_ln70_fu_90_p1 = $signed(lo_i);

assign trunc_ln70_1_fu_115_p4 = {{grp_fu_160_p3[30:15]}};

assign trunc_ln_fu_106_p4 = {{grp_fu_152_p3[30:15]}};

endmodule //downconvert_ip
