{
 "Files" : [
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/a100t_cape/NeoGeo_MiST.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/a100t_cape/pll_mist.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/arcade_inputs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/cdda_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/cofi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/data_io.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/ide.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/ide_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/mist_video.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/osd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/rgb2ypbpr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/scandoubler.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/sd_card.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/user_io.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/C43.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/bd3.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fd2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fd3.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fd4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fdm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fdp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fdr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fds.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fds16bit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fjd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fs1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fs2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/fs3.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cells/lt4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/FX68K/fx68k.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/FX68K/fx68kAlu.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/FX68K/uaddrPla.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/cpu_68k.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/cpu_z80.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/c1_inputs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/c1_regs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/c1_wait.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/clocks.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/com.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_c1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_d0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_e0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_f0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_g0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_pvc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/neo_sma.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/pcm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/register.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/resetp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/syslatch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/upd4990.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/watchdog.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/z80ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/io_sync/zmc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_acc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_cnt.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_comb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_dbrom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_drvA.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_drvB.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_dt.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcm_gain.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcma_lut.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcmb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcmb_cnt.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcmb_gain.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_adpcmb_interpol.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/adpcm/jt10_cen_burst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_comb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_decim.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_fm_uprate.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_genmix.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_interpol.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/hdl/mixer/jt12_mixer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_cen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_eg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_exp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/jt12/jt49/hdl/jt49_noise.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/backup.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/ddram.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/dpram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/memcard.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/sdram.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/sdram_2w_cl2.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/sdram_4w_cl3.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/mem/sdram_mux.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/neogeo_top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/autoanim.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/fast_cycle.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/hshrink.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/irq.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/linebuffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/lspc2_a2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/lspc2_clk.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/lspc_regs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/lspc_timer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/neo_273.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/neo_b1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/neo_cmc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/neo_zmc2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/slow_cycle.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/videosync.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/video_sync/zmc2_dot.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/interrupt_controller.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/io_ps2_com.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/jtag_uart.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/simple_uart.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/spi_controller.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/substitute_mcu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/controller/timer_controller.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/DeMiSTify/firmware/controller_rom.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/a100t_cape/a100t_cape_top.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/a100t_cape/demistify_config_pkg.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/firmware/controller_rom1_word.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/firmware/controller_rom2_word.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/dac.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/mist/mist-modules/mist.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/GBse.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T8080se.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80_ALU.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80_MCode.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80_Pack.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80_Reg.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80a.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80as.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80pa.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80s.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80se.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/rtl/cpu/T80/T80sed.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/jordi/Documents/Coding/Github/xilinx_stuff/NeoGeo_FPGA/gowin/fpga_project/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}