<def f='llvm/llvm/include/llvm/Support/AMDGPUMetadata.h' l='257' ll='304'/>
<size>40</size>
<doc f='llvm/llvm/include/llvm/Support/AMDGPUMetadata.h' l='256'>/// In-memory representation of kernel code properties metadata.</doc>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mKernargSegmentSize' o='0' t='uint64_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mGroupSegmentFixedSize' o='64' t='uint32_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mPrivateSegmentFixedSize' o='96' t='uint32_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mKernargSegmentAlign' o='128' t='uint32_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mWavefrontSize' o='160' t='uint32_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mNumSGPRs' o='192' t='uint16_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mNumVGPRs' o='208' t='uint16_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mMaxFlatWorkGroupSize' o='224' t='uint32_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mIsDynamicCallStack' o='256' t='bool'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mIsXNACKEnabled' o='264' t='bool'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mNumSpilledSGPRs' o='272' t='uint16_t'/>
<mbr r='llvm::AMDGPU::HSAMD::Kernel::CodeProps::Metadata::mNumSpilledVGPRs' o='288' t='uint16_t'/>
<fun r='_ZN4llvm6AMDGPU5HSAMD6Kernel9CodeProps8MetadataC1Ev'/>
<fun r='_ZNK4llvm6AMDGPU5HSAMD6Kernel9CodeProps8Metadata5emptyEv'/>
<fun r='_ZNK4llvm6AMDGPU5HSAMD6Kernel9CodeProps8Metadata8notEmptyEv'/>
