{"Maurice V. Wilkes": [0, ["Size, Power, and Speed", ["Maurice V. Wilkes"], "https://doi.org/10.1145/800046.801631", "isca", 1983]], "Wolfgang K. Giloi": [0, ["Towards a Taxonomy of Computer Architecture Based on the Machine Data Type View", ["Wolfgang K. Giloi"], "https://doi.org/10.1145/800046.801632", "isca", 1983], ["Hierarchical Function Distribution - A Design Principle for Advanced Multicomputer Architectures", ["Wolfgang K. Giloi", "Peter M. Behr"], "https://doi.org/10.1145/800046.801669", "isca", 1983]], "Algirdas Avizienis": [0, ["Frameworks for a Taxonomy of Fault-Tolerance Attributes in Computer Systems", ["Algirdas Avizienis"], "https://doi.org/10.1145/800046.801633", "isca", 1983]], "Bjorn Pehrson": [0, ["Caddie - An Interactive Design Environment", ["Bjorn Pehrson", "Joachim Parrow"], "https://doi.org/10.1145/800046.801634", "isca", 1983]], "Joachim Parrow": [0, ["Caddie - An Interactive Design Environment", ["Bjorn Pehrson", "Joachim Parrow"], "https://doi.org/10.1145/800046.801634", "isca", 1983]], "Subrata Dasgupta": [0, ["On the Verification of Computer Architectures Using an Architecture Description Language", ["Subrata Dasgupta"], "https://doi.org/10.1145/800046.801635", "isca", 1983]], "Richard M. King": [0, ["Research on Synthesis of Concurrent Computing Systems", ["Richard M. King"], "https://doi.org/10.1145/800046.801636", "isca", 1983]], "Allan L. Fisher": [0, ["Architecture of the PSC: A Programmable Systolic Chip", ["Allan L. Fisher", "H. T. Kung", "Louis Monier", "Yasunori Dohi"], "https://doi.org/10.1145/800046.801637", "isca", 1983], ["Synchronizing Large VLSI Processor Arrays", ["Allan L. Fisher", "H. T. Kung"], "https://doi.org/10.1145/800046.801638", "isca", 1983]], "H. T. Kung": [0, ["Architecture of the PSC: A Programmable Systolic Chip", ["Allan L. Fisher", "H. T. Kung", "Louis Monier", "Yasunori Dohi"], "https://doi.org/10.1145/800046.801637", "isca", 1983], ["Synchronizing Large VLSI Processor Arrays", ["Allan L. Fisher", "H. T. Kung"], "https://doi.org/10.1145/800046.801638", "isca", 1983]], "Louis Monier": [0, ["Architecture of the PSC: A Programmable Systolic Chip", ["Allan L. Fisher", "H. T. Kung", "Louis Monier", "Yasunori Dohi"], "https://doi.org/10.1145/800046.801637", "isca", 1983]], "Yasunori Dohi": [0, ["Architecture of the PSC: A Programmable Systolic Chip", ["Allan L. Fisher", "H. T. Kung", "Louis Monier", "Yasunori Dohi"], "https://doi.org/10.1145/800046.801637", "isca", 1983]], "Robert A. Wagner": [0, ["The Boolean Vector Machine [BVM]", ["Robert A. Wagner"], "https://doi.org/10.1145/800046.801639", "isca", 1983]], "Maurizio A. Bonuccelli": [0, ["A VLSI Tree Machine for Relational Data Bases", ["Maurizio A. Bonuccelli", "Elena Lodi", "Fabrizio Luccio", "Piero Maestrini", "Linda Pagli"], "https://doi.org/10.1145/800046.801640", "isca", 1983]], "Elena Lodi": [0, ["A VLSI Tree Machine for Relational Data Bases", ["Maurizio A. Bonuccelli", "Elena Lodi", "Fabrizio Luccio", "Piero Maestrini", "Linda Pagli"], "https://doi.org/10.1145/800046.801640", "isca", 1983]], "Fabrizio Luccio": [0, ["A VLSI Tree Machine for Relational Data Bases", ["Maurizio A. Bonuccelli", "Elena Lodi", "Fabrizio Luccio", "Piero Maestrini", "Linda Pagli"], "https://doi.org/10.1145/800046.801640", "isca", 1983]], "Piero Maestrini": [0, ["A VLSI Tree Machine for Relational Data Bases", ["Maurizio A. Bonuccelli", "Elena Lodi", "Fabrizio Luccio", "Piero Maestrini", "Linda Pagli"], "https://doi.org/10.1145/800046.801640", "isca", 1983]], "Linda Pagli": [0, ["A VLSI Tree Machine for Relational Data Bases", ["Maurizio A. Bonuccelli", "Elena Lodi", "Fabrizio Luccio", "Piero Maestrini", "Linda Pagli"], "https://doi.org/10.1145/800046.801640", "isca", 1983]], "L. J. Caluwaerts": [0, ["Implementing Streams on a Data Flow Computer System With Paged Memory", ["L. J. Caluwaerts", "J. Debacker", "J. A. Peperstraete"], "https://doi.org/10.1145/800046.801641", "isca", 1983]], "J. Debacker": [0, ["Implementing Streams on a Data Flow Computer System With Paged Memory", ["L. J. Caluwaerts", "J. Debacker", "J. A. Peperstraete"], "https://doi.org/10.1145/800046.801641", "isca", 1983]], "J. A. Peperstraete": [0, ["Implementing Streams on a Data Flow Computer System With Paged Memory", ["L. J. Caluwaerts", "J. Debacker", "J. A. Peperstraete"], "https://doi.org/10.1145/800046.801641", "isca", 1983]], "Joseph E. Requa": [0, ["The Piecewise Data Flow Architecture Control Flow and Register Management", ["Joseph E. Requa"], "https://doi.org/10.1145/800046.801642", "isca", 1983]], "Mario Tokoro": [0, ["On the Working Set Concept for Data-Flow Machines", ["Mario Tokoro", "J. R. Jagannathan", "Hideki Sunahara"], "https://doi.org/10.1145/800046.801643", "isca", 1983]], "J. R. Jagannathan": [0, ["On the Working Set Concept for Data-Flow Machines", ["Mario Tokoro", "J. R. Jagannathan", "Hideki Sunahara"], "https://doi.org/10.1145/800046.801643", "isca", 1983]], "Hideki Sunahara": [0, ["On the Working Set Concept for Data-Flow Machines", ["Mario Tokoro", "J. R. Jagannathan", "Hideki Sunahara"], "https://doi.org/10.1145/800046.801643", "isca", 1983]], "R. W. Marczynski": [0, ["A Data Driven System Based on a Microprogrammed Processor Module", ["R. W. Marczynski", "J. Milewski"], "https://doi.org/10.1145/800046.801644", "isca", 1983]], "J. Milewski": [0, ["A Data Driven System Based on a Microprogrammed Processor Module", ["R. W. Marczynski", "J. Milewski"], "https://doi.org/10.1145/800046.801644", "isca", 1983]], "David A. Patterson": [0, ["Architecture of a VLSI Instruction Cache for a RISC", ["David A. Patterson", "Phil Garrison", "Mark D. Hill", "Dimitris Lioupis", "Chris Nyberg", "Tim Sippel", "Korbin Van Dyke"], "https://doi.org/10.1145/800046.801645", "isca", 1983]], "Phil Garrison": [0, ["Architecture of a VLSI Instruction Cache for a RISC", ["David A. Patterson", "Phil Garrison", "Mark D. Hill", "Dimitris Lioupis", "Chris Nyberg", "Tim Sippel", "Korbin Van Dyke"], "https://doi.org/10.1145/800046.801645", "isca", 1983]], "Mark D. Hill": [0, ["Architecture of a VLSI Instruction Cache for a RISC", ["David A. Patterson", "Phil Garrison", "Mark D. Hill", "Dimitris Lioupis", "Chris Nyberg", "Tim Sippel", "Korbin Van Dyke"], "https://doi.org/10.1145/800046.801645", "isca", 1983]], "Dimitris Lioupis": [0, ["Architecture of a VLSI Instruction Cache for a RISC", ["David A. Patterson", "Phil Garrison", "Mark D. Hill", "Dimitris Lioupis", "Chris Nyberg", "Tim Sippel", "Korbin Van Dyke"], "https://doi.org/10.1145/800046.801645", "isca", 1983]], "Chris Nyberg": [0, ["Architecture of a VLSI Instruction Cache for a RISC", ["David A. Patterson", "Phil Garrison", "Mark D. Hill", "Dimitris Lioupis", "Chris Nyberg", "Tim Sippel", "Korbin Van Dyke"], "https://doi.org/10.1145/800046.801645", "isca", 1983]], "Tim Sippel": [0, ["Architecture of a VLSI Instruction Cache for a RISC", ["David A. Patterson", "Phil Garrison", "Mark D. Hill", "Dimitris Lioupis", "Chris Nyberg", "Tim Sippel", "Korbin Van Dyke"], "https://doi.org/10.1145/800046.801645", "isca", 1983]], "Korbin Van Dyke": [0, ["Architecture of a VLSI Instruction Cache for a RISC", ["David A. Patterson", "Phil Garrison", "Mark D. Hill", "Dimitris Lioupis", "Chris Nyberg", "Tim Sippel", "Korbin Van Dyke"], "https://doi.org/10.1145/800046.801645", "isca", 1983]], "Phil C. C. Yeh": [0, ["Performance of Shared Cache for Parallel-Pipelined Computer Systems", ["Phil C. C. Yeh", "Janak H. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/800046.801646", "isca", 1983]], "Janak H. Patel": [0, ["Performance of Shared Cache for Parallel-Pipelined Computer Systems", ["Phil C. C. Yeh", "Janak H. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/800046.801646", "isca", 1983]], "Edward S. Davidson": [0, ["Performance of Shared Cache for Parallel-Pipelined Computer Systems", ["Phil C. C. Yeh", "Janak H. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/800046.801646", "isca", 1983]], "James R. Goodman": [0, ["Using Cache Memory to Reduce Processor-Memory Traffic", ["James R. Goodman"], "https://doi.org/10.1145/800046.801647", "isca", 1983], ["A Study of Instruction Cache Organizations and Replacement Policies", ["James E. Smith", "James R. Goodman"], "https://doi.org/10.1145/800046.801648", "isca", 1983]], "James E. Smith": [0, ["A Study of Instruction Cache Organizations and Replacement Policies", ["James E. Smith", "James R. Goodman"], "https://doi.org/10.1145/800046.801648", "isca", 1983]], "Joseph A. Fisher": [0, ["Very Long Instruction Word Architectures and the ELI-512", ["Joseph A. Fisher"], "https://doi.org/10.1145/800046.801649", "isca", 1983]], "Shinji Tomita": [0, ["A User-Microprogrammable, Local Host Computer With Low-Level Parallelism", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiaki Kitamura", "Toshiyuki Nakata", "Hiroshi Hagiwara"], "https://doi.org/10.1145/800046.801650", "isca", 1983]], "Kiyoshi Shibayama": [0, ["A User-Microprogrammable, Local Host Computer With Low-Level Parallelism", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiaki Kitamura", "Toshiyuki Nakata", "Hiroshi Hagiwara"], "https://doi.org/10.1145/800046.801650", "isca", 1983]], "Toshiaki Kitamura": [0, ["A User-Microprogrammable, Local Host Computer With Low-Level Parallelism", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiaki Kitamura", "Toshiyuki Nakata", "Hiroshi Hagiwara"], "https://doi.org/10.1145/800046.801650", "isca", 1983]], "Toshiyuki Nakata": [0, ["A User-Microprogrammable, Local Host Computer With Low-Level Parallelism", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiaki Kitamura", "Toshiyuki Nakata", "Hiroshi Hagiwara"], "https://doi.org/10.1145/800046.801650", "isca", 1983]], "Hiroshi Hagiwara": [0, ["A User-Microprogrammable, Local Host Computer With Low-Level Parallelism", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiaki Kitamura", "Toshiyuki Nakata", "Hiroshi Hagiwara"], "https://doi.org/10.1145/800046.801650", "isca", 1983]], "Richard H. Gumpertz": [0, ["Combining Tags With Error Codes", ["Richard H. Gumpertz"], "https://doi.org/10.1145/800046.801651", "isca", 1983]], "Young Gil Park": [0.9996067434549332, ["Fault Diagnosis of Bit-Slice Processor", ["Young Gil Park", "Jung Wan Cho"], "https://doi.org/10.1145/800046.801652", "isca", 1983]], "Jung Wan Cho": [0.9657447934150696, ["Fault Diagnosis of Bit-Slice Processor", ["Young Gil Park", "Jung Wan Cho"], "https://doi.org/10.1145/800046.801652", "isca", 1983]], "Miguel Angel Fiol": [0, ["Line Digraph Iterations and the (d,k) Problem for Directed Graphs", ["Miguel Angel Fiol", "Ignacio Alegre", "J. Luis A. Yebra"], "https://doi.org/10.1145/800046.801653", "isca", 1983]], "Ignacio Alegre": [0, ["Line Digraph Iterations and the (d,k) Problem for Directed Graphs", ["Miguel Angel Fiol", "Ignacio Alegre", "J. Luis A. Yebra"], "https://doi.org/10.1145/800046.801653", "isca", 1983]], "J. Luis A. Yebra": [0, ["Line Digraph Iterations and the (d,k) Problem for Directed Graphs", ["Miguel Angel Fiol", "Ignacio Alegre", "J. Luis A. Yebra"], "https://doi.org/10.1145/800046.801653", "isca", 1983]], "Eli Opper": [0, ["Resource Allocation in Rectangular CC-Banyans", ["Eli Opper", "Miroslaw Malek", "G. Jack Lipovski"], "https://doi.org/10.1145/800046.801654", "isca", 1983]], "Miroslaw Malek": [0, ["Resource Allocation in Rectangular CC-Banyans", ["Eli Opper", "Miroslaw Malek", "G. Jack Lipovski"], "https://doi.org/10.1145/800046.801654", "isca", 1983]], "G. Jack Lipovski": [0, ["Resource Allocation in Rectangular CC-Banyans", ["Eli Opper", "Miroslaw Malek", "G. Jack Lipovski"], "https://doi.org/10.1145/800046.801654", "isca", 1983]], "Frantisek Sovis": [0, ["Uniform Theory of the Shuffle-Exchange Type Permutation Networks", ["Frantisek Sovis"], "https://doi.org/10.1145/800046.801655", "isca", 1983]], "Vason P. Srini": [0, ["Analysis of Cray-1S Architecture", ["Vason P. Srini", "Jorge F. Asenjo"], "https://doi.org/10.1145/800046.801656", "isca", 1983]], "Jorge F. Asenjo": [0, ["Analysis of Cray-1S Architecture", ["Vason P. Srini", "Jorge F. Asenjo"], "https://doi.org/10.1145/800046.801656", "isca", 1983]], "Harry F. Jordan": [0, ["Performance Measurements on HEP - A Pipelined MIMD Computer", ["Harry F. Jordan"], "https://doi.org/10.1145/800046.801657", "isca", 1983]], "Hideharu Amano": [0, ["(SM)2: Sparse Matrix Solving Machine", ["Hideharu Amano", "Takaichi Yoshida", "Hideo Aiso"], "https://doi.org/10.1145/800046.801658", "isca", 1983]], "Takaichi Yoshida": [0, ["(SM)2: Sparse Matrix Solving Machine", ["Hideharu Amano", "Takaichi Yoshida", "Hideo Aiso"], "https://doi.org/10.1145/800046.801658", "isca", 1983]], "Hideo Aiso": [0, ["(SM)2: Sparse Matrix Solving Machine", ["Hideharu Amano", "Takaichi Yoshida", "Hideo Aiso"], "https://doi.org/10.1145/800046.801658", "isca", 1983]], "R. Kalyana Krishnan": [0, ["An Experimental System for Computer Science Instruction", ["R. Kalyana Krishnan", "A. K. Rajasekar", "C. S. Moghe"], "https://doi.org/10.1145/800046.801659", "isca", 1983]], "A. K. Rajasekar": [0, ["An Experimental System for Computer Science Instruction", ["R. Kalyana Krishnan", "A. K. Rajasekar", "C. S. Moghe"], "https://doi.org/10.1145/800046.801659", "isca", 1983]], "C. S. Moghe": [0, ["An Experimental System for Computer Science Instruction", ["R. Kalyana Krishnan", "A. K. Rajasekar", "C. S. Moghe"], "https://doi.org/10.1145/800046.801659", "isca", 1983]], "Klaus Kronlof": [0, ["Execution Control and Memory Management of a Data Flow Signal Processor", ["Klaus Kronlof"], "https://doi.org/10.1145/800046.801660", "isca", 1983]], "Masasuke Kishi": [0, ["DDDP: A Distributed Data Driven Processor", ["Masasuke Kishi", "Hiroshi Yasuhara", "Yasusuke Kawamura"], "https://doi.org/10.1145/800046.801661", "isca", 1983]], "Hiroshi Yasuhara": [0, ["DDDP: A Distributed Data Driven Processor", ["Masasuke Kishi", "Hiroshi Yasuhara", "Yasusuke Kawamura"], "https://doi.org/10.1145/800046.801661", "isca", 1983]], "Yasusuke Kawamura": [0, ["DDDP: A Distributed Data Driven Processor", ["Masasuke Kishi", "Hiroshi Yasuhara", "Yasusuke Kawamura"], "https://doi.org/10.1145/800046.801661", "isca", 1983]], "Naohisa Takahashi": [0, ["A Data Flow Processor Array System: Design and Analysis", ["Naohisa Takahashi", "Makoto Amamiya"], "https://doi.org/10.1145/800046.801662", "isca", 1983]], "Makoto Amamiya": [0, ["A Data Flow Processor Array System: Design and Analysis", ["Naohisa Takahashi", "Makoto Amamiya"], "https://doi.org/10.1145/800046.801662", "isca", 1983]], "Kenneth A. Pier": [0, ["A Retrospective on the Dorado, A High-Performance Personal Computer", ["Kenneth A. Pier"], "https://doi.org/10.1145/800046.801663", "isca", 1983]], "Robert J. Dugan": [0, ["System/370 Extended Architecture: A Program View of the Channel Subsystem", ["Robert J. Dugan"], "https://doi.org/10.1145/800046.801664", "isca", 1983]], "Richard L. Norton": [0, ["Adaptive Interpretation as a Means of Exploiting Complex Instruction Sets", ["Richard L. Norton", "Jacob A. Abraham"], "https://doi.org/10.1145/800046.801665", "isca", 1983]], "Jacob A. Abraham": [0, ["Adaptive Interpretation as a Means of Exploiting Complex Instruction Sets", ["Richard L. Norton", "Jacob A. Abraham"], "https://doi.org/10.1145/800046.801665", "isca", 1983], ["Concurrent Error Detection in VLSI Interconnection Networks", ["W. Kent Fuchs", "Jacob A. Abraham", "Kuang-Hua Huang"], "https://doi.org/10.1145/800046.801668", "isca", 1983]], "Manoj Kumar": [0, ["Switching Strategies in a Class of Packet Switching Networks", ["Manoj Kumar", "Daniel M. Dias", "J. Robert Jump"], "https://doi.org/10.1145/800046.801666", "isca", 1983]], "Daniel M. Dias": [0, ["Switching Strategies in a Class of Packet Switching Networks", ["Manoj Kumar", "Daniel M. Dias", "J. Robert Jump"], "https://doi.org/10.1145/800046.801666", "isca", 1983]], "J. Robert Jump": [0, ["Switching Strategies in a Class of Packet Switching Networks", ["Manoj Kumar", "Daniel M. Dias", "J. Robert Jump"], "https://doi.org/10.1145/800046.801666", "isca", 1983]], "Benjamin W. Wah": [0, ["A Comparative Study of Distributed Resource Sharing on Multiprocessors", ["Benjamin W. Wah"], "https://doi.org/10.1145/800046.801667", "isca", 1983]], "W. Kent Fuchs": [0, ["Concurrent Error Detection in VLSI Interconnection Networks", ["W. Kent Fuchs", "Jacob A. Abraham", "Kuang-Hua Huang"], "https://doi.org/10.1145/800046.801668", "isca", 1983]], "Kuang-Hua Huang": [0, ["Concurrent Error Detection in VLSI Interconnection Networks", ["W. Kent Fuchs", "Jacob A. Abraham", "Kuang-Hua Huang"], "https://doi.org/10.1145/800046.801668", "isca", 1983]], "Peter M. Behr": [0, ["Hierarchical Function Distribution - A Design Principle for Advanced Multicomputer Architectures", ["Wolfgang K. Giloi", "Peter M. Behr"], "https://doi.org/10.1145/800046.801669", "isca", 1983]], "Luigi Stringa": [0, ["EMMA: An Industrial Experience on Large Multiprocessing Architectures", ["Luigi Stringa"], "https://doi.org/10.1145/800046.801670", "isca", 1983]], "Lars Philipson": [0, ["A Communication Structure for a Multiprocessor Computer with Distributed Global Memory", ["Lars Philipson", "Bo Nilsson", "Bjorn Breidegard"], "https://doi.org/10.1145/800046.801671", "isca", 1983]], "Bo Nilsson": [0, ["A Communication Structure for a Multiprocessor Computer with Distributed Global Memory", ["Lars Philipson", "Bo Nilsson", "Bjorn Breidegard"], "https://doi.org/10.1145/800046.801671", "isca", 1983]], "Bjorn Breidegard": [0, ["A Communication Structure for a Multiprocessor Computer with Distributed Global Memory", ["Lars Philipson", "Bo Nilsson", "Bjorn Breidegard"], "https://doi.org/10.1145/800046.801671", "isca", 1983]], "Hiromu Hayashi": [0, ["ALPHA: A High-Performance LISP Machine Equipped with a New Stack Structure and Garbage Collection System", ["Hiromu Hayashi", "Akira Hattori", "Haruo Akimoto"], "https://doi.org/10.1145/800046.801672", "isca", 1983]], "Akira Hattori": [0, ["ALPHA: A High-Performance LISP Machine Equipped with a New Stack Structure and Garbage Collection System", ["Hiromu Hayashi", "Akira Hattori", "Haruo Akimoto"], "https://doi.org/10.1145/800046.801672", "isca", 1983]], "Haruo Akimoto": [0, ["ALPHA: A High-Performance LISP Machine Equipped with a New Stack Structure and Garbage Collection System", ["Hiromu Hayashi", "Akira Hattori", "Haruo Akimoto"], "https://doi.org/10.1145/800046.801672", "isca", 1983]], "Shinji Umeyama": [0, ["A Parallel Execution Model of Logic Programs", ["Shinji Umeyama", "Koichiro Tamura"], "https://doi.org/10.1145/800046.801673", "isca", 1983]], "Koichiro Tamura": [0, ["A Parallel Execution Model of Logic Programs", ["Shinji Umeyama", "Koichiro Tamura"], "https://doi.org/10.1145/800046.801673", "isca", 1983]], "Claudia Schmittgen": [0, ["A System Architecture for the Concurrent Evaluation of Applicative Program Expressions", ["Claudia Schmittgen", "Werner E. Kluge"], "https://doi.org/10.1145/800046.801674", "isca", 1983]], "Werner E. Kluge": [0, ["A System Architecture for the Concurrent Evaluation of Applicative Program Expressions", ["Claudia Schmittgen", "Werner E. Kluge"], "https://doi.org/10.1145/800046.801674", "isca", 1983]], "Yoshinori Yamaguchi": [0, ["A Performance Evaluation of a Lisp-Based Data-Driven Machine (EM-3)", ["Yoshinori Yamaguchi", "Kenji Toda", "Toshitsugu Yuba"], "https://doi.org/10.1145/800046.801675", "isca", 1983]], "Kenji Toda": [0, ["A Performance Evaluation of a Lisp-Based Data-Driven Machine (EM-3)", ["Yoshinori Yamaguchi", "Kenji Toda", "Toshitsugu Yuba"], "https://doi.org/10.1145/800046.801675", "isca", 1983]], "Toshitsugu Yuba": [0, ["A Performance Evaluation of a Lisp-Based Data-Driven Machine (EM-3)", ["Yoshinori Yamaguchi", "Kenji Toda", "Toshitsugu Yuba"], "https://doi.org/10.1145/800046.801675", "isca", 1983]], "Steven L. Tanimoto": [0, ["A Pyramidal Approach to Parallel Processing", ["Steven L. Tanimoto"], "https://doi.org/10.1145/800046.801676", "isca", 1983]], "Gerard Gaillat": [0, ["The Design of a Parallel Processor for Image Processing On-Board Satellites: An Application Oriented Approach", ["Gerard Gaillat"], "https://doi.org/10.1145/800046.801677", "isca", 1983]], "Hitoshi Nishimura": [0, ["LINKS-1: A Parallel Pipelined Multimicrocomputer System for Image Creation", ["Hitoshi Nishimura", "Hiroshi Ohno", "Toru Kawata", "Isao Shirakawa", "Koichi Omura"], "https://doi.org/10.1145/800046.801678", "isca", 1983]], "Hiroshi Ohno": [0, ["LINKS-1: A Parallel Pipelined Multimicrocomputer System for Image Creation", ["Hitoshi Nishimura", "Hiroshi Ohno", "Toru Kawata", "Isao Shirakawa", "Koichi Omura"], "https://doi.org/10.1145/800046.801678", "isca", 1983]], "Toru Kawata": [0, ["LINKS-1: A Parallel Pipelined Multimicrocomputer System for Image Creation", ["Hitoshi Nishimura", "Hiroshi Ohno", "Toru Kawata", "Isao Shirakawa", "Koichi Omura"], "https://doi.org/10.1145/800046.801678", "isca", 1983]], "Isao Shirakawa": [0, ["LINKS-1: A Parallel Pipelined Multimicrocomputer System for Image Creation", ["Hitoshi Nishimura", "Hiroshi Ohno", "Toru Kawata", "Isao Shirakawa", "Koichi Omura"], "https://doi.org/10.1145/800046.801678", "isca", 1983]], "Koichi Omura": [0, ["LINKS-1: A Parallel Pipelined Multimicrocomputer System for Image Creation", ["Hitoshi Nishimura", "Hiroshi Ohno", "Toru Kawata", "Isao Shirakawa", "Koichi Omura"], "https://doi.org/10.1145/800046.801678", "isca", 1983]], "T. Ericsson": [0, ["LIPP-A SIMD Multiprocessor Architecture for Image Processing", ["T. Ericsson", "Per-Erik Danielsson"], "https://doi.org/10.1145/800046.801679", "isca", 1983]], "Per-Erik Danielsson": [0, ["LIPP-A SIMD Multiprocessor Architecture for Image Processing", ["T. Ericsson", "Per-Erik Danielsson"], "https://doi.org/10.1145/800046.801679", "isca", 1983]], "Philip C. Treleaven": [0, ["The New Generation of Computer Architecture", ["Philip C. Treleaven"], "https://doi.org/10.1145/800046.801680", "isca", 1983]], "Shunichi Uchida": [0, ["Inference Machine: From Sequential to Paralle", ["Shunichi Uchida"], "https://doi.org/10.1145/800046.801681", "isca", 1983]], "Tohru Moto-Oka": [0, ["Overview to the Fifth Generation Computer System Project", ["Tohru Moto-Oka"], "https://doi.org/10.1145/800046.801682", "isca", 1983]], "Kunio Murakami": [0, ["A Relational Data Base Machine: First Step to Knowledge Base Machine", ["Kunio Murakami", "Takeo Kakuta", "Nobuyoshi Miyazaki", "Shigeki Shibayama", "Haruo Yokota"], "https://doi.org/10.1145/800046.801683", "isca", 1983]], "Takeo Kakuta": [0, ["A Relational Data Base Machine: First Step to Knowledge Base Machine", ["Kunio Murakami", "Takeo Kakuta", "Nobuyoshi Miyazaki", "Shigeki Shibayama", "Haruo Yokota"], "https://doi.org/10.1145/800046.801683", "isca", 1983]], "Nobuyoshi Miyazaki": [0, ["A Relational Data Base Machine: First Step to Knowledge Base Machine", ["Kunio Murakami", "Takeo Kakuta", "Nobuyoshi Miyazaki", "Shigeki Shibayama", "Haruo Yokota"], "https://doi.org/10.1145/800046.801683", "isca", 1983]], "Shigeki Shibayama": [0, ["A Relational Data Base Machine: First Step to Knowledge Base Machine", ["Kunio Murakami", "Takeo Kakuta", "Nobuyoshi Miyazaki", "Shigeki Shibayama", "Haruo Yokota"], "https://doi.org/10.1145/800046.801683", "isca", 1983]], "Haruo Yokota": [0, ["A Relational Data Base Machine: First Step to Knowledge Base Machine", ["Kunio Murakami", "Takeo Kakuta", "Nobuyoshi Miyazaki", "Shigeki Shibayama", "Haruo Yokota"], "https://doi.org/10.1145/800046.801683", "isca", 1983]], "Arvind": [0, ["A Critique of Multiprocessing von Neumann Style", ["Arvind", "Robert A. Iannucci"], "https://doi.org/10.1145/800046.801684", "isca", 1983]], "Robert A. Iannucci": [0, ["A Critique of Multiprocessing von Neumann Style", ["Arvind", "Robert A. Iannucci"], "https://doi.org/10.1145/800046.801684", "isca", 1983]]}