#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 27 20:01:54 2021
# Process ID: 24188
# Current directory: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18356 C:\Users\lucetre\Documents\semester\21s-hardware-system-design\Project\Project_V0\Project_V0.xpr
# Log file: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/vivado.log
# Journal file: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myip_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 758.031 ; gain = 155.352
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP'.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 27 20:04:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/lucetre/documents/semester/21s-hardware-system-design/project/project_v0/project_v0.tmp/myip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1858.273 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1858.273 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 27 20:07:11 2021...
