0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab10/Lab10_7seg_TDM/Lab10_7seg_TDM.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab10/Lab10_7seg_TDM/Lab10_7seg_TDM.srcs/sim_1/new/counter_test.sv,1586453863,systemVerilog,,,,counter_test,,,,,,,,
C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab10/Lab10_7seg_TDM/Lab10_7seg_TDM.srcs/sources_1/new/counter.sv,1586400210,systemVerilog,,C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab10/Lab10_7seg_TDM/Lab10_7seg_TDM.srcs/sim_1/new/counter_test.sv,,counter,,,,,,,,
