// Seed: 2065519596
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7
);
  always id_2 <= 1;
  assign id_3 = id_5;
  logic id_8;
  assign id_0 = id_8;
  logic id_9, id_10;
endmodule
module module_1;
  reg id_8;
  assign id_3 = id_4;
  always id_8 <= id_6;
  logic id_9;
endmodule
