<annotationInfo>
<annotationInfo>
<item  id="21" filename="./xfft2real.h" linenumber="84" name="trunc_ln" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="trunc_ln_fu_159_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="22" filename="./xfft2real.h" linenumber="84" name="zext_ln203" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="zext_ln203_fu_169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="23" filename="./xfft2real.h" linenumber="84" name="trunc_ln203" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="trunc_ln203_fu_177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="26" filename="./xfft2real.h" linenumber="84" name="tmp_9" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="tmp_9_fu_183_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="27" filename="./xfft2real.h" linenumber="78" name="i" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="i_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="36" filename="./xfft2real.h" linenumber="84" name="tmp_data_M_imag_V_l" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="descramble_buf_1_M_imag_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="48" filename="./xfft2real.h" linenumber="78" name="icmp_ln78" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_buff" rtlName="icmp_ln78_fu_209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="20" filename="./xfft2real.h" linenumber="87" name="icmp_ln87" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="icmp_ln87_fu_294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="22" filename="./xfft2real.h" linenumber="87" name="i" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="i_fu_300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="28" filename="./xfft2real.h" linenumber="105" name="zext_ln1265" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1265_fu_326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="33" filename="./xfft2real.h" linenumber="91" name="icmp_ln91" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="icmp_ln91_fu_306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="36" filename="./xfft2real.h" linenumber="96" name="trunc_ln96" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln96_fu_312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="37" filename="./xfft2real.h" linenumber="96" name="sub_ln96" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln96_fu_316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="38" filename="./xfft2real.h" linenumber="96" name="zext_ln96" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln96_fu_322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="43" filename="./xfft2real.h" linenumber="96" name="p_Val2_4" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_Val2_4_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="44" filename="./xfft2real.h" linenumber="98" name="rhs_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="rhs_V_fu_348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="45" filename="./xfft2real.h" linenumber="99" name="rhs_V_3" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="rhs_V_3_fu_351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="46" filename="./xfft2real.h" linenumber="98" name="lhs_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="lhs_V_fu_354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="47" filename="./xfft2real.h" linenumber="98" name="ret_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="ret_V_fu_357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="48" filename="./xfft2real.h" linenumber="98" name="zext_ln1148" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1148_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="49" filename="./xfft2real.h" linenumber="101" name="ret_V_3" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="ret_V_3_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="50" filename="./xfft2real.h" linenumber="101" name="zext_ln1148_2" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1148_2_fu_451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="51" filename="./xfft2real.h" linenumber="98" name="tmp" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_reg_995" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="52" filename="./xfft2real.h" linenumber="98" name="sub_ln1148" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_fu_454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="53" filename="./xfft2real.h" linenumber="98" name="trunc_ln1148_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_1_reg_1040" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="54" filename="./xfft2real.h" linenumber="98" name="trunc_ln1148_2" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_2_reg_1000" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="55" filename="./xfft2real.h" linenumber="98" name="sub_ln1148_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_1_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="56" filename="./xfft2real.h" linenumber="98" name="f_M_real_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="f_M_real_V_fu_546_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="57" filename="./xfft2real.h" linenumber="99" name="lhs_V_4" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="lhs_V_4_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="58" filename="./xfft2real.h" linenumber="99" name="ret_V_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="ret_V_1_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="59" filename="./xfft2real.h" linenumber="99" name="zext_ln1148_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1148_1_fu_470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="60" filename="./xfft2real.h" linenumber="100" name="ret_V_2" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="ret_V_2_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="61" filename="./xfft2real.h" linenumber="99" name="tmp_2" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_2_reg_1015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="62" filename="./xfft2real.h" linenumber="99" name="sub_ln1148_2" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_2_fu_473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="63" filename="./xfft2real.h" linenumber="99" name="trunc_ln1148_4" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_4_reg_1045" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="64" filename="./xfft2real.h" linenumber="99" name="trunc_ln1148_5" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_5_reg_1020" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="65" filename="./xfft2real.h" linenumber="99" name="sub_ln1148_3" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_3_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="66" filename="./xfft2real.h" linenumber="99" name="f_M_imag_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="f_M_imag_V_fu_557_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="67" filename="./xfft2real.h" linenumber="100" name="r_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="r_V_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="68" filename="./xfft2real.h" linenumber="100" name="tmp_3" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_3_fu_494_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="69" filename="./xfft2real.h" linenumber="100" name="trunc_ln1148_7" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_7_reg_1025" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="70" filename="./xfft2real.h" linenumber="100" name="sub_ln1148_4" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_4_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="71" filename="./xfft2real.h" linenumber="100" name="trunc_ln1148_8" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_8_fu_507_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="72" filename="./xfft2real.h" linenumber="100" name="select_ln1148_3" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="select_ln1148_3_fu_517_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="73" filename="./xfft2real.h" linenumber="101" name="tmp_4" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_4_reg_1030" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="74" filename="./xfft2real.h" linenumber="101" name="sub_ln1148_5" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_5_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="75" filename="./xfft2real.h" linenumber="101" name="trunc_ln1148_s" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_s_reg_1055" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="76" filename="./xfft2real.h" linenumber="101" name="trunc_ln1148_3" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_3_reg_1035" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="77" filename="./xfft2real.h" linenumber="101" name="sub_ln1148_6" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_6_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="78" filename="./xfft2real.h" linenumber="101" name="select_ln1148_4" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="select_ln1148_4_fu_568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="83" filename="./xfft2real.h" linenumber="106" name="zext_ln1116" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln1116_fu_574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="84" filename="./xfft2real.h" linenumber="106" name="sext_ln1118" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1118_fu_577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="85" filename="./xfft2real.h" linenumber="106" name="r_V_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_muldEe_U8" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="86" filename="./xfft2real.h" linenumber="106" name="sext_ln1118_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1118_1_fu_583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="87" filename="./xfft2real.h" linenumber="106" name="sext_ln1118_2" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1118_2_fu_580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="88" filename="./xfft2real.h" linenumber="106" name="mul_ln1193" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_macfYi_U10" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="89" filename="./xfft2real.h" linenumber="106" name="ret_V_4" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_macfYi_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="90" filename="./xfft2real.h" linenumber="106" name="p_r_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_r_V_fu_586_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="91" filename="./xfft2real.h" linenumber="106" name="r_V_2" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_macg8j_U11" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="92" filename="./xfft2real.h" linenumber="106" name="mul_ln1192" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_muleOg_U9" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="93" filename="./xfft2real.h" linenumber="106" name="ret_V_5" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="hls_xfft2real_macg8j_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="94" filename="./xfft2real.h" linenumber="106" name="p_Val2_15" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="p_Val2_15_fu_595_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="95" filename="./xfft2real.h" linenumber="107" name="cdata1_M_real_V_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="cdata1_M_real_V_1_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="96" filename="./xfft2real.h" linenumber="107" name="cdata1_M_imag_V_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="cdata1_M_imag_V_1_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="97" filename="./xfft2real.h" linenumber="108" name="cdata2_M_real_V_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="cdata2_M_real_V_1_fu_614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="98" filename="./xfft2real.h" linenumber="108" name="cdata2_M_imag_V_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="cdata2_M_imag_V_1_fu_619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="101" filename="./xfft2real.h" linenumber="92" name="cdata1_M_real_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="cdata1_M_real_V_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="102" filename="./xfft2real.h" linenumber="93" name="cdata1_M_imag_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="cdata1_M_imag_V_fu_628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="111" filename="./xfft2real.h" linenumber="112" name="sext_ln1148_6" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1148_6_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="112" filename="./xfft2real.h" linenumber="112" name="sext_ln1148_4" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1148_4_fu_636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="113" filename="./xfft2real.h" linenumber="110" name="sext_ln1148_2" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1148_2_fu_640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="114" filename="./xfft2real.h" linenumber="110" name="sext_ln1148" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1148_fu_644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="115" filename="./xfft2real.h" linenumber="110" name="tmp_5" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_5_reg_1161" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="116" filename="./xfft2real.h" linenumber="110" name="sub_ln1148_7" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_7_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="117" filename="./xfft2real.h" linenumber="110" name="trunc_ln1148_6" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_6_reg_1166" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="118" filename="./xfft2real.h" linenumber="110" name="trunc_ln1148_9" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_9_reg_1171" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="119" filename="./xfft2real.h" linenumber="110" name="sext_ln1148_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1148_1_fu_784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="120" filename="./xfft2real.h" linenumber="110" name="sub_ln1148_8" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_8_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="121" filename="./xfft2real.h" linenumber="110" name="tmp_M_real_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_M_real_V_fu_792_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="122" filename="./xfft2real.h" linenumber="110" name="tmp_6" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_6_reg_1176" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="123" filename="./xfft2real.h" linenumber="110" name="sub_ln1148_9" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_9_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="124" filename="./xfft2real.h" linenumber="110" name="trunc_ln1148_10" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_10_reg_1181" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="125" filename="./xfft2real.h" linenumber="110" name="trunc_ln1148_11" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_11_reg_1186" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="126" filename="./xfft2real.h" linenumber="110" name="sext_ln1148_3" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1148_3_fu_799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="127" filename="./xfft2real.h" linenumber="110" name="sub_ln1148_10" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_10_fu_802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="128" filename="./xfft2real.h" linenumber="110" name="tmp_M_imag_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_M_imag_V_fu_807_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="130" filename="./xfft2real.h" linenumber="111" name="trunc_ln111" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln111_fu_334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="131" filename="./xfft2real.h" linenumber="111" name="sub_ln111" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln111_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="132" filename="./xfft2real.h" linenumber="111" name="zext_ln111" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="zext_ln111_fu_844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="133" filename="./xfft2real.h" linenumber="112" name="tmp_7" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_7_reg_1191" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="134" filename="./xfft2real.h" linenumber="112" name="sub_ln1148_11" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_11_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="135" filename="./xfft2real.h" linenumber="112" name="trunc_ln1148_12" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_12_reg_1196" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="136" filename="./xfft2real.h" linenumber="112" name="trunc_ln1148_13" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_13_reg_1201" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="137" filename="./xfft2real.h" linenumber="112" name="sext_ln1148_5" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1148_5_fu_814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="138" filename="./xfft2real.h" linenumber="112" name="sub_ln1148_12" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_12_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="139" filename="./xfft2real.h" linenumber="112" name="select_ln1148" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="select_ln1148_fu_822_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="140" filename="./xfft2real.h" linenumber="112" name="tmp_8" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="tmp_8_reg_1206" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="141" filename="./xfft2real.h" linenumber="112" name="sub_ln1148_13" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_13_fu_758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="142" filename="./xfft2real.h" linenumber="112" name="trunc_ln1148_14" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_14_reg_1211" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="143" filename="./xfft2real.h" linenumber="112" name="trunc_ln1148_15" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="trunc_ln1148_15_reg_1216" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="144" filename="./xfft2real.h" linenumber="112" name="sext_ln1148_7" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sext_ln1148_7_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="145" filename="./xfft2real.h" linenumber="112" name="sub_ln1148_14" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="sub_ln1148_14_fu_832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="146" filename="./xfft2real.h" linenumber="112" name="select_ln1148_5" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_desc" rtlName="select_ln1148_5_fu_837_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="./xfft2real.h" linenumber="115" name="icmp_ln115" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_rev_" rtlName="icmp_ln115_fu_119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="12" filename="./xfft2real.h" linenumber="115" name="i" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_rev_" rtlName="i_fu_125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="18" filename="./xfft2real.h" linenumber="117" name="zext_ln117" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_rev_" rtlName="zext_ln117_fu_131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="23" filename="./xfft2real.h" linenumber="123" name="tmp" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_stre" rtlName="tmp_reg_239" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="24" filename="./xfft2real.h" linenumber="120" name="i" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_stre" rtlName="i_fu_196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="39" filename="./xfft2real.h" linenumber="127" name="dout_val_last_V" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_stre" rtlName="dout_val_last_V_fu_202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="40" filename="./xfft2real.h" linenumber="129" name="tmp_data_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="Loop_realfft_be_stre" rtlName="dout_TDATA_int" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="18" filename="./xfft2real.h" linenumber="66" name="real_spectrum_lo_V_s" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="hls_xfft2real" rtlName="real_spectrum_lo_V_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"><\/item>
<item  id="21" filename="./xfft2real.h" linenumber="66" name="real_spectrum_lo_V_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="hls_xfft2real" rtlName="real_spectrum_lo_V_1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"><\/item>
<item  id="24" filename="./xfft2real.h" linenumber="67" name="real_spectrum_hi_V_s" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="hls_xfft2real" rtlName="real_spectrum_hi_V_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"><\/item>
<item  id="27" filename="./xfft2real.h" linenumber="67" name="real_spectrum_hi_V_1" contextFuncName="xfft2real&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, 10, true&gt;" moduleName="hls_xfft2real" rtlName="real_spectrum_hi_V_1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"><\/item>
<\/annotationInfo>
</annotationInfo>
