// Seed: 2739665768
module module_0 #(
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd63
);
  wire _id_1;
  ;
  wire _id_2;
  wire [-1 : -1 'h0] id_3;
  logic [-1  <  -1 : -1] id_4;
  logic [id_2 : id_1] id_5 = id_4[-1 : id_1];
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11;
  assign module_1.id_8 = 0;
  logic id_12;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  uwire [-1  !=  -1 'b0 : $realtime] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15,
      id_16;
  wire id_17;
  assign id_8 = 1;
  module_0 modCall_1 ();
endmodule
