C51 COMPILER V9.53.0.0   EFM8LB12_I2C_MASTER                                               10/14/2019 10:20:27 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE EFM8LB12_I2C_MASTER
OBJECT MODULE PLACED IN .\src\Efm8lb12_i2c_master.OBJ
COMPILER INVOKED BY: c:\SiliconLabs\SimplicityStudio\v3\developer\toolchains\keil_8051\9.53\BIN\C51.exe D:\Work Project\
                    -SingleChipWorkSpaveNew\C51_UBOOT\src\Efm8lb12_i2c_master.c OMF2 LARGE DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL(2) FLOA
                    -TFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(D:/Work Project/SingleChipWorkSpaveNew/C
                    -51_UBOOT/inc;D:/Work Project/SingleChipWorkSpaveNew/C51_UBOOT/mcu_sal_lib;C:/SiliconLabs/SimplicityStudio/v3/developer/s
                    -dks/si8051/v3//Device/shared/si8051Base;C:/SiliconLabs/SimplicityStudio/v3/developer/sdks/si8051/v3//Device/EFM8LB1/inc;
                    -C:/SiliconLabs/SimplicityStudio/v3/developer/sdks/si8051/v3//Lib/efm8_assert;C:/SiliconLabs/SimplicityStudio/v3/develope
                    -r/sdks/si8051/v3//Lib/efm8lb1;C:/SiliconLabs/SimplicityStudio/v3/developer/sdks/si8051/v3//Device/EFM8LB1;C:/SiliconLabs
                    -/SimplicityStudio/v3/developer/sdks/si8051/v3//Device/EFM8LB1/peripheral_driver/inc) PRINT(.\src\Efm8lb12_i2c_master.lst
                    -) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\Efm8lb12_i2c_master.OBJ)

line level    source

   1          #include "mcu_sal.h"
   2          
   3          
   4          static I2C_MASTER_STRUCT_T _i2c_master_struct;
   5          
   6          
   7          static void _i2c_master_struct_init(void)
   8          {
   9   1              memset((void *)&_i2c_master_struct, 0 ,sizeof(_i2c_master_struct));
  10   1      
  11   1              _i2c_master_struct.freq = I2C_MASTER_DEF_FREQUENCY;
  12   1      }
  13          
  14          static void _i2c_master_update_width_flag(uint8_t baseAddr)
  15          {
  16   1              if(baseAddr == I2C_SLAVE_DEV1_ADDR || baseAddr == I2C_SLAVE_DEV2_ADDR || baseAddr == I2C_SLAVE_DEV3_ADDR)
             - //12bit offsetaddr
  17   1              {
  18   2                       _i2c_master_struct.widthFlag = true;
  19   2              }
  20   1              else
  21   1              {
  22   2                       _i2c_master_struct.widthFlag = false;
  23   2              }
  24   1      }
  25          
  26          static void _i2c_master_check_bus_status()
  27          {
  28   1              uint8_t i = 0;
  29   1      
  30   1              for(i = 0; i < 50; i++)
  31   1              {
  32   2                      if(SDA && SCL)
  33   2                      {
  34   3                              return;
  35   3                      }
  36   2                      lib_delay_us(10);
  37   2              }
  38   1      
  39   1              uart_printf("Bus status failed:SDA = %bu, SCL = %bu", (SDA)? 1: 0, (SCL)? 1: 0);
  40   1      }
  41          
  42          static void _i2c_master_dev_init (void)
  43          {
  44   1         uint8_t SFRPAGE_SAVE = SFRPAGE;
  45   1      
  46   1         SFRPAGE = 0x0;
  47   1      
C51 COMPILER V9.53.0.0   EFM8LB12_I2C_MASTER                                               10/14/2019 10:20:27 PAGE 2   

  48   1         XBR0 |= XBR0_SMB0E__ENABLED;                 //enable SMB0 I/O
  49   1      
  50   1         SMB0CF = 0x5C;                      // Use Timer0 overflows as SMBus clock source;
  51   1                                             // enable slave mode;
  52   1                                             // Enable setup & hold time extensions;
  53   1                                             // enable SMBus Free timeout detect;
  54   1                                             // enable SCL low timeout detect;
  55   1         SMB0CF |= 0x80;                     // Enable SMBus;
  56   1      
  57   1         EIE1 |= 0x01;                           // Enable the SMBus interrupt
  58   1      
  59   1         SFRPAGE  = 0x10;
  60   1         EIP1  &= ~0x01;                                         // Make smbus  high priority2,priority3 is the highest priority!
  61   1         EIP1H |= 0x01;
  62   1      
  63   1         SFRPAGE = SFRPAGE_SAVE;
  64   1      }
  65          
  66          void i2c_master_hw_init()
  67          {
  68   1              _i2c_master_struct_init();
  69   1              _i2c_master_dev_init();
  70   1              _i2c_master_check_bus_status();
  71   1      }
  72          
  73          void i2c_master_hw_reset(void)
  74          {
  75   1              SMB0CF &= ~0x80;           // Reset communication
  76   1              SMB0CF |= 0x80;
  77   1              SMB0CN0_STA = 0;
  78   1              SMB0CN0_STO = 0;
  79   1              SMB0CN0_ACK = 0;
  80   1              _i2c_master_struct.busyFlag    = 0;              // Free SMBus
  81   1              _i2c_master_struct.ackPollFlag = 0;
  82   1      }
  83          
  84          uint8_t i2c_master_hw_write(uint8_t baseAddr,uint16_t offsetAddr,uint8_t *buff,uint16_t len)
  85          {
  86   1              uint32_t i = 0;
  87   1      
  88   1              if(len == 0 || (buff == NULL))
  89   1              {
  90   2                      return RET_FAILED;
  91   2              }
  92   1      
  93   1              for(i = 0; _i2c_master_struct.busyFlag & (i < 0xffff); i++); // Wait for SMBus to be free.
  94   1      
  95   1              _i2c_master_struct.busyFlag = 1;                       // Claim SMBus (set to busyFlag)
  96   1      
  97   1         // Set i2c master ISR parameters
  98   1         _i2c_master_struct.baseAddr     = baseAddr;
  99   1         _i2c_master_struct.offAddr      = offsetAddr;
 100   1         _i2c_master_struct.rwFlag       = I2C_WRITE;
 101   1         _i2c_master_struct.offAddrFlag  = 1;
 102   1         _i2c_master_struct.rwChangeFlag = 0;
 103   1         _i2c_master_struct.ackPollFlag  = 1;
 104   1         _i2c_master_struct.buff                 = buff;
 105   1         _i2c_master_struct.len          = len;
 106   1      
 107   1         _i2c_master_update_width_flag(baseAddr);
 108   1      
 109   1         SMB0CN0_STA = 1;  //send start signal
 110   1      
C51 COMPILER V9.53.0.0   EFM8LB12_I2C_MASTER                                               10/14/2019 10:20:27 PAGE 3   

 111   1         for (i = 0; _i2c_master_struct.busyFlag; i++)    // Wait until data I2C_WRITE OK
 112   1         {
 113   2                      if (i >= 0xffff)
 114   2                      {
 115   3                              uart_printf("\r\nWrite byte timeout,reset smbus");
 116   3                              i2c_master_hw_reset();
 117   3                              return RET_FAILED;
 118   3                      }
 119   2              }
 120   1         return RET_OK;
 121   1      }
 122          
 123          
 124          uint8_t i2c_master_hw_read(uint8_t baseAddr,uint16_t offsetAddr,uint8_t *buff,uint16_t len)
 125          {
 126   1              uint32_t i = 0;
 127   1      
 128   1              if(len == 0 || (buff == NULL))
 129   1              {
 130   2                      return RET_FAILED;
 131   2              }
 132   1      
 133   1              for (i = 0; _i2c_master_struct.busyFlag & (i < 0xffff); i++); // Wait for SMBus to be free.
 134   1      
 135   1              _i2c_master_struct.busyFlag = 1;                       // Claim SMBus (set to busyFlag)
 136   1      
 137   1              // Set SMBus ISR parameters
 138   1              _i2c_master_struct.baseAddr      = baseAddr;
 139   1              _i2c_master_struct.offAddr               = offsetAddr;
 140   1              _i2c_master_struct.rwFlag                = I2C_WRITE;
 141   1              _i2c_master_struct.offAddrFlag   = 1;
 142   1              _i2c_master_struct.rwChangeFlag  = 1;
 143   1              _i2c_master_struct.ackPollFlag   = 1;
 144   1              _i2c_master_struct.buff                  = buff;
 145   1              _i2c_master_struct.len                   = len;
 146   1      
 147   1               _i2c_master_update_width_flag(baseAddr);
 148   1      
 149   1              SMB0CN0_STA = 1;  //send start signal
 150   1              for(i = 0; _i2c_master_struct.busyFlag; i++)                       // Wait until data is I2C_READ
 151   1              {
 152   2                      if (i >= 0xffff)
 153   2                      {
 154   3                              uart_printf("\r\nRead multi type timeout,reset smbus");
 155   3                              i2c_master_hw_reset();
 156   3                              return RET_FAILED;
 157   3                      }
 158   2              }
 159   1              return RET_OK;
 160   1      }
 161          
 162          uint16_t i2c_master_hw_get_freq(void)
 163          {
 164   1              return (uint16_t)_i2c_master_struct.freq;
 165   1      }
 166          
 167          void i2c_master_hw_set_freq(uint16_t freq)
 168          {
 169   1              _i2c_master_struct.freq = freq;
 170   1              lib_i2c_master_timer_init(freq);
 171   1      }
 172          
 173          
C51 COMPILER V9.53.0.0   EFM8LB12_I2C_MASTER                                               10/14/2019 10:20:27 PAGE 4   

 174          SI_INTERRUPT(SMBUS0_ISR, SMBUS0_IRQn)
 175          {
 176   1              bit fail = 0;                           // Used by the ISR to flag failed transfers
 177   1              static uint16_t i = 0;                  // Used by the ISR to count the number of data bytes sent or received
 178   1      
 179   1         if (SMB0CN0_ARBLOST == 0)            // Check for errors
 180   1         {
 181   2                 switch (SMB0CN0 & 0xF0)             // Status vector
 182   2                 {
 183   3                        // Master Transmitter/Receiver: START condition transmitted.
 184   3                        case SMB_MTSTA:
 185   3                               SMB0DAT = (MY_CLEAR_BIT(_i2c_master_struct.baseAddr, 0) | _i2c_master_struct.rwFlag);
 186   3                               SMB0CN0_STA = 0;               // Manually clear START bit
 187   3                               i = 0;                         // Reset data byte counter
 188   3                               break;
 189   3      
 190   3                        // Master Transmitter: Data byte (or Slave Address) transmitted
 191   3                        case SMB_MTDB:
 192   3                               if (SMB0CN0_ACK)               // Slave Address or Data Byte Acknowledged
 193   3                               {
 194   4                                       if (_i2c_master_struct.startFlag)
 195   4                                      {
 196   5                                         SMB0CN0_STA = 1;
 197   5                                         _i2c_master_struct.startFlag = 0;
 198   5                                         break;
 199   5                                      }
 200   4      
 201   4                                      if(_i2c_master_struct.offAddrFlag)       // Are we sending the dev address?
 202   4                                      {
 203   5                                         if( _i2c_master_struct.widthFlag == 0x0)  //indicate offsetAddr width is 8bits
 204   5                                         {
 205   6                                                 _i2c_master_struct.offAddrFlag = 0;                                    // Clear flag
 206   6                                                 SMB0DAT = U16_GET_LSB(_i2c_master_struct.offAddr);     // Send offsetAdd low byte
 207   6      
 208   6                                                 if (_i2c_master_struct.rwChangeFlag)
 209   6                                                 {
 210   7                                                        _i2c_master_struct.startFlag = 1;      //because baseAddr and offsetAddr send end, next circulate 
             -send a new start signal
 211   7                                                        _i2c_master_struct.rwFlag    = I2C_READ;
 212   7                                                 }
 213   6                                                 break;
 214   6                                         }
 215   5                                         else  //indicate offsetAddr width > 8bits
 216   5                                         {
 217   6                                                 _i2c_master_struct.cnt ++;
 218   6      
 219   6                                                 if(_i2c_master_struct.cnt == 1)
 220   6                                                 {
 221   7                                                         SMB0DAT = U16_GET_MSB(_i2c_master_struct.offAddr);    // Send offsetAddr high byte
 222   7                                                 }
 223   6                                                 else if(_i2c_master_struct.cnt == 2)
 224   6                                                 {
 225   7                                                         _i2c_master_struct.cnt                 = 0;
 226   7                                                         _i2c_master_struct.offAddrFlag = 0;       // Clear flag
 227   7      
 228   7                                                         SMB0DAT = U16_GET_LSB(_i2c_master_struct.offAddr);    // Send offsetAddr low byte
 229   7      
 230   7                                                         if (_i2c_master_struct.rwChangeFlag)
 231   7                                                         {
 232   8                                                                 _i2c_master_struct.startFlag = 1;          // Send a START after the next SMB0CN_ACK cycle,“ÚŒ™“
             -—æ≠∞—baseaddr∫Õoffsetaddr∑¢ÀÕΩ· ¯¡À£¨À˘“‘œ¬∏ˆ—≠ª∑÷ÿ–¬∑¢ÀÕ“ª∏ˆStart–≈∫≈
 233   8                                                                _i2c_master_struct.rwFlag     = I2C_READ;
 234   8                                                         }
C51 COMPILER V9.53.0.0   EFM8LB12_I2C_MASTER                                               10/14/2019 10:20:27 PAGE 5   

 235   7                                                 }
 236   6                                                 break;
 237   6                                         }
 238   5                                      }
 239   4      
 240   4                                      if (_i2c_master_struct.rwFlag == I2C_WRITE)         // Is this transfer a I2C_WRITE?
 241   4                                      {
 242   5                                         if (i < _i2c_master_struct.len)   // Is there data to send?
 243   5                                         {
 244   6                                                // send data byte
 245   6                                                SMB0DAT = *(_i2c_master_struct.buff);
 246   6                                                _i2c_master_struct.buff++;
 247   6                                                i++;
 248   6                                         }
 249   5                                         else                           // This is the last byte
 250   5                                         {
 251   6                                                SMB0CN0_STO = 1;      // Set SMB0CN_STO to terminte transfer
 252   6                                                _i2c_master_struct.busyFlag = 0;         // Clear software busyFlag flag
 253   6                                         }
 254   5                                      }
 255   4                                      else {}                    // If this transfer is a I2C_READ, do nothing
 256   4      
 257   4                               }
 258   3                               else // If slave NACK,
 259   3                               {
 260   4                                      if(_i2c_master_struct.ackPollFlag)
 261   4                                      {
 262   5                                         SMB0CN0_STA = 1;        // Restart transfer
 263   5                                         //”…”⁄‘⁄i2cÕ®–≈µƒπ˝≥Ã÷–£¨∂‘∑Ω…Ë±∏’˝‘⁄¥¶¿Ì∆‰À˚µƒ ¬«È£¨ø…ƒ‹≤ªƒ‹º∞ ±ªÿi2cµƒack£¨¥”∂¯µº÷¬Õ®–≈ ß∞‹£¨Œ™¡À
             -±£≥÷Õ®–≈µƒ’˝»∑–‘£¨’‚¿Ô”¶∏√∑¥∏¥«Î«Û,»Áπ˚÷ª
 264   5                                         //÷ª∑√Œ 50¥Œ£¨ µ—È÷§√˜£¨ª·¥Ê‘⁄¥Û¡øµƒµÿ÷∑–¥»Î ß∞‹,µ´ «’‚¿Ô”÷≤ªƒ‹“ª÷±µ»¥˝£¨’‚—˘ª·‘Ï≥…≥Ã–Úø®À¿£¨»ª∫Û≤ª
             -ƒ‹“¿¥Œ∂¡»°ª˘µÿ÷∑,Ω‚æˆ∑Ω∞∏’‚¿Ô“ª÷±»•«Î«Û£¨‘⁄∂¡–¥∫Ø ˝¿Ô
 265   5                                         //»•◊ˆ≈–∂œ£¨»Áπ˚≥¨π˝3s√ª”–ªÿ∏¥£¨º¥Ω´SMB0CN_STA = 0
 266   5                                      }
 267   4                                      else
 268   4                                      {
 269   5                                              fail = 1;               // Indicate failed transfer
 270   5                                      }                          // and handle at end of ISR
 271   4                               }
 272   3                               break;
 273   3      
 274   3                        // Master Receiver: byte received
 275   3                        case SMB_MRDB:
 276   3                               if (++i < _i2c_master_struct.len)        // Is there any data remaining?
 277   3                               {
 278   4                                      *(_i2c_master_struct.buff) = SMB0DAT;   // Store received byte
 279   4                                      _i2c_master_struct.buff++;              // Increment data in pointer
 280   4                                      SMB0CN0_ACK = 1;                                        // Set SMB0CN_ACK bit (may be cleared later in the code)
 281   4                               }
 282   3                               else // This is the last byte
 283   3                               {
 284   4                                      *_i2c_master_struct.buff    = SMB0DAT;   // Store received byte
 285   4                                      _i2c_master_struct.busyFlag = 0;         // Free SMBus interface
 286   4                                      SMB0CN0_ACK = 0;           // Send NACK to indicate last byte of this transfer
 287   4                                      SMB0CN0_STO = 1;           // Send STOP to terminate transfer
 288   4                               }
 289   3                               break;
 290   3                        default:
 291   3                                fail = 1;                     // Indicate failed transfer  and handle at end of ISR;
 292   3                               break;
 293   3                 }
 294   2         }
 295   1         else
C51 COMPILER V9.53.0.0   EFM8LB12_I2C_MASTER                                               10/14/2019 10:20:27 PAGE 6   

 296   1         {
 297   2                 fail = 1;                     // Indicate failed transfer  and handle at end of ISR;
 298   2         }
 299   1      
 300   1         if (fail)                           // If the transfer failed,
 301   1         {
 302   2                i2c_master_hw_reset();
 303   2                fail = 0;
 304   2         }
 305   1               SMB0CN0_SI = 0;                             // Clear interrupt flag
 306   1      }
 307          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1277    ----
   CONSTANT SIZE    =    110    ----
   XDATA SIZE       =     14      25
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
