library ieee;
use ieee.std_logic_1164.all;

entity tn7 is
port (
	c,b,a: in std_logic;
	e, e1, e2: out std_logic;
	y: out std_logic_vector(7 downto 0) 
	);
end tn7;

architecture flow of tn7 is
signal data: std_logic_vector(2 downto 0);
signal temp: std_logic_vector(7 downto 0);
begin 
	data <= c&b&a;
	with data select 
		temp <="11111110" when "000",
				 "11111101" when "001",	
				 "11111011" when "010",	
				 "11110111" when "011",	
				 "11101111" when "100",	
				 "11011111" when "101",	
				 "10111111" when "110",	
				 "01111111" when "111",	