// Seed: 1511666639
module module_0 (
    input  wor   id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  tri   id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wand  id_6,
    output uwire id_7
);
  assign id_5 = id_4 & id_4;
  wire id_9;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    output logic id_6
);
  initial begin
    begin
      disable id_8;
    end
    id_6 <= 1 == id_5;
  end
  module_0(
      id_3, id_5, id_5, id_2, id_5, id_4, id_1, id_4
  );
endmodule
