//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Enum Values
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace X86 {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    AAA	= 14,
    AAD8i8	= 15,
    AAM8i8	= 16,
    AAS	= 17,
    ABS_F	= 18,
    ABS_Fp32	= 19,
    ABS_Fp64	= 20,
    ABS_Fp80	= 21,
    ADC16i16	= 22,
    ADC16mi	= 23,
    ADC16mi8	= 24,
    ADC16mr	= 25,
    ADC16ri	= 26,
    ADC16ri8	= 27,
    ADC16rm	= 28,
    ADC16rr	= 29,
    ADC16rr_REV	= 30,
    ADC32i32	= 31,
    ADC32mi	= 32,
    ADC32mi8	= 33,
    ADC32mr	= 34,
    ADC32ri	= 35,
    ADC32ri8	= 36,
    ADC32rm	= 37,
    ADC32rr	= 38,
    ADC32rr_REV	= 39,
    ADC64i32	= 40,
    ADC64mi32	= 41,
    ADC64mi8	= 42,
    ADC64mr	= 43,
    ADC64ri32	= 44,
    ADC64ri8	= 45,
    ADC64rm	= 46,
    ADC64rr	= 47,
    ADC64rr_REV	= 48,
    ADC8i8	= 49,
    ADC8mi	= 50,
    ADC8mr	= 51,
    ADC8ri	= 52,
    ADC8rm	= 53,
    ADC8rr	= 54,
    ADC8rr_REV	= 55,
    ADD16i16	= 56,
    ADD16mi	= 57,
    ADD16mi8	= 58,
    ADD16mr	= 59,
    ADD16ri	= 60,
    ADD16ri8	= 61,
    ADD16ri8_DB	= 62,
    ADD16ri_DB	= 63,
    ADD16rm	= 64,
    ADD16rr	= 65,
    ADD16rr_DB	= 66,
    ADD16rr_REV	= 67,
    ADD32i32	= 68,
    ADD32mi	= 69,
    ADD32mi8	= 70,
    ADD32mr	= 71,
    ADD32ri	= 72,
    ADD32ri8	= 73,
    ADD32ri8_DB	= 74,
    ADD32ri_DB	= 75,
    ADD32rm	= 76,
    ADD32rr	= 77,
    ADD32rr_DB	= 78,
    ADD32rr_REV	= 79,
    ADD64i32	= 80,
    ADD64mi32	= 81,
    ADD64mi8	= 82,
    ADD64mr	= 83,
    ADD64ri32	= 84,
    ADD64ri32_DB	= 85,
    ADD64ri8	= 86,
    ADD64ri8_DB	= 87,
    ADD64rm	= 88,
    ADD64rr	= 89,
    ADD64rr_DB	= 90,
    ADD64rr_REV	= 91,
    ADD8i8	= 92,
    ADD8mi	= 93,
    ADD8mr	= 94,
    ADD8ri	= 95,
    ADD8rm	= 96,
    ADD8rr	= 97,
    ADD8rr_REV	= 98,
    ADDPDrm	= 99,
    ADDPDrr	= 100,
    ADDPSrm	= 101,
    ADDPSrr	= 102,
    ADDSDrm	= 103,
    ADDSDrm_Int	= 104,
    ADDSDrr	= 105,
    ADDSDrr_Int	= 106,
    ADDSSrm	= 107,
    ADDSSrm_Int	= 108,
    ADDSSrr	= 109,
    ADDSSrr_Int	= 110,
    ADDSUBPDrm	= 111,
    ADDSUBPDrr	= 112,
    ADDSUBPSrm	= 113,
    ADDSUBPSrr	= 114,
    ADD_F32m	= 115,
    ADD_F64m	= 116,
    ADD_FI16m	= 117,
    ADD_FI32m	= 118,
    ADD_FPrST0	= 119,
    ADD_FST0r	= 120,
    ADD_Fp32	= 121,
    ADD_Fp32m	= 122,
    ADD_Fp64	= 123,
    ADD_Fp64m	= 124,
    ADD_Fp64m32	= 125,
    ADD_Fp80	= 126,
    ADD_Fp80m32	= 127,
    ADD_Fp80m64	= 128,
    ADD_FpI16m32	= 129,
    ADD_FpI16m64	= 130,
    ADD_FpI16m80	= 131,
    ADD_FpI32m32	= 132,
    ADD_FpI32m64	= 133,
    ADD_FpI32m80	= 134,
    ADD_FrST0	= 135,
    ADJCALLSTACKDOWN32	= 136,
    ADJCALLSTACKDOWN64	= 137,
    ADJCALLSTACKUP32	= 138,
    ADJCALLSTACKUP64	= 139,
    AESDECLASTrm	= 140,
    AESDECLASTrr	= 141,
    AESDECrm	= 142,
    AESDECrr	= 143,
    AESENCLASTrm	= 144,
    AESENCLASTrr	= 145,
    AESENCrm	= 146,
    AESENCrr	= 147,
    AESIMCrm	= 148,
    AESIMCrr	= 149,
    AESKEYGENASSIST128rm	= 150,
    AESKEYGENASSIST128rr	= 151,
    AND16i16	= 152,
    AND16mi	= 153,
    AND16mi8	= 154,
    AND16mr	= 155,
    AND16ri	= 156,
    AND16ri8	= 157,
    AND16rm	= 158,
    AND16rr	= 159,
    AND16rr_REV	= 160,
    AND32i32	= 161,
    AND32mi	= 162,
    AND32mi8	= 163,
    AND32mr	= 164,
    AND32ri	= 165,
    AND32ri8	= 166,
    AND32rm	= 167,
    AND32rr	= 168,
    AND32rr_REV	= 169,
    AND64i32	= 170,
    AND64mi32	= 171,
    AND64mi8	= 172,
    AND64mr	= 173,
    AND64ri32	= 174,
    AND64ri8	= 175,
    AND64rm	= 176,
    AND64rr	= 177,
    AND64rr_REV	= 178,
    AND8i8	= 179,
    AND8mi	= 180,
    AND8mr	= 181,
    AND8ri	= 182,
    AND8rm	= 183,
    AND8rr	= 184,
    AND8rr_REV	= 185,
    ANDNPDrm	= 186,
    ANDNPDrr	= 187,
    ANDNPSrm	= 188,
    ANDNPSrr	= 189,
    ANDPDrm	= 190,
    ANDPDrr	= 191,
    ANDPSrm	= 192,
    ANDPSrr	= 193,
    ARPL16mr	= 194,
    ARPL16rr	= 195,
    ATOMADD6432	= 196,
    ATOMAND16	= 197,
    ATOMAND32	= 198,
    ATOMAND64	= 199,
    ATOMAND6432	= 200,
    ATOMAND8	= 201,
    ATOMMAX16	= 202,
    ATOMMAX32	= 203,
    ATOMMAX64	= 204,
    ATOMMIN16	= 205,
    ATOMMIN32	= 206,
    ATOMMIN64	= 207,
    ATOMNAND16	= 208,
    ATOMNAND32	= 209,
    ATOMNAND64	= 210,
    ATOMNAND6432	= 211,
    ATOMNAND8	= 212,
    ATOMOR16	= 213,
    ATOMOR32	= 214,
    ATOMOR64	= 215,
    ATOMOR6432	= 216,
    ATOMOR8	= 217,
    ATOMSUB6432	= 218,
    ATOMSWAP6432	= 219,
    ATOMUMAX16	= 220,
    ATOMUMAX32	= 221,
    ATOMUMAX64	= 222,
    ATOMUMIN16	= 223,
    ATOMUMIN32	= 224,
    ATOMUMIN64	= 225,
    ATOMXOR16	= 226,
    ATOMXOR32	= 227,
    ATOMXOR64	= 228,
    ATOMXOR6432	= 229,
    ATOMXOR8	= 230,
    AVX_SET0PD	= 231,
    AVX_SET0PDY	= 232,
    AVX_SET0PI	= 233,
    AVX_SET0PS	= 234,
    AVX_SET0PSY	= 235,
    AVX_SETALLONES	= 236,
    BLENDPDrmi	= 237,
    BLENDPDrri	= 238,
    BLENDPSrmi	= 239,
    BLENDPSrri	= 240,
    BLENDVPDrm0	= 241,
    BLENDVPDrr0	= 242,
    BLENDVPSrm0	= 243,
    BLENDVPSrr0	= 244,
    BOUNDS16rm	= 245,
    BOUNDS32rm	= 246,
    BSF16rm	= 247,
    BSF16rr	= 248,
    BSF32rm	= 249,
    BSF32rr	= 250,
    BSF64rm	= 251,
    BSF64rr	= 252,
    BSR16rm	= 253,
    BSR16rr	= 254,
    BSR32rm	= 255,
    BSR32rr	= 256,
    BSR64rm	= 257,
    BSR64rr	= 258,
    BSWAP32r	= 259,
    BSWAP64r	= 260,
    BT16mi8	= 261,
    BT16mr	= 262,
    BT16ri8	= 263,
    BT16rr	= 264,
    BT32mi8	= 265,
    BT32mr	= 266,
    BT32ri8	= 267,
    BT32rr	= 268,
    BT64mi8	= 269,
    BT64mr	= 270,
    BT64ri8	= 271,
    BT64rr	= 272,
    BTC16mi8	= 273,
    BTC16mr	= 274,
    BTC16ri8	= 275,
    BTC16rr	= 276,
    BTC32mi8	= 277,
    BTC32mr	= 278,
    BTC32ri8	= 279,
    BTC32rr	= 280,
    BTC64mi8	= 281,
    BTC64mr	= 282,
    BTC64ri8	= 283,
    BTC64rr	= 284,
    BTR16mi8	= 285,
    BTR16mr	= 286,
    BTR16ri8	= 287,
    BTR16rr	= 288,
    BTR32mi8	= 289,
    BTR32mr	= 290,
    BTR32ri8	= 291,
    BTR32rr	= 292,
    BTR64mi8	= 293,
    BTR64mr	= 294,
    BTR64ri8	= 295,
    BTR64rr	= 296,
    BTS16mi8	= 297,
    BTS16mr	= 298,
    BTS16ri8	= 299,
    BTS16rr	= 300,
    BTS32mi8	= 301,
    BTS32mr	= 302,
    BTS32ri8	= 303,
    BTS32rr	= 304,
    BTS64mi8	= 305,
    BTS64mr	= 306,
    BTS64ri8	= 307,
    BTS64rr	= 308,
    CALL32m	= 309,
    CALL32r	= 310,
    CALL64m	= 311,
    CALL64pcrel32	= 312,
    CALL64r	= 313,
    CALLpcrel16	= 314,
    CALLpcrel32	= 315,
    CBW	= 316,
    CDQ	= 317,
    CDQE	= 318,
    CHS_F	= 319,
    CHS_Fp32	= 320,
    CHS_Fp64	= 321,
    CHS_Fp80	= 322,
    CLC	= 323,
    CLD	= 324,
    CLFLUSH	= 325,
    CLI	= 326,
    CLTS	= 327,
    CMC	= 328,
    CMOVA16rm	= 329,
    CMOVA16rr	= 330,
    CMOVA32rm	= 331,
    CMOVA32rr	= 332,
    CMOVA64rm	= 333,
    CMOVA64rr	= 334,
    CMOVAE16rm	= 335,
    CMOVAE16rr	= 336,
    CMOVAE32rm	= 337,
    CMOVAE32rr	= 338,
    CMOVAE64rm	= 339,
    CMOVAE64rr	= 340,
    CMOVB16rm	= 341,
    CMOVB16rr	= 342,
    CMOVB32rm	= 343,
    CMOVB32rr	= 344,
    CMOVB64rm	= 345,
    CMOVB64rr	= 346,
    CMOVBE16rm	= 347,
    CMOVBE16rr	= 348,
    CMOVBE32rm	= 349,
    CMOVBE32rr	= 350,
    CMOVBE64rm	= 351,
    CMOVBE64rr	= 352,
    CMOVBE_F	= 353,
    CMOVBE_Fp32	= 354,
    CMOVBE_Fp64	= 355,
    CMOVBE_Fp80	= 356,
    CMOVB_F	= 357,
    CMOVB_Fp32	= 358,
    CMOVB_Fp64	= 359,
    CMOVB_Fp80	= 360,
    CMOVE16rm	= 361,
    CMOVE16rr	= 362,
    CMOVE32rm	= 363,
    CMOVE32rr	= 364,
    CMOVE64rm	= 365,
    CMOVE64rr	= 366,
    CMOVE_F	= 367,
    CMOVE_Fp32	= 368,
    CMOVE_Fp64	= 369,
    CMOVE_Fp80	= 370,
    CMOVG16rm	= 371,
    CMOVG16rr	= 372,
    CMOVG32rm	= 373,
    CMOVG32rr	= 374,
    CMOVG64rm	= 375,
    CMOVG64rr	= 376,
    CMOVGE16rm	= 377,
    CMOVGE16rr	= 378,
    CMOVGE32rm	= 379,
    CMOVGE32rr	= 380,
    CMOVGE64rm	= 381,
    CMOVGE64rr	= 382,
    CMOVL16rm	= 383,
    CMOVL16rr	= 384,
    CMOVL32rm	= 385,
    CMOVL32rr	= 386,
    CMOVL64rm	= 387,
    CMOVL64rr	= 388,
    CMOVLE16rm	= 389,
    CMOVLE16rr	= 390,
    CMOVLE32rm	= 391,
    CMOVLE32rr	= 392,
    CMOVLE64rm	= 393,
    CMOVLE64rr	= 394,
    CMOVNBE_F	= 395,
    CMOVNBE_Fp32	= 396,
    CMOVNBE_Fp64	= 397,
    CMOVNBE_Fp80	= 398,
    CMOVNB_F	= 399,
    CMOVNB_Fp32	= 400,
    CMOVNB_Fp64	= 401,
    CMOVNB_Fp80	= 402,
    CMOVNE16rm	= 403,
    CMOVNE16rr	= 404,
    CMOVNE32rm	= 405,
    CMOVNE32rr	= 406,
    CMOVNE64rm	= 407,
    CMOVNE64rr	= 408,
    CMOVNE_F	= 409,
    CMOVNE_Fp32	= 410,
    CMOVNE_Fp64	= 411,
    CMOVNE_Fp80	= 412,
    CMOVNO16rm	= 413,
    CMOVNO16rr	= 414,
    CMOVNO32rm	= 415,
    CMOVNO32rr	= 416,
    CMOVNO64rm	= 417,
    CMOVNO64rr	= 418,
    CMOVNP16rm	= 419,
    CMOVNP16rr	= 420,
    CMOVNP32rm	= 421,
    CMOVNP32rr	= 422,
    CMOVNP64rm	= 423,
    CMOVNP64rr	= 424,
    CMOVNP_F	= 425,
    CMOVNP_Fp32	= 426,
    CMOVNP_Fp64	= 427,
    CMOVNP_Fp80	= 428,
    CMOVNS16rm	= 429,
    CMOVNS16rr	= 430,
    CMOVNS32rm	= 431,
    CMOVNS32rr	= 432,
    CMOVNS64rm	= 433,
    CMOVNS64rr	= 434,
    CMOVO16rm	= 435,
    CMOVO16rr	= 436,
    CMOVO32rm	= 437,
    CMOVO32rr	= 438,
    CMOVO64rm	= 439,
    CMOVO64rr	= 440,
    CMOVP16rm	= 441,
    CMOVP16rr	= 442,
    CMOVP32rm	= 443,
    CMOVP32rr	= 444,
    CMOVP64rm	= 445,
    CMOVP64rr	= 446,
    CMOVP_F	= 447,
    CMOVP_Fp32	= 448,
    CMOVP_Fp64	= 449,
    CMOVP_Fp80	= 450,
    CMOVS16rm	= 451,
    CMOVS16rr	= 452,
    CMOVS32rm	= 453,
    CMOVS32rr	= 454,
    CMOVS64rm	= 455,
    CMOVS64rr	= 456,
    CMOV_FR32	= 457,
    CMOV_FR64	= 458,
    CMOV_GR16	= 459,
    CMOV_GR32	= 460,
    CMOV_GR8	= 461,
    CMOV_RFP32	= 462,
    CMOV_RFP64	= 463,
    CMOV_RFP80	= 464,
    CMOV_V2F64	= 465,
    CMOV_V2I64	= 466,
    CMOV_V4F32	= 467,
    CMOV_V4F64	= 468,
    CMOV_V4I64	= 469,
    CMOV_V8F32	= 470,
    CMP16i16	= 471,
    CMP16mi	= 472,
    CMP16mi8	= 473,
    CMP16mr	= 474,
    CMP16ri	= 475,
    CMP16ri8	= 476,
    CMP16rm	= 477,
    CMP16rr	= 478,
    CMP16rr_REV	= 479,
    CMP32i32	= 480,
    CMP32mi	= 481,
    CMP32mi8	= 482,
    CMP32mr	= 483,
    CMP32ri	= 484,
    CMP32ri8	= 485,
    CMP32rm	= 486,
    CMP32rr	= 487,
    CMP32rr_REV	= 488,
    CMP64i32	= 489,
    CMP64mi32	= 490,
    CMP64mi8	= 491,
    CMP64mr	= 492,
    CMP64ri32	= 493,
    CMP64ri8	= 494,
    CMP64rm	= 495,
    CMP64rr	= 496,
    CMP64rr_REV	= 497,
    CMP8i8	= 498,
    CMP8mi	= 499,
    CMP8mr	= 500,
    CMP8ri	= 501,
    CMP8rm	= 502,
    CMP8rr	= 503,
    CMP8rr_REV	= 504,
    CMPPDrmi	= 505,
    CMPPDrmi_alt	= 506,
    CMPPDrri	= 507,
    CMPPDrri_alt	= 508,
    CMPPSrmi	= 509,
    CMPPSrmi_alt	= 510,
    CMPPSrri	= 511,
    CMPPSrri_alt	= 512,
    CMPS16	= 513,
    CMPS32	= 514,
    CMPS64	= 515,
    CMPS8	= 516,
    CMPSDrm	= 517,
    CMPSDrm_alt	= 518,
    CMPSDrr	= 519,
    CMPSDrr_alt	= 520,
    CMPSSrm	= 521,
    CMPSSrm_alt	= 522,
    CMPSSrr	= 523,
    CMPSSrr_alt	= 524,
    CMPXCHG16B	= 525,
    CMPXCHG16rm	= 526,
    CMPXCHG16rr	= 527,
    CMPXCHG32rm	= 528,
    CMPXCHG32rr	= 529,
    CMPXCHG64rm	= 530,
    CMPXCHG64rr	= 531,
    CMPXCHG8B	= 532,
    CMPXCHG8rm	= 533,
    CMPXCHG8rr	= 534,
    COMISDrm	= 535,
    COMISDrr	= 536,
    COMISSrm	= 537,
    COMISSrr	= 538,
    COMP_FST0r	= 539,
    COM_FIPr	= 540,
    COM_FIr	= 541,
    COM_FST0r	= 542,
    COS_F	= 543,
    COS_Fp32	= 544,
    COS_Fp64	= 545,
    COS_Fp80	= 546,
    CPUID	= 547,
    CQO	= 548,
    CRC32r32m16	= 549,
    CRC32r32m32	= 550,
    CRC32r32m8	= 551,
    CRC32r32r16	= 552,
    CRC32r32r32	= 553,
    CRC32r32r8	= 554,
    CRC32r64m64	= 555,
    CRC32r64m8	= 556,
    CRC32r64r64	= 557,
    CRC32r64r8	= 558,
    CS_PREFIX	= 559,
    CVTDQ2PDrm	= 560,
    CVTDQ2PDrr	= 561,
    CVTDQ2PSrm	= 562,
    CVTDQ2PSrr	= 563,
    CVTPD2DQrm	= 564,
    CVTPD2DQrr	= 565,
    CVTPD2PSrm	= 566,
    CVTPD2PSrr	= 567,
    CVTPS2DQrm	= 568,
    CVTPS2DQrr	= 569,
    CVTPS2PDrm	= 570,
    CVTPS2PDrr	= 571,
    CVTSD2SI64rm	= 572,
    CVTSD2SI64rr	= 573,
    CVTSD2SIrm	= 574,
    CVTSD2SIrr	= 575,
    CVTSD2SSrm	= 576,
    CVTSD2SSrr	= 577,
    CVTSI2SD64rm	= 578,
    CVTSI2SD64rr	= 579,
    CVTSI2SDrm	= 580,
    CVTSI2SDrr	= 581,
    CVTSI2SS64rm	= 582,
    CVTSI2SS64rr	= 583,
    CVTSI2SSrm	= 584,
    CVTSI2SSrr	= 585,
    CVTSS2SDrm	= 586,
    CVTSS2SDrr	= 587,
    CVTSS2SI64rm	= 588,
    CVTSS2SI64rr	= 589,
    CVTSS2SIrm	= 590,
    CVTSS2SIrr	= 591,
    CVTTPD2DQrm	= 592,
    CVTTPD2DQrr	= 593,
    CVTTPS2DQrm	= 594,
    CVTTPS2DQrr	= 595,
    CVTTSD2SI64rm	= 596,
    CVTTSD2SI64rr	= 597,
    CVTTSD2SIrm	= 598,
    CVTTSD2SIrr	= 599,
    CVTTSS2SI64rm	= 600,
    CVTTSS2SI64rr	= 601,
    CVTTSS2SIrm	= 602,
    CVTTSS2SIrr	= 603,
    CWD	= 604,
    CWDE	= 605,
    DAA	= 606,
    DAS	= 607,
    DATA16_PREFIX	= 608,
    DEC16m	= 609,
    DEC16r	= 610,
    DEC32m	= 611,
    DEC32r	= 612,
    DEC64_16m	= 613,
    DEC64_16r	= 614,
    DEC64_32m	= 615,
    DEC64_32r	= 616,
    DEC64m	= 617,
    DEC64r	= 618,
    DEC8m	= 619,
    DEC8r	= 620,
    DIV16m	= 621,
    DIV16r	= 622,
    DIV32m	= 623,
    DIV32r	= 624,
    DIV64m	= 625,
    DIV64r	= 626,
    DIV8m	= 627,
    DIV8r	= 628,
    DIVPDrm	= 629,
    DIVPDrr	= 630,
    DIVPSrm	= 631,
    DIVPSrr	= 632,
    DIVR_F32m	= 633,
    DIVR_F64m	= 634,
    DIVR_FI16m	= 635,
    DIVR_FI32m	= 636,
    DIVR_FPrST0	= 637,
    DIVR_FST0r	= 638,
    DIVR_Fp32m	= 639,
    DIVR_Fp64m	= 640,
    DIVR_Fp64m32	= 641,
    DIVR_Fp80m32	= 642,
    DIVR_Fp80m64	= 643,
    DIVR_FpI16m32	= 644,
    DIVR_FpI16m64	= 645,
    DIVR_FpI16m80	= 646,
    DIVR_FpI32m32	= 647,
    DIVR_FpI32m64	= 648,
    DIVR_FpI32m80	= 649,
    DIVR_FrST0	= 650,
    DIVSDrm	= 651,
    DIVSDrm_Int	= 652,
    DIVSDrr	= 653,
    DIVSDrr_Int	= 654,
    DIVSSrm	= 655,
    DIVSSrm_Int	= 656,
    DIVSSrr	= 657,
    DIVSSrr_Int	= 658,
    DIV_F32m	= 659,
    DIV_F64m	= 660,
    DIV_FI16m	= 661,
    DIV_FI32m	= 662,
    DIV_FPrST0	= 663,
    DIV_FST0r	= 664,
    DIV_Fp32	= 665,
    DIV_Fp32m	= 666,
    DIV_Fp64	= 667,
    DIV_Fp64m	= 668,
    DIV_Fp64m32	= 669,
    DIV_Fp80	= 670,
    DIV_Fp80m32	= 671,
    DIV_Fp80m64	= 672,
    DIV_FpI16m32	= 673,
    DIV_FpI16m64	= 674,
    DIV_FpI16m80	= 675,
    DIV_FpI32m32	= 676,
    DIV_FpI32m64	= 677,
    DIV_FpI32m80	= 678,
    DIV_FrST0	= 679,
    DPPDrmi	= 680,
    DPPDrri	= 681,
    DPPSrmi	= 682,
    DPPSrri	= 683,
    DS_PREFIX	= 684,
    EH_RETURN	= 685,
    EH_RETURN64	= 686,
    ENTER	= 687,
    ES_PREFIX	= 688,
    EXTRACTPSmr	= 689,
    EXTRACTPSrr	= 690,
    F2XM1	= 691,
    FARCALL16i	= 692,
    FARCALL16m	= 693,
    FARCALL32i	= 694,
    FARCALL32m	= 695,
    FARCALL64	= 696,
    FARJMP16i	= 697,
    FARJMP16m	= 698,
    FARJMP32i	= 699,
    FARJMP32m	= 700,
    FARJMP64	= 701,
    FBLDm	= 702,
    FBSTPm	= 703,
    FCOM32m	= 704,
    FCOM64m	= 705,
    FCOMP32m	= 706,
    FCOMP64m	= 707,
    FCOMPP	= 708,
    FDECSTP	= 709,
    FEMMS	= 710,
    FFREE	= 711,
    FICOM16m	= 712,
    FICOM32m	= 713,
    FICOMP16m	= 714,
    FICOMP32m	= 715,
    FINCSTP	= 716,
    FLDCW16m	= 717,
    FLDENVm	= 718,
    FLDL2E	= 719,
    FLDL2T	= 720,
    FLDLG2	= 721,
    FLDLN2	= 722,
    FLDPI	= 723,
    FNCLEX	= 724,
    FNINIT	= 725,
    FNOP	= 726,
    FNSTCW16m	= 727,
    FNSTSW8r	= 728,
    FNSTSWm	= 729,
    FP32_TO_INT16_IN_MEM	= 730,
    FP32_TO_INT32_IN_MEM	= 731,
    FP32_TO_INT64_IN_MEM	= 732,
    FP64_TO_INT16_IN_MEM	= 733,
    FP64_TO_INT32_IN_MEM	= 734,
    FP64_TO_INT64_IN_MEM	= 735,
    FP80_TO_INT16_IN_MEM	= 736,
    FP80_TO_INT32_IN_MEM	= 737,
    FP80_TO_INT64_IN_MEM	= 738,
    FPATAN	= 739,
    FPREM	= 740,
    FPREM1	= 741,
    FPTAN	= 742,
    FRNDINT	= 743,
    FRSTORm	= 744,
    FSAVEm	= 745,
    FSCALE	= 746,
    FSINCOS	= 747,
    FSTENVm	= 748,
    FS_PREFIX	= 749,
    FXAM	= 750,
    FXRSTOR	= 751,
    FXRSTOR64	= 752,
    FXSAVE	= 753,
    FXSAVE64	= 754,
    FXTRACT	= 755,
    FYL2X	= 756,
    FYL2XP1	= 757,
    FpPOP_RETVAL	= 758,
    FsANDNPDrm	= 759,
    FsANDNPDrr	= 760,
    FsANDNPSrm	= 761,
    FsANDNPSrr	= 762,
    FsANDPDrm	= 763,
    FsANDPDrr	= 764,
    FsANDPSrm	= 765,
    FsANDPSrr	= 766,
    FsFLD0SD	= 767,
    FsFLD0SS	= 768,
    FsMOVAPDrm	= 769,
    FsMOVAPDrr	= 770,
    FsMOVAPSrm	= 771,
    FsMOVAPSrr	= 772,
    FsORPDrm	= 773,
    FsORPDrr	= 774,
    FsORPSrm	= 775,
    FsORPSrr	= 776,
    FsXORPDrm	= 777,
    FsXORPDrr	= 778,
    FsXORPSrm	= 779,
    FsXORPSrr	= 780,
    GS_PREFIX	= 781,
    HADDPDrm	= 782,
    HADDPDrr	= 783,
    HADDPSrm	= 784,
    HADDPSrr	= 785,
    HLT	= 786,
    HSUBPDrm	= 787,
    HSUBPDrr	= 788,
    HSUBPSrm	= 789,
    HSUBPSrr	= 790,
    IDIV16m	= 791,
    IDIV16r	= 792,
    IDIV32m	= 793,
    IDIV32r	= 794,
    IDIV64m	= 795,
    IDIV64r	= 796,
    IDIV8m	= 797,
    IDIV8r	= 798,
    ILD_F16m	= 799,
    ILD_F32m	= 800,
    ILD_F64m	= 801,
    ILD_Fp16m32	= 802,
    ILD_Fp16m64	= 803,
    ILD_Fp16m80	= 804,
    ILD_Fp32m32	= 805,
    ILD_Fp32m64	= 806,
    ILD_Fp32m80	= 807,
    ILD_Fp64m32	= 808,
    ILD_Fp64m64	= 809,
    ILD_Fp64m80	= 810,
    IMUL16m	= 811,
    IMUL16r	= 812,
    IMUL16rm	= 813,
    IMUL16rmi	= 814,
    IMUL16rmi8	= 815,
    IMUL16rr	= 816,
    IMUL16rri	= 817,
    IMUL16rri8	= 818,
    IMUL32m	= 819,
    IMUL32r	= 820,
    IMUL32rm	= 821,
    IMUL32rmi	= 822,
    IMUL32rmi8	= 823,
    IMUL32rr	= 824,
    IMUL32rri	= 825,
    IMUL32rri8	= 826,
    IMUL64m	= 827,
    IMUL64r	= 828,
    IMUL64rm	= 829,
    IMUL64rmi32	= 830,
    IMUL64rmi8	= 831,
    IMUL64rr	= 832,
    IMUL64rri32	= 833,
    IMUL64rri8	= 834,
    IMUL8m	= 835,
    IMUL8r	= 836,
    IN16	= 837,
    IN16ri	= 838,
    IN16rr	= 839,
    IN32	= 840,
    IN32ri	= 841,
    IN32rr	= 842,
    IN8	= 843,
    IN8ri	= 844,
    IN8rr	= 845,
    INC16m	= 846,
    INC16r	= 847,
    INC32m	= 848,
    INC32r	= 849,
    INC64_16m	= 850,
    INC64_16r	= 851,
    INC64_32m	= 852,
    INC64_32r	= 853,
    INC64m	= 854,
    INC64r	= 855,
    INC8m	= 856,
    INC8r	= 857,
    INSERTPSrm	= 858,
    INSERTPSrr	= 859,
    INT	= 860,
    INT3	= 861,
    INTO	= 862,
    INVD	= 863,
    INVEPT	= 864,
    INVLPG	= 865,
    INVVPID	= 866,
    IRET16	= 867,
    IRET32	= 868,
    IRET64	= 869,
    ISTT_FP16m	= 870,
    ISTT_FP32m	= 871,
    ISTT_FP64m	= 872,
    ISTT_Fp16m32	= 873,
    ISTT_Fp16m64	= 874,
    ISTT_Fp16m80	= 875,
    ISTT_Fp32m32	= 876,
    ISTT_Fp32m64	= 877,
    ISTT_Fp32m80	= 878,
    ISTT_Fp64m32	= 879,
    ISTT_Fp64m64	= 880,
    ISTT_Fp64m80	= 881,
    IST_F16m	= 882,
    IST_F32m	= 883,
    IST_FP16m	= 884,
    IST_FP32m	= 885,
    IST_FP64m	= 886,
    IST_Fp16m32	= 887,
    IST_Fp16m64	= 888,
    IST_Fp16m80	= 889,
    IST_Fp32m32	= 890,
    IST_Fp32m64	= 891,
    IST_Fp32m80	= 892,
    IST_Fp64m32	= 893,
    IST_Fp64m64	= 894,
    IST_Fp64m80	= 895,
    Int_CMPSDrm	= 896,
    Int_CMPSDrr	= 897,
    Int_CMPSSrm	= 898,
    Int_CMPSSrr	= 899,
    Int_COMISDrm	= 900,
    Int_COMISDrr	= 901,
    Int_COMISSrm	= 902,
    Int_COMISSrr	= 903,
    Int_CVTDQ2PDrm	= 904,
    Int_CVTDQ2PDrr	= 905,
    Int_CVTDQ2PSrm	= 906,
    Int_CVTDQ2PSrr	= 907,
    Int_CVTPD2DQrm	= 908,
    Int_CVTPD2DQrr	= 909,
    Int_CVTPD2PSrm	= 910,
    Int_CVTPD2PSrr	= 911,
    Int_CVTPS2DQrm	= 912,
    Int_CVTPS2DQrr	= 913,
    Int_CVTPS2PDrm	= 914,
    Int_CVTPS2PDrr	= 915,
    Int_CVTSD2SSrm	= 916,
    Int_CVTSD2SSrr	= 917,
    Int_CVTSI2SD64rm	= 918,
    Int_CVTSI2SD64rr	= 919,
    Int_CVTSI2SDrm	= 920,
    Int_CVTSI2SDrr	= 921,
    Int_CVTSI2SS64rm	= 922,
    Int_CVTSI2SS64rr	= 923,
    Int_CVTSI2SSrm	= 924,
    Int_CVTSI2SSrr	= 925,
    Int_CVTSS2SDrm	= 926,
    Int_CVTSS2SDrr	= 927,
    Int_CVTTSD2SI64rm	= 928,
    Int_CVTTSD2SI64rr	= 929,
    Int_CVTTSD2SIrm	= 930,
    Int_CVTTSD2SIrr	= 931,
    Int_CVTTSS2SI64rm	= 932,
    Int_CVTTSS2SI64rr	= 933,
    Int_CVTTSS2SIrm	= 934,
    Int_CVTTSS2SIrr	= 935,
    Int_MemBarrier	= 936,
    Int_MemBarrierNoSSE64	= 937,
    Int_UCOMISDrm	= 938,
    Int_UCOMISDrr	= 939,
    Int_UCOMISSrm	= 940,
    Int_UCOMISSrr	= 941,
    Int_VCMPSDrm	= 942,
    Int_VCMPSDrr	= 943,
    Int_VCMPSSrm	= 944,
    Int_VCMPSSrr	= 945,
    Int_VCOMISDrm	= 946,
    Int_VCOMISDrr	= 947,
    Int_VCOMISSrm	= 948,
    Int_VCOMISSrr	= 949,
    Int_VCVTDQ2PDrm	= 950,
    Int_VCVTDQ2PDrr	= 951,
    Int_VCVTDQ2PSrm	= 952,
    Int_VCVTDQ2PSrr	= 953,
    Int_VCVTPD2DQrm	= 954,
    Int_VCVTPD2DQrr	= 955,
    Int_VCVTPD2PSrm	= 956,
    Int_VCVTPD2PSrr	= 957,
    Int_VCVTPS2DQrm	= 958,
    Int_VCVTPS2DQrr	= 959,
    Int_VCVTPS2PDrm	= 960,
    Int_VCVTPS2PDrr	= 961,
    Int_VCVTSD2SI64rm	= 962,
    Int_VCVTSD2SI64rr	= 963,
    Int_VCVTSD2SIrm	= 964,
    Int_VCVTSD2SIrr	= 965,
    Int_VCVTSD2SSrm	= 966,
    Int_VCVTSD2SSrr	= 967,
    Int_VCVTSI2SD64rm	= 968,
    Int_VCVTSI2SD64rr	= 969,
    Int_VCVTSI2SDrm	= 970,
    Int_VCVTSI2SDrr	= 971,
    Int_VCVTSI2SS64rm	= 972,
    Int_VCVTSI2SS64rr	= 973,
    Int_VCVTSI2SSrm	= 974,
    Int_VCVTSI2SSrr	= 975,
    Int_VCVTSS2SDrm	= 976,
    Int_VCVTSS2SDrr	= 977,
    Int_VCVTTPD2DQrm	= 978,
    Int_VCVTTPD2DQrr	= 979,
    Int_VCVTTPS2DQrm	= 980,
    Int_VCVTTPS2DQrr	= 981,
    Int_VCVTTSD2SI64rm	= 982,
    Int_VCVTTSD2SI64rr	= 983,
    Int_VCVTTSD2SIrm	= 984,
    Int_VCVTTSD2SIrr	= 985,
    Int_VCVTTSS2SI64rm	= 986,
    Int_VCVTTSS2SI64rr	= 987,
    Int_VCVTTSS2SIrm	= 988,
    Int_VCVTTSS2SIrr	= 989,
    Int_VUCOMISDrm	= 990,
    Int_VUCOMISDrr	= 991,
    Int_VUCOMISSrm	= 992,
    Int_VUCOMISSrr	= 993,
    JAE_1	= 994,
    JAE_4	= 995,
    JA_1	= 996,
    JA_4	= 997,
    JBE_1	= 998,
    JBE_4	= 999,
    JB_1	= 1000,
    JB_4	= 1001,
    JCXZ	= 1002,
    JECXZ_32	= 1003,
    JECXZ_64	= 1004,
    JE_1	= 1005,
    JE_4	= 1006,
    JGE_1	= 1007,
    JGE_4	= 1008,
    JG_1	= 1009,
    JG_4	= 1010,
    JLE_1	= 1011,
    JLE_4	= 1012,
    JL_1	= 1013,
    JL_4	= 1014,
    JMP32m	= 1015,
    JMP32r	= 1016,
    JMP64m	= 1017,
    JMP64pcrel32	= 1018,
    JMP64r	= 1019,
    JMP_1	= 1020,
    JMP_4	= 1021,
    JNE_1	= 1022,
    JNE_4	= 1023,
    JNO_1	= 1024,
    JNO_4	= 1025,
    JNP_1	= 1026,
    JNP_4	= 1027,
    JNS_1	= 1028,
    JNS_4	= 1029,
    JO_1	= 1030,
    JO_4	= 1031,
    JP_1	= 1032,
    JP_4	= 1033,
    JRCXZ	= 1034,
    JS_1	= 1035,
    JS_4	= 1036,
    LAHF	= 1037,
    LAR16rm	= 1038,
    LAR16rr	= 1039,
    LAR32rm	= 1040,
    LAR32rr	= 1041,
    LAR64rm	= 1042,
    LAR64rr	= 1043,
    LCMPXCHG16	= 1044,
    LCMPXCHG32	= 1045,
    LCMPXCHG64	= 1046,
    LCMPXCHG8	= 1047,
    LCMPXCHG8B	= 1048,
    LDDQUrm	= 1049,
    LDMXCSR	= 1050,
    LDS16rm	= 1051,
    LDS32rm	= 1052,
    LD_F0	= 1053,
    LD_F1	= 1054,
    LD_F32m	= 1055,
    LD_F64m	= 1056,
    LD_F80m	= 1057,
    LD_Fp032	= 1058,
    LD_Fp064	= 1059,
    LD_Fp080	= 1060,
    LD_Fp132	= 1061,
    LD_Fp164	= 1062,
    LD_Fp180	= 1063,
    LD_Fp32m	= 1064,
    LD_Fp32m64	= 1065,
    LD_Fp32m80	= 1066,
    LD_Fp64m	= 1067,
    LD_Fp64m80	= 1068,
    LD_Fp80m	= 1069,
    LD_Frr	= 1070,
    LEA16r	= 1071,
    LEA32r	= 1072,
    LEA64_32r	= 1073,
    LEA64r	= 1074,
    LEAVE	= 1075,
    LEAVE64	= 1076,
    LES16rm	= 1077,
    LES32rm	= 1078,
    LFENCE	= 1079,
    LFS16rm	= 1080,
    LFS32rm	= 1081,
    LFS64rm	= 1082,
    LGDT16m	= 1083,
    LGDTm	= 1084,
    LGS16rm	= 1085,
    LGS32rm	= 1086,
    LGS64rm	= 1087,
    LIDT16m	= 1088,
    LIDTm	= 1089,
    LLDT16m	= 1090,
    LLDT16r	= 1091,
    LMSW16m	= 1092,
    LMSW16r	= 1093,
    LOCK_ADD16mi	= 1094,
    LOCK_ADD16mi8	= 1095,
    LOCK_ADD16mr	= 1096,
    LOCK_ADD32mi	= 1097,
    LOCK_ADD32mi8	= 1098,
    LOCK_ADD32mr	= 1099,
    LOCK_ADD64mi32	= 1100,
    LOCK_ADD64mi8	= 1101,
    LOCK_ADD64mr	= 1102,
    LOCK_ADD8mi	= 1103,
    LOCK_ADD8mr	= 1104,
    LOCK_AND16mi	= 1105,
    LOCK_AND16mi8	= 1106,
    LOCK_AND16mr	= 1107,
    LOCK_AND32mi	= 1108,
    LOCK_AND32mi8	= 1109,
    LOCK_AND32mr	= 1110,
    LOCK_AND64mi32	= 1111,
    LOCK_AND64mi8	= 1112,
    LOCK_AND64mr	= 1113,
    LOCK_AND8mi	= 1114,
    LOCK_AND8mr	= 1115,
    LOCK_DEC16m	= 1116,
    LOCK_DEC32m	= 1117,
    LOCK_DEC64m	= 1118,
    LOCK_DEC8m	= 1119,
    LOCK_INC16m	= 1120,
    LOCK_INC32m	= 1121,
    LOCK_INC64m	= 1122,
    LOCK_INC8m	= 1123,
    LOCK_OR16mi	= 1124,
    LOCK_OR16mi8	= 1125,
    LOCK_OR16mr	= 1126,
    LOCK_OR32mi	= 1127,
    LOCK_OR32mi8	= 1128,
    LOCK_OR32mr	= 1129,
    LOCK_OR64mi32	= 1130,
    LOCK_OR64mi8	= 1131,
    LOCK_OR64mr	= 1132,
    LOCK_OR8mi	= 1133,
    LOCK_OR8mr	= 1134,
    LOCK_PREFIX	= 1135,
    LOCK_SUB16mi	= 1136,
    LOCK_SUB16mi8	= 1137,
    LOCK_SUB16mr	= 1138,
    LOCK_SUB32mi	= 1139,
    LOCK_SUB32mi8	= 1140,
    LOCK_SUB32mr	= 1141,
    LOCK_SUB64mi32	= 1142,
    LOCK_SUB64mi8	= 1143,
    LOCK_SUB64mr	= 1144,
    LOCK_SUB8mi	= 1145,
    LOCK_SUB8mr	= 1146,
    LOCK_XOR16mi	= 1147,
    LOCK_XOR16mi8	= 1148,
    LOCK_XOR16mr	= 1149,
    LOCK_XOR32mi	= 1150,
    LOCK_XOR32mi8	= 1151,
    LOCK_XOR32mr	= 1152,
    LOCK_XOR64mi32	= 1153,
    LOCK_XOR64mi8	= 1154,
    LOCK_XOR64mr	= 1155,
    LOCK_XOR8mi	= 1156,
    LOCK_XOR8mr	= 1157,
    LODSB	= 1158,
    LODSD	= 1159,
    LODSQ	= 1160,
    LODSW	= 1161,
    LOOP	= 1162,
    LOOPE	= 1163,
    LOOPNE	= 1164,
    LRETI	= 1165,
    LRETIW	= 1166,
    LRETL	= 1167,
    LRETQ	= 1168,
    LSL16rm	= 1169,
    LSL16rr	= 1170,
    LSL32rm	= 1171,
    LSL32rr	= 1172,
    LSL64rm	= 1173,
    LSL64rr	= 1174,
    LSS16rm	= 1175,
    LSS32rm	= 1176,
    LSS64rm	= 1177,
    LTRm	= 1178,
    LTRr	= 1179,
    LXADD16	= 1180,
    LXADD32	= 1181,
    LXADD64	= 1182,
    LXADD8	= 1183,
    MASKMOVDQU	= 1184,
    MASKMOVDQU64	= 1185,
    MAXPDrm	= 1186,
    MAXPDrm_Int	= 1187,
    MAXPDrr	= 1188,
    MAXPDrr_Int	= 1189,
    MAXPSrm	= 1190,
    MAXPSrm_Int	= 1191,
    MAXPSrr	= 1192,
    MAXPSrr_Int	= 1193,
    MAXSDrm	= 1194,
    MAXSDrm_Int	= 1195,
    MAXSDrr	= 1196,
    MAXSDrr_Int	= 1197,
    MAXSSrm	= 1198,
    MAXSSrm_Int	= 1199,
    MAXSSrr	= 1200,
    MAXSSrr_Int	= 1201,
    MFENCE	= 1202,
    MINPDrm	= 1203,
    MINPDrm_Int	= 1204,
    MINPDrr	= 1205,
    MINPDrr_Int	= 1206,
    MINPSrm	= 1207,
    MINPSrm_Int	= 1208,
    MINPSrr	= 1209,
    MINPSrr_Int	= 1210,
    MINSDrm	= 1211,
    MINSDrm_Int	= 1212,
    MINSDrr	= 1213,
    MINSDrr_Int	= 1214,
    MINSSrm	= 1215,
    MINSSrm_Int	= 1216,
    MINSSrr	= 1217,
    MINSSrr_Int	= 1218,
    MMX_CVTPD2PIirm	= 1219,
    MMX_CVTPD2PIirr	= 1220,
    MMX_CVTPI2PDirm	= 1221,
    MMX_CVTPI2PDirr	= 1222,
    MMX_CVTPI2PSirm	= 1223,
    MMX_CVTPI2PSirr	= 1224,
    MMX_CVTPS2PIirm	= 1225,
    MMX_CVTPS2PIirr	= 1226,
    MMX_CVTTPD2PIirm	= 1227,
    MMX_CVTTPD2PIirr	= 1228,
    MMX_CVTTPS2PIirm	= 1229,
    MMX_CVTTPS2PIirr	= 1230,
    MMX_EMMS	= 1231,
    MMX_MASKMOVQ	= 1232,
    MMX_MASKMOVQ64	= 1233,
    MMX_MOVD64from64rr	= 1234,
    MMX_MOVD64grr	= 1235,
    MMX_MOVD64mr	= 1236,
    MMX_MOVD64rm	= 1237,
    MMX_MOVD64rr	= 1238,
    MMX_MOVD64rrv164	= 1239,
    MMX_MOVD64to64rr	= 1240,
    MMX_MOVDQ2Qrr	= 1241,
    MMX_MOVFR642Qrr	= 1242,
    MMX_MOVNTQmr	= 1243,
    MMX_MOVQ2DQrr	= 1244,
    MMX_MOVQ2FR64rr	= 1245,
    MMX_MOVQ64mr	= 1246,
    MMX_MOVQ64rm	= 1247,
    MMX_MOVQ64rr	= 1248,
    MMX_MOVZDI2PDIrm	= 1249,
    MMX_MOVZDI2PDIrr	= 1250,
    MMX_PABSBrm64	= 1251,
    MMX_PABSBrr64	= 1252,
    MMX_PABSDrm64	= 1253,
    MMX_PABSDrr64	= 1254,
    MMX_PABSWrm64	= 1255,
    MMX_PABSWrr64	= 1256,
    MMX_PACKSSDWirm	= 1257,
    MMX_PACKSSDWirr	= 1258,
    MMX_PACKSSWBirm	= 1259,
    MMX_PACKSSWBirr	= 1260,
    MMX_PACKUSWBirm	= 1261,
    MMX_PACKUSWBirr	= 1262,
    MMX_PADDBirm	= 1263,
    MMX_PADDBirr	= 1264,
    MMX_PADDDirm	= 1265,
    MMX_PADDDirr	= 1266,
    MMX_PADDQirm	= 1267,
    MMX_PADDQirr	= 1268,
    MMX_PADDSBirm	= 1269,
    MMX_PADDSBirr	= 1270,
    MMX_PADDSWirm	= 1271,
    MMX_PADDSWirr	= 1272,
    MMX_PADDUSBirm	= 1273,
    MMX_PADDUSBirr	= 1274,
    MMX_PADDUSWirm	= 1275,
    MMX_PADDUSWirr	= 1276,
    MMX_PADDWirm	= 1277,
    MMX_PADDWirr	= 1278,
    MMX_PALIGNR64irm	= 1279,
    MMX_PALIGNR64irr	= 1280,
    MMX_PANDNirm	= 1281,
    MMX_PANDNirr	= 1282,
    MMX_PANDirm	= 1283,
    MMX_PANDirr	= 1284,
    MMX_PAVGBirm	= 1285,
    MMX_PAVGBirr	= 1286,
    MMX_PAVGWirm	= 1287,
    MMX_PAVGWirr	= 1288,
    MMX_PCMPEQBirm	= 1289,
    MMX_PCMPEQBirr	= 1290,
    MMX_PCMPEQDirm	= 1291,
    MMX_PCMPEQDirr	= 1292,
    MMX_PCMPEQWirm	= 1293,
    MMX_PCMPEQWirr	= 1294,
    MMX_PCMPGTBirm	= 1295,
    MMX_PCMPGTBirr	= 1296,
    MMX_PCMPGTDirm	= 1297,
    MMX_PCMPGTDirr	= 1298,
    MMX_PCMPGTWirm	= 1299,
    MMX_PCMPGTWirr	= 1300,
    MMX_PEXTRWirri	= 1301,
    MMX_PHADDSWrm64	= 1302,
    MMX_PHADDSWrr64	= 1303,
    MMX_PHADDWrm64	= 1304,
    MMX_PHADDWrr64	= 1305,
    MMX_PHADDrm64	= 1306,
    MMX_PHADDrr64	= 1307,
    MMX_PHSUBDrm64	= 1308,
    MMX_PHSUBDrr64	= 1309,
    MMX_PHSUBSWrm64	= 1310,
    MMX_PHSUBSWrr64	= 1311,
    MMX_PHSUBWrm64	= 1312,
    MMX_PHSUBWrr64	= 1313,
    MMX_PINSRWirmi	= 1314,
    MMX_PINSRWirri	= 1315,
    MMX_PMADDUBSWrm64	= 1316,
    MMX_PMADDUBSWrr64	= 1317,
    MMX_PMADDWDirm	= 1318,
    MMX_PMADDWDirr	= 1319,
    MMX_PMAXSWirm	= 1320,
    MMX_PMAXSWirr	= 1321,
    MMX_PMAXUBirm	= 1322,
    MMX_PMAXUBirr	= 1323,
    MMX_PMINSWirm	= 1324,
    MMX_PMINSWirr	= 1325,
    MMX_PMINUBirm	= 1326,
    MMX_PMINUBirr	= 1327,
    MMX_PMOVMSKBrr	= 1328,
    MMX_PMULHRSWrm64	= 1329,
    MMX_PMULHRSWrr64	= 1330,
    MMX_PMULHUWirm	= 1331,
    MMX_PMULHUWirr	= 1332,
    MMX_PMULHWirm	= 1333,
    MMX_PMULHWirr	= 1334,
    MMX_PMULLWirm	= 1335,
    MMX_PMULLWirr	= 1336,
    MMX_PMULUDQirm	= 1337,
    MMX_PMULUDQirr	= 1338,
    MMX_PORirm	= 1339,
    MMX_PORirr	= 1340,
    MMX_PSADBWirm	= 1341,
    MMX_PSADBWirr	= 1342,
    MMX_PSHUFBrm64	= 1343,
    MMX_PSHUFBrr64	= 1344,
    MMX_PSHUFWmi	= 1345,
    MMX_PSHUFWri	= 1346,
    MMX_PSIGNBrm64	= 1347,
    MMX_PSIGNBrr64	= 1348,
    MMX_PSIGNDrm64	= 1349,
    MMX_PSIGNDrr64	= 1350,
    MMX_PSIGNWrm64	= 1351,
    MMX_PSIGNWrr64	= 1352,
    MMX_PSLLDri	= 1353,
    MMX_PSLLDrm	= 1354,
    MMX_PSLLDrr	= 1355,
    MMX_PSLLQri	= 1356,
    MMX_PSLLQrm	= 1357,
    MMX_PSLLQrr	= 1358,
    MMX_PSLLWri	= 1359,
    MMX_PSLLWrm	= 1360,
    MMX_PSLLWrr	= 1361,
    MMX_PSRADri	= 1362,
    MMX_PSRADrm	= 1363,
    MMX_PSRADrr	= 1364,
    MMX_PSRAWri	= 1365,
    MMX_PSRAWrm	= 1366,
    MMX_PSRAWrr	= 1367,
    MMX_PSRLDri	= 1368,
    MMX_PSRLDrm	= 1369,
    MMX_PSRLDrr	= 1370,
    MMX_PSRLQri	= 1371,
    MMX_PSRLQrm	= 1372,
    MMX_PSRLQrr	= 1373,
    MMX_PSRLWri	= 1374,
    MMX_PSRLWrm	= 1375,
    MMX_PSRLWrr	= 1376,
    MMX_PSUBBirm	= 1377,
    MMX_PSUBBirr	= 1378,
    MMX_PSUBDirm	= 1379,
    MMX_PSUBDirr	= 1380,
    MMX_PSUBQirm	= 1381,
    MMX_PSUBQirr	= 1382,
    MMX_PSUBSBirm	= 1383,
    MMX_PSUBSBirr	= 1384,
    MMX_PSUBSWirm	= 1385,
    MMX_PSUBSWirr	= 1386,
    MMX_PSUBUSBirm	= 1387,
    MMX_PSUBUSBirr	= 1388,
    MMX_PSUBUSWirm	= 1389,
    MMX_PSUBUSWirr	= 1390,
    MMX_PSUBWirm	= 1391,
    MMX_PSUBWirr	= 1392,
    MMX_PUNPCKHBWirm	= 1393,
    MMX_PUNPCKHBWirr	= 1394,
    MMX_PUNPCKHDQirm	= 1395,
    MMX_PUNPCKHDQirr	= 1396,
    MMX_PUNPCKHWDirm	= 1397,
    MMX_PUNPCKHWDirr	= 1398,
    MMX_PUNPCKLBWirm	= 1399,
    MMX_PUNPCKLBWirr	= 1400,
    MMX_PUNPCKLDQirm	= 1401,
    MMX_PUNPCKLDQirr	= 1402,
    MMX_PUNPCKLWDirm	= 1403,
    MMX_PUNPCKLWDirr	= 1404,
    MMX_PXORirm	= 1405,
    MMX_PXORirr	= 1406,
    MONITOR	= 1407,
    MONITORrrr	= 1408,
    MONTMUL	= 1409,
    MOV16ao16	= 1410,
    MOV16mi	= 1411,
    MOV16mr	= 1412,
    MOV16ms	= 1413,
    MOV16o16a	= 1414,
    MOV16r0	= 1415,
    MOV16ri	= 1416,
    MOV16rm	= 1417,
    MOV16rr	= 1418,
    MOV16rr_REV	= 1419,
    MOV16rs	= 1420,
    MOV16sm	= 1421,
    MOV16sr	= 1422,
    MOV32ao32	= 1423,
    MOV32cr	= 1424,
    MOV32dr	= 1425,
    MOV32mi	= 1426,
    MOV32mr	= 1427,
    MOV32ms	= 1428,
    MOV32o32a	= 1429,
    MOV32r0	= 1430,
    MOV32rc	= 1431,
    MOV32rd	= 1432,
    MOV32ri	= 1433,
    MOV32rm	= 1434,
    MOV32rr	= 1435,
    MOV32rr_REV	= 1436,
    MOV32rs	= 1437,
    MOV32sm	= 1438,
    MOV32sr	= 1439,
    MOV64cr	= 1440,
    MOV64dr	= 1441,
    MOV64mi32	= 1442,
    MOV64mr	= 1443,
    MOV64ms	= 1444,
    MOV64r0	= 1445,
    MOV64rc	= 1446,
    MOV64rd	= 1447,
    MOV64ri	= 1448,
    MOV64ri32	= 1449,
    MOV64ri64i32	= 1450,
    MOV64rm	= 1451,
    MOV64rr	= 1452,
    MOV64rr_REV	= 1453,
    MOV64rs	= 1454,
    MOV64sm	= 1455,
    MOV64sr	= 1456,
    MOV64toPQIrr	= 1457,
    MOV64toSDrm	= 1458,
    MOV64toSDrr	= 1459,
    MOV8ao8	= 1460,
    MOV8mi	= 1461,
    MOV8mr	= 1462,
    MOV8mr_NOREX	= 1463,
    MOV8o8a	= 1464,
    MOV8r0	= 1465,
    MOV8ri	= 1466,
    MOV8rm	= 1467,
    MOV8rm_NOREX	= 1468,
    MOV8rr	= 1469,
    MOV8rr_NOREX	= 1470,
    MOV8rr_REV	= 1471,
    MOVAPDmr	= 1472,
    MOVAPDrm	= 1473,
    MOVAPDrr	= 1474,
    MOVAPSmr	= 1475,
    MOVAPSrm	= 1476,
    MOVAPSrr	= 1477,
    MOVDDUPrm	= 1478,
    MOVDDUPrr	= 1479,
    MOVDI2PDIrm	= 1480,
    MOVDI2PDIrr	= 1481,
    MOVDI2SSrm	= 1482,
    MOVDI2SSrr	= 1483,
    MOVDQAmr	= 1484,
    MOVDQArm	= 1485,
    MOVDQArr	= 1486,
    MOVDQUmr	= 1487,
    MOVDQUmr_Int	= 1488,
    MOVDQUrm	= 1489,
    MOVDQUrr	= 1490,
    MOVHLPSrr	= 1491,
    MOVHPDmr	= 1492,
    MOVHPDrm	= 1493,
    MOVHPSmr	= 1494,
    MOVHPSrm	= 1495,
    MOVLHPSrr	= 1496,
    MOVLPDmr	= 1497,
    MOVLPDrm	= 1498,
    MOVLPSmr	= 1499,
    MOVLPSrm	= 1500,
    MOVLQ128mr	= 1501,
    MOVMSKPDrr32	= 1502,
    MOVMSKPDrr32_alt	= 1503,
    MOVMSKPDrr64	= 1504,
    MOVMSKPDrr64_alt	= 1505,
    MOVMSKPSrr32	= 1506,
    MOVMSKPSrr32_alt	= 1507,
    MOVMSKPSrr64	= 1508,
    MOVMSKPSrr64_alt	= 1509,
    MOVNTDQArm	= 1510,
    MOVNTDQ_64mr	= 1511,
    MOVNTDQmr	= 1512,
    MOVNTI_64mr	= 1513,
    MOVNTImr	= 1514,
    MOVNTPDmr	= 1515,
    MOVNTPSmr	= 1516,
    MOVPC32r	= 1517,
    MOVPDI2DImr	= 1518,
    MOVPDI2DIrr	= 1519,
    MOVPQI2QImr	= 1520,
    MOVPQIto64rr	= 1521,
    MOVQI2PQIrm	= 1522,
    MOVQxrxr	= 1523,
    MOVSB	= 1524,
    MOVSD	= 1525,
    MOVSDmr	= 1526,
    MOVSDrm	= 1527,
    MOVSDrr	= 1528,
    MOVSDto64mr	= 1529,
    MOVSDto64rr	= 1530,
    MOVSHDUPrm	= 1531,
    MOVSHDUPrr	= 1532,
    MOVSLDUPrm	= 1533,
    MOVSLDUPrr	= 1534,
    MOVSQ	= 1535,
    MOVSS2DImr	= 1536,
    MOVSS2DIrr	= 1537,
    MOVSSmr	= 1538,
    MOVSSrm	= 1539,
    MOVSSrr	= 1540,
    MOVSW	= 1541,
    MOVSX16rm8	= 1542,
    MOVSX16rr8	= 1543,
    MOVSX32rm16	= 1544,
    MOVSX32rm8	= 1545,
    MOVSX32rr16	= 1546,
    MOVSX32rr8	= 1547,
    MOVSX64rm16	= 1548,
    MOVSX64rm32	= 1549,
    MOVSX64rm8	= 1550,
    MOVSX64rr16	= 1551,
    MOVSX64rr32	= 1552,
    MOVSX64rr8	= 1553,
    MOVUPDmr	= 1554,
    MOVUPDmr_Int	= 1555,
    MOVUPDrm	= 1556,
    MOVUPDrr	= 1557,
    MOVUPSmr	= 1558,
    MOVUPSmr_Int	= 1559,
    MOVUPSrm	= 1560,
    MOVUPSrr	= 1561,
    MOVZDI2PDIrm	= 1562,
    MOVZDI2PDIrr	= 1563,
    MOVZPQILo2PQIrm	= 1564,
    MOVZPQILo2PQIrr	= 1565,
    MOVZQI2PQIrm	= 1566,
    MOVZQI2PQIrr	= 1567,
    MOVZX16rm8	= 1568,
    MOVZX16rr8	= 1569,
    MOVZX32_NOREXrm8	= 1570,
    MOVZX32_NOREXrr8	= 1571,
    MOVZX32rm16	= 1572,
    MOVZX32rm8	= 1573,
    MOVZX32rr16	= 1574,
    MOVZX32rr8	= 1575,
    MOVZX64rm16	= 1576,
    MOVZX64rm16_Q	= 1577,
    MOVZX64rm32	= 1578,
    MOVZX64rm8	= 1579,
    MOVZX64rm8_Q	= 1580,
    MOVZX64rr16	= 1581,
    MOVZX64rr16_Q	= 1582,
    MOVZX64rr32	= 1583,
    MOVZX64rr8	= 1584,
    MOVZX64rr8_Q	= 1585,
    MPSADBWrmi	= 1586,
    MPSADBWrri	= 1587,
    MUL16m	= 1588,
    MUL16r	= 1589,
    MUL32m	= 1590,
    MUL32r	= 1591,
    MUL64m	= 1592,
    MUL64r	= 1593,
    MUL8m	= 1594,
    MUL8r	= 1595,
    MULPDrm	= 1596,
    MULPDrr	= 1597,
    MULPSrm	= 1598,
    MULPSrr	= 1599,
    MULSDrm	= 1600,
    MULSDrm_Int	= 1601,
    MULSDrr	= 1602,
    MULSDrr_Int	= 1603,
    MULSSrm	= 1604,
    MULSSrm_Int	= 1605,
    MULSSrr	= 1606,
    MULSSrr_Int	= 1607,
    MUL_F32m	= 1608,
    MUL_F64m	= 1609,
    MUL_FI16m	= 1610,
    MUL_FI32m	= 1611,
    MUL_FPrST0	= 1612,
    MUL_FST0r	= 1613,
    MUL_Fp32	= 1614,
    MUL_Fp32m	= 1615,
    MUL_Fp64	= 1616,
    MUL_Fp64m	= 1617,
    MUL_Fp64m32	= 1618,
    MUL_Fp80	= 1619,
    MUL_Fp80m32	= 1620,
    MUL_Fp80m64	= 1621,
    MUL_FpI16m32	= 1622,
    MUL_FpI16m64	= 1623,
    MUL_FpI16m80	= 1624,
    MUL_FpI32m32	= 1625,
    MUL_FpI32m64	= 1626,
    MUL_FpI32m80	= 1627,
    MUL_FrST0	= 1628,
    MWAIT	= 1629,
    MWAITrr	= 1630,
    NEG16m	= 1631,
    NEG16r	= 1632,
    NEG32m	= 1633,
    NEG32r	= 1634,
    NEG64m	= 1635,
    NEG64r	= 1636,
    NEG8m	= 1637,
    NEG8r	= 1638,
    NOOP	= 1639,
    NOOPL	= 1640,
    NOOPW	= 1641,
    NOT16m	= 1642,
    NOT16r	= 1643,
    NOT32m	= 1644,
    NOT32r	= 1645,
    NOT64m	= 1646,
    NOT64r	= 1647,
    NOT8m	= 1648,
    NOT8r	= 1649,
    OR16i16	= 1650,
    OR16mi	= 1651,
    OR16mi8	= 1652,
    OR16mr	= 1653,
    OR16ri	= 1654,
    OR16ri8	= 1655,
    OR16rm	= 1656,
    OR16rr	= 1657,
    OR16rr_REV	= 1658,
    OR32i32	= 1659,
    OR32mi	= 1660,
    OR32mi8	= 1661,
    OR32mr	= 1662,
    OR32mrLocked	= 1663,
    OR32ri	= 1664,
    OR32ri8	= 1665,
    OR32rm	= 1666,
    OR32rr	= 1667,
    OR32rr_REV	= 1668,
    OR64i32	= 1669,
    OR64mi32	= 1670,
    OR64mi8	= 1671,
    OR64mr	= 1672,
    OR64ri32	= 1673,
    OR64ri8	= 1674,
    OR64rm	= 1675,
    OR64rr	= 1676,
    OR64rr_REV	= 1677,
    OR8i8	= 1678,
    OR8mi	= 1679,
    OR8mr	= 1680,
    OR8ri	= 1681,
    OR8rm	= 1682,
    OR8rr	= 1683,
    OR8rr_REV	= 1684,
    ORPDrm	= 1685,
    ORPDrr	= 1686,
    ORPSrm	= 1687,
    ORPSrr	= 1688,
    OUT16ir	= 1689,
    OUT16rr	= 1690,
    OUT32ir	= 1691,
    OUT32rr	= 1692,
    OUT8ir	= 1693,
    OUT8rr	= 1694,
    OUTSB	= 1695,
    OUTSD	= 1696,
    OUTSW	= 1697,
    PABSBrm128	= 1698,
    PABSBrr128	= 1699,
    PABSDrm128	= 1700,
    PABSDrr128	= 1701,
    PABSWrm128	= 1702,
    PABSWrr128	= 1703,
    PACKSSDWrm	= 1704,
    PACKSSDWrr	= 1705,
    PACKSSWBrm	= 1706,
    PACKSSWBrr	= 1707,
    PACKUSDWrm	= 1708,
    PACKUSDWrr	= 1709,
    PACKUSWBrm	= 1710,
    PACKUSWBrr	= 1711,
    PADDBrm	= 1712,
    PADDBrr	= 1713,
    PADDDrm	= 1714,
    PADDDrr	= 1715,
    PADDQrm	= 1716,
    PADDQrr	= 1717,
    PADDSBrm	= 1718,
    PADDSBrr	= 1719,
    PADDSWrm	= 1720,
    PADDSWrr	= 1721,
    PADDUSBrm	= 1722,
    PADDUSBrr	= 1723,
    PADDUSWrm	= 1724,
    PADDUSWrr	= 1725,
    PADDWrm	= 1726,
    PADDWrr	= 1727,
    PALIGNR128rm	= 1728,
    PALIGNR128rr	= 1729,
    PANDNrm	= 1730,
    PANDNrr	= 1731,
    PANDrm	= 1732,
    PANDrr	= 1733,
    PAUSE	= 1734,
    PAVGBrm	= 1735,
    PAVGBrr	= 1736,
    PAVGUSBrm	= 1737,
    PAVGUSBrr	= 1738,
    PAVGWrm	= 1739,
    PAVGWrr	= 1740,
    PBLENDVBrm0	= 1741,
    PBLENDVBrr0	= 1742,
    PBLENDWrmi	= 1743,
    PBLENDWrri	= 1744,
    PCLMULQDQrm	= 1745,
    PCLMULQDQrr	= 1746,
    PCMPEQBrm	= 1747,
    PCMPEQBrr	= 1748,
    PCMPEQDrm	= 1749,
    PCMPEQDrr	= 1750,
    PCMPEQQrm	= 1751,
    PCMPEQQrr	= 1752,
    PCMPEQWrm	= 1753,
    PCMPEQWrr	= 1754,
    PCMPESTRIArm	= 1755,
    PCMPESTRIArr	= 1756,
    PCMPESTRICrm	= 1757,
    PCMPESTRICrr	= 1758,
    PCMPESTRIOrm	= 1759,
    PCMPESTRIOrr	= 1760,
    PCMPESTRISrm	= 1761,
    PCMPESTRISrr	= 1762,
    PCMPESTRIZrm	= 1763,
    PCMPESTRIZrr	= 1764,
    PCMPESTRIrm	= 1765,
    PCMPESTRIrr	= 1766,
    PCMPESTRM128MEM	= 1767,
    PCMPESTRM128REG	= 1768,
    PCMPESTRM128rm	= 1769,
    PCMPESTRM128rr	= 1770,
    PCMPGTBrm	= 1771,
    PCMPGTBrr	= 1772,
    PCMPGTDrm	= 1773,
    PCMPGTDrr	= 1774,
    PCMPGTQrm	= 1775,
    PCMPGTQrr	= 1776,
    PCMPGTWrm	= 1777,
    PCMPGTWrr	= 1778,
    PCMPISTRIArm	= 1779,
    PCMPISTRIArr	= 1780,
    PCMPISTRICrm	= 1781,
    PCMPISTRICrr	= 1782,
    PCMPISTRIOrm	= 1783,
    PCMPISTRIOrr	= 1784,
    PCMPISTRISrm	= 1785,
    PCMPISTRISrr	= 1786,
    PCMPISTRIZrm	= 1787,
    PCMPISTRIZrr	= 1788,
    PCMPISTRIrm	= 1789,
    PCMPISTRIrr	= 1790,
    PCMPISTRM128MEM	= 1791,
    PCMPISTRM128REG	= 1792,
    PCMPISTRM128rm	= 1793,
    PCMPISTRM128rr	= 1794,
    PEXTRBmr	= 1795,
    PEXTRBrr	= 1796,
    PEXTRDmr	= 1797,
    PEXTRDrr	= 1798,
    PEXTRQmr	= 1799,
    PEXTRQrr	= 1800,
    PEXTRWmr	= 1801,
    PEXTRWri	= 1802,
    PF2IDrm	= 1803,
    PF2IDrr	= 1804,
    PF2IWrm	= 1805,
    PF2IWrr	= 1806,
    PFACCrm	= 1807,
    PFACCrr	= 1808,
    PFADDrm	= 1809,
    PFADDrr	= 1810,
    PFCMPEQrm	= 1811,
    PFCMPEQrr	= 1812,
    PFCMPGErm	= 1813,
    PFCMPGErr	= 1814,
    PFCMPGTrm	= 1815,
    PFCMPGTrr	= 1816,
    PFMAXrm	= 1817,
    PFMAXrr	= 1818,
    PFMINrm	= 1819,
    PFMINrr	= 1820,
    PFMULrm	= 1821,
    PFMULrr	= 1822,
    PFNACCrm	= 1823,
    PFNACCrr	= 1824,
    PFPNACCrm	= 1825,
    PFPNACCrr	= 1826,
    PFRCPIT1rm	= 1827,
    PFRCPIT1rr	= 1828,
    PFRCPIT2rm	= 1829,
    PFRCPIT2rr	= 1830,
    PFRCPrm	= 1831,
    PFRCPrr	= 1832,
    PFRSQIT1rm	= 1833,
    PFRSQIT1rr	= 1834,
    PFRSQRTrm	= 1835,
    PFRSQRTrr	= 1836,
    PFSUBRrm	= 1837,
    PFSUBRrr	= 1838,
    PFSUBrm	= 1839,
    PFSUBrr	= 1840,
    PHADDDrm128	= 1841,
    PHADDDrr128	= 1842,
    PHADDSWrm128	= 1843,
    PHADDSWrr128	= 1844,
    PHADDWrm128	= 1845,
    PHADDWrr128	= 1846,
    PHMINPOSUWrm128	= 1847,
    PHMINPOSUWrr128	= 1848,
    PHSUBDrm128	= 1849,
    PHSUBDrr128	= 1850,
    PHSUBSWrm128	= 1851,
    PHSUBSWrr128	= 1852,
    PHSUBWrm128	= 1853,
    PHSUBWrr128	= 1854,
    PI2FDrm	= 1855,
    PI2FDrr	= 1856,
    PI2FWrm	= 1857,
    PI2FWrr	= 1858,
    PINSRBrm	= 1859,
    PINSRBrr	= 1860,
    PINSRDrm	= 1861,
    PINSRDrr	= 1862,
    PINSRQrm	= 1863,
    PINSRQrr	= 1864,
    PINSRWrmi	= 1865,
    PINSRWrri	= 1866,
    PMADDUBSWrm128	= 1867,
    PMADDUBSWrr128	= 1868,
    PMADDWDrm	= 1869,
    PMADDWDrr	= 1870,
    PMAXSBrm	= 1871,
    PMAXSBrr	= 1872,
    PMAXSDrm	= 1873,
    PMAXSDrr	= 1874,
    PMAXSWrm	= 1875,
    PMAXSWrr	= 1876,
    PMAXUBrm	= 1877,
    PMAXUBrr	= 1878,
    PMAXUDrm	= 1879,
    PMAXUDrr	= 1880,
    PMAXUWrm	= 1881,
    PMAXUWrr	= 1882,
    PMINSBrm	= 1883,
    PMINSBrr	= 1884,
    PMINSDrm	= 1885,
    PMINSDrr	= 1886,
    PMINSWrm	= 1887,
    PMINSWrr	= 1888,
    PMINUBrm	= 1889,
    PMINUBrr	= 1890,
    PMINUDrm	= 1891,
    PMINUDrr	= 1892,
    PMINUWrm	= 1893,
    PMINUWrr	= 1894,
    PMOVMSKBrr	= 1895,
    PMOVSXBDrm	= 1896,
    PMOVSXBDrr	= 1897,
    PMOVSXBQrm	= 1898,
    PMOVSXBQrr	= 1899,
    PMOVSXBWrm	= 1900,
    PMOVSXBWrr	= 1901,
    PMOVSXDQrm	= 1902,
    PMOVSXDQrr	= 1903,
    PMOVSXWDrm	= 1904,
    PMOVSXWDrr	= 1905,
    PMOVSXWQrm	= 1906,
    PMOVSXWQrr	= 1907,
    PMOVZXBDrm	= 1908,
    PMOVZXBDrr	= 1909,
    PMOVZXBQrm	= 1910,
    PMOVZXBQrr	= 1911,
    PMOVZXBWrm	= 1912,
    PMOVZXBWrr	= 1913,
    PMOVZXDQrm	= 1914,
    PMOVZXDQrr	= 1915,
    PMOVZXWDrm	= 1916,
    PMOVZXWDrr	= 1917,
    PMOVZXWQrm	= 1918,
    PMOVZXWQrr	= 1919,
    PMULDQrm	= 1920,
    PMULDQrr	= 1921,
    PMULHRSWrm128	= 1922,
    PMULHRSWrr128	= 1923,
    PMULHRWrm	= 1924,
    PMULHRWrr	= 1925,
    PMULHUWrm	= 1926,
    PMULHUWrr	= 1927,
    PMULHWrm	= 1928,
    PMULHWrr	= 1929,
    PMULLDrm	= 1930,
    PMULLDrr	= 1931,
    PMULLWrm	= 1932,
    PMULLWrr	= 1933,
    PMULUDQrm	= 1934,
    PMULUDQrr	= 1935,
    POP16r	= 1936,
    POP16rmm	= 1937,
    POP16rmr	= 1938,
    POP32r	= 1939,
    POP32rmm	= 1940,
    POP32rmr	= 1941,
    POP64r	= 1942,
    POP64rmm	= 1943,
    POP64rmr	= 1944,
    POPA32	= 1945,
    POPCNT16rm	= 1946,
    POPCNT16rr	= 1947,
    POPCNT32rm	= 1948,
    POPCNT32rr	= 1949,
    POPCNT64rm	= 1950,
    POPCNT64rr	= 1951,
    POPDS16	= 1952,
    POPDS32	= 1953,
    POPES16	= 1954,
    POPES32	= 1955,
    POPF16	= 1956,
    POPF32	= 1957,
    POPF64	= 1958,
    POPFS16	= 1959,
    POPFS32	= 1960,
    POPFS64	= 1961,
    POPGS16	= 1962,
    POPGS32	= 1963,
    POPGS64	= 1964,
    POPSS16	= 1965,
    POPSS32	= 1966,
    PORrm	= 1967,
    PORrr	= 1968,
    PREFETCH	= 1969,
    PREFETCHNTA	= 1970,
    PREFETCHT0	= 1971,
    PREFETCHT1	= 1972,
    PREFETCHT2	= 1973,
    PREFETCHW	= 1974,
    PSADBWrm	= 1975,
    PSADBWrr	= 1976,
    PSHUFBrm128	= 1977,
    PSHUFBrr128	= 1978,
    PSHUFDmi	= 1979,
    PSHUFDri	= 1980,
    PSHUFHWmi	= 1981,
    PSHUFHWri	= 1982,
    PSHUFLWmi	= 1983,
    PSHUFLWri	= 1984,
    PSIGNBrm128	= 1985,
    PSIGNBrr128	= 1986,
    PSIGNDrm128	= 1987,
    PSIGNDrr128	= 1988,
    PSIGNWrm128	= 1989,
    PSIGNWrr128	= 1990,
    PSLLDQri	= 1991,
    PSLLDri	= 1992,
    PSLLDrm	= 1993,
    PSLLDrr	= 1994,
    PSLLQri	= 1995,
    PSLLQrm	= 1996,
    PSLLQrr	= 1997,
    PSLLWri	= 1998,
    PSLLWrm	= 1999,
    PSLLWrr	= 2000,
    PSRADri	= 2001,
    PSRADrm	= 2002,
    PSRADrr	= 2003,
    PSRAWri	= 2004,
    PSRAWrm	= 2005,
    PSRAWrr	= 2006,
    PSRLDQri	= 2007,
    PSRLDri	= 2008,
    PSRLDrm	= 2009,
    PSRLDrr	= 2010,
    PSRLQri	= 2011,
    PSRLQrm	= 2012,
    PSRLQrr	= 2013,
    PSRLWri	= 2014,
    PSRLWrm	= 2015,
    PSRLWrr	= 2016,
    PSUBBrm	= 2017,
    PSUBBrr	= 2018,
    PSUBDrm	= 2019,
    PSUBDrr	= 2020,
    PSUBQrm	= 2021,
    PSUBQrr	= 2022,
    PSUBSBrm	= 2023,
    PSUBSBrr	= 2024,
    PSUBSWrm	= 2025,
    PSUBSWrr	= 2026,
    PSUBUSBrm	= 2027,
    PSUBUSBrr	= 2028,
    PSUBUSWrm	= 2029,
    PSUBUSWrr	= 2030,
    PSUBWrm	= 2031,
    PSUBWrr	= 2032,
    PSWAPDrm	= 2033,
    PSWAPDrr	= 2034,
    PTESTrm	= 2035,
    PTESTrr	= 2036,
    PUNPCKHBWrm	= 2037,
    PUNPCKHBWrr	= 2038,
    PUNPCKHDQrm	= 2039,
    PUNPCKHDQrr	= 2040,
    PUNPCKHQDQrm	= 2041,
    PUNPCKHQDQrr	= 2042,
    PUNPCKHWDrm	= 2043,
    PUNPCKHWDrr	= 2044,
    PUNPCKLBWrm	= 2045,
    PUNPCKLBWrr	= 2046,
    PUNPCKLDQrm	= 2047,
    PUNPCKLDQrr	= 2048,
    PUNPCKLQDQrm	= 2049,
    PUNPCKLQDQrr	= 2050,
    PUNPCKLWDrm	= 2051,
    PUNPCKLWDrr	= 2052,
    PUSH16r	= 2053,
    PUSH16rmm	= 2054,
    PUSH16rmr	= 2055,
    PUSH32r	= 2056,
    PUSH32rmm	= 2057,
    PUSH32rmr	= 2058,
    PUSH64i16	= 2059,
    PUSH64i32	= 2060,
    PUSH64i8	= 2061,
    PUSH64r	= 2062,
    PUSH64rmm	= 2063,
    PUSH64rmr	= 2064,
    PUSHA32	= 2065,
    PUSHCS16	= 2066,
    PUSHCS32	= 2067,
    PUSHDS16	= 2068,
    PUSHDS32	= 2069,
    PUSHES16	= 2070,
    PUSHES32	= 2071,
    PUSHF16	= 2072,
    PUSHF32	= 2073,
    PUSHF64	= 2074,
    PUSHFS16	= 2075,
    PUSHFS32	= 2076,
    PUSHFS64	= 2077,
    PUSHGS16	= 2078,
    PUSHGS32	= 2079,
    PUSHGS64	= 2080,
    PUSHSS16	= 2081,
    PUSHSS32	= 2082,
    PUSHi16	= 2083,
    PUSHi32	= 2084,
    PUSHi8	= 2085,
    PXORrm	= 2086,
    PXORrr	= 2087,
    RCL16m1	= 2088,
    RCL16mCL	= 2089,
    RCL16mi	= 2090,
    RCL16r1	= 2091,
    RCL16rCL	= 2092,
    RCL16ri	= 2093,
    RCL32m1	= 2094,
    RCL32mCL	= 2095,
    RCL32mi	= 2096,
    RCL32r1	= 2097,
    RCL32rCL	= 2098,
    RCL32ri	= 2099,
    RCL64m1	= 2100,
    RCL64mCL	= 2101,
    RCL64mi	= 2102,
    RCL64r1	= 2103,
    RCL64rCL	= 2104,
    RCL64ri	= 2105,
    RCL8m1	= 2106,
    RCL8mCL	= 2107,
    RCL8mi	= 2108,
    RCL8r1	= 2109,
    RCL8rCL	= 2110,
    RCL8ri	= 2111,
    RCPPSm	= 2112,
    RCPPSm_Int	= 2113,
    RCPPSr	= 2114,
    RCPPSr_Int	= 2115,
    RCPSSm	= 2116,
    RCPSSm_Int	= 2117,
    RCPSSr	= 2118,
    RCPSSr_Int	= 2119,
    RCR16m1	= 2120,
    RCR16mCL	= 2121,
    RCR16mi	= 2122,
    RCR16r1	= 2123,
    RCR16rCL	= 2124,
    RCR16ri	= 2125,
    RCR32m1	= 2126,
    RCR32mCL	= 2127,
    RCR32mi	= 2128,
    RCR32r1	= 2129,
    RCR32rCL	= 2130,
    RCR32ri	= 2131,
    RCR64m1	= 2132,
    RCR64mCL	= 2133,
    RCR64mi	= 2134,
    RCR64r1	= 2135,
    RCR64rCL	= 2136,
    RCR64ri	= 2137,
    RCR8m1	= 2138,
    RCR8mCL	= 2139,
    RCR8mi	= 2140,
    RCR8r1	= 2141,
    RCR8rCL	= 2142,
    RCR8ri	= 2143,
    RDMSR	= 2144,
    RDPMC	= 2145,
    RDTSC	= 2146,
    RDTSCP	= 2147,
    REPNE_PREFIX	= 2148,
    REP_MOVSB	= 2149,
    REP_MOVSD	= 2150,
    REP_MOVSQ	= 2151,
    REP_MOVSW	= 2152,
    REP_PREFIX	= 2153,
    REP_STOSB	= 2154,
    REP_STOSD	= 2155,
    REP_STOSQ	= 2156,
    REP_STOSW	= 2157,
    RET	= 2158,
    RETI	= 2159,
    RETIW	= 2160,
    REX64_PREFIX	= 2161,
    ROL16m1	= 2162,
    ROL16mCL	= 2163,
    ROL16mi	= 2164,
    ROL16r1	= 2165,
    ROL16rCL	= 2166,
    ROL16ri	= 2167,
    ROL32m1	= 2168,
    ROL32mCL	= 2169,
    ROL32mi	= 2170,
    ROL32r1	= 2171,
    ROL32rCL	= 2172,
    ROL32ri	= 2173,
    ROL64m1	= 2174,
    ROL64mCL	= 2175,
    ROL64mi	= 2176,
    ROL64r1	= 2177,
    ROL64rCL	= 2178,
    ROL64ri	= 2179,
    ROL8m1	= 2180,
    ROL8mCL	= 2181,
    ROL8mi	= 2182,
    ROL8r1	= 2183,
    ROL8rCL	= 2184,
    ROL8ri	= 2185,
    ROR16m1	= 2186,
    ROR16mCL	= 2187,
    ROR16mi	= 2188,
    ROR16r1	= 2189,
    ROR16rCL	= 2190,
    ROR16ri	= 2191,
    ROR32m1	= 2192,
    ROR32mCL	= 2193,
    ROR32mi	= 2194,
    ROR32r1	= 2195,
    ROR32rCL	= 2196,
    ROR32ri	= 2197,
    ROR64m1	= 2198,
    ROR64mCL	= 2199,
    ROR64mi	= 2200,
    ROR64r1	= 2201,
    ROR64rCL	= 2202,
    ROR64ri	= 2203,
    ROR8m1	= 2204,
    ROR8mCL	= 2205,
    ROR8mi	= 2206,
    ROR8r1	= 2207,
    ROR8rCL	= 2208,
    ROR8ri	= 2209,
    ROUNDPDm	= 2210,
    ROUNDPDr	= 2211,
    ROUNDPSm	= 2212,
    ROUNDPSr	= 2213,
    ROUNDSDm	= 2214,
    ROUNDSDr	= 2215,
    ROUNDSSm	= 2216,
    ROUNDSSr	= 2217,
    RSM	= 2218,
    RSQRTPSm	= 2219,
    RSQRTPSm_Int	= 2220,
    RSQRTPSr	= 2221,
    RSQRTPSr_Int	= 2222,
    RSQRTSSm	= 2223,
    RSQRTSSm_Int	= 2224,
    RSQRTSSr	= 2225,
    RSQRTSSr_Int	= 2226,
    SAHF	= 2227,
    SAR16m1	= 2228,
    SAR16mCL	= 2229,
    SAR16mi	= 2230,
    SAR16r1	= 2231,
    SAR16rCL	= 2232,
    SAR16ri	= 2233,
    SAR32m1	= 2234,
    SAR32mCL	= 2235,
    SAR32mi	= 2236,
    SAR32r1	= 2237,
    SAR32rCL	= 2238,
    SAR32ri	= 2239,
    SAR64m1	= 2240,
    SAR64mCL	= 2241,
    SAR64mi	= 2242,
    SAR64r1	= 2243,
    SAR64rCL	= 2244,
    SAR64ri	= 2245,
    SAR8m1	= 2246,
    SAR8mCL	= 2247,
    SAR8mi	= 2248,
    SAR8r1	= 2249,
    SAR8rCL	= 2250,
    SAR8ri	= 2251,
    SBB16i16	= 2252,
    SBB16mi	= 2253,
    SBB16mi8	= 2254,
    SBB16mr	= 2255,
    SBB16ri	= 2256,
    SBB16ri8	= 2257,
    SBB16rm	= 2258,
    SBB16rr	= 2259,
    SBB16rr_REV	= 2260,
    SBB32i32	= 2261,
    SBB32mi	= 2262,
    SBB32mi8	= 2263,
    SBB32mr	= 2264,
    SBB32ri	= 2265,
    SBB32ri8	= 2266,
    SBB32rm	= 2267,
    SBB32rr	= 2268,
    SBB32rr_REV	= 2269,
    SBB64i32	= 2270,
    SBB64mi32	= 2271,
    SBB64mi8	= 2272,
    SBB64mr	= 2273,
    SBB64ri32	= 2274,
    SBB64ri8	= 2275,
    SBB64rm	= 2276,
    SBB64rr	= 2277,
    SBB64rr_REV	= 2278,
    SBB8i8	= 2279,
    SBB8mi	= 2280,
    SBB8mr	= 2281,
    SBB8ri	= 2282,
    SBB8rm	= 2283,
    SBB8rr	= 2284,
    SBB8rr_REV	= 2285,
    SCAS16	= 2286,
    SCAS32	= 2287,
    SCAS64	= 2288,
    SCAS8	= 2289,
    SETAEm	= 2290,
    SETAEr	= 2291,
    SETAm	= 2292,
    SETAr	= 2293,
    SETBEm	= 2294,
    SETBEr	= 2295,
    SETB_C16r	= 2296,
    SETB_C32r	= 2297,
    SETB_C64r	= 2298,
    SETB_C8r	= 2299,
    SETBm	= 2300,
    SETBr	= 2301,
    SETEm	= 2302,
    SETEr	= 2303,
    SETGEm	= 2304,
    SETGEr	= 2305,
    SETGm	= 2306,
    SETGr	= 2307,
    SETLEm	= 2308,
    SETLEr	= 2309,
    SETLm	= 2310,
    SETLr	= 2311,
    SETNEm	= 2312,
    SETNEr	= 2313,
    SETNOm	= 2314,
    SETNOr	= 2315,
    SETNPm	= 2316,
    SETNPr	= 2317,
    SETNSm	= 2318,
    SETNSr	= 2319,
    SETOm	= 2320,
    SETOr	= 2321,
    SETPm	= 2322,
    SETPr	= 2323,
    SETSm	= 2324,
    SETSr	= 2325,
    SFENCE	= 2326,
    SGDT16m	= 2327,
    SGDTm	= 2328,
    SHL16m1	= 2329,
    SHL16mCL	= 2330,
    SHL16mi	= 2331,
    SHL16r1	= 2332,
    SHL16rCL	= 2333,
    SHL16ri	= 2334,
    SHL32m1	= 2335,
    SHL32mCL	= 2336,
    SHL32mi	= 2337,
    SHL32r1	= 2338,
    SHL32rCL	= 2339,
    SHL32ri	= 2340,
    SHL64m1	= 2341,
    SHL64mCL	= 2342,
    SHL64mi	= 2343,
    SHL64r1	= 2344,
    SHL64rCL	= 2345,
    SHL64ri	= 2346,
    SHL8m1	= 2347,
    SHL8mCL	= 2348,
    SHL8mi	= 2349,
    SHL8r1	= 2350,
    SHL8rCL	= 2351,
    SHL8ri	= 2352,
    SHLD16mrCL	= 2353,
    SHLD16mri8	= 2354,
    SHLD16rrCL	= 2355,
    SHLD16rri8	= 2356,
    SHLD32mrCL	= 2357,
    SHLD32mri8	= 2358,
    SHLD32rrCL	= 2359,
    SHLD32rri8	= 2360,
    SHLD64mrCL	= 2361,
    SHLD64mri8	= 2362,
    SHLD64rrCL	= 2363,
    SHLD64rri8	= 2364,
    SHR16m1	= 2365,
    SHR16mCL	= 2366,
    SHR16mi	= 2367,
    SHR16r1	= 2368,
    SHR16rCL	= 2369,
    SHR16ri	= 2370,
    SHR32m1	= 2371,
    SHR32mCL	= 2372,
    SHR32mi	= 2373,
    SHR32r1	= 2374,
    SHR32rCL	= 2375,
    SHR32ri	= 2376,
    SHR64m1	= 2377,
    SHR64mCL	= 2378,
    SHR64mi	= 2379,
    SHR64r1	= 2380,
    SHR64rCL	= 2381,
    SHR64ri	= 2382,
    SHR8m1	= 2383,
    SHR8mCL	= 2384,
    SHR8mi	= 2385,
    SHR8r1	= 2386,
    SHR8rCL	= 2387,
    SHR8ri	= 2388,
    SHRD16mrCL	= 2389,
    SHRD16mri8	= 2390,
    SHRD16rrCL	= 2391,
    SHRD16rri8	= 2392,
    SHRD32mrCL	= 2393,
    SHRD32mri8	= 2394,
    SHRD32rrCL	= 2395,
    SHRD32rri8	= 2396,
    SHRD64mrCL	= 2397,
    SHRD64mri8	= 2398,
    SHRD64rrCL	= 2399,
    SHRD64rri8	= 2400,
    SHUFPDrmi	= 2401,
    SHUFPDrri	= 2402,
    SHUFPSrmi	= 2403,
    SHUFPSrri	= 2404,
    SIDT16m	= 2405,
    SIDTm	= 2406,
    SIN_F	= 2407,
    SIN_Fp32	= 2408,
    SIN_Fp64	= 2409,
    SIN_Fp80	= 2410,
    SLDT16m	= 2411,
    SLDT16r	= 2412,
    SLDT32r	= 2413,
    SLDT64m	= 2414,
    SLDT64r	= 2415,
    SMSW16m	= 2416,
    SMSW16r	= 2417,
    SMSW32r	= 2418,
    SMSW64r	= 2419,
    SQRTPDm	= 2420,
    SQRTPDm_Int	= 2421,
    SQRTPDr	= 2422,
    SQRTPDr_Int	= 2423,
    SQRTPSm	= 2424,
    SQRTPSm_Int	= 2425,
    SQRTPSr	= 2426,
    SQRTPSr_Int	= 2427,
    SQRTSDm	= 2428,
    SQRTSDm_Int	= 2429,
    SQRTSDr	= 2430,
    SQRTSDr_Int	= 2431,
    SQRTSSm	= 2432,
    SQRTSSm_Int	= 2433,
    SQRTSSr	= 2434,
    SQRTSSr_Int	= 2435,
    SQRT_F	= 2436,
    SQRT_Fp32	= 2437,
    SQRT_Fp64	= 2438,
    SQRT_Fp80	= 2439,
    SS_PREFIX	= 2440,
    STC	= 2441,
    STD	= 2442,
    STI	= 2443,
    STMXCSR	= 2444,
    STOSB	= 2445,
    STOSD	= 2446,
    STOSQ	= 2447,
    STOSW	= 2448,
    STR16r	= 2449,
    STR32r	= 2450,
    STR64r	= 2451,
    STRm	= 2452,
    ST_F32m	= 2453,
    ST_F64m	= 2454,
    ST_FP32m	= 2455,
    ST_FP64m	= 2456,
    ST_FP80m	= 2457,
    ST_FPrr	= 2458,
    ST_Fp32m	= 2459,
    ST_Fp64m	= 2460,
    ST_Fp64m32	= 2461,
    ST_Fp80m32	= 2462,
    ST_Fp80m64	= 2463,
    ST_FpP32m	= 2464,
    ST_FpP64m	= 2465,
    ST_FpP64m32	= 2466,
    ST_FpP80m	= 2467,
    ST_FpP80m32	= 2468,
    ST_FpP80m64	= 2469,
    ST_Frr	= 2470,
    SUB16i16	= 2471,
    SUB16mi	= 2472,
    SUB16mi8	= 2473,
    SUB16mr	= 2474,
    SUB16ri	= 2475,
    SUB16ri8	= 2476,
    SUB16rm	= 2477,
    SUB16rr	= 2478,
    SUB16rr_REV	= 2479,
    SUB32i32	= 2480,
    SUB32mi	= 2481,
    SUB32mi8	= 2482,
    SUB32mr	= 2483,
    SUB32ri	= 2484,
    SUB32ri8	= 2485,
    SUB32rm	= 2486,
    SUB32rr	= 2487,
    SUB32rr_REV	= 2488,
    SUB64i32	= 2489,
    SUB64mi32	= 2490,
    SUB64mi8	= 2491,
    SUB64mr	= 2492,
    SUB64ri32	= 2493,
    SUB64ri8	= 2494,
    SUB64rm	= 2495,
    SUB64rr	= 2496,
    SUB64rr_REV	= 2497,
    SUB8i8	= 2498,
    SUB8mi	= 2499,
    SUB8mr	= 2500,
    SUB8ri	= 2501,
    SUB8rm	= 2502,
    SUB8rr	= 2503,
    SUB8rr_REV	= 2504,
    SUBPDrm	= 2505,
    SUBPDrr	= 2506,
    SUBPSrm	= 2507,
    SUBPSrr	= 2508,
    SUBR_F32m	= 2509,
    SUBR_F64m	= 2510,
    SUBR_FI16m	= 2511,
    SUBR_FI32m	= 2512,
    SUBR_FPrST0	= 2513,
    SUBR_FST0r	= 2514,
    SUBR_Fp32m	= 2515,
    SUBR_Fp64m	= 2516,
    SUBR_Fp64m32	= 2517,
    SUBR_Fp80m32	= 2518,
    SUBR_Fp80m64	= 2519,
    SUBR_FpI16m32	= 2520,
    SUBR_FpI16m64	= 2521,
    SUBR_FpI16m80	= 2522,
    SUBR_FpI32m32	= 2523,
    SUBR_FpI32m64	= 2524,
    SUBR_FpI32m80	= 2525,
    SUBR_FrST0	= 2526,
    SUBSDrm	= 2527,
    SUBSDrm_Int	= 2528,
    SUBSDrr	= 2529,
    SUBSDrr_Int	= 2530,
    SUBSSrm	= 2531,
    SUBSSrm_Int	= 2532,
    SUBSSrr	= 2533,
    SUBSSrr_Int	= 2534,
    SUB_F32m	= 2535,
    SUB_F64m	= 2536,
    SUB_FI16m	= 2537,
    SUB_FI32m	= 2538,
    SUB_FPrST0	= 2539,
    SUB_FST0r	= 2540,
    SUB_Fp32	= 2541,
    SUB_Fp32m	= 2542,
    SUB_Fp64	= 2543,
    SUB_Fp64m	= 2544,
    SUB_Fp64m32	= 2545,
    SUB_Fp80	= 2546,
    SUB_Fp80m32	= 2547,
    SUB_Fp80m64	= 2548,
    SUB_FpI16m32	= 2549,
    SUB_FpI16m64	= 2550,
    SUB_FpI16m80	= 2551,
    SUB_FpI32m32	= 2552,
    SUB_FpI32m64	= 2553,
    SUB_FpI32m80	= 2554,
    SUB_FrST0	= 2555,
    SWAPGS	= 2556,
    SYSCALL	= 2557,
    SYSENTER	= 2558,
    SYSEXIT	= 2559,
    SYSEXIT64	= 2560,
    SYSRETL	= 2561,
    SYSRETQ	= 2562,
    TAILJMPd	= 2563,
    TAILJMPd64	= 2564,
    TAILJMPm	= 2565,
    TAILJMPm64	= 2566,
    TAILJMPr	= 2567,
    TAILJMPr64	= 2568,
    TCRETURNdi	= 2569,
    TCRETURNdi64	= 2570,
    TCRETURNmi	= 2571,
    TCRETURNmi64	= 2572,
    TCRETURNri	= 2573,
    TCRETURNri64	= 2574,
    TEST16i16	= 2575,
    TEST16mi	= 2576,
    TEST16ri	= 2577,
    TEST16rm	= 2578,
    TEST16rr	= 2579,
    TEST32i32	= 2580,
    TEST32mi	= 2581,
    TEST32ri	= 2582,
    TEST32rm	= 2583,
    TEST32rr	= 2584,
    TEST64i32	= 2585,
    TEST64mi32	= 2586,
    TEST64ri32	= 2587,
    TEST64rm	= 2588,
    TEST64rr	= 2589,
    TEST8i8	= 2590,
    TEST8mi	= 2591,
    TEST8ri	= 2592,
    TEST8rm	= 2593,
    TEST8rr	= 2594,
    TLSCall_32	= 2595,
    TLSCall_64	= 2596,
    TLS_addr32	= 2597,
    TLS_addr64	= 2598,
    TRAP	= 2599,
    TST_F	= 2600,
    TST_Fp32	= 2601,
    TST_Fp64	= 2602,
    TST_Fp80	= 2603,
    UCOMISDrm	= 2604,
    UCOMISDrr	= 2605,
    UCOMISSrm	= 2606,
    UCOMISSrr	= 2607,
    UCOM_FIPr	= 2608,
    UCOM_FIr	= 2609,
    UCOM_FPPr	= 2610,
    UCOM_FPr	= 2611,
    UCOM_FpIr32	= 2612,
    UCOM_FpIr64	= 2613,
    UCOM_FpIr80	= 2614,
    UCOM_Fpr32	= 2615,
    UCOM_Fpr64	= 2616,
    UCOM_Fpr80	= 2617,
    UCOM_Fr	= 2618,
    UD2B	= 2619,
    UNPCKHPDrm	= 2620,
    UNPCKHPDrr	= 2621,
    UNPCKHPSrm	= 2622,
    UNPCKHPSrr	= 2623,
    UNPCKLPDrm	= 2624,
    UNPCKLPDrr	= 2625,
    UNPCKLPSrm	= 2626,
    UNPCKLPSrr	= 2627,
    VAARG_64	= 2628,
    VADDPDYrm	= 2629,
    VADDPDYrr	= 2630,
    VADDPDrm	= 2631,
    VADDPDrr	= 2632,
    VADDPSYrm	= 2633,
    VADDPSYrr	= 2634,
    VADDPSrm	= 2635,
    VADDPSrr	= 2636,
    VADDSDrm	= 2637,
    VADDSDrm_Int	= 2638,
    VADDSDrr	= 2639,
    VADDSDrr_Int	= 2640,
    VADDSSrm	= 2641,
    VADDSSrm_Int	= 2642,
    VADDSSrr	= 2643,
    VADDSSrr_Int	= 2644,
    VADDSUBPDYrm	= 2645,
    VADDSUBPDYrr	= 2646,
    VADDSUBPDrm	= 2647,
    VADDSUBPDrr	= 2648,
    VADDSUBPSYrm	= 2649,
    VADDSUBPSYrr	= 2650,
    VADDSUBPSrm	= 2651,
    VADDSUBPSrr	= 2652,
    VAESDECLASTrm	= 2653,
    VAESDECLASTrr	= 2654,
    VAESDECrm	= 2655,
    VAESDECrr	= 2656,
    VAESENCLASTrm	= 2657,
    VAESENCLASTrr	= 2658,
    VAESENCrm	= 2659,
    VAESENCrr	= 2660,
    VAESIMCrm	= 2661,
    VAESIMCrr	= 2662,
    VAESKEYGENASSIST128rm	= 2663,
    VAESKEYGENASSIST128rr	= 2664,
    VANDNPDYrm	= 2665,
    VANDNPDYrr	= 2666,
    VANDNPDrm	= 2667,
    VANDNPDrr	= 2668,
    VANDNPSYrm	= 2669,
    VANDNPSYrr	= 2670,
    VANDNPSrm	= 2671,
    VANDNPSrr	= 2672,
    VANDPDYrm	= 2673,
    VANDPDYrr	= 2674,
    VANDPDrm	= 2675,
    VANDPDrr	= 2676,
    VANDPSYrm	= 2677,
    VANDPSYrr	= 2678,
    VANDPSrm	= 2679,
    VANDPSrr	= 2680,
    VASTART_SAVE_XMM_REGS	= 2681,
    VBLENDPDYrmi	= 2682,
    VBLENDPDYrri	= 2683,
    VBLENDPDrmi	= 2684,
    VBLENDPDrri	= 2685,
    VBLENDPSYrmi	= 2686,
    VBLENDPSYrri	= 2687,
    VBLENDPSrmi	= 2688,
    VBLENDPSrri	= 2689,
    VBLENDVPDYrm	= 2690,
    VBLENDVPDYrr	= 2691,
    VBLENDVPDrm	= 2692,
    VBLENDVPDrr	= 2693,
    VBLENDVPSYrm	= 2694,
    VBLENDVPSYrr	= 2695,
    VBLENDVPSrm	= 2696,
    VBLENDVPSrr	= 2697,
    VBROADCASTF128	= 2698,
    VBROADCASTSD	= 2699,
    VBROADCASTSS	= 2700,
    VBROADCASTSSY	= 2701,
    VCMPPDYrmi	= 2702,
    VCMPPDYrmi_alt	= 2703,
    VCMPPDYrri	= 2704,
    VCMPPDYrri_alt	= 2705,
    VCMPPDrmi	= 2706,
    VCMPPDrmi_alt	= 2707,
    VCMPPDrri	= 2708,
    VCMPPDrri_alt	= 2709,
    VCMPPSYrmi	= 2710,
    VCMPPSYrmi_alt	= 2711,
    VCMPPSYrri	= 2712,
    VCMPPSYrri_alt	= 2713,
    VCMPPSrmi	= 2714,
    VCMPPSrmi_alt	= 2715,
    VCMPPSrri	= 2716,
    VCMPPSrri_alt	= 2717,
    VCMPSDrm	= 2718,
    VCMPSDrm_alt	= 2719,
    VCMPSDrr	= 2720,
    VCMPSDrr_alt	= 2721,
    VCMPSSrm	= 2722,
    VCMPSSrm_alt	= 2723,
    VCMPSSrr	= 2724,
    VCMPSSrr_alt	= 2725,
    VCOMISDrm	= 2726,
    VCOMISDrr	= 2727,
    VCOMISSrm	= 2728,
    VCOMISSrr	= 2729,
    VCVTDQ2PDYrm	= 2730,
    VCVTDQ2PDYrr	= 2731,
    VCVTDQ2PDrm	= 2732,
    VCVTDQ2PDrr	= 2733,
    VCVTDQ2PSYrm	= 2734,
    VCVTDQ2PSYrr	= 2735,
    VCVTDQ2PSrm	= 2736,
    VCVTDQ2PSrr	= 2737,
    VCVTPD2DQXrYr	= 2738,
    VCVTPD2DQXrm	= 2739,
    VCVTPD2DQXrr	= 2740,
    VCVTPD2DQYrm	= 2741,
    VCVTPD2DQYrr	= 2742,
    VCVTPD2DQrr	= 2743,
    VCVTPD2PSXrYr	= 2744,
    VCVTPD2PSXrm	= 2745,
    VCVTPD2PSXrr	= 2746,
    VCVTPD2PSYrm	= 2747,
    VCVTPD2PSYrr	= 2748,
    VCVTPD2PSrr	= 2749,
    VCVTPS2DQYrm	= 2750,
    VCVTPS2DQYrr	= 2751,
    VCVTPS2DQrm	= 2752,
    VCVTPS2DQrr	= 2753,
    VCVTPS2PDYrm	= 2754,
    VCVTPS2PDYrr	= 2755,
    VCVTPS2PDrm	= 2756,
    VCVTPS2PDrr	= 2757,
    VCVTSD2SI64rm	= 2758,
    VCVTSD2SI64rr	= 2759,
    VCVTSD2SI_altrm	= 2760,
    VCVTSD2SI_altrr	= 2761,
    VCVTSD2SSrm	= 2762,
    VCVTSD2SSrr	= 2763,
    VCVTSI2SD64rm	= 2764,
    VCVTSI2SD64rr	= 2765,
    VCVTSI2SDLrm	= 2766,
    VCVTSI2SDLrr	= 2767,
    VCVTSI2SDrm	= 2768,
    VCVTSI2SDrr	= 2769,
    VCVTSI2SS64rm	= 2770,
    VCVTSI2SS64rr	= 2771,
    VCVTSI2SSrm	= 2772,
    VCVTSI2SSrr	= 2773,
    VCVTSS2SDrm	= 2774,
    VCVTSS2SDrr	= 2775,
    VCVTSS2SI64rm	= 2776,
    VCVTSS2SI64rr	= 2777,
    VCVTSS2SIrm	= 2778,
    VCVTSS2SIrr	= 2779,
    VCVTTPD2DQXrYr	= 2780,
    VCVTTPD2DQXrm	= 2781,
    VCVTTPD2DQXrr	= 2782,
    VCVTTPD2DQYrm	= 2783,
    VCVTTPD2DQYrr	= 2784,
    VCVTTPD2DQrr	= 2785,
    VCVTTPS2DQYrm	= 2786,
    VCVTTPS2DQYrr	= 2787,
    VCVTTPS2DQrm	= 2788,
    VCVTTPS2DQrr	= 2789,
    VCVTTSD2SI64rm	= 2790,
    VCVTTSD2SI64rr	= 2791,
    VCVTTSD2SIrm	= 2792,
    VCVTTSD2SIrr	= 2793,
    VCVTTSS2SI64rm	= 2794,
    VCVTTSS2SI64rr	= 2795,
    VCVTTSS2SIrm	= 2796,
    VCVTTSS2SIrr	= 2797,
    VDIVPDYrm	= 2798,
    VDIVPDYrr	= 2799,
    VDIVPDrm	= 2800,
    VDIVPDrr	= 2801,
    VDIVPSYrm	= 2802,
    VDIVPSYrr	= 2803,
    VDIVPSrm	= 2804,
    VDIVPSrr	= 2805,
    VDIVSDrm	= 2806,
    VDIVSDrm_Int	= 2807,
    VDIVSDrr	= 2808,
    VDIVSDrr_Int	= 2809,
    VDIVSSrm	= 2810,
    VDIVSSrm_Int	= 2811,
    VDIVSSrr	= 2812,
    VDIVSSrr_Int	= 2813,
    VDPPDrmi	= 2814,
    VDPPDrri	= 2815,
    VDPPSYrmi	= 2816,
    VDPPSYrri	= 2817,
    VDPPSrmi	= 2818,
    VDPPSrri	= 2819,
    VERRm	= 2820,
    VERRr	= 2821,
    VERWm	= 2822,
    VERWr	= 2823,
    VEXTRACTF128mr	= 2824,
    VEXTRACTF128rr	= 2825,
    VEXTRACTPSmr	= 2826,
    VEXTRACTPSrr	= 2827,
    VEXTRACTPSrr64	= 2828,
    VFMADDPDr132m	= 2829,
    VFMADDPDr132mY	= 2830,
    VFMADDPDr132r	= 2831,
    VFMADDPDr132rY	= 2832,
    VFMADDPDr213m	= 2833,
    VFMADDPDr213mY	= 2834,
    VFMADDPDr213r	= 2835,
    VFMADDPDr213rY	= 2836,
    VFMADDPDr231m	= 2837,
    VFMADDPDr231mY	= 2838,
    VFMADDPDr231r	= 2839,
    VFMADDPDr231rY	= 2840,
    VFMADDPSr132m	= 2841,
    VFMADDPSr132mY	= 2842,
    VFMADDPSr132r	= 2843,
    VFMADDPSr132rY	= 2844,
    VFMADDPSr213m	= 2845,
    VFMADDPSr213mY	= 2846,
    VFMADDPSr213r	= 2847,
    VFMADDPSr213rY	= 2848,
    VFMADDPSr231m	= 2849,
    VFMADDPSr231mY	= 2850,
    VFMADDPSr231r	= 2851,
    VFMADDPSr231rY	= 2852,
    VFMADDSUBPDr132m	= 2853,
    VFMADDSUBPDr132mY	= 2854,
    VFMADDSUBPDr132r	= 2855,
    VFMADDSUBPDr132rY	= 2856,
    VFMADDSUBPDr213m	= 2857,
    VFMADDSUBPDr213mY	= 2858,
    VFMADDSUBPDr213r	= 2859,
    VFMADDSUBPDr213rY	= 2860,
    VFMADDSUBPDr231m	= 2861,
    VFMADDSUBPDr231mY	= 2862,
    VFMADDSUBPDr231r	= 2863,
    VFMADDSUBPDr231rY	= 2864,
    VFMADDSUBPSr132m	= 2865,
    VFMADDSUBPSr132mY	= 2866,
    VFMADDSUBPSr132r	= 2867,
    VFMADDSUBPSr132rY	= 2868,
    VFMADDSUBPSr213m	= 2869,
    VFMADDSUBPSr213mY	= 2870,
    VFMADDSUBPSr213r	= 2871,
    VFMADDSUBPSr213rY	= 2872,
    VFMADDSUBPSr231m	= 2873,
    VFMADDSUBPSr231mY	= 2874,
    VFMADDSUBPSr231r	= 2875,
    VFMADDSUBPSr231rY	= 2876,
    VFMSUBADDPDr132m	= 2877,
    VFMSUBADDPDr132mY	= 2878,
    VFMSUBADDPDr132r	= 2879,
    VFMSUBADDPDr132rY	= 2880,
    VFMSUBADDPDr213m	= 2881,
    VFMSUBADDPDr213mY	= 2882,
    VFMSUBADDPDr213r	= 2883,
    VFMSUBADDPDr213rY	= 2884,
    VFMSUBADDPDr231m	= 2885,
    VFMSUBADDPDr231mY	= 2886,
    VFMSUBADDPDr231r	= 2887,
    VFMSUBADDPDr231rY	= 2888,
    VFMSUBADDPSr132m	= 2889,
    VFMSUBADDPSr132mY	= 2890,
    VFMSUBADDPSr132r	= 2891,
    VFMSUBADDPSr132rY	= 2892,
    VFMSUBADDPSr213m	= 2893,
    VFMSUBADDPSr213mY	= 2894,
    VFMSUBADDPSr213r	= 2895,
    VFMSUBADDPSr213rY	= 2896,
    VFMSUBADDPSr231m	= 2897,
    VFMSUBADDPSr231mY	= 2898,
    VFMSUBADDPSr231r	= 2899,
    VFMSUBADDPSr231rY	= 2900,
    VFMSUBPDr132m	= 2901,
    VFMSUBPDr132mY	= 2902,
    VFMSUBPDr132r	= 2903,
    VFMSUBPDr132rY	= 2904,
    VFMSUBPDr213m	= 2905,
    VFMSUBPDr213mY	= 2906,
    VFMSUBPDr213r	= 2907,
    VFMSUBPDr213rY	= 2908,
    VFMSUBPDr231m	= 2909,
    VFMSUBPDr231mY	= 2910,
    VFMSUBPDr231r	= 2911,
    VFMSUBPDr231rY	= 2912,
    VFMSUBPSr132m	= 2913,
    VFMSUBPSr132mY	= 2914,
    VFMSUBPSr132r	= 2915,
    VFMSUBPSr132rY	= 2916,
    VFMSUBPSr213m	= 2917,
    VFMSUBPSr213mY	= 2918,
    VFMSUBPSr213r	= 2919,
    VFMSUBPSr213rY	= 2920,
    VFMSUBPSr231m	= 2921,
    VFMSUBPSr231mY	= 2922,
    VFMSUBPSr231r	= 2923,
    VFMSUBPSr231rY	= 2924,
    VFNMADDPDr132m	= 2925,
    VFNMADDPDr132mY	= 2926,
    VFNMADDPDr132r	= 2927,
    VFNMADDPDr132rY	= 2928,
    VFNMADDPDr213m	= 2929,
    VFNMADDPDr213mY	= 2930,
    VFNMADDPDr213r	= 2931,
    VFNMADDPDr213rY	= 2932,
    VFNMADDPDr231m	= 2933,
    VFNMADDPDr231mY	= 2934,
    VFNMADDPDr231r	= 2935,
    VFNMADDPDr231rY	= 2936,
    VFNMADDPSr132m	= 2937,
    VFNMADDPSr132mY	= 2938,
    VFNMADDPSr132r	= 2939,
    VFNMADDPSr132rY	= 2940,
    VFNMADDPSr213m	= 2941,
    VFNMADDPSr213mY	= 2942,
    VFNMADDPSr213r	= 2943,
    VFNMADDPSr213rY	= 2944,
    VFNMADDPSr231m	= 2945,
    VFNMADDPSr231mY	= 2946,
    VFNMADDPSr231r	= 2947,
    VFNMADDPSr231rY	= 2948,
    VFNMSUBPDr132m	= 2949,
    VFNMSUBPDr132mY	= 2950,
    VFNMSUBPDr132r	= 2951,
    VFNMSUBPDr132rY	= 2952,
    VFNMSUBPDr213m	= 2953,
    VFNMSUBPDr213mY	= 2954,
    VFNMSUBPDr213r	= 2955,
    VFNMSUBPDr213rY	= 2956,
    VFNMSUBPDr231m	= 2957,
    VFNMSUBPDr231mY	= 2958,
    VFNMSUBPDr231r	= 2959,
    VFNMSUBPDr231rY	= 2960,
    VFNMSUBPSr132m	= 2961,
    VFNMSUBPSr132mY	= 2962,
    VFNMSUBPSr132r	= 2963,
    VFNMSUBPSr132rY	= 2964,
    VFNMSUBPSr213m	= 2965,
    VFNMSUBPSr213mY	= 2966,
    VFNMSUBPSr213r	= 2967,
    VFNMSUBPSr213rY	= 2968,
    VFNMSUBPSr231m	= 2969,
    VFNMSUBPSr231mY	= 2970,
    VFNMSUBPSr231r	= 2971,
    VFNMSUBPSr231rY	= 2972,
    VFsANDNPDrm	= 2973,
    VFsANDNPDrr	= 2974,
    VFsANDNPSrm	= 2975,
    VFsANDNPSrr	= 2976,
    VFsANDPDrm	= 2977,
    VFsANDPDrr	= 2978,
    VFsANDPSrm	= 2979,
    VFsANDPSrr	= 2980,
    VFsFLD0SD	= 2981,
    VFsFLD0SS	= 2982,
    VFsORPDrm	= 2983,
    VFsORPDrr	= 2984,
    VFsORPSrm	= 2985,
    VFsORPSrr	= 2986,
    VFsXORPDrm	= 2987,
    VFsXORPDrr	= 2988,
    VFsXORPSrm	= 2989,
    VFsXORPSrr	= 2990,
    VHADDPDYrm	= 2991,
    VHADDPDYrr	= 2992,
    VHADDPDrm	= 2993,
    VHADDPDrr	= 2994,
    VHADDPSYrm	= 2995,
    VHADDPSYrr	= 2996,
    VHADDPSrm	= 2997,
    VHADDPSrr	= 2998,
    VHSUBPDYrm	= 2999,
    VHSUBPDYrr	= 3000,
    VHSUBPDrm	= 3001,
    VHSUBPDrr	= 3002,
    VHSUBPSYrm	= 3003,
    VHSUBPSYrr	= 3004,
    VHSUBPSrm	= 3005,
    VHSUBPSrr	= 3006,
    VINSERTF128rm	= 3007,
    VINSERTF128rr	= 3008,
    VINSERTPSrm	= 3009,
    VINSERTPSrr	= 3010,
    VLDDQUYrm	= 3011,
    VLDDQUrm	= 3012,
    VLDMXCSR	= 3013,
    VMASKMOVDQU	= 3014,
    VMASKMOVDQU64	= 3015,
    VMASKMOVPDYmr	= 3016,
    VMASKMOVPDYrm	= 3017,
    VMASKMOVPDmr	= 3018,
    VMASKMOVPDrm	= 3019,
    VMASKMOVPSYmr	= 3020,
    VMASKMOVPSYrm	= 3021,
    VMASKMOVPSmr	= 3022,
    VMASKMOVPSrm	= 3023,
    VMAXPDYrm	= 3024,
    VMAXPDYrm_Int	= 3025,
    VMAXPDYrr	= 3026,
    VMAXPDYrr_Int	= 3027,
    VMAXPDrm	= 3028,
    VMAXPDrm_Int	= 3029,
    VMAXPDrr	= 3030,
    VMAXPDrr_Int	= 3031,
    VMAXPSYrm	= 3032,
    VMAXPSYrm_Int	= 3033,
    VMAXPSYrr	= 3034,
    VMAXPSYrr_Int	= 3035,
    VMAXPSrm	= 3036,
    VMAXPSrm_Int	= 3037,
    VMAXPSrr	= 3038,
    VMAXPSrr_Int	= 3039,
    VMAXSDrm	= 3040,
    VMAXSDrm_Int	= 3041,
    VMAXSDrr	= 3042,
    VMAXSDrr_Int	= 3043,
    VMAXSSrm	= 3044,
    VMAXSSrm_Int	= 3045,
    VMAXSSrr	= 3046,
    VMAXSSrr_Int	= 3047,
    VMCALL	= 3048,
    VMCLEARm	= 3049,
    VMINPDYrm	= 3050,
    VMINPDYrm_Int	= 3051,
    VMINPDYrr	= 3052,
    VMINPDYrr_Int	= 3053,
    VMINPDrm	= 3054,
    VMINPDrm_Int	= 3055,
    VMINPDrr	= 3056,
    VMINPDrr_Int	= 3057,
    VMINPSYrm	= 3058,
    VMINPSYrm_Int	= 3059,
    VMINPSYrr	= 3060,
    VMINPSYrr_Int	= 3061,
    VMINPSrm	= 3062,
    VMINPSrm_Int	= 3063,
    VMINPSrr	= 3064,
    VMINPSrr_Int	= 3065,
    VMINSDrm	= 3066,
    VMINSDrm_Int	= 3067,
    VMINSDrr	= 3068,
    VMINSDrr_Int	= 3069,
    VMINSSrm	= 3070,
    VMINSSrm_Int	= 3071,
    VMINSSrr	= 3072,
    VMINSSrr_Int	= 3073,
    VMLAUNCH	= 3074,
    VMOV64toPQIrr	= 3075,
    VMOV64toSDrr	= 3076,
    VMOVAPDYmr	= 3077,
    VMOVAPDYrm	= 3078,
    VMOVAPDYrr	= 3079,
    VMOVAPDmr	= 3080,
    VMOVAPDrm	= 3081,
    VMOVAPDrr	= 3082,
    VMOVAPSYmr	= 3083,
    VMOVAPSYrm	= 3084,
    VMOVAPSYrr	= 3085,
    VMOVAPSmr	= 3086,
    VMOVAPSrm	= 3087,
    VMOVAPSrr	= 3088,
    VMOVDDUPYrm	= 3089,
    VMOVDDUPYrr	= 3090,
    VMOVDDUPrm	= 3091,
    VMOVDDUPrr	= 3092,
    VMOVDI2PDIrm	= 3093,
    VMOVDI2PDIrr	= 3094,
    VMOVDI2SSrm	= 3095,
    VMOVDI2SSrr	= 3096,
    VMOVDQAYmr	= 3097,
    VMOVDQAYrm	= 3098,
    VMOVDQAYrr	= 3099,
    VMOVDQAmr	= 3100,
    VMOVDQArm	= 3101,
    VMOVDQArr	= 3102,
    VMOVDQUYmr	= 3103,
    VMOVDQUYrm	= 3104,
    VMOVDQUYrr	= 3105,
    VMOVDQUmr	= 3106,
    VMOVDQUmr_Int	= 3107,
    VMOVDQUrm	= 3108,
    VMOVDQUrr	= 3109,
    VMOVHLPSrr	= 3110,
    VMOVHPDmr	= 3111,
    VMOVHPDrm	= 3112,
    VMOVHPSmr	= 3113,
    VMOVHPSrm	= 3114,
    VMOVLHPSrr	= 3115,
    VMOVLPDmr	= 3116,
    VMOVLPDrm	= 3117,
    VMOVLPSmr	= 3118,
    VMOVLPSrm	= 3119,
    VMOVLQ128mr	= 3120,
    VMOVMSKPDYr64r	= 3121,
    VMOVMSKPDYrr32	= 3122,
    VMOVMSKPDYrr64	= 3123,
    VMOVMSKPDr64r	= 3124,
    VMOVMSKPDrr32	= 3125,
    VMOVMSKPDrr64	= 3126,
    VMOVMSKPSYr64r	= 3127,
    VMOVMSKPSYrr32	= 3128,
    VMOVMSKPSYrr64	= 3129,
    VMOVMSKPSr64r	= 3130,
    VMOVMSKPSrr32	= 3131,
    VMOVMSKPSrr64	= 3132,
    VMOVNTDQArm	= 3133,
    VMOVNTDQY_64mr	= 3134,
    VMOVNTDQYmr	= 3135,
    VMOVNTDQ_64mr	= 3136,
    VMOVNTDQmr	= 3137,
    VMOVNTPDYmr	= 3138,
    VMOVNTPDmr	= 3139,
    VMOVNTPSYmr	= 3140,
    VMOVNTPSmr	= 3141,
    VMOVPDI2DImr	= 3142,
    VMOVPDI2DIrr	= 3143,
    VMOVPQI2QImr	= 3144,
    VMOVQI2PQIrm	= 3145,
    VMOVQd64rr	= 3146,
    VMOVQd64rr_alt	= 3147,
    VMOVQs64rr	= 3148,
    VMOVQxrxr	= 3149,
    VMOVSDmr	= 3150,
    VMOVSDrm	= 3151,
    VMOVSDrr	= 3152,
    VMOVSHDUPYrm	= 3153,
    VMOVSHDUPYrr	= 3154,
    VMOVSHDUPrm	= 3155,
    VMOVSHDUPrr	= 3156,
    VMOVSLDUPYrm	= 3157,
    VMOVSLDUPYrr	= 3158,
    VMOVSLDUPrm	= 3159,
    VMOVSLDUPrr	= 3160,
    VMOVSS2DImr	= 3161,
    VMOVSS2DIrr	= 3162,
    VMOVSSmr	= 3163,
    VMOVSSrm	= 3164,
    VMOVSSrr	= 3165,
    VMOVUPDYmr	= 3166,
    VMOVUPDYrm	= 3167,
    VMOVUPDYrr	= 3168,
    VMOVUPDmr	= 3169,
    VMOVUPDmr_Int	= 3170,
    VMOVUPDrm	= 3171,
    VMOVUPDrr	= 3172,
    VMOVUPSYmr	= 3173,
    VMOVUPSYrm	= 3174,
    VMOVUPSYrr	= 3175,
    VMOVUPSmr	= 3176,
    VMOVUPSmr_Int	= 3177,
    VMOVUPSrm	= 3178,
    VMOVUPSrr	= 3179,
    VMOVZDI2PDIrm	= 3180,
    VMOVZDI2PDIrr	= 3181,
    VMOVZPQILo2PQIrm	= 3182,
    VMOVZPQILo2PQIrr	= 3183,
    VMOVZQI2PQIrm	= 3184,
    VMOVZQI2PQIrr	= 3185,
    VMPSADBWrmi	= 3186,
    VMPSADBWrri	= 3187,
    VMPTRLDm	= 3188,
    VMPTRSTm	= 3189,
    VMREAD32rm	= 3190,
    VMREAD32rr	= 3191,
    VMREAD64rm	= 3192,
    VMREAD64rr	= 3193,
    VMRESUME	= 3194,
    VMULPDYrm	= 3195,
    VMULPDYrr	= 3196,
    VMULPDrm	= 3197,
    VMULPDrr	= 3198,
    VMULPSYrm	= 3199,
    VMULPSYrr	= 3200,
    VMULPSrm	= 3201,
    VMULPSrr	= 3202,
    VMULSDrm	= 3203,
    VMULSDrm_Int	= 3204,
    VMULSDrr	= 3205,
    VMULSDrr_Int	= 3206,
    VMULSSrm	= 3207,
    VMULSSrm_Int	= 3208,
    VMULSSrr	= 3209,
    VMULSSrr_Int	= 3210,
    VMWRITE32rm	= 3211,
    VMWRITE32rr	= 3212,
    VMWRITE64rm	= 3213,
    VMWRITE64rr	= 3214,
    VMXOFF	= 3215,
    VMXON	= 3216,
    VORPDYrm	= 3217,
    VORPDYrr	= 3218,
    VORPDrm	= 3219,
    VORPDrr	= 3220,
    VORPSYrm	= 3221,
    VORPSYrr	= 3222,
    VORPSrm	= 3223,
    VORPSrr	= 3224,
    VPABSBrm128	= 3225,
    VPABSBrr128	= 3226,
    VPABSDrm128	= 3227,
    VPABSDrr128	= 3228,
    VPABSWrm128	= 3229,
    VPABSWrr128	= 3230,
    VPACKSSDWrm	= 3231,
    VPACKSSDWrr	= 3232,
    VPACKSSWBrm	= 3233,
    VPACKSSWBrr	= 3234,
    VPACKUSDWrm	= 3235,
    VPACKUSDWrr	= 3236,
    VPACKUSWBrm	= 3237,
    VPACKUSWBrr	= 3238,
    VPADDBrm	= 3239,
    VPADDBrr	= 3240,
    VPADDDrm	= 3241,
    VPADDDrr	= 3242,
    VPADDQrm	= 3243,
    VPADDQrr	= 3244,
    VPADDSBrm	= 3245,
    VPADDSBrr	= 3246,
    VPADDSWrm	= 3247,
    VPADDSWrr	= 3248,
    VPADDUSBrm	= 3249,
    VPADDUSBrr	= 3250,
    VPADDUSWrm	= 3251,
    VPADDUSWrr	= 3252,
    VPADDWrm	= 3253,
    VPADDWrr	= 3254,
    VPALIGNR128rm	= 3255,
    VPALIGNR128rr	= 3256,
    VPANDNrm	= 3257,
    VPANDNrr	= 3258,
    VPANDrm	= 3259,
    VPANDrr	= 3260,
    VPAVGBrm	= 3261,
    VPAVGBrr	= 3262,
    VPAVGWrm	= 3263,
    VPAVGWrr	= 3264,
    VPBLENDVBrm	= 3265,
    VPBLENDVBrr	= 3266,
    VPBLENDWrmi	= 3267,
    VPBLENDWrri	= 3268,
    VPCLMULQDQrm	= 3269,
    VPCLMULQDQrr	= 3270,
    VPCMPEQBrm	= 3271,
    VPCMPEQBrr	= 3272,
    VPCMPEQDrm	= 3273,
    VPCMPEQDrr	= 3274,
    VPCMPEQQrm	= 3275,
    VPCMPEQQrr	= 3276,
    VPCMPEQWrm	= 3277,
    VPCMPEQWrr	= 3278,
    VPCMPESTRIArm	= 3279,
    VPCMPESTRIArr	= 3280,
    VPCMPESTRICrm	= 3281,
    VPCMPESTRICrr	= 3282,
    VPCMPESTRIOrm	= 3283,
    VPCMPESTRIOrr	= 3284,
    VPCMPESTRISrm	= 3285,
    VPCMPESTRISrr	= 3286,
    VPCMPESTRIZrm	= 3287,
    VPCMPESTRIZrr	= 3288,
    VPCMPESTRIrm	= 3289,
    VPCMPESTRIrr	= 3290,
    VPCMPESTRM128MEM	= 3291,
    VPCMPESTRM128REG	= 3292,
    VPCMPESTRM128rm	= 3293,
    VPCMPESTRM128rr	= 3294,
    VPCMPGTBrm	= 3295,
    VPCMPGTBrr	= 3296,
    VPCMPGTDrm	= 3297,
    VPCMPGTDrr	= 3298,
    VPCMPGTQrm	= 3299,
    VPCMPGTQrr	= 3300,
    VPCMPGTWrm	= 3301,
    VPCMPGTWrr	= 3302,
    VPCMPISTRIArm	= 3303,
    VPCMPISTRIArr	= 3304,
    VPCMPISTRICrm	= 3305,
    VPCMPISTRICrr	= 3306,
    VPCMPISTRIOrm	= 3307,
    VPCMPISTRIOrr	= 3308,
    VPCMPISTRISrm	= 3309,
    VPCMPISTRISrr	= 3310,
    VPCMPISTRIZrm	= 3311,
    VPCMPISTRIZrr	= 3312,
    VPCMPISTRIrm	= 3313,
    VPCMPISTRIrr	= 3314,
    VPCMPISTRM128MEM	= 3315,
    VPCMPISTRM128REG	= 3316,
    VPCMPISTRM128rm	= 3317,
    VPCMPISTRM128rr	= 3318,
    VPERM2F128rm	= 3319,
    VPERM2F128rr	= 3320,
    VPERMILPDYmi	= 3321,
    VPERMILPDYri	= 3322,
    VPERMILPDYrm	= 3323,
    VPERMILPDYrr	= 3324,
    VPERMILPDmi	= 3325,
    VPERMILPDri	= 3326,
    VPERMILPDrm	= 3327,
    VPERMILPDrr	= 3328,
    VPERMILPSYmi	= 3329,
    VPERMILPSYri	= 3330,
    VPERMILPSYrm	= 3331,
    VPERMILPSYrr	= 3332,
    VPERMILPSmi	= 3333,
    VPERMILPSri	= 3334,
    VPERMILPSrm	= 3335,
    VPERMILPSrr	= 3336,
    VPEXTRBmr	= 3337,
    VPEXTRBrr	= 3338,
    VPEXTRBrr64	= 3339,
    VPEXTRDmr	= 3340,
    VPEXTRDrr	= 3341,
    VPEXTRQmr	= 3342,
    VPEXTRQrr	= 3343,
    VPEXTRWmr	= 3344,
    VPEXTRWri	= 3345,
    VPHADDDrm128	= 3346,
    VPHADDDrr128	= 3347,
    VPHADDSWrm128	= 3348,
    VPHADDSWrr128	= 3349,
    VPHADDWrm128	= 3350,
    VPHADDWrr128	= 3351,
    VPHMINPOSUWrm128	= 3352,
    VPHMINPOSUWrr128	= 3353,
    VPHSUBDrm128	= 3354,
    VPHSUBDrr128	= 3355,
    VPHSUBSWrm128	= 3356,
    VPHSUBSWrr128	= 3357,
    VPHSUBWrm128	= 3358,
    VPHSUBWrr128	= 3359,
    VPINSRBrm	= 3360,
    VPINSRBrr	= 3361,
    VPINSRDrm	= 3362,
    VPINSRDrr	= 3363,
    VPINSRQrm	= 3364,
    VPINSRQrr	= 3365,
    VPINSRWrmi	= 3366,
    VPINSRWrr64i	= 3367,
    VPINSRWrri	= 3368,
    VPMADDUBSWrm128	= 3369,
    VPMADDUBSWrr128	= 3370,
    VPMADDWDrm	= 3371,
    VPMADDWDrr	= 3372,
    VPMAXSBrm	= 3373,
    VPMAXSBrr	= 3374,
    VPMAXSDrm	= 3375,
    VPMAXSDrr	= 3376,
    VPMAXSWrm	= 3377,
    VPMAXSWrr	= 3378,
    VPMAXUBrm	= 3379,
    VPMAXUBrr	= 3380,
    VPMAXUDrm	= 3381,
    VPMAXUDrr	= 3382,
    VPMAXUWrm	= 3383,
    VPMAXUWrr	= 3384,
    VPMINSBrm	= 3385,
    VPMINSBrr	= 3386,
    VPMINSDrm	= 3387,
    VPMINSDrr	= 3388,
    VPMINSWrm	= 3389,
    VPMINSWrr	= 3390,
    VPMINUBrm	= 3391,
    VPMINUBrr	= 3392,
    VPMINUDrm	= 3393,
    VPMINUDrr	= 3394,
    VPMINUWrm	= 3395,
    VPMINUWrr	= 3396,
    VPMOVMSKBr64r	= 3397,
    VPMOVMSKBrr	= 3398,
    VPMOVSXBDrm	= 3399,
    VPMOVSXBDrr	= 3400,
    VPMOVSXBQrm	= 3401,
    VPMOVSXBQrr	= 3402,
    VPMOVSXBWrm	= 3403,
    VPMOVSXBWrr	= 3404,
    VPMOVSXDQrm	= 3405,
    VPMOVSXDQrr	= 3406,
    VPMOVSXWDrm	= 3407,
    VPMOVSXWDrr	= 3408,
    VPMOVSXWQrm	= 3409,
    VPMOVSXWQrr	= 3410,
    VPMOVZXBDrm	= 3411,
    VPMOVZXBDrr	= 3412,
    VPMOVZXBQrm	= 3413,
    VPMOVZXBQrr	= 3414,
    VPMOVZXBWrm	= 3415,
    VPMOVZXBWrr	= 3416,
    VPMOVZXDQrm	= 3417,
    VPMOVZXDQrr	= 3418,
    VPMOVZXWDrm	= 3419,
    VPMOVZXWDrr	= 3420,
    VPMOVZXWQrm	= 3421,
    VPMOVZXWQrr	= 3422,
    VPMULDQrm	= 3423,
    VPMULDQrr	= 3424,
    VPMULHRSWrm128	= 3425,
    VPMULHRSWrr128	= 3426,
    VPMULHUWrm	= 3427,
    VPMULHUWrr	= 3428,
    VPMULHWrm	= 3429,
    VPMULHWrr	= 3430,
    VPMULLDrm	= 3431,
    VPMULLDrr	= 3432,
    VPMULLWrm	= 3433,
    VPMULLWrr	= 3434,
    VPMULUDQrm	= 3435,
    VPMULUDQrr	= 3436,
    VPORrm	= 3437,
    VPORrr	= 3438,
    VPSADBWrm	= 3439,
    VPSADBWrr	= 3440,
    VPSHUFBrm128	= 3441,
    VPSHUFBrr128	= 3442,
    VPSHUFDmi	= 3443,
    VPSHUFDri	= 3444,
    VPSHUFHWmi	= 3445,
    VPSHUFHWri	= 3446,
    VPSHUFLWmi	= 3447,
    VPSHUFLWri	= 3448,
    VPSIGNBrm128	= 3449,
    VPSIGNBrr128	= 3450,
    VPSIGNDrm128	= 3451,
    VPSIGNDrr128	= 3452,
    VPSIGNWrm128	= 3453,
    VPSIGNWrr128	= 3454,
    VPSLLDQri	= 3455,
    VPSLLDri	= 3456,
    VPSLLDrm	= 3457,
    VPSLLDrr	= 3458,
    VPSLLQri	= 3459,
    VPSLLQrm	= 3460,
    VPSLLQrr	= 3461,
    VPSLLWri	= 3462,
    VPSLLWrm	= 3463,
    VPSLLWrr	= 3464,
    VPSRADri	= 3465,
    VPSRADrm	= 3466,
    VPSRADrr	= 3467,
    VPSRAWri	= 3468,
    VPSRAWrm	= 3469,
    VPSRAWrr	= 3470,
    VPSRLDQri	= 3471,
    VPSRLDri	= 3472,
    VPSRLDrm	= 3473,
    VPSRLDrr	= 3474,
    VPSRLQri	= 3475,
    VPSRLQrm	= 3476,
    VPSRLQrr	= 3477,
    VPSRLWri	= 3478,
    VPSRLWrm	= 3479,
    VPSRLWrr	= 3480,
    VPSUBBrm	= 3481,
    VPSUBBrr	= 3482,
    VPSUBDrm	= 3483,
    VPSUBDrr	= 3484,
    VPSUBQrm	= 3485,
    VPSUBQrr	= 3486,
    VPSUBSBrm	= 3487,
    VPSUBSBrr	= 3488,
    VPSUBSWrm	= 3489,
    VPSUBSWrr	= 3490,
    VPSUBUSBrm	= 3491,
    VPSUBUSBrr	= 3492,
    VPSUBUSWrm	= 3493,
    VPSUBUSWrr	= 3494,
    VPSUBWrm	= 3495,
    VPSUBWrr	= 3496,
    VPTESTYrm	= 3497,
    VPTESTYrr	= 3498,
    VPTESTrm	= 3499,
    VPTESTrr	= 3500,
    VPUNPCKHBWrm	= 3501,
    VPUNPCKHBWrr	= 3502,
    VPUNPCKHDQrm	= 3503,
    VPUNPCKHDQrr	= 3504,
    VPUNPCKHQDQrm	= 3505,
    VPUNPCKHQDQrr	= 3506,
    VPUNPCKHWDrm	= 3507,
    VPUNPCKHWDrr	= 3508,
    VPUNPCKLBWrm	= 3509,
    VPUNPCKLBWrr	= 3510,
    VPUNPCKLDQrm	= 3511,
    VPUNPCKLDQrr	= 3512,
    VPUNPCKLQDQrm	= 3513,
    VPUNPCKLQDQrr	= 3514,
    VPUNPCKLWDrm	= 3515,
    VPUNPCKLWDrr	= 3516,
    VPXORrm	= 3517,
    VPXORrr	= 3518,
    VRCPPSYm	= 3519,
    VRCPPSYm_Int	= 3520,
    VRCPPSYr	= 3521,
    VRCPPSYr_Int	= 3522,
    VRCPPSm	= 3523,
    VRCPPSm_Int	= 3524,
    VRCPPSr	= 3525,
    VRCPPSr_Int	= 3526,
    VRCPSSm	= 3527,
    VRCPSSm_Int	= 3528,
    VRCPSSr	= 3529,
    VRCPSSr_Int	= 3530,
    VROUNDPDm	= 3531,
    VROUNDPDm_AVX	= 3532,
    VROUNDPDr	= 3533,
    VROUNDPDr_AVX	= 3534,
    VROUNDPSm	= 3535,
    VROUNDPSm_AVX	= 3536,
    VROUNDPSr	= 3537,
    VROUNDPSr_AVX	= 3538,
    VROUNDSDm	= 3539,
    VROUNDSDm_AVX	= 3540,
    VROUNDSDr	= 3541,
    VROUNDSDr_AVX	= 3542,
    VROUNDSSm	= 3543,
    VROUNDSSm_AVX	= 3544,
    VROUNDSSr	= 3545,
    VROUNDSSr_AVX	= 3546,
    VROUNDYPDm	= 3547,
    VROUNDYPDm_AVX	= 3548,
    VROUNDYPDr	= 3549,
    VROUNDYPDr_AVX	= 3550,
    VROUNDYPSm	= 3551,
    VROUNDYPSm_AVX	= 3552,
    VROUNDYPSr	= 3553,
    VROUNDYPSr_AVX	= 3554,
    VRSQRTPSYm	= 3555,
    VRSQRTPSYm_Int	= 3556,
    VRSQRTPSYr	= 3557,
    VRSQRTPSYr_Int	= 3558,
    VRSQRTPSm	= 3559,
    VRSQRTPSm_Int	= 3560,
    VRSQRTPSr	= 3561,
    VRSQRTPSr_Int	= 3562,
    VRSQRTSSm	= 3563,
    VRSQRTSSm_Int	= 3564,
    VRSQRTSSr	= 3565,
    VRSQRTSSr_Int	= 3566,
    VSHUFPDYrmi	= 3567,
    VSHUFPDYrri	= 3568,
    VSHUFPDrmi	= 3569,
    VSHUFPDrri	= 3570,
    VSHUFPSYrmi	= 3571,
    VSHUFPSYrri	= 3572,
    VSHUFPSrmi	= 3573,
    VSHUFPSrri	= 3574,
    VSQRTPDYm	= 3575,
    VSQRTPDYm_Int	= 3576,
    VSQRTPDYr	= 3577,
    VSQRTPDYr_Int	= 3578,
    VSQRTPDm	= 3579,
    VSQRTPDm_Int	= 3580,
    VSQRTPDr	= 3581,
    VSQRTPDr_Int	= 3582,
    VSQRTPSYm	= 3583,
    VSQRTPSYm_Int	= 3584,
    VSQRTPSYr	= 3585,
    VSQRTPSYr_Int	= 3586,
    VSQRTPSm	= 3587,
    VSQRTPSm_Int	= 3588,
    VSQRTPSr	= 3589,
    VSQRTPSr_Int	= 3590,
    VSQRTSDm	= 3591,
    VSQRTSDm_Int	= 3592,
    VSQRTSDr	= 3593,
    VSQRTSDr_Int	= 3594,
    VSQRTSSm	= 3595,
    VSQRTSSm_Int	= 3596,
    VSQRTSSr	= 3597,
    VSQRTSSr_Int	= 3598,
    VSTMXCSR	= 3599,
    VSUBPDYrm	= 3600,
    VSUBPDYrr	= 3601,
    VSUBPDrm	= 3602,
    VSUBPDrr	= 3603,
    VSUBPSYrm	= 3604,
    VSUBPSYrr	= 3605,
    VSUBPSrm	= 3606,
    VSUBPSrr	= 3607,
    VSUBSDrm	= 3608,
    VSUBSDrm_Int	= 3609,
    VSUBSDrr	= 3610,
    VSUBSDrr_Int	= 3611,
    VSUBSSrm	= 3612,
    VSUBSSrm_Int	= 3613,
    VSUBSSrr	= 3614,
    VSUBSSrr_Int	= 3615,
    VTESTPDYrm	= 3616,
    VTESTPDYrr	= 3617,
    VTESTPDrm	= 3618,
    VTESTPDrr	= 3619,
    VTESTPSYrm	= 3620,
    VTESTPSYrr	= 3621,
    VTESTPSrm	= 3622,
    VTESTPSrr	= 3623,
    VUCOMISDrm	= 3624,
    VUCOMISDrr	= 3625,
    VUCOMISSrm	= 3626,
    VUCOMISSrr	= 3627,
    VUNPCKHPDYrm	= 3628,
    VUNPCKHPDYrr	= 3629,
    VUNPCKHPDrm	= 3630,
    VUNPCKHPDrr	= 3631,
    VUNPCKHPSYrm	= 3632,
    VUNPCKHPSYrr	= 3633,
    VUNPCKHPSrm	= 3634,
    VUNPCKHPSrr	= 3635,
    VUNPCKLPDYrm	= 3636,
    VUNPCKLPDYrr	= 3637,
    VUNPCKLPDrm	= 3638,
    VUNPCKLPDrr	= 3639,
    VUNPCKLPSYrm	= 3640,
    VUNPCKLPSYrr	= 3641,
    VUNPCKLPSrm	= 3642,
    VUNPCKLPSrr	= 3643,
    VXORPDYrm	= 3644,
    VXORPDYrr	= 3645,
    VXORPDrm	= 3646,
    VXORPDrr	= 3647,
    VXORPSYrm	= 3648,
    VXORPSYrr	= 3649,
    VXORPSrm	= 3650,
    VXORPSrr	= 3651,
    VZEROALL	= 3652,
    VZEROUPPER	= 3653,
    V_SET0PD	= 3654,
    V_SET0PI	= 3655,
    V_SET0PS	= 3656,
    V_SETALLONES	= 3657,
    W64ALLOCA	= 3658,
    WAIT	= 3659,
    WBINVD	= 3660,
    WINCALL64m	= 3661,
    WINCALL64pcrel32	= 3662,
    WINCALL64r	= 3663,
    WIN_ALLOCA	= 3664,
    WRMSR	= 3665,
    XADD16rm	= 3666,
    XADD16rr	= 3667,
    XADD32rm	= 3668,
    XADD32rr	= 3669,
    XADD64rm	= 3670,
    XADD64rr	= 3671,
    XADD8rm	= 3672,
    XADD8rr	= 3673,
    XCHG16ar	= 3674,
    XCHG16rm	= 3675,
    XCHG16rr	= 3676,
    XCHG32ar	= 3677,
    XCHG32rm	= 3678,
    XCHG32rr	= 3679,
    XCHG64ar	= 3680,
    XCHG64rm	= 3681,
    XCHG64rr	= 3682,
    XCHG8rm	= 3683,
    XCHG8rr	= 3684,
    XCH_F	= 3685,
    XCRYPTCBC	= 3686,
    XCRYPTCFB	= 3687,
    XCRYPTCTR	= 3688,
    XCRYPTECB	= 3689,
    XCRYPTOFB	= 3690,
    XGETBV	= 3691,
    XLAT	= 3692,
    XOR16i16	= 3693,
    XOR16mi	= 3694,
    XOR16mi8	= 3695,
    XOR16mr	= 3696,
    XOR16ri	= 3697,
    XOR16ri8	= 3698,
    XOR16rm	= 3699,
    XOR16rr	= 3700,
    XOR16rr_REV	= 3701,
    XOR32i32	= 3702,
    XOR32mi	= 3703,
    XOR32mi8	= 3704,
    XOR32mr	= 3705,
    XOR32ri	= 3706,
    XOR32ri8	= 3707,
    XOR32rm	= 3708,
    XOR32rr	= 3709,
    XOR32rr_REV	= 3710,
    XOR64i32	= 3711,
    XOR64mi32	= 3712,
    XOR64mi8	= 3713,
    XOR64mr	= 3714,
    XOR64ri32	= 3715,
    XOR64ri8	= 3716,
    XOR64rm	= 3717,
    XOR64rr	= 3718,
    XOR64rr_REV	= 3719,
    XOR8i8	= 3720,
    XOR8mi	= 3721,
    XOR8mr	= 3722,
    XOR8ri	= 3723,
    XOR8rm	= 3724,
    XOR8rr	= 3725,
    XOR8rr_REV	= 3726,
    XORPDrm	= 3727,
    XORPDrr	= 3728,
    XORPSrm	= 3729,
    XORPSrr	= 3730,
    XSETBV	= 3731,
    XSHA1	= 3732,
    XSHA256	= 3733,
    XSTORE	= 3734,
    INSTRUCTION_LIST_END = 3735
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const unsigned ImplicitList1[] = { X86::EFLAGS, 0 };
static const unsigned ImplicitList2[] = { X86::AX, 0 };
static const unsigned ImplicitList3[] = { X86::EAX, 0 };
static const unsigned ImplicitList4[] = { X86::RAX, 0 };
static const unsigned ImplicitList5[] = { X86::AL, 0 };
static const unsigned ImplicitList6[] = { X86::ESP, 0 };
static const unsigned ImplicitList7[] = { X86::ESP, X86::EFLAGS, 0 };
static const unsigned ImplicitList8[] = { X86::RSP, 0 };
static const unsigned ImplicitList9[] = { X86::RSP, X86::EFLAGS, 0 };
static const unsigned ImplicitList10[] = { X86::EAX, X86::EBX, X86::ECX, X86::EDX, 0 };
static const unsigned ImplicitList11[] = { X86::EFLAGS, X86::EAX, X86::EBX, X86::ECX, X86::EDX, 0 };
static const unsigned ImplicitList12[] = { X86::XMM0, 0 };
static const unsigned ImplicitList13[] = { X86::EAX, X86::ECX, X86::EDX, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, 0 };
static const unsigned ImplicitList14[] = { X86::RAX, X86::RCX, X86::RDX, X86::RSI, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::ST1, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, 0 };
static const unsigned ImplicitList15[] = { X86::EAX, X86::EDX, 0 };
static const unsigned ImplicitList16[] = { X86::RAX, X86::RBX, X86::RCX, X86::RDX, 0 };
static const unsigned ImplicitList17[] = { X86::RAX, X86::RDX, X86::EFLAGS, 0 };
static const unsigned ImplicitList18[] = { X86::EAX, X86::EDX, X86::EFLAGS, 0 };
static const unsigned ImplicitList19[] = { X86::RAX, X86::RDX, 0 };
static const unsigned ImplicitList20[] = { X86::AX, X86::DX, 0 };
static const unsigned ImplicitList21[] = { X86::AX, X86::DX, X86::EFLAGS, 0 };
static const unsigned ImplicitList22[] = { X86::AL, X86::EFLAGS, X86::AX, 0 };
static const unsigned ImplicitList23[] = { X86::DX, 0 };
static const unsigned ImplicitList24[] = { X86::CX, 0 };
static const unsigned ImplicitList25[] = { X86::ECX, 0 };
static const unsigned ImplicitList26[] = { X86::RCX, 0 };
static const unsigned ImplicitList27[] = { X86::AH, 0 };
static const unsigned ImplicitList28[] = { X86::AX, X86::EFLAGS, 0 };
static const unsigned ImplicitList29[] = { X86::EAX, X86::EFLAGS, 0 };
static const unsigned ImplicitList30[] = { X86::RAX, X86::EFLAGS, 0 };
static const unsigned ImplicitList31[] = { X86::AL, X86::EFLAGS, 0 };
static const unsigned ImplicitList32[] = { X86::EBP, X86::ESP, 0 };
static const unsigned ImplicitList33[] = { X86::RBP, X86::RSP, 0 };
static const unsigned ImplicitList34[] = { X86::EDI, 0 };
static const unsigned ImplicitList35[] = { X86::RDI, 0 };
static const unsigned ImplicitList36[] = { X86::EAX, X86::ECX, X86::EDX, 0 };
static const unsigned ImplicitList37[] = { X86::RAX, X86::RSI, 0 };
static const unsigned ImplicitList38[] = { X86::RAX, X86::RDX, X86::RSI, 0 };
static const unsigned ImplicitList39[] = { X86::EDI, X86::ESI, X86::EFLAGS, 0 };
static const unsigned ImplicitList40[] = { X86::EDI, X86::ESI, 0 };
static const unsigned ImplicitList41[] = { X86::ECX, X86::EAX, 0 };
static const unsigned ImplicitList42[] = { X86::DX, X86::AX, 0 };
static const unsigned ImplicitList43[] = { X86::DX, X86::EAX, 0 };
static const unsigned ImplicitList44[] = { X86::DX, X86::AL, 0 };
static const unsigned ImplicitList45[] = { X86::ECX, X86::EFLAGS, 0 };
static const unsigned ImplicitList46[] = { X86::XMM0, X86::EFLAGS, 0 };
static const unsigned ImplicitList47[] = { X86::EDI, X86::ESI, X86::EBP, X86::EBX, X86::EDX, X86::ECX, X86::EAX, X86::ESP, 0 };
static const unsigned ImplicitList48[] = { X86::CL, 0 };
static const unsigned ImplicitList49[] = { X86::RAX, X86::RCX, X86::RDX, 0 };
static const unsigned ImplicitList50[] = { X86::ECX, X86::EDI, X86::ESI, 0 };
static const unsigned ImplicitList51[] = { X86::RCX, X86::RDI, X86::RSI, 0 };
static const unsigned ImplicitList52[] = { X86::AL, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList53[] = { X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList54[] = { X86::EAX, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList55[] = { X86::RAX, X86::RCX, X86::RDI, 0 };
static const unsigned ImplicitList56[] = { X86::RCX, X86::RDI, 0 };
static const unsigned ImplicitList57[] = { X86::AX, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList58[] = { X86::AL, X86::EDI, X86::EFLAGS, 0 };
static const unsigned ImplicitList59[] = { X86::EAX, X86::EDI, X86::EFLAGS, 0 };
static const unsigned ImplicitList60[] = { X86::RAX, X86::RCX, X86::RDI, X86::EFLAGS, 0 };
static const unsigned ImplicitList61[] = { X86::AX, X86::EDI, X86::EFLAGS, 0 };
static const unsigned ImplicitList62[] = { X86::RAX, X86::RCX, X86::RDX, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::ST1, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::EFLAGS, 0 };
static const unsigned ImplicitList63[] = { X86::EAX, X86::ECX, X86::EFLAGS, 0 };
static const unsigned ImplicitList64[] = { X86::RSP, X86::RDI, 0 };
static const unsigned ImplicitList65[] = { X86::ST0, 0 };
static const unsigned ImplicitList66[] = { X86::RAX, X86::R10, X86::R11, X86::RSP, X86::EFLAGS, 0 };
static const unsigned ImplicitList67[] = { X86::EAX, X86::ESP, X86::EFLAGS, 0 };
static const unsigned ImplicitList68[] = { X86::RBX, X86::RDX, X86::RSI, X86::RDI, 0 };
static const unsigned ImplicitList69[] = { X86::RSI, X86::RDI, 0 };
static const unsigned ImplicitList70[] = { X86::RDX, X86::RAX, 0 };
static const unsigned ImplicitList71[] = { X86::RDX, X86::RAX, X86::RCX, 0 };
static const unsigned ImplicitList72[] = { X86::RAX, X86::RSI, X86::RDI, 0 };
static const unsigned ImplicitList73[] = { X86::RDX, X86::RDI, 0 };
static const unsigned ImplicitList74[] = { X86::RAX, X86::RDI, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo8[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo9[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo10[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo11[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo12[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo13[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo14[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo15[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo16[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo17[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo18[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo19[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo20[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo21[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo22[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo23[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo24[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo25[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo26[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo27[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo28[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo29[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo30[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo31[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo32[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo33[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo34[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo35[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo36[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo37[] = { { X86::RSTRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo38[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo39[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo40[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo41[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo42[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo43[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo44[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo45[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo46[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo47[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo48[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo49[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo50[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo51[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo52[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo53[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo54[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo55[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo56[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo57[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo58[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo59[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo60[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo61[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo62[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo63[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo64[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo65[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo66[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo67[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo68[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo69[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo70[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo71[] = { { -1, 0, 0, MCOI::OPERAND_PCREL }, };
static const MCOperandInfo OperandInfo72[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo73[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo74[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo75[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo76[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo77[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo78[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo79[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo80[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo81[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo82[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo83[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo84[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo85[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo86[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo87[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo88[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo89[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo90[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo91[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo92[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo93[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo94[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo95[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo96[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo97[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo98[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo99[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo100[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo101[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo102[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo103[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo104[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo105[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo106[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo107[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo108[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo109[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo110[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo111[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo112[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo113[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo114[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo115[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo116[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo117[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo118[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo119[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo120[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo121[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo122[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo123[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo124[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo125[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo126[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo127[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo128[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo129[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo130[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo131[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo132[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo133[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo134[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo135[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo136[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo137[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo138[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo139[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo140[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo141[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo142[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo143[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo144[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo145[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo146[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo147[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo148[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo149[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { X86::GR32_NOSPRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo150[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo151[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo152[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo153[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo154[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo155[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo156[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo157[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo158[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo159[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo160[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo161[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo162[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo163[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo164[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo165[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo166[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo167[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo168[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo169[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo170[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo171[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo172[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo173[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo174[] = { { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo175[] = { { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo176[] = { { X86::CONTROL_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo177[] = { { X86::DEBUG_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo178[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::CONTROL_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo179[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::DEBUG_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo180[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo181[] = { { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo182[] = { { X86::CONTROL_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo183[] = { { X86::DEBUG_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo184[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::CONTROL_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo185[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::DEBUG_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo186[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo187[] = { { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo188[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo189[] = { { X86::GR64_NOREXRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo190[] = { { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64_NOREXRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo191[] = { { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo192[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo193[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo194[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo195[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo196[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo197[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo198[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo199[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo200[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo201[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo202[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo203[] = { { X86::GR32_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo204[] = { { X86::GR32_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo205[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo206[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo207[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo208[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo209[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo210[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo211[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo212[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo213[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo214[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo215[] = { { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo216[] = { { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo217[] = { { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo218[] = { { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo219[] = { { -1, 0, 0, MCOI::OPERAND_PCREL }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo220[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo221[] = { { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo222[] = { { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo223[] = { { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo224[] = { { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo225[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo226[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo227[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo228[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo229[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo230[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo231[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo232[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo233[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo234[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo235[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo236[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo237[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo238[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo239[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo240[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo241[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo242[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo243[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo244[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo245[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo246[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo247[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo248[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo249[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo250[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
static const MCOperandInfo OperandInfo251[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo252[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo253[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo254[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo255[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo256[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo257[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo258[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo259[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo260[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo261[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo262[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo263[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo264[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo265[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };

MCInstrDesc X86Insts[] = {
  { 0,	0,	0,	0,	0,	"PHI", 0|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	"INLINEASM", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	"PROLOG_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	"EH_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	"GC_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	"KILL", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	"DBG_VALUE", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	"REG_SEQUENCE", 0|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	"COPY", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	"AAA", 0|(1<<MCID::UnmodeledSideEffects), 0x6e000001ULL, NULL, NULL, 0 },  // Inst #14 = AAA
  { 15,	1,	0,	0,	0,	"AAD8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x1aa004001ULL, NULL, NULL, OperandInfo2 },  // Inst #15 = AAD8i8
  { 16,	1,	0,	0,	0,	"AAM8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x1a8004001ULL, NULL, NULL, OperandInfo2 },  // Inst #16 = AAM8i8
  { 17,	0,	0,	0,	0,	"AAS", 0|(1<<MCID::UnmodeledSideEffects), 0x7e000001ULL, NULL, NULL, 0 },  // Inst #17 = AAS
  { 18,	0,	0,	0,	0,	"ABS_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1c2000401ULL, NULL, NULL, 0 },  // Inst #18 = ABS_F
  { 19,	2,	1,	0,	0,	"ABS_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #19 = ABS_Fp32
  { 20,	2,	1,	0,	0,	"ABS_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #20 = ABS_Fp64
  { 21,	2,	1,	0,	0,	"ABS_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #21 = ABS_Fp80
  { 22,	1,	0,	0,	0,	"ADC16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x2a00c041ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #22 = ADC16i16
  { 23,	6,	0,	0,	0,	"ADC16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05aULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #23 = ADC16mi
  { 24,	6,	0,	0,	0,	"ADC16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405aULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #24 = ADC16mi8
  { 25,	6,	0,	0,	0,	"ADC16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x22000044ULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #25 = ADC16mr
  { 26,	3,	1,	0,	0,	"ADC16ri", 0, 0x10200c052ULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #26 = ADC16ri
  { 27,	3,	1,	0,	0,	"ADC16ri8", 0, 0x106004052ULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #27 = ADC16ri8
  { 28,	7,	1,	0,	0,	"ADC16rm", 0|(1<<MCID::MayLoad), 0x26000046ULL, ImplicitList1, ImplicitList1, OperandInfo14 },  // Inst #28 = ADC16rm
  { 29,	3,	1,	0,	0,	"ADC16rr", 0|(1<<MCID::Commutable), 0x22000043ULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #29 = ADC16rr
  { 30,	3,	1,	0,	0,	"ADC16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x26000045ULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #30 = ADC16rr_REV
  { 31,	1,	0,	0,	0,	"ADC32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x2a014001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #31 = ADC32i32
  { 32,	6,	0,	0,	0,	"ADC32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401aULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #32 = ADC32mi
  { 33,	6,	0,	0,	0,	"ADC32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401aULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #33 = ADC32mi8
  { 34,	6,	0,	0,	0,	"ADC32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x22000004ULL, ImplicitList1, ImplicitList1, OperandInfo16 },  // Inst #34 = ADC32mr
  { 35,	3,	1,	0,	0,	"ADC32ri", 0, 0x102014012ULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #35 = ADC32ri
  { 36,	3,	1,	0,	0,	"ADC32ri8", 0, 0x106004012ULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #36 = ADC32ri8
  { 37,	7,	1,	0,	0,	"ADC32rm", 0|(1<<MCID::MayLoad), 0x26000006ULL, ImplicitList1, ImplicitList1, OperandInfo18 },  // Inst #37 = ADC32rm
  { 38,	3,	1,	0,	0,	"ADC32rr", 0|(1<<MCID::Commutable), 0x22000003ULL, ImplicitList1, ImplicitList1, OperandInfo19 },  // Inst #38 = ADC32rr
  { 39,	3,	1,	0,	0,	"ADC32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x26000005ULL, ImplicitList1, ImplicitList1, OperandInfo19 },  // Inst #39 = ADC32rr_REV
  { 40,	1,	0,	0,	0,	"ADC64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x2a016001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #40 = ADC64i32
  { 41,	6,	0,	0,	0,	"ADC64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601aULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #41 = ADC64mi32
  { 42,	6,	0,	0,	0,	"ADC64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601aULL, ImplicitList1, ImplicitList1, OperandInfo20 },  // Inst #42 = ADC64mi8
  { 43,	6,	0,	0,	0,	"ADC64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x22002004ULL, ImplicitList1, ImplicitList1, OperandInfo21 },  // Inst #43 = ADC64mr
  { 44,	3,	1,	0,	0,	"ADC64ri32", 0, 0x102016012ULL, ImplicitList1, ImplicitList1, OperandInfo22 },  // Inst #44 = ADC64ri32
  { 45,	3,	1,	0,	0,	"ADC64ri8", 0, 0x106006012ULL, ImplicitList1, ImplicitList1, OperandInfo23 },  // Inst #45 = ADC64ri8
  { 46,	7,	1,	0,	0,	"ADC64rm", 0|(1<<MCID::MayLoad), 0x26002006ULL, ImplicitList1, ImplicitList1, OperandInfo24 },  // Inst #46 = ADC64rm
  { 47,	3,	1,	0,	0,	"ADC64rr", 0|(1<<MCID::Commutable), 0x22002003ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #47 = ADC64rr
  { 48,	3,	1,	0,	0,	"ADC64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x26002005ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #48 = ADC64rr_REV
  { 49,	1,	0,	0,	0,	"ADC8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x28004001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #49 = ADC8i8
  { 50,	6,	0,	0,	0,	"ADC8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401aULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #50 = ADC8mi
  { 51,	6,	0,	0,	0,	"ADC8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x20000004ULL, ImplicitList1, ImplicitList1, OperandInfo26 },  // Inst #51 = ADC8mr
  { 52,	3,	1,	0,	0,	"ADC8ri", 0, 0x100004012ULL, ImplicitList1, ImplicitList1, OperandInfo27 },  // Inst #52 = ADC8ri
  { 53,	7,	1,	0,	0,	"ADC8rm", 0|(1<<MCID::MayLoad), 0x24000006ULL, ImplicitList1, ImplicitList1, OperandInfo28 },  // Inst #53 = ADC8rm
  { 54,	3,	1,	0,	0,	"ADC8rr", 0|(1<<MCID::Commutable), 0x20000003ULL, ImplicitList1, ImplicitList1, OperandInfo29 },  // Inst #54 = ADC8rr
  { 55,	3,	1,	0,	0,	"ADC8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x24000005ULL, ImplicitList1, ImplicitList1, OperandInfo29 },  // Inst #55 = ADC8rr_REV
  { 56,	1,	0,	0,	0,	"ADD16i16", 0|(1<<MCID::UnmodeledSideEffects), 0xa00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #56 = ADD16i16
  { 57,	6,	0,	0,	0,	"ADD16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c058ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #57 = ADD16mi
  { 58,	6,	0,	0,	0,	"ADD16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106004058ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #58 = ADD16mi8
  { 59,	6,	0,	0,	0,	"ADD16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x2000044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #59 = ADD16mr
  { 60,	3,	1,	0,	0,	"ADD16ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x10200c050ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #60 = ADD16ri
  { 61,	3,	1,	0,	0,	"ADD16ri8", 0|(1<<MCID::ConvertibleTo3Addr), 0x106004050ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #61 = ADD16ri8
  { 62,	3,	1,	0,	0,	"ADD16ri8_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #62 = ADD16ri8_DB
  { 63,	3,	1,	0,	0,	"ADD16ri_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #63 = ADD16ri_DB
  { 64,	7,	1,	0,	0,	"ADD16rm", 0|(1<<MCID::MayLoad), 0x6000046ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #64 = ADD16rm
  { 65,	3,	1,	0,	0,	"ADD16rr", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x2000043ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #65 = ADD16rr
  { 66,	3,	1,	0,	0,	"ADD16rr_DB", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #66 = ADD16rr_DB
  { 67,	3,	1,	0,	0,	"ADD16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x6000045ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #67 = ADD16rr_REV
  { 68,	1,	0,	0,	0,	"ADD32i32", 0|(1<<MCID::UnmodeledSideEffects), 0xa014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #68 = ADD32i32
  { 69,	6,	0,	0,	0,	"ADD32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x102014018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #69 = ADD32mi
  { 70,	6,	0,	0,	0,	"ADD32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106004018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #70 = ADD32mi8
  { 71,	6,	0,	0,	0,	"ADD32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x2000004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #71 = ADD32mr
  { 72,	3,	1,	0,	0,	"ADD32ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x102014010ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #72 = ADD32ri
  { 73,	3,	1,	0,	0,	"ADD32ri8", 0|(1<<MCID::ConvertibleTo3Addr), 0x106004010ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #73 = ADD32ri8
  { 74,	3,	1,	0,	0,	"ADD32ri8_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #74 = ADD32ri8_DB
  { 75,	3,	1,	0,	0,	"ADD32ri_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #75 = ADD32ri_DB
  { 76,	7,	1,	0,	0,	"ADD32rm", 0|(1<<MCID::MayLoad), 0x6000006ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #76 = ADD32rm
  { 77,	3,	1,	0,	0,	"ADD32rr", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x2000003ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #77 = ADD32rr
  { 78,	3,	1,	0,	0,	"ADD32rr_DB", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #78 = ADD32rr_DB
  { 79,	3,	1,	0,	0,	"ADD32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x6000005ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #79 = ADD32rr_REV
  { 80,	1,	0,	0,	0,	"ADD64i32", 0|(1<<MCID::UnmodeledSideEffects), 0xa016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #80 = ADD64i32
  { 81,	6,	0,	0,	0,	"ADD64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x102016018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #81 = ADD64mi32
  { 82,	6,	0,	0,	0,	"ADD64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106006018ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #82 = ADD64mi8
  { 83,	6,	0,	0,	0,	"ADD64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x2002004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #83 = ADD64mr
  { 84,	3,	1,	0,	0,	"ADD64ri32", 0|(1<<MCID::ConvertibleTo3Addr), 0x102016010ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #84 = ADD64ri32
  { 85,	3,	1,	0,	0,	"ADD64ri32_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #85 = ADD64ri32_DB
  { 86,	3,	1,	0,	0,	"ADD64ri8", 0|(1<<MCID::ConvertibleTo3Addr), 0x106006010ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #86 = ADD64ri8
  { 87,	3,	1,	0,	0,	"ADD64ri8_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #87 = ADD64ri8_DB
  { 88,	7,	1,	0,	0,	"ADD64rm", 0|(1<<MCID::MayLoad), 0x6002006ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #88 = ADD64rm
  { 89,	3,	1,	0,	0,	"ADD64rr", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x2002003ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #89 = ADD64rr
  { 90,	3,	1,	0,	0,	"ADD64rr_DB", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #90 = ADD64rr_DB
  { 91,	3,	1,	0,	0,	"ADD64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x6002005ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #91 = ADD64rr_REV
  { 92,	1,	0,	0,	0,	"ADD8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x8004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #92 = ADD8i8
  { 93,	6,	0,	0,	0,	"ADD8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x100004018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #93 = ADD8mi
  { 94,	6,	0,	0,	0,	"ADD8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x4ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #94 = ADD8mr
  { 95,	3,	1,	0,	0,	"ADD8ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x100004010ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #95 = ADD8ri
  { 96,	7,	1,	0,	0,	"ADD8rm", 0|(1<<MCID::MayLoad), 0x4000006ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #96 = ADD8rm
  { 97,	3,	1,	0,	0,	"ADD8rr", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x3ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #97 = ADD8rr
  { 98,	3,	1,	0,	0,	"ADD8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x4000005ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #98 = ADD8rr_REV
  { 99,	7,	1,	0,	0,	"ADDPDrm", 0|(1<<MCID::MayLoad), 0xb1000146ULL, NULL, NULL, OperandInfo30 },  // Inst #99 = ADDPDrm
  { 100,	3,	1,	0,	0,	"ADDPDrr", 0|(1<<MCID::Commutable), 0xb1000145ULL, NULL, NULL, OperandInfo31 },  // Inst #100 = ADDPDrr
  { 101,	7,	1,	0,	0,	"ADDPSrm", 0|(1<<MCID::MayLoad), 0xb0800106ULL, NULL, NULL, OperandInfo30 },  // Inst #101 = ADDPSrm
  { 102,	3,	1,	0,	0,	"ADDPSrr", 0|(1<<MCID::Commutable), 0xb0800105ULL, NULL, NULL, OperandInfo31 },  // Inst #102 = ADDPSrr
  { 103,	7,	1,	0,	0,	"ADDSDrm", 0|(1<<MCID::MayLoad), 0xb0000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #103 = ADDSDrm
  { 104,	7,	1,	0,	0,	"ADDSDrm_Int", 0|(1<<MCID::MayLoad), 0xb0000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #104 = ADDSDrm_Int
  { 105,	3,	1,	0,	0,	"ADDSDrr", 0|(1<<MCID::Commutable), 0xb0000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #105 = ADDSDrr
  { 106,	3,	1,	0,	0,	"ADDSDrr_Int", 0, 0xb0000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #106 = ADDSDrr_Int
  { 107,	7,	1,	0,	0,	"ADDSSrm", 0|(1<<MCID::MayLoad), 0xb0000c06ULL, NULL, NULL, OperandInfo34 },  // Inst #107 = ADDSSrm
  { 108,	7,	1,	0,	0,	"ADDSSrm_Int", 0|(1<<MCID::MayLoad), 0xb0000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #108 = ADDSSrm_Int
  { 109,	3,	1,	0,	0,	"ADDSSrr", 0|(1<<MCID::Commutable), 0xb0000c05ULL, NULL, NULL, OperandInfo35 },  // Inst #109 = ADDSSrr
  { 110,	3,	1,	0,	0,	"ADDSSrr_Int", 0, 0xb0000c05ULL, NULL, NULL, OperandInfo31 },  // Inst #110 = ADDSSrr_Int
  { 111,	7,	1,	0,	0,	"ADDSUBPDrm", 0|(1<<MCID::MayLoad), 0x1a1000146ULL, NULL, NULL, OperandInfo30 },  // Inst #111 = ADDSUBPDrm
  { 112,	3,	1,	0,	0,	"ADDSUBPDrr", 0, 0x1a1000145ULL, NULL, NULL, OperandInfo31 },  // Inst #112 = ADDSUBPDrr
  { 113,	7,	1,	0,	0,	"ADDSUBPSrm", 0|(1<<MCID::MayLoad), 0x1a1000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #113 = ADDSUBPSrm
  { 114,	3,	1,	0,	0,	"ADDSUBPSrr", 0, 0x1a1000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #114 = ADDSUBPSrr
  { 115,	5,	0,	0,	0,	"ADD_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b0000018ULL, NULL, NULL, OperandInfo36 },  // Inst #115 = ADD_F32m
  { 116,	5,	0,	0,	0,	"ADD_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b8000018ULL, NULL, NULL, OperandInfo36 },  // Inst #116 = ADD_F64m
  { 117,	5,	0,	0,	0,	"ADD_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc000018ULL, NULL, NULL, OperandInfo36 },  // Inst #117 = ADD_FI16m
  { 118,	5,	0,	0,	0,	"ADD_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b4000018ULL, NULL, NULL, OperandInfo36 },  // Inst #118 = ADD_FI32m
  { 119,	1,	0,	0,	0,	"ADD_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x180000902ULL, NULL, NULL, OperandInfo37 },  // Inst #119 = ADD_FPrST0
  { 120,	1,	0,	0,	0,	"ADD_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x180000302ULL, NULL, NULL, OperandInfo37 },  // Inst #120 = ADD_FST0r
  { 121,	3,	1,	0,	0,	"ADD_Fp32", 0, 0x80000ULL, NULL, NULL, OperandInfo38 },  // Inst #121 = ADD_Fp32
  { 122,	7,	1,	0,	0,	"ADD_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #122 = ADD_Fp32m
  { 123,	3,	1,	0,	0,	"ADD_Fp64", 0, 0x80000ULL, NULL, NULL, OperandInfo40 },  // Inst #123 = ADD_Fp64
  { 124,	7,	1,	0,	0,	"ADD_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #124 = ADD_Fp64m
  { 125,	7,	1,	0,	0,	"ADD_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #125 = ADD_Fp64m32
  { 126,	3,	1,	0,	0,	"ADD_Fp80", 0, 0x80000ULL, NULL, NULL, OperandInfo42 },  // Inst #126 = ADD_Fp80
  { 127,	7,	1,	0,	0,	"ADD_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #127 = ADD_Fp80m32
  { 128,	7,	1,	0,	0,	"ADD_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #128 = ADD_Fp80m64
  { 129,	7,	1,	0,	0,	"ADD_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #129 = ADD_FpI16m32
  { 130,	7,	1,	0,	0,	"ADD_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #130 = ADD_FpI16m64
  { 131,	7,	1,	0,	0,	"ADD_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #131 = ADD_FpI16m80
  { 132,	7,	1,	0,	0,	"ADD_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #132 = ADD_FpI32m32
  { 133,	7,	1,	0,	0,	"ADD_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #133 = ADD_FpI32m64
  { 134,	7,	1,	0,	0,	"ADD_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #134 = ADD_FpI32m80
  { 135,	1,	0,	0,	0,	"ADD_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x180000702ULL, NULL, NULL, OperandInfo37 },  // Inst #135 = ADD_FrST0
  { 136,	1,	0,	0,	0,	"ADJCALLSTACKDOWN32", 0, 0x0ULL, ImplicitList6, ImplicitList7, OperandInfo2 },  // Inst #136 = ADJCALLSTACKDOWN32
  { 137,	1,	0,	0,	0,	"ADJCALLSTACKDOWN64", 0, 0x0ULL, ImplicitList8, ImplicitList9, OperandInfo2 },  // Inst #137 = ADJCALLSTACKDOWN64
  { 138,	2,	0,	0,	0,	"ADJCALLSTACKUP32", 0, 0x0ULL, ImplicitList6, ImplicitList7, OperandInfo44 },  // Inst #138 = ADJCALLSTACKUP32
  { 139,	2,	0,	0,	0,	"ADJCALLSTACKUP64", 0, 0x0ULL, ImplicitList8, ImplicitList9, OperandInfo44 },  // Inst #139 = ADJCALLSTACKUP64
  { 140,	7,	1,	0,	0,	"AESDECLASTrm", 0|(1<<MCID::MayLoad), 0x1bf800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #140 = AESDECLASTrm
  { 141,	3,	1,	0,	0,	"AESDECLASTrr", 0, 0x1bf800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #141 = AESDECLASTrr
  { 142,	7,	1,	0,	0,	"AESDECrm", 0|(1<<MCID::MayLoad), 0x1bd800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #142 = AESDECrm
  { 143,	3,	1,	0,	0,	"AESDECrr", 0, 0x1bd800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #143 = AESDECrr
  { 144,	7,	1,	0,	0,	"AESENCLASTrm", 0|(1<<MCID::MayLoad), 0x1bb800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #144 = AESENCLASTrm
  { 145,	3,	1,	0,	0,	"AESENCLASTrr", 0, 0x1bb800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #145 = AESENCLASTrr
  { 146,	7,	1,	0,	0,	"AESENCrm", 0|(1<<MCID::MayLoad), 0x1b9800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #146 = AESENCrm
  { 147,	3,	1,	0,	0,	"AESENCrr", 0, 0x1b9800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #147 = AESENCrr
  { 148,	6,	1,	0,	0,	"AESIMCrm", 0|(1<<MCID::MayLoad), 0x1b7800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #148 = AESIMCrm
  { 149,	2,	1,	0,	0,	"AESIMCrr", 0, 0x1b7800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #149 = AESIMCrr
  { 150,	7,	1,	0,	0,	"AESKEYGENASSIST128rm", 0|(1<<MCID::MayLoad), 0x1bf804e46ULL, NULL, NULL, OperandInfo47 },  // Inst #150 = AESKEYGENASSIST128rm
  { 151,	3,	1,	0,	0,	"AESKEYGENASSIST128rr", 0, 0x1bf804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #151 = AESKEYGENASSIST128rr
  { 152,	1,	0,	0,	0,	"AND16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x4a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #152 = AND16i16
  { 153,	6,	0,	0,	0,	"AND16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #153 = AND16mi
  { 154,	6,	0,	0,	0,	"AND16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #154 = AND16mi8
  { 155,	6,	0,	0,	0,	"AND16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x42000044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #155 = AND16mr
  { 156,	3,	1,	0,	0,	"AND16ri", 0, 0x10200c054ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #156 = AND16ri
  { 157,	3,	1,	0,	0,	"AND16ri8", 0, 0x106004054ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #157 = AND16ri8
  { 158,	7,	1,	0,	0,	"AND16rm", 0|(1<<MCID::MayLoad), 0x46000046ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #158 = AND16rm
  { 159,	3,	1,	0,	0,	"AND16rr", 0|(1<<MCID::Commutable), 0x42000043ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #159 = AND16rr
  { 160,	3,	1,	0,	0,	"AND16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x46000045ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #160 = AND16rr_REV
  { 161,	1,	0,	0,	0,	"AND32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x4a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #161 = AND32i32
  { 162,	6,	0,	0,	0,	"AND32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #162 = AND32mi
  { 163,	6,	0,	0,	0,	"AND32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #163 = AND32mi8
  { 164,	6,	0,	0,	0,	"AND32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x42000004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #164 = AND32mr
  { 165,	3,	1,	0,	0,	"AND32ri", 0, 0x102014014ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #165 = AND32ri
  { 166,	3,	1,	0,	0,	"AND32ri8", 0, 0x106004014ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #166 = AND32ri8
  { 167,	7,	1,	0,	0,	"AND32rm", 0|(1<<MCID::MayLoad), 0x46000006ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #167 = AND32rm
  { 168,	3,	1,	0,	0,	"AND32rr", 0|(1<<MCID::Commutable), 0x42000003ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #168 = AND32rr
  { 169,	3,	1,	0,	0,	"AND32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x46000005ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #169 = AND32rr_REV
  { 170,	1,	0,	0,	0,	"AND64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x4a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #170 = AND64i32
  { 171,	6,	0,	0,	0,	"AND64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #171 = AND64mi32
  { 172,	6,	0,	0,	0,	"AND64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601cULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #172 = AND64mi8
  { 173,	6,	0,	0,	0,	"AND64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x42002004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #173 = AND64mr
  { 174,	3,	1,	0,	0,	"AND64ri32", 0, 0x102016014ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #174 = AND64ri32
  { 175,	3,	1,	0,	0,	"AND64ri8", 0, 0x106006014ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #175 = AND64ri8
  { 176,	7,	1,	0,	0,	"AND64rm", 0|(1<<MCID::MayLoad), 0x46002006ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #176 = AND64rm
  { 177,	3,	1,	0,	0,	"AND64rr", 0|(1<<MCID::Commutable), 0x42002003ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #177 = AND64rr
  { 178,	3,	1,	0,	0,	"AND64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x46002005ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #178 = AND64rr_REV
  { 179,	1,	0,	0,	0,	"AND8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x48004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #179 = AND8i8
  { 180,	6,	0,	0,	0,	"AND8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #180 = AND8mi
  { 181,	6,	0,	0,	0,	"AND8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x40000004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #181 = AND8mr
  { 182,	3,	1,	0,	0,	"AND8ri", 0, 0x100004014ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #182 = AND8ri
  { 183,	7,	1,	0,	0,	"AND8rm", 0|(1<<MCID::MayLoad), 0x44000006ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #183 = AND8rm
  { 184,	3,	1,	0,	0,	"AND8rr", 0|(1<<MCID::Commutable), 0x40000003ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #184 = AND8rr
  { 185,	3,	1,	0,	0,	"AND8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x44000005ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #185 = AND8rr_REV
  { 186,	7,	1,	0,	0,	"ANDNPDrm", 0|(1<<MCID::MayLoad), 0xab000146ULL, NULL, NULL, OperandInfo30 },  // Inst #186 = ANDNPDrm
  { 187,	3,	1,	0,	0,	"ANDNPDrr", 0, 0xab000145ULL, NULL, NULL, OperandInfo31 },  // Inst #187 = ANDNPDrr
  { 188,	7,	1,	0,	0,	"ANDNPSrm", 0|(1<<MCID::MayLoad), 0xaa800106ULL, NULL, NULL, OperandInfo30 },  // Inst #188 = ANDNPSrm
  { 189,	3,	1,	0,	0,	"ANDNPSrr", 0, 0xaa800105ULL, NULL, NULL, OperandInfo31 },  // Inst #189 = ANDNPSrr
  { 190,	7,	1,	0,	0,	"ANDPDrm", 0|(1<<MCID::MayLoad), 0xa9000146ULL, NULL, NULL, OperandInfo30 },  // Inst #190 = ANDPDrm
  { 191,	3,	1,	0,	0,	"ANDPDrr", 0|(1<<MCID::Commutable), 0xa9000145ULL, NULL, NULL, OperandInfo31 },  // Inst #191 = ANDPDrr
  { 192,	7,	1,	0,	0,	"ANDPSrm", 0|(1<<MCID::MayLoad), 0xa8800106ULL, NULL, NULL, OperandInfo30 },  // Inst #192 = ANDPSrm
  { 193,	3,	1,	0,	0,	"ANDPSrr", 0|(1<<MCID::Commutable), 0xa8800105ULL, NULL, NULL, OperandInfo31 },  // Inst #193 = ANDPSrr
  { 194,	6,	1,	0,	0,	"ARPL16mr", 0|(1<<MCID::UnmodeledSideEffects), 0xc6000006ULL, NULL, NULL, OperandInfo49 },  // Inst #194 = ARPL16mr
  { 195,	2,	1,	0,	0,	"ARPL16rr", 0|(1<<MCID::UnmodeledSideEffects), 0xc6000003ULL, NULL, NULL, OperandInfo50 },  // Inst #195 = ARPL16rr
  { 196,	9,	2,	0,	0,	"ATOMADD6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo51 },  // Inst #196 = ATOMADD6432
  { 197,	7,	1,	0,	0,	"ATOMAND16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #197 = ATOMAND16
  { 198,	7,	1,	0,	0,	"ATOMAND32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #198 = ATOMAND32
  { 199,	7,	1,	0,	0,	"ATOMAND64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #199 = ATOMAND64
  { 200,	9,	2,	0,	0,	"ATOMAND6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo51 },  // Inst #200 = ATOMAND6432
  { 201,	7,	1,	0,	0,	"ATOMAND8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #201 = ATOMAND8
  { 202,	7,	1,	0,	0,	"ATOMMAX16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #202 = ATOMMAX16
  { 203,	7,	1,	0,	0,	"ATOMMAX32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #203 = ATOMMAX32
  { 204,	7,	1,	0,	0,	"ATOMMAX64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #204 = ATOMMAX64
  { 205,	7,	1,	0,	0,	"ATOMMIN16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #205 = ATOMMIN16
  { 206,	7,	1,	0,	0,	"ATOMMIN32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #206 = ATOMMIN32
  { 207,	7,	1,	0,	0,	"ATOMMIN64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #207 = ATOMMIN64
  { 208,	7,	1,	0,	0,	"ATOMNAND16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #208 = ATOMNAND16
  { 209,	7,	1,	0,	0,	"ATOMNAND32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #209 = ATOMNAND32
  { 210,	7,	1,	0,	0,	"ATOMNAND64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #210 = ATOMNAND64
  { 211,	9,	2,	0,	0,	"ATOMNAND6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo51 },  // Inst #211 = ATOMNAND6432
  { 212,	7,	1,	0,	0,	"ATOMNAND8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #212 = ATOMNAND8
  { 213,	7,	1,	0,	0,	"ATOMOR16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #213 = ATOMOR16
  { 214,	7,	1,	0,	0,	"ATOMOR32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #214 = ATOMOR32
  { 215,	7,	1,	0,	0,	"ATOMOR64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #215 = ATOMOR64
  { 216,	9,	2,	0,	0,	"ATOMOR6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo51 },  // Inst #216 = ATOMOR6432
  { 217,	7,	1,	0,	0,	"ATOMOR8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #217 = ATOMOR8
  { 218,	9,	2,	0,	0,	"ATOMSUB6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo51 },  // Inst #218 = ATOMSUB6432
  { 219,	9,	2,	0,	0,	"ATOMSWAP6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo51 },  // Inst #219 = ATOMSWAP6432
  { 220,	7,	1,	0,	0,	"ATOMUMAX16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #220 = ATOMUMAX16
  { 221,	7,	1,	0,	0,	"ATOMUMAX32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #221 = ATOMUMAX32
  { 222,	7,	1,	0,	0,	"ATOMUMAX64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #222 = ATOMUMAX64
  { 223,	7,	1,	0,	0,	"ATOMUMIN16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #223 = ATOMUMIN16
  { 224,	7,	1,	0,	0,	"ATOMUMIN32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #224 = ATOMUMIN32
  { 225,	7,	1,	0,	0,	"ATOMUMIN64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #225 = ATOMUMIN64
  { 226,	7,	1,	0,	0,	"ATOMXOR16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #226 = ATOMXOR16
  { 227,	7,	1,	0,	0,	"ATOMXOR32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #227 = ATOMXOR32
  { 228,	7,	1,	0,	0,	"ATOMXOR64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #228 = ATOMXOR64
  { 229,	9,	2,	0,	0,	"ATOMXOR6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo51 },  // Inst #229 = ATOMXOR6432
  { 230,	7,	1,	0,	0,	"ATOMXOR8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #230 = ATOMXOR8
  { 231,	1,	1,	0,	0,	"AVX_SET0PD", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaaf000160ULL, NULL, NULL, OperandInfo56 },  // Inst #231 = AVX_SET0PD
  { 232,	1,	1,	0,	0,	"AVX_SET0PDY", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaaf000160ULL, NULL, NULL, OperandInfo57 },  // Inst #232 = AVX_SET0PDY
  { 233,	1,	1,	0,	0,	"AVX_SET0PI", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x1df800160ULL, NULL, NULL, OperandInfo56 },  // Inst #233 = AVX_SET0PI
  { 234,	1,	1,	0,	0,	"AVX_SET0PS", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaae800120ULL, NULL, NULL, OperandInfo56 },  // Inst #234 = AVX_SET0PS
  { 235,	1,	1,	0,	0,	"AVX_SET0PSY", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaae800120ULL, NULL, NULL, OperandInfo57 },  // Inst #235 = AVX_SET0PSY
  { 236,	1,	1,	0,	0,	"AVX_SETALLONES", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaed800160ULL, NULL, NULL, OperandInfo56 },  // Inst #236 = AVX_SETALLONES
  { 237,	8,	1,	0,	0,	"BLENDPDrmi", 0|(1<<MCID::MayLoad), 0x1b804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #237 = BLENDPDrmi
  { 238,	4,	1,	0,	0,	"BLENDPDrri", 0, 0x1b804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #238 = BLENDPDrri
  { 239,	8,	1,	0,	0,	"BLENDPSrmi", 0|(1<<MCID::MayLoad), 0x19804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #239 = BLENDPSrmi
  { 240,	4,	1,	0,	0,	"BLENDPSrri", 0, 0x19804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #240 = BLENDPSrri
  { 241,	7,	1,	0,	0,	"BLENDVPDrm0", 0|(1<<MCID::MayLoad), 0x2b800d46ULL, ImplicitList12, NULL, OperandInfo30 },  // Inst #241 = BLENDVPDrm0
  { 242,	3,	1,	0,	0,	"BLENDVPDrr0", 0, 0x2b800d45ULL, ImplicitList12, NULL, OperandInfo31 },  // Inst #242 = BLENDVPDrr0
  { 243,	7,	1,	0,	0,	"BLENDVPSrm0", 0|(1<<MCID::MayLoad), 0x29800d46ULL, ImplicitList12, NULL, OperandInfo30 },  // Inst #243 = BLENDVPSrm0
  { 244,	3,	1,	0,	0,	"BLENDVPSrr0", 0, 0x29800d45ULL, ImplicitList12, NULL, OperandInfo31 },  // Inst #244 = BLENDVPSrr0
  { 245,	6,	1,	0,	0,	"BOUNDS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0xc4000046ULL, NULL, NULL, OperandInfo49 },  // Inst #245 = BOUNDS16rm
  { 246,	6,	1,	0,	0,	"BOUNDS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0xc4000006ULL, NULL, NULL, OperandInfo60 },  // Inst #246 = BOUNDS32rm
  { 247,	6,	1,	0,	0,	"BSF16rm", 0|(1<<MCID::MayLoad), 0x178000146ULL, NULL, ImplicitList1, OperandInfo49 },  // Inst #247 = BSF16rm
  { 248,	2,	1,	0,	0,	"BSF16rr", 0, 0x178000145ULL, NULL, ImplicitList1, OperandInfo50 },  // Inst #248 = BSF16rr
  { 249,	6,	1,	0,	0,	"BSF32rm", 0|(1<<MCID::MayLoad), 0x178000106ULL, NULL, ImplicitList1, OperandInfo60 },  // Inst #249 = BSF32rm
  { 250,	2,	1,	0,	0,	"BSF32rr", 0, 0x178000105ULL, NULL, ImplicitList1, OperandInfo61 },  // Inst #250 = BSF32rr
  { 251,	6,	1,	0,	0,	"BSF64rm", 0|(1<<MCID::MayLoad), 0x178002106ULL, NULL, ImplicitList1, OperandInfo62 },  // Inst #251 = BSF64rm
  { 252,	2,	1,	0,	0,	"BSF64rr", 0, 0x178002105ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #252 = BSF64rr
  { 253,	6,	1,	0,	0,	"BSR16rm", 0|(1<<MCID::MayLoad), 0x17a000146ULL, NULL, ImplicitList1, OperandInfo49 },  // Inst #253 = BSR16rm
  { 254,	2,	1,	0,	0,	"BSR16rr", 0, 0x17a000145ULL, NULL, ImplicitList1, OperandInfo50 },  // Inst #254 = BSR16rr
  { 255,	6,	1,	0,	0,	"BSR32rm", 0|(1<<MCID::MayLoad), 0x17a000106ULL, NULL, ImplicitList1, OperandInfo60 },  // Inst #255 = BSR32rm
  { 256,	2,	1,	0,	0,	"BSR32rr", 0, 0x17a000105ULL, NULL, ImplicitList1, OperandInfo61 },  // Inst #256 = BSR32rr
  { 257,	6,	1,	0,	0,	"BSR64rm", 0|(1<<MCID::MayLoad), 0x17a002106ULL, NULL, ImplicitList1, OperandInfo62 },  // Inst #257 = BSR64rm
  { 258,	2,	1,	0,	0,	"BSR64rr", 0, 0x17a002105ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #258 = BSR64rr
  { 259,	2,	1,	0,	0,	"BSWAP32r", 0, 0x190000102ULL, NULL, NULL, OperandInfo64 },  // Inst #259 = BSWAP32r
  { 260,	2,	1,	0,	0,	"BSWAP64r", 0, 0x190002102ULL, NULL, NULL, OperandInfo65 },  // Inst #260 = BSWAP64r
  { 261,	6,	0,	0,	0,	"BT16mi8", 0|(1<<MCID::MayLoad), 0x17400415cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #261 = BT16mi8
  { 262,	6,	0,	0,	0,	"BT16mr", 0|(1<<MCID::UnmodeledSideEffects), 0x146000144ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #262 = BT16mr
  { 263,	2,	0,	0,	0,	"BT16ri8", 0, 0x174004154ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #263 = BT16ri8
  { 264,	2,	0,	0,	0,	"BT16rr", 0, 0x146000143ULL, NULL, ImplicitList1, OperandInfo50 },  // Inst #264 = BT16rr
  { 265,	6,	0,	0,	0,	"BT32mi8", 0|(1<<MCID::MayLoad), 0x17400411cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #265 = BT32mi8
  { 266,	6,	0,	0,	0,	"BT32mr", 0|(1<<MCID::UnmodeledSideEffects), 0x146000104ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #266 = BT32mr
  { 267,	2,	0,	0,	0,	"BT32ri8", 0, 0x174004114ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #267 = BT32ri8
  { 268,	2,	0,	0,	0,	"BT32rr", 0, 0x146000103ULL, NULL, ImplicitList1, OperandInfo61 },  // Inst #268 = BT32rr
  { 269,	6,	0,	0,	0,	"BT64mi8", 0|(1<<MCID::MayLoad), 0x17400611cULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #269 = BT64mi8
  { 270,	6,	0,	0,	0,	"BT64mr", 0|(1<<MCID::UnmodeledSideEffects), 0x146002104ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #270 = BT64mr
  { 271,	2,	0,	0,	0,	"BT64ri8", 0, 0x174006114ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #271 = BT64ri8
  { 272,	2,	0,	0,	0,	"BT64rr", 0, 0x146002103ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #272 = BT64rr
  { 273,	6,	0,	0,	0,	"BTC16mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400415fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #273 = BTC16mi8
  { 274,	6,	0,	0,	0,	"BTC16mr", 0|(1<<MCID::UnmodeledSideEffects), 0x176000144ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #274 = BTC16mr
  { 275,	2,	0,	0,	0,	"BTC16ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004157ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #275 = BTC16ri8
  { 276,	2,	0,	0,	0,	"BTC16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x176000143ULL, NULL, ImplicitList1, OperandInfo50 },  // Inst #276 = BTC16rr
  { 277,	6,	0,	0,	0,	"BTC32mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400411fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #277 = BTC32mi8
  { 278,	6,	0,	0,	0,	"BTC32mr", 0|(1<<MCID::UnmodeledSideEffects), 0x176000104ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #278 = BTC32mr
  { 279,	2,	0,	0,	0,	"BTC32ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004117ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #279 = BTC32ri8
  { 280,	2,	0,	0,	0,	"BTC32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x176000103ULL, NULL, ImplicitList1, OperandInfo61 },  // Inst #280 = BTC32rr
  { 281,	6,	0,	0,	0,	"BTC64mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400611fULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #281 = BTC64mi8
  { 282,	6,	0,	0,	0,	"BTC64mr", 0|(1<<MCID::UnmodeledSideEffects), 0x176002104ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #282 = BTC64mr
  { 283,	2,	0,	0,	0,	"BTC64ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174006117ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #283 = BTC64ri8
  { 284,	2,	0,	0,	0,	"BTC64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x176002103ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #284 = BTC64rr
  { 285,	6,	0,	0,	0,	"BTR16mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400415eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #285 = BTR16mi8
  { 286,	6,	0,	0,	0,	"BTR16mr", 0|(1<<MCID::UnmodeledSideEffects), 0x166000144ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #286 = BTR16mr
  { 287,	2,	0,	0,	0,	"BTR16ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004156ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #287 = BTR16ri8
  { 288,	2,	0,	0,	0,	"BTR16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x166000143ULL, NULL, ImplicitList1, OperandInfo50 },  // Inst #288 = BTR16rr
  { 289,	6,	0,	0,	0,	"BTR32mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400411eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #289 = BTR32mi8
  { 290,	6,	0,	0,	0,	"BTR32mr", 0|(1<<MCID::UnmodeledSideEffects), 0x166000104ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #290 = BTR32mr
  { 291,	2,	0,	0,	0,	"BTR32ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004116ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #291 = BTR32ri8
  { 292,	2,	0,	0,	0,	"BTR32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x166000103ULL, NULL, ImplicitList1, OperandInfo61 },  // Inst #292 = BTR32rr
  { 293,	6,	0,	0,	0,	"BTR64mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400611eULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #293 = BTR64mi8
  { 294,	6,	0,	0,	0,	"BTR64mr", 0|(1<<MCID::UnmodeledSideEffects), 0x166002104ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #294 = BTR64mr
  { 295,	2,	0,	0,	0,	"BTR64ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174006116ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #295 = BTR64ri8
  { 296,	2,	0,	0,	0,	"BTR64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x166002103ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #296 = BTR64rr
  { 297,	6,	0,	0,	0,	"BTS16mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400415dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #297 = BTS16mi8
  { 298,	6,	0,	0,	0,	"BTS16mr", 0|(1<<MCID::UnmodeledSideEffects), 0x156000144ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #298 = BTS16mr
  { 299,	2,	0,	0,	0,	"BTS16ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004155ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #299 = BTS16ri8
  { 300,	2,	0,	0,	0,	"BTS16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x156000143ULL, NULL, ImplicitList1, OperandInfo50 },  // Inst #300 = BTS16rr
  { 301,	6,	0,	0,	0,	"BTS32mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400411dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #301 = BTS32mi8
  { 302,	6,	0,	0,	0,	"BTS32mr", 0|(1<<MCID::UnmodeledSideEffects), 0x156000104ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #302 = BTS32mr
  { 303,	2,	0,	0,	0,	"BTS32ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004115ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #303 = BTS32ri8
  { 304,	2,	0,	0,	0,	"BTS32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x156000103ULL, NULL, ImplicitList1, OperandInfo61 },  // Inst #304 = BTS32rr
  { 305,	6,	0,	0,	0,	"BTS64mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400611dULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #305 = BTS64mi8
  { 306,	6,	0,	0,	0,	"BTS64mr", 0|(1<<MCID::UnmodeledSideEffects), 0x156002104ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #306 = BTS64mr
  { 307,	2,	0,	0,	0,	"BTS64ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174006115ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #307 = BTS64ri8
  { 308,	2,	0,	0,	0,	"BTS64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x156002103ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #308 = BTS64rr
  { 309,	5,	0,	0,	0,	"CALL32m", 0|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Variadic), 0x1fe00001aULL, ImplicitList6, ImplicitList13, OperandInfo36 },  // Inst #309 = CALL32m
  { 310,	1,	0,	0,	0,	"CALL32r", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x1fe000012ULL, ImplicitList6, ImplicitList13, OperandInfo69 },  // Inst #310 = CALL32r
  { 311,	5,	0,	0,	0,	"CALL64m", 0|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Variadic), 0x1fe00001aULL, ImplicitList8, ImplicitList14, OperandInfo36 },  // Inst #311 = CALL64m
  { 312,	1,	0,	0,	0,	"CALL64pcrel32", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0018001ULL, ImplicitList8, ImplicitList14, OperandInfo5 },  // Inst #312 = CALL64pcrel32
  { 313,	1,	0,	0,	0,	"CALL64r", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x1fe000012ULL, ImplicitList8, ImplicitList14, OperandInfo70 },  // Inst #313 = CALL64r
  { 314,	1,	0,	0,	0,	"CALLpcrel16", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0010041ULL, ImplicitList6, ImplicitList13, OperandInfo71 },  // Inst #314 = CALLpcrel16
  { 315,	1,	0,	0,	0,	"CALLpcrel32", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0018001ULL, ImplicitList6, ImplicitList13, OperandInfo71 },  // Inst #315 = CALLpcrel32
  { 316,	0,	0,	0,	0,	"CBW", 0, 0x130000041ULL, ImplicitList5, ImplicitList2, 0 },  // Inst #316 = CBW
  { 317,	0,	0,	0,	0,	"CDQ", 0, 0x132000001ULL, ImplicitList3, ImplicitList15, 0 },  // Inst #317 = CDQ
  { 318,	0,	0,	0,	0,	"CDQE", 0, 0x130002001ULL, ImplicitList3, ImplicitList4, 0 },  // Inst #318 = CDQE
  { 319,	0,	0,	0,	0,	"CHS_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000401ULL, NULL, NULL, 0 },  // Inst #319 = CHS_F
  { 320,	2,	1,	0,	0,	"CHS_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #320 = CHS_Fp32
  { 321,	2,	1,	0,	0,	"CHS_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #321 = CHS_Fp64
  { 322,	2,	1,	0,	0,	"CHS_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #322 = CHS_Fp80
  { 323,	0,	0,	0,	0,	"CLC", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000001ULL, NULL, NULL, 0 },  // Inst #323 = CLC
  { 324,	0,	0,	0,	0,	"CLD", 0|(1<<MCID::UnmodeledSideEffects), 0x1f8000001ULL, NULL, NULL, 0 },  // Inst #324 = CLD
  { 325,	5,	0,	0,	0,	"CLFLUSH", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c00011fULL, NULL, NULL, OperandInfo36 },  // Inst #325 = CLFLUSH
  { 326,	0,	0,	0,	0,	"CLI", 0|(1<<MCID::UnmodeledSideEffects), 0x1f4000001ULL, NULL, NULL, 0 },  // Inst #326 = CLI
  { 327,	0,	0,	0,	0,	"CLTS", 0|(1<<MCID::UnmodeledSideEffects), 0xc000101ULL, NULL, NULL, 0 },  // Inst #327 = CLTS
  { 328,	0,	0,	0,	0,	"CMC", 0|(1<<MCID::UnmodeledSideEffects), 0x1ea000001ULL, NULL, NULL, 0 },  // Inst #328 = CMC
  { 329,	7,	1,	0,	0,	"CMOVA16rm", 0|(1<<MCID::MayLoad), 0x8e000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #329 = CMOVA16rm
  { 330,	3,	1,	0,	0,	"CMOVA16rr", 0|(1<<MCID::Commutable), 0x8e000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #330 = CMOVA16rr
  { 331,	7,	1,	0,	0,	"CMOVA32rm", 0|(1<<MCID::MayLoad), 0x8e000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #331 = CMOVA32rm
  { 332,	3,	1,	0,	0,	"CMOVA32rr", 0|(1<<MCID::Commutable), 0x8e000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #332 = CMOVA32rr
  { 333,	7,	1,	0,	0,	"CMOVA64rm", 0|(1<<MCID::MayLoad), 0x8e002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #333 = CMOVA64rm
  { 334,	3,	1,	0,	0,	"CMOVA64rr", 0|(1<<MCID::Commutable), 0x8e002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #334 = CMOVA64rr
  { 335,	7,	1,	0,	0,	"CMOVAE16rm", 0|(1<<MCID::MayLoad), 0x86000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #335 = CMOVAE16rm
  { 336,	3,	1,	0,	0,	"CMOVAE16rr", 0|(1<<MCID::Commutable), 0x86000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #336 = CMOVAE16rr
  { 337,	7,	1,	0,	0,	"CMOVAE32rm", 0|(1<<MCID::MayLoad), 0x86000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #337 = CMOVAE32rm
  { 338,	3,	1,	0,	0,	"CMOVAE32rr", 0|(1<<MCID::Commutable), 0x86000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #338 = CMOVAE32rr
  { 339,	7,	1,	0,	0,	"CMOVAE64rm", 0|(1<<MCID::MayLoad), 0x86002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #339 = CMOVAE64rm
  { 340,	3,	1,	0,	0,	"CMOVAE64rr", 0|(1<<MCID::Commutable), 0x86002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #340 = CMOVAE64rr
  { 341,	7,	1,	0,	0,	"CMOVB16rm", 0|(1<<MCID::MayLoad), 0x84000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #341 = CMOVB16rm
  { 342,	3,	1,	0,	0,	"CMOVB16rr", 0|(1<<MCID::Commutable), 0x84000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #342 = CMOVB16rr
  { 343,	7,	1,	0,	0,	"CMOVB32rm", 0|(1<<MCID::MayLoad), 0x84000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #343 = CMOVB32rm
  { 344,	3,	1,	0,	0,	"CMOVB32rr", 0|(1<<MCID::Commutable), 0x84000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #344 = CMOVB32rr
  { 345,	7,	1,	0,	0,	"CMOVB64rm", 0|(1<<MCID::MayLoad), 0x84002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #345 = CMOVB64rm
  { 346,	3,	1,	0,	0,	"CMOVB64rr", 0|(1<<MCID::Commutable), 0x84002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #346 = CMOVB64rr
  { 347,	7,	1,	0,	0,	"CMOVBE16rm", 0|(1<<MCID::MayLoad), 0x8c000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #347 = CMOVBE16rm
  { 348,	3,	1,	0,	0,	"CMOVBE16rr", 0|(1<<MCID::Commutable), 0x8c000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #348 = CMOVBE16rr
  { 349,	7,	1,	0,	0,	"CMOVBE32rm", 0|(1<<MCID::MayLoad), 0x8c000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #349 = CMOVBE32rm
  { 350,	3,	1,	0,	0,	"CMOVBE32rr", 0|(1<<MCID::Commutable), 0x8c000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #350 = CMOVBE32rr
  { 351,	7,	1,	0,	0,	"CMOVBE64rm", 0|(1<<MCID::MayLoad), 0x8c002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #351 = CMOVBE64rm
  { 352,	3,	1,	0,	0,	"CMOVBE64rr", 0|(1<<MCID::Commutable), 0x8c002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #352 = CMOVBE64rr
  { 353,	1,	1,	0,	0,	"CMOVBE_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000502ULL, NULL, NULL, OperandInfo37 },  // Inst #353 = CMOVBE_F
  { 354,	3,	1,	0,	0,	"CMOVBE_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo72 },  // Inst #354 = CMOVBE_Fp32
  { 355,	3,	1,	0,	0,	"CMOVBE_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #355 = CMOVBE_Fp64
  { 356,	3,	1,	0,	0,	"CMOVBE_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo74 },  // Inst #356 = CMOVBE_Fp80
  { 357,	1,	1,	0,	0,	"CMOVB_F", 0|(1<<MCID::UnmodeledSideEffects), 0x180000502ULL, NULL, NULL, OperandInfo37 },  // Inst #357 = CMOVB_F
  { 358,	3,	1,	0,	0,	"CMOVB_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo72 },  // Inst #358 = CMOVB_Fp32
  { 359,	3,	1,	0,	0,	"CMOVB_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #359 = CMOVB_Fp64
  { 360,	3,	1,	0,	0,	"CMOVB_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo74 },  // Inst #360 = CMOVB_Fp80
  { 361,	7,	1,	0,	0,	"CMOVE16rm", 0|(1<<MCID::MayLoad), 0x88000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #361 = CMOVE16rm
  { 362,	3,	1,	0,	0,	"CMOVE16rr", 0|(1<<MCID::Commutable), 0x88000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #362 = CMOVE16rr
  { 363,	7,	1,	0,	0,	"CMOVE32rm", 0|(1<<MCID::MayLoad), 0x88000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #363 = CMOVE32rm
  { 364,	3,	1,	0,	0,	"CMOVE32rr", 0|(1<<MCID::Commutable), 0x88000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #364 = CMOVE32rr
  { 365,	7,	1,	0,	0,	"CMOVE64rm", 0|(1<<MCID::MayLoad), 0x88002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #365 = CMOVE64rm
  { 366,	3,	1,	0,	0,	"CMOVE64rr", 0|(1<<MCID::Commutable), 0x88002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #366 = CMOVE64rr
  { 367,	1,	1,	0,	0,	"CMOVE_F", 0|(1<<MCID::UnmodeledSideEffects), 0x190000502ULL, NULL, NULL, OperandInfo37 },  // Inst #367 = CMOVE_F
  { 368,	3,	1,	0,	0,	"CMOVE_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo72 },  // Inst #368 = CMOVE_Fp32
  { 369,	3,	1,	0,	0,	"CMOVE_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #369 = CMOVE_Fp64
  { 370,	3,	1,	0,	0,	"CMOVE_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo74 },  // Inst #370 = CMOVE_Fp80
  { 371,	7,	1,	0,	0,	"CMOVG16rm", 0|(1<<MCID::MayLoad), 0x9e000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #371 = CMOVG16rm
  { 372,	3,	1,	0,	0,	"CMOVG16rr", 0|(1<<MCID::Commutable), 0x9e000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #372 = CMOVG16rr
  { 373,	7,	1,	0,	0,	"CMOVG32rm", 0|(1<<MCID::MayLoad), 0x9e000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #373 = CMOVG32rm
  { 374,	3,	1,	0,	0,	"CMOVG32rr", 0|(1<<MCID::Commutable), 0x9e000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #374 = CMOVG32rr
  { 375,	7,	1,	0,	0,	"CMOVG64rm", 0|(1<<MCID::MayLoad), 0x9e002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #375 = CMOVG64rm
  { 376,	3,	1,	0,	0,	"CMOVG64rr", 0|(1<<MCID::Commutable), 0x9e002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #376 = CMOVG64rr
  { 377,	7,	1,	0,	0,	"CMOVGE16rm", 0|(1<<MCID::MayLoad), 0x9a000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #377 = CMOVGE16rm
  { 378,	3,	1,	0,	0,	"CMOVGE16rr", 0|(1<<MCID::Commutable), 0x9a000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #378 = CMOVGE16rr
  { 379,	7,	1,	0,	0,	"CMOVGE32rm", 0|(1<<MCID::MayLoad), 0x9a000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #379 = CMOVGE32rm
  { 380,	3,	1,	0,	0,	"CMOVGE32rr", 0|(1<<MCID::Commutable), 0x9a000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #380 = CMOVGE32rr
  { 381,	7,	1,	0,	0,	"CMOVGE64rm", 0|(1<<MCID::MayLoad), 0x9a002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #381 = CMOVGE64rm
  { 382,	3,	1,	0,	0,	"CMOVGE64rr", 0|(1<<MCID::Commutable), 0x9a002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #382 = CMOVGE64rr
  { 383,	7,	1,	0,	0,	"CMOVL16rm", 0|(1<<MCID::MayLoad), 0x98000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #383 = CMOVL16rm
  { 384,	3,	1,	0,	0,	"CMOVL16rr", 0|(1<<MCID::Commutable), 0x98000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #384 = CMOVL16rr
  { 385,	7,	1,	0,	0,	"CMOVL32rm", 0|(1<<MCID::MayLoad), 0x98000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #385 = CMOVL32rm
  { 386,	3,	1,	0,	0,	"CMOVL32rr", 0|(1<<MCID::Commutable), 0x98000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #386 = CMOVL32rr
  { 387,	7,	1,	0,	0,	"CMOVL64rm", 0|(1<<MCID::MayLoad), 0x98002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #387 = CMOVL64rm
  { 388,	3,	1,	0,	0,	"CMOVL64rr", 0|(1<<MCID::Commutable), 0x98002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #388 = CMOVL64rr
  { 389,	7,	1,	0,	0,	"CMOVLE16rm", 0|(1<<MCID::MayLoad), 0x9c000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #389 = CMOVLE16rm
  { 390,	3,	1,	0,	0,	"CMOVLE16rr", 0|(1<<MCID::Commutable), 0x9c000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #390 = CMOVLE16rr
  { 391,	7,	1,	0,	0,	"CMOVLE32rm", 0|(1<<MCID::MayLoad), 0x9c000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #391 = CMOVLE32rm
  { 392,	3,	1,	0,	0,	"CMOVLE32rr", 0|(1<<MCID::Commutable), 0x9c000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #392 = CMOVLE32rr
  { 393,	7,	1,	0,	0,	"CMOVLE64rm", 0|(1<<MCID::MayLoad), 0x9c002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #393 = CMOVLE64rm
  { 394,	3,	1,	0,	0,	"CMOVLE64rr", 0|(1<<MCID::Commutable), 0x9c002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #394 = CMOVLE64rr
  { 395,	1,	1,	0,	0,	"CMOVNBE_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000602ULL, NULL, NULL, OperandInfo37 },  // Inst #395 = CMOVNBE_F
  { 396,	3,	1,	0,	0,	"CMOVNBE_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo72 },  // Inst #396 = CMOVNBE_Fp32
  { 397,	3,	1,	0,	0,	"CMOVNBE_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #397 = CMOVNBE_Fp64
  { 398,	3,	1,	0,	0,	"CMOVNBE_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo74 },  // Inst #398 = CMOVNBE_Fp80
  { 399,	1,	1,	0,	0,	"CMOVNB_F", 0|(1<<MCID::UnmodeledSideEffects), 0x180000602ULL, NULL, NULL, OperandInfo37 },  // Inst #399 = CMOVNB_F
  { 400,	3,	1,	0,	0,	"CMOVNB_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo72 },  // Inst #400 = CMOVNB_Fp32
  { 401,	3,	1,	0,	0,	"CMOVNB_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #401 = CMOVNB_Fp64
  { 402,	3,	1,	0,	0,	"CMOVNB_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo74 },  // Inst #402 = CMOVNB_Fp80
  { 403,	7,	1,	0,	0,	"CMOVNE16rm", 0|(1<<MCID::MayLoad), 0x8a000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #403 = CMOVNE16rm
  { 404,	3,	1,	0,	0,	"CMOVNE16rr", 0|(1<<MCID::Commutable), 0x8a000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #404 = CMOVNE16rr
  { 405,	7,	1,	0,	0,	"CMOVNE32rm", 0|(1<<MCID::MayLoad), 0x8a000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #405 = CMOVNE32rm
  { 406,	3,	1,	0,	0,	"CMOVNE32rr", 0|(1<<MCID::Commutable), 0x8a000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #406 = CMOVNE32rr
  { 407,	7,	1,	0,	0,	"CMOVNE64rm", 0|(1<<MCID::MayLoad), 0x8a002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #407 = CMOVNE64rm
  { 408,	3,	1,	0,	0,	"CMOVNE64rr", 0|(1<<MCID::Commutable), 0x8a002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #408 = CMOVNE64rr
  { 409,	1,	1,	0,	0,	"CMOVNE_F", 0|(1<<MCID::UnmodeledSideEffects), 0x190000602ULL, NULL, NULL, OperandInfo37 },  // Inst #409 = CMOVNE_F
  { 410,	3,	1,	0,	0,	"CMOVNE_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo72 },  // Inst #410 = CMOVNE_Fp32
  { 411,	3,	1,	0,	0,	"CMOVNE_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #411 = CMOVNE_Fp64
  { 412,	3,	1,	0,	0,	"CMOVNE_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo74 },  // Inst #412 = CMOVNE_Fp80
  { 413,	7,	1,	0,	0,	"CMOVNO16rm", 0|(1<<MCID::MayLoad), 0x82000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #413 = CMOVNO16rm
  { 414,	3,	1,	0,	0,	"CMOVNO16rr", 0|(1<<MCID::Commutable), 0x82000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #414 = CMOVNO16rr
  { 415,	7,	1,	0,	0,	"CMOVNO32rm", 0|(1<<MCID::MayLoad), 0x82000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #415 = CMOVNO32rm
  { 416,	3,	1,	0,	0,	"CMOVNO32rr", 0|(1<<MCID::Commutable), 0x82000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #416 = CMOVNO32rr
  { 417,	7,	1,	0,	0,	"CMOVNO64rm", 0|(1<<MCID::MayLoad), 0x82002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #417 = CMOVNO64rm
  { 418,	3,	1,	0,	0,	"CMOVNO64rr", 0|(1<<MCID::Commutable), 0x82002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #418 = CMOVNO64rr
  { 419,	7,	1,	0,	0,	"CMOVNP16rm", 0|(1<<MCID::MayLoad), 0x96000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #419 = CMOVNP16rm
  { 420,	3,	1,	0,	0,	"CMOVNP16rr", 0|(1<<MCID::Commutable), 0x96000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #420 = CMOVNP16rr
  { 421,	7,	1,	0,	0,	"CMOVNP32rm", 0|(1<<MCID::MayLoad), 0x96000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #421 = CMOVNP32rm
  { 422,	3,	1,	0,	0,	"CMOVNP32rr", 0|(1<<MCID::Commutable), 0x96000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #422 = CMOVNP32rr
  { 423,	7,	1,	0,	0,	"CMOVNP64rm", 0|(1<<MCID::MayLoad), 0x96002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #423 = CMOVNP64rm
  { 424,	3,	1,	0,	0,	"CMOVNP64rr", 0|(1<<MCID::Commutable), 0x96002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #424 = CMOVNP64rr
  { 425,	1,	1,	0,	0,	"CMOVNP_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0000602ULL, NULL, NULL, OperandInfo37 },  // Inst #425 = CMOVNP_F
  { 426,	3,	1,	0,	0,	"CMOVNP_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo72 },  // Inst #426 = CMOVNP_Fp32
  { 427,	3,	1,	0,	0,	"CMOVNP_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #427 = CMOVNP_Fp64
  { 428,	3,	1,	0,	0,	"CMOVNP_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo74 },  // Inst #428 = CMOVNP_Fp80
  { 429,	7,	1,	0,	0,	"CMOVNS16rm", 0|(1<<MCID::MayLoad), 0x92000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #429 = CMOVNS16rm
  { 430,	3,	1,	0,	0,	"CMOVNS16rr", 0|(1<<MCID::Commutable), 0x92000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #430 = CMOVNS16rr
  { 431,	7,	1,	0,	0,	"CMOVNS32rm", 0|(1<<MCID::MayLoad), 0x92000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #431 = CMOVNS32rm
  { 432,	3,	1,	0,	0,	"CMOVNS32rr", 0|(1<<MCID::Commutable), 0x92000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #432 = CMOVNS32rr
  { 433,	7,	1,	0,	0,	"CMOVNS64rm", 0|(1<<MCID::MayLoad), 0x92002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #433 = CMOVNS64rm
  { 434,	3,	1,	0,	0,	"CMOVNS64rr", 0|(1<<MCID::Commutable), 0x92002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #434 = CMOVNS64rr
  { 435,	7,	1,	0,	0,	"CMOVO16rm", 0|(1<<MCID::MayLoad), 0x80000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #435 = CMOVO16rm
  { 436,	3,	1,	0,	0,	"CMOVO16rr", 0|(1<<MCID::Commutable), 0x80000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #436 = CMOVO16rr
  { 437,	7,	1,	0,	0,	"CMOVO32rm", 0|(1<<MCID::MayLoad), 0x80000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #437 = CMOVO32rm
  { 438,	3,	1,	0,	0,	"CMOVO32rr", 0|(1<<MCID::Commutable), 0x80000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #438 = CMOVO32rr
  { 439,	7,	1,	0,	0,	"CMOVO64rm", 0|(1<<MCID::MayLoad), 0x80002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #439 = CMOVO64rm
  { 440,	3,	1,	0,	0,	"CMOVO64rr", 0|(1<<MCID::Commutable), 0x80002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #440 = CMOVO64rr
  { 441,	7,	1,	0,	0,	"CMOVP16rm", 0|(1<<MCID::MayLoad), 0x94000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #441 = CMOVP16rm
  { 442,	3,	1,	0,	0,	"CMOVP16rr", 0|(1<<MCID::Commutable), 0x94000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #442 = CMOVP16rr
  { 443,	7,	1,	0,	0,	"CMOVP32rm", 0|(1<<MCID::MayLoad), 0x94000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #443 = CMOVP32rm
  { 444,	3,	1,	0,	0,	"CMOVP32rr", 0|(1<<MCID::Commutable), 0x94000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #444 = CMOVP32rr
  { 445,	7,	1,	0,	0,	"CMOVP64rm", 0|(1<<MCID::MayLoad), 0x94002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #445 = CMOVP64rm
  { 446,	3,	1,	0,	0,	"CMOVP64rr", 0|(1<<MCID::Commutable), 0x94002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #446 = CMOVP64rr
  { 447,	1,	1,	0,	0,	"CMOVP_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0000502ULL, NULL, NULL, OperandInfo37 },  // Inst #447 = CMOVP_F
  { 448,	3,	1,	0,	0,	"CMOVP_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo72 },  // Inst #448 = CMOVP_Fp32
  { 449,	3,	1,	0,	0,	"CMOVP_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #449 = CMOVP_Fp64
  { 450,	3,	1,	0,	0,	"CMOVP_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo74 },  // Inst #450 = CMOVP_Fp80
  { 451,	7,	1,	0,	0,	"CMOVS16rm", 0|(1<<MCID::MayLoad), 0x90000146ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #451 = CMOVS16rm
  { 452,	3,	1,	0,	0,	"CMOVS16rr", 0|(1<<MCID::Commutable), 0x90000145ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #452 = CMOVS16rr
  { 453,	7,	1,	0,	0,	"CMOVS32rm", 0|(1<<MCID::MayLoad), 0x90000106ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #453 = CMOVS32rm
  { 454,	3,	1,	0,	0,	"CMOVS32rr", 0|(1<<MCID::Commutable), 0x90000105ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #454 = CMOVS32rr
  { 455,	7,	1,	0,	0,	"CMOVS64rm", 0|(1<<MCID::MayLoad), 0x90002106ULL, ImplicitList1, NULL, OperandInfo24 },  // Inst #455 = CMOVS64rm
  { 456,	3,	1,	0,	0,	"CMOVS64rr", 0|(1<<MCID::Commutable), 0x90002105ULL, ImplicitList1, NULL, OperandInfo25 },  // Inst #456 = CMOVS64rr
  { 457,	4,	1,	0,	0,	"CMOV_FR32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #457 = CMOV_FR32
  { 458,	4,	1,	0,	0,	"CMOV_FR64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #458 = CMOV_FR64
  { 459,	4,	1,	0,	0,	"CMOV_GR16", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo77 },  // Inst #459 = CMOV_GR16
  { 460,	4,	1,	0,	0,	"CMOV_GR32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo78 },  // Inst #460 = CMOV_GR32
  { 461,	4,	1,	0,	0,	"CMOV_GR8", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo79 },  // Inst #461 = CMOV_GR8
  { 462,	4,	1,	0,	0,	"CMOV_RFP32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo80 },  // Inst #462 = CMOV_RFP32
  { 463,	4,	1,	0,	0,	"CMOV_RFP64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo81 },  // Inst #463 = CMOV_RFP64
  { 464,	4,	1,	0,	0,	"CMOV_RFP80", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo82 },  // Inst #464 = CMOV_RFP80
  { 465,	4,	1,	0,	0,	"CMOV_V2F64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo83 },  // Inst #465 = CMOV_V2F64
  { 466,	4,	1,	0,	0,	"CMOV_V2I64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo83 },  // Inst #466 = CMOV_V2I64
  { 467,	4,	1,	0,	0,	"CMOV_V4F32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo83 },  // Inst #467 = CMOV_V4F32
  { 468,	4,	1,	0,	0,	"CMOV_V4F64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo84 },  // Inst #468 = CMOV_V4F64
  { 469,	4,	1,	0,	0,	"CMOV_V4I64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo84 },  // Inst #469 = CMOV_V4I64
  { 470,	4,	1,	0,	0,	"CMOV_V8F32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo84 },  // Inst #470 = CMOV_V8F32
  { 471,	1,	0,	0,	0,	"CMP16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x7a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #471 = CMP16i16
  { 472,	6,	0,	0,	0,	"CMP16mi", 0|(1<<MCID::MayLoad), 0x10200c05fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #472 = CMP16mi
  { 473,	6,	0,	0,	0,	"CMP16mi8", 0|(1<<MCID::MayLoad), 0x10600405fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #473 = CMP16mi8
  { 474,	6,	0,	0,	0,	"CMP16mr", 0|(1<<MCID::MayLoad), 0x72000044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #474 = CMP16mr
  { 475,	2,	0,	0,	0,	"CMP16ri", 0, 0x10200c057ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #475 = CMP16ri
  { 476,	2,	0,	0,	0,	"CMP16ri8", 0, 0x106004057ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #476 = CMP16ri8
  { 477,	6,	0,	0,	0,	"CMP16rm", 0|(1<<MCID::MayLoad), 0x76000046ULL, NULL, ImplicitList1, OperandInfo49 },  // Inst #477 = CMP16rm
  { 478,	2,	0,	0,	0,	"CMP16rr", 0, 0x72000043ULL, NULL, ImplicitList1, OperandInfo50 },  // Inst #478 = CMP16rr
  { 479,	3,	1,	0,	0,	"CMP16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x76000045ULL, NULL, ImplicitList1, OperandInfo85 },  // Inst #479 = CMP16rr_REV
  { 480,	1,	0,	0,	0,	"CMP32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x7a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #480 = CMP32i32
  { 481,	6,	0,	0,	0,	"CMP32mi", 0|(1<<MCID::MayLoad), 0x10201401fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #481 = CMP32mi
  { 482,	6,	0,	0,	0,	"CMP32mi8", 0|(1<<MCID::MayLoad), 0x10600401fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #482 = CMP32mi8
  { 483,	6,	0,	0,	0,	"CMP32mr", 0|(1<<MCID::MayLoad), 0x72000004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #483 = CMP32mr
  { 484,	2,	0,	0,	0,	"CMP32ri", 0, 0x102014017ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #484 = CMP32ri
  { 485,	2,	0,	0,	0,	"CMP32ri8", 0, 0x106004017ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #485 = CMP32ri8
  { 486,	6,	0,	0,	0,	"CMP32rm", 0|(1<<MCID::MayLoad), 0x76000006ULL, NULL, ImplicitList1, OperandInfo60 },  // Inst #486 = CMP32rm
  { 487,	2,	0,	0,	0,	"CMP32rr", 0, 0x72000003ULL, NULL, ImplicitList1, OperandInfo61 },  // Inst #487 = CMP32rr
  { 488,	3,	1,	0,	0,	"CMP32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x76000005ULL, NULL, ImplicitList1, OperandInfo86 },  // Inst #488 = CMP32rr_REV
  { 489,	1,	0,	0,	0,	"CMP64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x7a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #489 = CMP64i32
  { 490,	6,	0,	0,	0,	"CMP64mi32", 0|(1<<MCID::MayLoad), 0x10201601fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #490 = CMP64mi32
  { 491,	6,	0,	0,	0,	"CMP64mi8", 0|(1<<MCID::MayLoad), 0x10600601fULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #491 = CMP64mi8
  { 492,	6,	0,	0,	0,	"CMP64mr", 0|(1<<MCID::MayLoad), 0x72002004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #492 = CMP64mr
  { 493,	2,	0,	0,	0,	"CMP64ri32", 0, 0x102016017ULL, NULL, ImplicitList1, OperandInfo87 },  // Inst #493 = CMP64ri32
  { 494,	2,	0,	0,	0,	"CMP64ri8", 0, 0x106006017ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #494 = CMP64ri8
  { 495,	6,	0,	0,	0,	"CMP64rm", 0|(1<<MCID::MayLoad), 0x76002006ULL, NULL, ImplicitList1, OperandInfo62 },  // Inst #495 = CMP64rm
  { 496,	2,	0,	0,	0,	"CMP64rr", 0, 0x72002003ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #496 = CMP64rr
  { 497,	3,	1,	0,	0,	"CMP64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x76002005ULL, NULL, ImplicitList1, OperandInfo88 },  // Inst #497 = CMP64rr_REV
  { 498,	1,	0,	0,	0,	"CMP8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x78004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #498 = CMP8i8
  { 499,	6,	0,	0,	0,	"CMP8mi", 0|(1<<MCID::MayLoad), 0x10000401fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #499 = CMP8mi
  { 500,	6,	0,	0,	0,	"CMP8mr", 0|(1<<MCID::MayLoad), 0x70000004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #500 = CMP8mr
  { 501,	2,	0,	0,	0,	"CMP8ri", 0, 0x100004017ULL, NULL, ImplicitList1, OperandInfo89 },  // Inst #501 = CMP8ri
  { 502,	6,	0,	0,	0,	"CMP8rm", 0|(1<<MCID::MayLoad), 0x74000006ULL, NULL, ImplicitList1, OperandInfo90 },  // Inst #502 = CMP8rm
  { 503,	2,	0,	0,	0,	"CMP8rr", 0, 0x70000003ULL, NULL, ImplicitList1, OperandInfo91 },  // Inst #503 = CMP8rr
  { 504,	3,	1,	0,	0,	"CMP8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x74000005ULL, NULL, ImplicitList1, OperandInfo92 },  // Inst #504 = CMP8rr_REV
  { 505,	8,	1,	0,	0,	"CMPPDrmi", 0|(1<<MCID::MayLoad), 0x185004146ULL, NULL, NULL, OperandInfo58 },  // Inst #505 = CMPPDrmi
  { 506,	8,	1,	0,	0,	"CMPPDrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x185004146ULL, NULL, NULL, OperandInfo58 },  // Inst #506 = CMPPDrmi_alt
  { 507,	4,	1,	0,	0,	"CMPPDrri", 0, 0x185004145ULL, NULL, NULL, OperandInfo59 },  // Inst #507 = CMPPDrri
  { 508,	4,	1,	0,	0,	"CMPPDrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x185004145ULL, NULL, NULL, OperandInfo59 },  // Inst #508 = CMPPDrri_alt
  { 509,	8,	1,	0,	0,	"CMPPSrmi", 0|(1<<MCID::MayLoad), 0x184804106ULL, NULL, NULL, OperandInfo58 },  // Inst #509 = CMPPSrmi
  { 510,	8,	1,	0,	0,	"CMPPSrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x184804106ULL, NULL, NULL, OperandInfo58 },  // Inst #510 = CMPPSrmi_alt
  { 511,	4,	1,	0,	0,	"CMPPSrri", 0, 0x184804105ULL, NULL, NULL, OperandInfo59 },  // Inst #511 = CMPPSrri
  { 512,	4,	1,	0,	0,	"CMPPSrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x184804105ULL, NULL, NULL, OperandInfo59 },  // Inst #512 = CMPPSrri_alt
  { 513,	0,	0,	0,	0,	"CMPS16", 0|(1<<MCID::UnmodeledSideEffects), 0x14e000041ULL, NULL, NULL, 0 },  // Inst #513 = CMPS16
  { 514,	0,	0,	0,	0,	"CMPS32", 0|(1<<MCID::UnmodeledSideEffects), 0x14e000001ULL, NULL, NULL, 0 },  // Inst #514 = CMPS32
  { 515,	0,	0,	0,	0,	"CMPS64", 0|(1<<MCID::UnmodeledSideEffects), 0x14e002001ULL, NULL, NULL, 0 },  // Inst #515 = CMPS64
  { 516,	0,	0,	0,	0,	"CMPS8", 0|(1<<MCID::UnmodeledSideEffects), 0x14c000001ULL, NULL, NULL, 0 },  // Inst #516 = CMPS8
  { 517,	8,	1,	0,	0,	"CMPSDrm", 0|(1<<MCID::MayLoad), 0x184004b06ULL, NULL, NULL, OperandInfo93 },  // Inst #517 = CMPSDrm
  { 518,	8,	1,	0,	0,	"CMPSDrm_alt", 0, 0x184004b06ULL, NULL, NULL, OperandInfo93 },  // Inst #518 = CMPSDrm_alt
  { 519,	4,	1,	0,	0,	"CMPSDrr", 0, 0x184004b05ULL, NULL, NULL, OperandInfo94 },  // Inst #519 = CMPSDrr
  { 520,	4,	1,	0,	0,	"CMPSDrr_alt", 0, 0x184004b05ULL, NULL, NULL, OperandInfo94 },  // Inst #520 = CMPSDrr_alt
  { 521,	8,	1,	0,	0,	"CMPSSrm", 0|(1<<MCID::MayLoad), 0x184004c06ULL, NULL, NULL, OperandInfo95 },  // Inst #521 = CMPSSrm
  { 522,	8,	1,	0,	0,	"CMPSSrm_alt", 0, 0x184004c06ULL, NULL, NULL, OperandInfo95 },  // Inst #522 = CMPSSrm_alt
  { 523,	4,	1,	0,	0,	"CMPSSrr", 0, 0x184004c05ULL, NULL, NULL, OperandInfo96 },  // Inst #523 = CMPSSrr
  { 524,	4,	1,	0,	0,	"CMPSSrr_alt", 0, 0x184004c05ULL, NULL, NULL, OperandInfo96 },  // Inst #524 = CMPSSrr_alt
  { 525,	5,	0,	0,	0,	"CMPXCHG16B", 0|(1<<MCID::UnmodeledSideEffects), 0x18e002119ULL, ImplicitList16, ImplicitList17, OperandInfo36 },  // Inst #525 = CMPXCHG16B
  { 526,	6,	0,	0,	0,	"CMPXCHG16rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x162000144ULL, NULL, NULL, OperandInfo12 },  // Inst #526 = CMPXCHG16rm
  { 527,	2,	1,	0,	0,	"CMPXCHG16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x162000143ULL, NULL, NULL, OperandInfo50 },  // Inst #527 = CMPXCHG16rr
  { 528,	6,	0,	0,	0,	"CMPXCHG32rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x162000104ULL, NULL, NULL, OperandInfo16 },  // Inst #528 = CMPXCHG32rm
  { 529,	2,	1,	0,	0,	"CMPXCHG32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x162000103ULL, NULL, NULL, OperandInfo61 },  // Inst #529 = CMPXCHG32rr
  { 530,	6,	0,	0,	0,	"CMPXCHG64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x162002104ULL, NULL, NULL, OperandInfo21 },  // Inst #530 = CMPXCHG64rm
  { 531,	2,	1,	0,	0,	"CMPXCHG64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x162002103ULL, NULL, NULL, OperandInfo63 },  // Inst #531 = CMPXCHG64rr
  { 532,	5,	0,	0,	0,	"CMPXCHG8B", 0|(1<<MCID::UnmodeledSideEffects), 0x18e000119ULL, ImplicitList10, ImplicitList18, OperandInfo36 },  // Inst #532 = CMPXCHG8B
  { 533,	6,	0,	0,	0,	"CMPXCHG8rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x160000104ULL, NULL, NULL, OperandInfo26 },  // Inst #533 = CMPXCHG8rm
  { 534,	2,	1,	0,	0,	"CMPXCHG8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x160000103ULL, NULL, NULL, OperandInfo91 },  // Inst #534 = CMPXCHG8rr
  { 535,	6,	0,	0,	0,	"COMISDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x5f000146ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #535 = COMISDrm
  { 536,	2,	0,	0,	0,	"COMISDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x5f000145ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #536 = COMISDrr
  { 537,	6,	0,	0,	0,	"COMISSrm", 0|(1<<MCID::UnmodeledSideEffects), 0x5e800106ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #537 = COMISSrm
  { 538,	2,	0,	0,	0,	"COMISSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x5e800105ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #538 = COMISSrr
  { 539,	1,	0,	0,	0,	"COMP_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0000302ULL, NULL, NULL, OperandInfo37 },  // Inst #539 = COMP_FST0r
  { 540,	1,	0,	0,	0,	"COM_FIPr", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000a02ULL, NULL, NULL, OperandInfo37 },  // Inst #540 = COM_FIPr
  { 541,	1,	0,	0,	0,	"COM_FIr", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000602ULL, NULL, NULL, OperandInfo37 },  // Inst #541 = COM_FIr
  { 542,	1,	0,	0,	0,	"COM_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000302ULL, NULL, NULL, OperandInfo37 },  // Inst #542 = COM_FST0r
  { 543,	0,	0,	0,	0,	"COS_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1fe000401ULL, NULL, NULL, 0 },  // Inst #543 = COS_F
  { 544,	2,	1,	0,	0,	"COS_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #544 = COS_Fp32
  { 545,	2,	1,	0,	0,	"COS_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #545 = COS_Fp64
  { 546,	2,	1,	0,	0,	"COS_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #546 = COS_Fp80
  { 547,	0,	0,	0,	0,	"CPUID", 0|(1<<MCID::UnmodeledSideEffects), 0x144000101ULL, NULL, NULL, 0 },  // Inst #547 = CPUID
  { 548,	0,	0,	0,	0,	"CQO", 0, 0x132002001ULL, ImplicitList4, ImplicitList19, 0 },  // Inst #548 = CQO
  { 549,	7,	1,	0,	0,	"CRC32r32m16", 0|(1<<MCID::MayLoad), 0x1e2001146ULL, NULL, NULL, OperandInfo18 },  // Inst #549 = CRC32r32m16
  { 550,	7,	1,	0,	0,	"CRC32r32m32", 0|(1<<MCID::MayLoad), 0x1e2001106ULL, NULL, NULL, OperandInfo18 },  // Inst #550 = CRC32r32m32
  { 551,	7,	1,	0,	0,	"CRC32r32m8", 0|(1<<MCID::MayLoad), 0x1e0001106ULL, NULL, NULL, OperandInfo18 },  // Inst #551 = CRC32r32m8
  { 552,	3,	1,	0,	0,	"CRC32r32r16", 0, 0x1e2001145ULL, NULL, NULL, OperandInfo97 },  // Inst #552 = CRC32r32r16
  { 553,	3,	1,	0,	0,	"CRC32r32r32", 0, 0x1e2001105ULL, NULL, NULL, OperandInfo19 },  // Inst #553 = CRC32r32r32
  { 554,	3,	1,	0,	0,	"CRC32r32r8", 0, 0x1e0001105ULL, NULL, NULL, OperandInfo98 },  // Inst #554 = CRC32r32r8
  { 555,	7,	1,	0,	0,	"CRC32r64m64", 0|(1<<MCID::MayLoad), 0x1e2003106ULL, NULL, NULL, OperandInfo24 },  // Inst #555 = CRC32r64m64
  { 556,	7,	1,	0,	0,	"CRC32r64m8", 0|(1<<MCID::MayLoad), 0x1e0003106ULL, NULL, NULL, OperandInfo24 },  // Inst #556 = CRC32r64m8
  { 557,	3,	1,	0,	0,	"CRC32r64r64", 0, 0x1e2003105ULL, NULL, NULL, OperandInfo25 },  // Inst #557 = CRC32r64r64
  { 558,	3,	1,	0,	0,	"CRC32r64r8", 0, 0x1e0003105ULL, NULL, NULL, OperandInfo99 },  // Inst #558 = CRC32r64r8
  { 559,	0,	0,	0,	0,	"CS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x5c000001ULL, NULL, NULL, 0 },  // Inst #559 = CS_PREFIX
  { 560,	6,	1,	0,	0,	"CVTDQ2PDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x1cc800c06ULL, NULL, NULL, OperandInfo45 },  // Inst #560 = CVTDQ2PDrm
  { 561,	2,	1,	0,	0,	"CVTDQ2PDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1cc800c05ULL, NULL, NULL, OperandInfo46 },  // Inst #561 = CVTDQ2PDrr
  { 562,	6,	1,	0,	0,	"CVTDQ2PSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xb6800106ULL, NULL, NULL, OperandInfo45 },  // Inst #562 = CVTDQ2PSrm
  { 563,	2,	1,	0,	0,	"CVTDQ2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0xb6800105ULL, NULL, NULL, OperandInfo46 },  // Inst #563 = CVTDQ2PSrr
  { 564,	6,	1,	0,	0,	"CVTPD2DQrm", 0|(1<<MCID::UnmodeledSideEffects), 0x1cd000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #564 = CVTPD2DQrm
  { 565,	2,	1,	0,	0,	"CVTPD2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1cd000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #565 = CVTPD2DQrr
  { 566,	6,	1,	0,	0,	"CVTPD2PSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xb5000146ULL, NULL, NULL, OperandInfo45 },  // Inst #566 = CVTPD2PSrm
  { 567,	2,	1,	0,	0,	"CVTPD2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0xb5000145ULL, NULL, NULL, OperandInfo46 },  // Inst #567 = CVTPD2PSrr
  { 568,	6,	1,	0,	0,	"CVTPS2DQrm", 0|(1<<MCID::UnmodeledSideEffects), 0xb7000146ULL, NULL, NULL, OperandInfo45 },  // Inst #568 = CVTPS2DQrm
  { 569,	2,	1,	0,	0,	"CVTPS2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0xb7000145ULL, NULL, NULL, OperandInfo46 },  // Inst #569 = CVTPS2DQrr
  { 570,	6,	1,	0,	0,	"CVTPS2PDrm", 0|(1<<MCID::UnmodeledSideEffects), 0xb4000106ULL, NULL, NULL, OperandInfo45 },  // Inst #570 = CVTPS2PDrm
  { 571,	2,	1,	0,	0,	"CVTPS2PDrr", 0|(1<<MCID::UnmodeledSideEffects), 0xb4000105ULL, NULL, NULL, OperandInfo46 },  // Inst #571 = CVTPS2PDrr
  { 572,	6,	1,	0,	0,	"CVTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x5a002b06ULL, NULL, NULL, OperandInfo62 },  // Inst #572 = CVTSD2SI64rm
  { 573,	2,	1,	0,	0,	"CVTSD2SI64rr", 0, 0x5a002b05ULL, NULL, NULL, OperandInfo100 },  // Inst #573 = CVTSD2SI64rr
  { 574,	6,	1,	0,	0,	"CVTSD2SIrm", 0|(1<<MCID::MayLoad), 0x5a000b06ULL, NULL, NULL, OperandInfo60 },  // Inst #574 = CVTSD2SIrm
  { 575,	2,	1,	0,	0,	"CVTSD2SIrr", 0, 0x5a000b05ULL, NULL, NULL, OperandInfo101 },  // Inst #575 = CVTSD2SIrr
  { 576,	6,	1,	0,	0,	"CVTSD2SSrm", 0|(1<<MCID::MayLoad), 0xb4000b06ULL, NULL, NULL, OperandInfo102 },  // Inst #576 = CVTSD2SSrm
  { 577,	2,	1,	0,	0,	"CVTSD2SSrr", 0, 0xb4000b05ULL, NULL, NULL, OperandInfo103 },  // Inst #577 = CVTSD2SSrr
  { 578,	6,	1,	0,	0,	"CVTSI2SD64rm", 0|(1<<MCID::MayLoad), 0x54002b06ULL, NULL, NULL, OperandInfo104 },  // Inst #578 = CVTSI2SD64rm
  { 579,	2,	1,	0,	0,	"CVTSI2SD64rr", 0, 0x54002b05ULL, NULL, NULL, OperandInfo105 },  // Inst #579 = CVTSI2SD64rr
  { 580,	6,	1,	0,	0,	"CVTSI2SDrm", 0|(1<<MCID::MayLoad), 0x54000b06ULL, NULL, NULL, OperandInfo104 },  // Inst #580 = CVTSI2SDrm
  { 581,	2,	1,	0,	0,	"CVTSI2SDrr", 0, 0x54000b05ULL, NULL, NULL, OperandInfo106 },  // Inst #581 = CVTSI2SDrr
  { 582,	6,	1,	0,	0,	"CVTSI2SS64rm", 0|(1<<MCID::MayLoad), 0x54002c06ULL, NULL, NULL, OperandInfo102 },  // Inst #582 = CVTSI2SS64rm
  { 583,	2,	1,	0,	0,	"CVTSI2SS64rr", 0, 0x54002c05ULL, NULL, NULL, OperandInfo107 },  // Inst #583 = CVTSI2SS64rr
  { 584,	6,	1,	0,	0,	"CVTSI2SSrm", 0|(1<<MCID::MayLoad), 0x54000c06ULL, NULL, NULL, OperandInfo102 },  // Inst #584 = CVTSI2SSrm
  { 585,	2,	1,	0,	0,	"CVTSI2SSrr", 0, 0x54000c05ULL, NULL, NULL, OperandInfo108 },  // Inst #585 = CVTSI2SSrr
  { 586,	6,	1,	0,	0,	"CVTSS2SDrm", 0|(1<<MCID::MayLoad), 0xb4000c06ULL, NULL, NULL, OperandInfo104 },  // Inst #586 = CVTSS2SDrm
  { 587,	2,	1,	0,	0,	"CVTSS2SDrr", 0, 0xb4000c05ULL, NULL, NULL, OperandInfo109 },  // Inst #587 = CVTSS2SDrr
  { 588,	6,	1,	0,	0,	"CVTSS2SI64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x5a002c06ULL, NULL, NULL, OperandInfo62 },  // Inst #588 = CVTSS2SI64rm
  { 589,	2,	1,	0,	0,	"CVTSS2SI64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x5a002c05ULL, NULL, NULL, OperandInfo110 },  // Inst #589 = CVTSS2SI64rr
  { 590,	6,	1,	0,	0,	"CVTSS2SIrm", 0|(1<<MCID::UnmodeledSideEffects), 0x5a000c06ULL, NULL, NULL, OperandInfo60 },  // Inst #590 = CVTSS2SIrm
  { 591,	2,	1,	0,	0,	"CVTSS2SIrr", 0|(1<<MCID::UnmodeledSideEffects), 0x5a000c05ULL, NULL, NULL, OperandInfo111 },  // Inst #591 = CVTSS2SIrr
  { 592,	6,	1,	0,	0,	"CVTTPD2DQrm", 0|(1<<MCID::MayLoad), 0x1cd000146ULL, NULL, NULL, OperandInfo45 },  // Inst #592 = CVTTPD2DQrm
  { 593,	2,	1,	0,	0,	"CVTTPD2DQrr", 0, 0x1cd000145ULL, NULL, NULL, OperandInfo46 },  // Inst #593 = CVTTPD2DQrr
  { 594,	6,	1,	0,	0,	"CVTTPS2DQrm", 0|(1<<MCID::MayLoad), 0xb6000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #594 = CVTTPS2DQrm
  { 595,	2,	1,	0,	0,	"CVTTPS2DQrr", 0, 0xb6000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #595 = CVTTPS2DQrr
  { 596,	6,	1,	0,	0,	"CVTTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x58002b06ULL, NULL, NULL, OperandInfo62 },  // Inst #596 = CVTTSD2SI64rm
  { 597,	2,	1,	0,	0,	"CVTTSD2SI64rr", 0, 0x58002b05ULL, NULL, NULL, OperandInfo112 },  // Inst #597 = CVTTSD2SI64rr
  { 598,	6,	1,	0,	0,	"CVTTSD2SIrm", 0|(1<<MCID::MayLoad), 0x58000b06ULL, NULL, NULL, OperandInfo60 },  // Inst #598 = CVTTSD2SIrm
  { 599,	2,	1,	0,	0,	"CVTTSD2SIrr", 0, 0x58000b05ULL, NULL, NULL, OperandInfo113 },  // Inst #599 = CVTTSD2SIrr
  { 600,	6,	1,	0,	0,	"CVTTSS2SI64rm", 0|(1<<MCID::MayLoad), 0x58002c06ULL, NULL, NULL, OperandInfo62 },  // Inst #600 = CVTTSS2SI64rm
  { 601,	2,	1,	0,	0,	"CVTTSS2SI64rr", 0, 0x58002c05ULL, NULL, NULL, OperandInfo110 },  // Inst #601 = CVTTSS2SI64rr
  { 602,	6,	1,	0,	0,	"CVTTSS2SIrm", 0|(1<<MCID::MayLoad), 0x58000c06ULL, NULL, NULL, OperandInfo60 },  // Inst #602 = CVTTSS2SIrm
  { 603,	2,	1,	0,	0,	"CVTTSS2SIrr", 0, 0x58000c05ULL, NULL, NULL, OperandInfo111 },  // Inst #603 = CVTTSS2SIrr
  { 604,	0,	0,	0,	0,	"CWD", 0, 0x132000041ULL, ImplicitList2, ImplicitList20, 0 },  // Inst #604 = CWD
  { 605,	0,	0,	0,	0,	"CWDE", 0, 0x130000001ULL, ImplicitList2, ImplicitList3, 0 },  // Inst #605 = CWDE
  { 606,	0,	0,	0,	0,	"DAA", 0|(1<<MCID::UnmodeledSideEffects), 0x4e000001ULL, NULL, NULL, 0 },  // Inst #606 = DAA
  { 607,	0,	0,	0,	0,	"DAS", 0|(1<<MCID::UnmodeledSideEffects), 0x5e000001ULL, NULL, NULL, 0 },  // Inst #607 = DAS
  { 608,	0,	0,	0,	0,	"DATA16_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0xcc000001ULL, NULL, NULL, 0 },  // Inst #608 = DATA16_PREFIX
  { 609,	5,	0,	0,	0,	"DEC16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000059ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #609 = DEC16m
  { 610,	2,	1,	0,	0,	"DEC16r", 0|(1<<MCID::ConvertibleTo3Addr), 0x90000042ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #610 = DEC16r
  { 611,	5,	0,	0,	0,	"DEC32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #611 = DEC32m
  { 612,	2,	1,	0,	0,	"DEC32r", 0|(1<<MCID::ConvertibleTo3Addr), 0x90000002ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #612 = DEC32r
  { 613,	5,	0,	0,	0,	"DEC64_16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000059ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #613 = DEC64_16m
  { 614,	2,	1,	0,	0,	"DEC64_16r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe000051ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #614 = DEC64_16r
  { 615,	5,	0,	0,	0,	"DEC64_32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #615 = DEC64_32m
  { 616,	2,	1,	0,	0,	"DEC64_32r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe000011ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #616 = DEC64_32r
  { 617,	5,	0,	0,	0,	"DEC64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe002019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #617 = DEC64m
  { 618,	2,	1,	0,	0,	"DEC64r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe002011ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #618 = DEC64r
  { 619,	5,	0,	0,	0,	"DEC8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fc000019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #619 = DEC8m
  { 620,	2,	1,	0,	0,	"DEC8r", 0, 0x1fc000011ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #620 = DEC8r
  { 621,	5,	0,	0,	0,	"DIV16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00005eULL, ImplicitList20, ImplicitList21, OperandInfo36 },  // Inst #621 = DIV16m
  { 622,	1,	0,	0,	0,	"DIV16r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000056ULL, ImplicitList20, ImplicitList21, OperandInfo116 },  // Inst #622 = DIV16r
  { 623,	5,	0,	0,	0,	"DIV32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00001eULL, ImplicitList15, ImplicitList18, OperandInfo36 },  // Inst #623 = DIV32m
  { 624,	1,	0,	0,	0,	"DIV32r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000016ULL, ImplicitList15, ImplicitList18, OperandInfo69 },  // Inst #624 = DIV32r
  { 625,	5,	0,	0,	0,	"DIV64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00201eULL, ImplicitList19, ImplicitList17, OperandInfo36 },  // Inst #625 = DIV64m
  { 626,	1,	0,	0,	0,	"DIV64r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee002016ULL, ImplicitList19, ImplicitList17, OperandInfo70 },  // Inst #626 = DIV64r
  { 627,	5,	0,	0,	0,	"DIV8m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ec00001eULL, ImplicitList2, ImplicitList22, OperandInfo36 },  // Inst #627 = DIV8m
  { 628,	1,	0,	0,	0,	"DIV8r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ec000016ULL, ImplicitList2, ImplicitList22, OperandInfo117 },  // Inst #628 = DIV8r
  { 629,	7,	1,	0,	0,	"DIVPDrm", 0|(1<<MCID::MayLoad), 0xbd000146ULL, NULL, NULL, OperandInfo30 },  // Inst #629 = DIVPDrm
  { 630,	3,	1,	0,	0,	"DIVPDrr", 0, 0xbd000145ULL, NULL, NULL, OperandInfo31 },  // Inst #630 = DIVPDrr
  { 631,	7,	1,	0,	0,	"DIVPSrm", 0|(1<<MCID::MayLoad), 0xbc800106ULL, NULL, NULL, OperandInfo30 },  // Inst #631 = DIVPSrm
  { 632,	3,	1,	0,	0,	"DIVPSrr", 0, 0xbc800105ULL, NULL, NULL, OperandInfo31 },  // Inst #632 = DIVPSrr
  { 633,	5,	0,	0,	0,	"DIVR_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b000001fULL, NULL, NULL, OperandInfo36 },  // Inst #633 = DIVR_F32m
  { 634,	5,	0,	0,	0,	"DIVR_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b800001fULL, NULL, NULL, OperandInfo36 },  // Inst #634 = DIVR_F64m
  { 635,	5,	0,	0,	0,	"DIVR_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc00001fULL, NULL, NULL, OperandInfo36 },  // Inst #635 = DIVR_FI16m
  { 636,	5,	0,	0,	0,	"DIVR_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b400001fULL, NULL, NULL, OperandInfo36 },  // Inst #636 = DIVR_FI32m
  { 637,	1,	0,	0,	0,	"DIVR_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000902ULL, NULL, NULL, OperandInfo37 },  // Inst #637 = DIVR_FPrST0
  { 638,	1,	0,	0,	0,	"DIVR_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000302ULL, NULL, NULL, OperandInfo37 },  // Inst #638 = DIVR_FST0r
  { 639,	7,	1,	0,	0,	"DIVR_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #639 = DIVR_Fp32m
  { 640,	7,	1,	0,	0,	"DIVR_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #640 = DIVR_Fp64m
  { 641,	7,	1,	0,	0,	"DIVR_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #641 = DIVR_Fp64m32
  { 642,	7,	1,	0,	0,	"DIVR_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #642 = DIVR_Fp80m32
  { 643,	7,	1,	0,	0,	"DIVR_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #643 = DIVR_Fp80m64
  { 644,	7,	1,	0,	0,	"DIVR_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #644 = DIVR_FpI16m32
  { 645,	7,	1,	0,	0,	"DIVR_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #645 = DIVR_FpI16m64
  { 646,	7,	1,	0,	0,	"DIVR_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #646 = DIVR_FpI16m80
  { 647,	7,	1,	0,	0,	"DIVR_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #647 = DIVR_FpI32m32
  { 648,	7,	1,	0,	0,	"DIVR_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #648 = DIVR_FpI32m64
  { 649,	7,	1,	0,	0,	"DIVR_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #649 = DIVR_FpI32m80
  { 650,	1,	0,	0,	0,	"DIVR_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000702ULL, NULL, NULL, OperandInfo37 },  // Inst #650 = DIVR_FrST0
  { 651,	7,	1,	0,	0,	"DIVSDrm", 0|(1<<MCID::MayLoad), 0xbc000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #651 = DIVSDrm
  { 652,	7,	1,	0,	0,	"DIVSDrm_Int", 0|(1<<MCID::MayLoad), 0xbc000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #652 = DIVSDrm_Int
  { 653,	3,	1,	0,	0,	"DIVSDrr", 0, 0xbc000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #653 = DIVSDrr
  { 654,	3,	1,	0,	0,	"DIVSDrr_Int", 0, 0xbc000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #654 = DIVSDrr_Int
  { 655,	7,	1,	0,	0,	"DIVSSrm", 0|(1<<MCID::MayLoad), 0xbc000c06ULL, NULL, NULL, OperandInfo34 },  // Inst #655 = DIVSSrm
  { 656,	7,	1,	0,	0,	"DIVSSrm_Int", 0|(1<<MCID::MayLoad), 0xbc000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #656 = DIVSSrm_Int
  { 657,	3,	1,	0,	0,	"DIVSSrr", 0, 0xbc000c05ULL, NULL, NULL, OperandInfo35 },  // Inst #657 = DIVSSrr
  { 658,	3,	1,	0,	0,	"DIVSSrr_Int", 0, 0xbc000c05ULL, NULL, NULL, OperandInfo31 },  // Inst #658 = DIVSSrr_Int
  { 659,	5,	0,	0,	0,	"DIV_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b000001eULL, NULL, NULL, OperandInfo36 },  // Inst #659 = DIV_F32m
  { 660,	5,	0,	0,	0,	"DIV_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b800001eULL, NULL, NULL, OperandInfo36 },  // Inst #660 = DIV_F64m
  { 661,	5,	0,	0,	0,	"DIV_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc00001eULL, NULL, NULL, OperandInfo36 },  // Inst #661 = DIV_FI16m
  { 662,	5,	0,	0,	0,	"DIV_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b400001eULL, NULL, NULL, OperandInfo36 },  // Inst #662 = DIV_FI32m
  { 663,	1,	0,	0,	0,	"DIV_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000902ULL, NULL, NULL, OperandInfo37 },  // Inst #663 = DIV_FPrST0
  { 664,	1,	0,	0,	0,	"DIV_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000302ULL, NULL, NULL, OperandInfo37 },  // Inst #664 = DIV_FST0r
  { 665,	3,	1,	0,	0,	"DIV_Fp32", 0, 0x80000ULL, NULL, NULL, OperandInfo38 },  // Inst #665 = DIV_Fp32
  { 666,	7,	1,	0,	0,	"DIV_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #666 = DIV_Fp32m
  { 667,	3,	1,	0,	0,	"DIV_Fp64", 0, 0x80000ULL, NULL, NULL, OperandInfo40 },  // Inst #667 = DIV_Fp64
  { 668,	7,	1,	0,	0,	"DIV_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #668 = DIV_Fp64m
  { 669,	7,	1,	0,	0,	"DIV_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #669 = DIV_Fp64m32
  { 670,	3,	1,	0,	0,	"DIV_Fp80", 0, 0x80000ULL, NULL, NULL, OperandInfo42 },  // Inst #670 = DIV_Fp80
  { 671,	7,	1,	0,	0,	"DIV_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #671 = DIV_Fp80m32
  { 672,	7,	1,	0,	0,	"DIV_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #672 = DIV_Fp80m64
  { 673,	7,	1,	0,	0,	"DIV_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #673 = DIV_FpI16m32
  { 674,	7,	1,	0,	0,	"DIV_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #674 = DIV_FpI16m64
  { 675,	7,	1,	0,	0,	"DIV_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #675 = DIV_FpI16m80
  { 676,	7,	1,	0,	0,	"DIV_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #676 = DIV_FpI32m32
  { 677,	7,	1,	0,	0,	"DIV_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #677 = DIV_FpI32m64
  { 678,	7,	1,	0,	0,	"DIV_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #678 = DIV_FpI32m80
  { 679,	1,	0,	0,	0,	"DIV_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000702ULL, NULL, NULL, OperandInfo37 },  // Inst #679 = DIV_FrST0
  { 680,	8,	1,	0,	0,	"DPPDrmi", 0|(1<<MCID::MayLoad), 0x83804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #680 = DPPDrmi
  { 681,	4,	1,	0,	0,	"DPPDrri", 0|(1<<MCID::Commutable), 0x83804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #681 = DPPDrri
  { 682,	8,	1,	0,	0,	"DPPSrmi", 0|(1<<MCID::MayLoad), 0x81804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #682 = DPPSrmi
  { 683,	4,	1,	0,	0,	"DPPSrri", 0|(1<<MCID::Commutable), 0x81804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #683 = DPPSrri
  { 684,	0,	0,	0,	0,	"DS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x7c000001ULL, NULL, NULL, 0 },  // Inst #684 = DS_PREFIX
  { 685,	1,	0,	0,	0,	"EH_RETURN", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x186000001ULL, NULL, NULL, OperandInfo69 },  // Inst #685 = EH_RETURN
  { 686,	1,	0,	0,	0,	"EH_RETURN64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x186000001ULL, NULL, NULL, OperandInfo70 },  // Inst #686 = EH_RETURN64
  { 687,	2,	0,	0,	0,	"ENTER", 0|(1<<MCID::UnmodeledSideEffects), 0x19000c02bULL, NULL, NULL, OperandInfo44 },  // Inst #687 = ENTER
  { 688,	0,	0,	0,	0,	"ES_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x4c000001ULL, NULL, NULL, 0 },  // Inst #688 = ES_PREFIX
  { 689,	7,	0,	0,	0,	"EXTRACTPSmr", 0|(1<<MCID::MayStore), 0x2f804e44ULL, NULL, NULL, OperandInfo118 },  // Inst #689 = EXTRACTPSmr
  { 690,	3,	1,	0,	0,	"EXTRACTPSrr", 0, 0x2f804e43ULL, NULL, NULL, OperandInfo119 },  // Inst #690 = EXTRACTPSrr
  { 691,	0,	0,	0,	0,	"F2XM1", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000401ULL, NULL, NULL, 0 },  // Inst #691 = F2XM1
  { 692,	2,	0,	0,	0,	"FARCALL16i", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x13400c06cULL, ImplicitList6, ImplicitList13, OperandInfo44 },  // Inst #692 = FARCALL16i
  { 693,	5,	0,	0,	0,	"FARCALL16m", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x1fe00005bULL, ImplicitList6, ImplicitList13, OperandInfo36 },  // Inst #693 = FARCALL16m
  { 694,	2,	0,	0,	0,	"FARCALL32i", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x13401402cULL, ImplicitList6, ImplicitList13, OperandInfo44 },  // Inst #694 = FARCALL32i
  { 695,	5,	0,	0,	0,	"FARCALL32m", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x1fe00001bULL, ImplicitList6, ImplicitList13, OperandInfo36 },  // Inst #695 = FARCALL32m
  { 696,	5,	0,	0,	0,	"FARCALL64", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x1fe00201bULL, ImplicitList8, ImplicitList14, OperandInfo36 },  // Inst #696 = FARCALL64
  { 697,	2,	0,	0,	0,	"FARJMP16i", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1d400c06cULL, NULL, NULL, OperandInfo44 },  // Inst #697 = FARJMP16i
  { 698,	5,	0,	0,	0,	"FARJMP16m", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1fe00005dULL, NULL, NULL, OperandInfo36 },  // Inst #698 = FARJMP16m
  { 699,	2,	0,	0,	0,	"FARJMP32i", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1d401402cULL, NULL, NULL, OperandInfo44 },  // Inst #699 = FARJMP32i
  { 700,	5,	0,	0,	0,	"FARJMP32m", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1fe00001dULL, NULL, NULL, OperandInfo36 },  // Inst #700 = FARJMP32m
  { 701,	5,	0,	0,	0,	"FARJMP64", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1fe00201dULL, NULL, NULL, OperandInfo36 },  // Inst #701 = FARJMP64
  { 702,	5,	0,	0,	0,	"FBLDm", 0|(1<<MCID::UnmodeledSideEffects), 0x1be00001cULL, NULL, NULL, OperandInfo36 },  // Inst #702 = FBLDm
  { 703,	5,	1,	0,	0,	"FBSTPm", 0|(1<<MCID::UnmodeledSideEffects), 0x1be00001eULL, NULL, NULL, OperandInfo36 },  // Inst #703 = FBSTPm
  { 704,	5,	0,	0,	0,	"FCOM32m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b000001aULL, NULL, NULL, OperandInfo36 },  // Inst #704 = FCOM32m
  { 705,	5,	0,	0,	0,	"FCOM64m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b800001aULL, NULL, NULL, OperandInfo36 },  // Inst #705 = FCOM64m
  { 706,	5,	0,	0,	0,	"FCOMP32m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b000001bULL, NULL, NULL, OperandInfo36 },  // Inst #706 = FCOMP32m
  { 707,	5,	0,	0,	0,	"FCOMP64m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b800001bULL, NULL, NULL, OperandInfo36 },  // Inst #707 = FCOMP64m
  { 708,	0,	0,	0,	0,	"FCOMPP", 0|(1<<MCID::UnmodeledSideEffects), 0x1b2000901ULL, NULL, NULL, 0 },  // Inst #708 = FCOMPP
  { 709,	0,	0,	0,	0,	"FDECSTP", 0|(1<<MCID::UnmodeledSideEffects), 0x1ec000401ULL, NULL, NULL, 0 },  // Inst #709 = FDECSTP
  { 710,	0,	0,	0,	0,	"FEMMS", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1c000101ULL, NULL, NULL, 0 },  // Inst #710 = FEMMS
  { 711,	1,	0,	0,	0,	"FFREE", 0|(1<<MCID::UnmodeledSideEffects), 0x180000802ULL, NULL, NULL, OperandInfo37 },  // Inst #711 = FFREE
  { 712,	5,	0,	0,	0,	"FICOM16m", 0|(1<<MCID::UnmodeledSideEffects), 0x1bc00001aULL, NULL, NULL, OperandInfo36 },  // Inst #712 = FICOM16m
  { 713,	5,	0,	0,	0,	"FICOM32m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b400001aULL, NULL, NULL, OperandInfo36 },  // Inst #713 = FICOM32m
  { 714,	5,	0,	0,	0,	"FICOMP16m", 0|(1<<MCID::UnmodeledSideEffects), 0x1bc00001bULL, NULL, NULL, OperandInfo36 },  // Inst #714 = FICOMP16m
  { 715,	5,	0,	0,	0,	"FICOMP32m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b400001bULL, NULL, NULL, OperandInfo36 },  // Inst #715 = FICOMP32m
  { 716,	0,	0,	0,	0,	"FINCSTP", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000401ULL, NULL, NULL, 0 },  // Inst #716 = FINCSTP
  { 717,	5,	0,	0,	0,	"FLDCW16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b200001dULL, NULL, NULL, OperandInfo36 },  // Inst #717 = FLDCW16m
  { 718,	5,	0,	0,	0,	"FLDENVm", 0|(1<<MCID::UnmodeledSideEffects), 0x1b200001cULL, NULL, NULL, OperandInfo36 },  // Inst #718 = FLDENVm
  { 719,	0,	0,	0,	0,	"FLDL2E", 0|(1<<MCID::UnmodeledSideEffects), 0x1d4000401ULL, NULL, NULL, 0 },  // Inst #719 = FLDL2E
  { 720,	0,	0,	0,	0,	"FLDL2T", 0|(1<<MCID::UnmodeledSideEffects), 0x1d2000401ULL, NULL, NULL, 0 },  // Inst #720 = FLDL2T
  { 721,	0,	0,	0,	0,	"FLDLG2", 0|(1<<MCID::UnmodeledSideEffects), 0x1d8000401ULL, NULL, NULL, 0 },  // Inst #721 = FLDLG2
  { 722,	0,	0,	0,	0,	"FLDLN2", 0|(1<<MCID::UnmodeledSideEffects), 0x1da000401ULL, NULL, NULL, 0 },  // Inst #722 = FLDLN2
  { 723,	0,	0,	0,	0,	"FLDPI", 0|(1<<MCID::UnmodeledSideEffects), 0x1d6000401ULL, NULL, NULL, 0 },  // Inst #723 = FLDPI
  { 724,	0,	0,	0,	0,	"FNCLEX", 0|(1<<MCID::UnmodeledSideEffects), 0x1c4000601ULL, NULL, NULL, 0 },  // Inst #724 = FNCLEX
  { 725,	0,	0,	0,	0,	"FNINIT", 0|(1<<MCID::UnmodeledSideEffects), 0x1c6000601ULL, NULL, NULL, 0 },  // Inst #725 = FNINIT
  { 726,	0,	0,	0,	0,	"FNOP", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000401ULL, NULL, NULL, 0 },  // Inst #726 = FNOP
  { 727,	5,	0,	0,	0,	"FNSTCW16m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b200001fULL, NULL, NULL, OperandInfo36 },  // Inst #727 = FNSTCW16m
  { 728,	0,	0,	0,	0,	"FNSTSW8r", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000a01ULL, NULL, ImplicitList2, 0 },  // Inst #728 = FNSTSW8r
  { 729,	5,	1,	0,	0,	"FNSTSWm", 0|(1<<MCID::UnmodeledSideEffects), 0x1ba00001fULL, NULL, NULL, OperandInfo36 },  // Inst #729 = FNSTSWm
  { 730,	6,	0,	0,	0,	"FP32_TO_INT16_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo120 },  // Inst #730 = FP32_TO_INT16_IN_MEM
  { 731,	6,	0,	0,	0,	"FP32_TO_INT32_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo120 },  // Inst #731 = FP32_TO_INT32_IN_MEM
  { 732,	6,	0,	0,	0,	"FP32_TO_INT64_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo120 },  // Inst #732 = FP32_TO_INT64_IN_MEM
  { 733,	6,	0,	0,	0,	"FP64_TO_INT16_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo121 },  // Inst #733 = FP64_TO_INT16_IN_MEM
  { 734,	6,	0,	0,	0,	"FP64_TO_INT32_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo121 },  // Inst #734 = FP64_TO_INT32_IN_MEM
  { 735,	6,	0,	0,	0,	"FP64_TO_INT64_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo121 },  // Inst #735 = FP64_TO_INT64_IN_MEM
  { 736,	6,	0,	0,	0,	"FP80_TO_INT16_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo122 },  // Inst #736 = FP80_TO_INT16_IN_MEM
  { 737,	6,	0,	0,	0,	"FP80_TO_INT32_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo122 },  // Inst #737 = FP80_TO_INT32_IN_MEM
  { 738,	6,	0,	0,	0,	"FP80_TO_INT64_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo122 },  // Inst #738 = FP80_TO_INT64_IN_MEM
  { 739,	0,	0,	0,	0,	"FPATAN", 0|(1<<MCID::UnmodeledSideEffects), 0x1e6000401ULL, NULL, NULL, 0 },  // Inst #739 = FPATAN
  { 740,	0,	0,	0,	0,	"FPREM", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000401ULL, NULL, NULL, 0 },  // Inst #740 = FPREM
  { 741,	0,	0,	0,	0,	"FPREM1", 0|(1<<MCID::UnmodeledSideEffects), 0x1ea000401ULL, NULL, NULL, 0 },  // Inst #741 = FPREM1
  { 742,	0,	0,	0,	0,	"FPTAN", 0|(1<<MCID::UnmodeledSideEffects), 0x1e4000401ULL, NULL, NULL, 0 },  // Inst #742 = FPTAN
  { 743,	0,	0,	0,	0,	"FRNDINT", 0|(1<<MCID::UnmodeledSideEffects), 0x1f8000401ULL, NULL, NULL, 0 },  // Inst #743 = FRNDINT
  { 744,	5,	1,	0,	0,	"FRSTORm", 0|(1<<MCID::UnmodeledSideEffects), 0x1ba00001cULL, NULL, NULL, OperandInfo36 },  // Inst #744 = FRSTORm
  { 745,	5,	1,	0,	0,	"FSAVEm", 0|(1<<MCID::UnmodeledSideEffects), 0x1ba00001eULL, NULL, NULL, OperandInfo36 },  // Inst #745 = FSAVEm
  { 746,	0,	0,	0,	0,	"FSCALE", 0|(1<<MCID::UnmodeledSideEffects), 0x1fa000401ULL, NULL, NULL, 0 },  // Inst #746 = FSCALE
  { 747,	0,	0,	0,	0,	"FSINCOS", 0|(1<<MCID::UnmodeledSideEffects), 0x1f6000401ULL, NULL, NULL, 0 },  // Inst #747 = FSINCOS
  { 748,	5,	1,	0,	0,	"FSTENVm", 0|(1<<MCID::UnmodeledSideEffects), 0x1b200001eULL, NULL, NULL, OperandInfo36 },  // Inst #748 = FSTENVm
  { 749,	0,	0,	0,	0,	"FS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0xc8000001ULL, NULL, NULL, 0 },  // Inst #749 = FS_PREFIX
  { 750,	0,	0,	0,	0,	"FXAM", 0|(1<<MCID::UnmodeledSideEffects), 0x1ca000401ULL, NULL, NULL, 0 },  // Inst #750 = FXAM
  { 751,	5,	0,	0,	0,	"FXRSTOR", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000119ULL, NULL, NULL, OperandInfo36 },  // Inst #751 = FXRSTOR
  { 752,	5,	0,	0,	0,	"FXRSTOR64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c002119ULL, NULL, NULL, OperandInfo36 },  // Inst #752 = FXRSTOR64
  { 753,	5,	1,	0,	0,	"FXSAVE", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000118ULL, NULL, NULL, OperandInfo36 },  // Inst #753 = FXSAVE
  { 754,	5,	1,	0,	0,	"FXSAVE64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c002118ULL, NULL, NULL, OperandInfo36 },  // Inst #754 = FXSAVE64
  { 755,	0,	0,	0,	0,	"FXTRACT", 0|(1<<MCID::UnmodeledSideEffects), 0x1e8000401ULL, NULL, NULL, 0 },  // Inst #755 = FXTRACT
  { 756,	0,	0,	0,	0,	"FYL2X", 0|(1<<MCID::UnmodeledSideEffects), 0x1e2000401ULL, NULL, NULL, 0 },  // Inst #756 = FYL2X
  { 757,	0,	0,	0,	0,	"FYL2XP1", 0|(1<<MCID::UnmodeledSideEffects), 0x1f2000401ULL, NULL, NULL, 0 },  // Inst #757 = FYL2XP1
  { 758,	1,	1,	0,	0,	"FpPOP_RETVAL", 0|(1<<MCID::UnmodeledSideEffects), 0xe0000ULL, NULL, NULL, OperandInfo123 },  // Inst #758 = FpPOP_RETVAL
  { 759,	7,	1,	0,	0,	"FsANDNPDrm", 0|(1<<MCID::MayLoad), 0xab000146ULL, NULL, NULL, OperandInfo32 },  // Inst #759 = FsANDNPDrm
  { 760,	3,	1,	0,	0,	"FsANDNPDrr", 0, 0xab000145ULL, NULL, NULL, OperandInfo33 },  // Inst #760 = FsANDNPDrr
  { 761,	7,	1,	0,	0,	"FsANDNPSrm", 0|(1<<MCID::MayLoad), 0xaa800106ULL, NULL, NULL, OperandInfo34 },  // Inst #761 = FsANDNPSrm
  { 762,	3,	1,	0,	0,	"FsANDNPSrr", 0, 0xaa800105ULL, NULL, NULL, OperandInfo35 },  // Inst #762 = FsANDNPSrr
  { 763,	7,	1,	0,	0,	"FsANDPDrm", 0|(1<<MCID::MayLoad), 0xa9000146ULL, NULL, NULL, OperandInfo32 },  // Inst #763 = FsANDPDrm
  { 764,	3,	1,	0,	0,	"FsANDPDrr", 0|(1<<MCID::Commutable), 0xa9000145ULL, NULL, NULL, OperandInfo33 },  // Inst #764 = FsANDPDrr
  { 765,	7,	1,	0,	0,	"FsANDPSrm", 0|(1<<MCID::MayLoad), 0xa8800106ULL, NULL, NULL, OperandInfo34 },  // Inst #765 = FsANDPSrm
  { 766,	3,	1,	0,	0,	"FsANDPSrr", 0|(1<<MCID::Commutable), 0xa8800105ULL, NULL, NULL, OperandInfo35 },  // Inst #766 = FsANDPSrr
  { 767,	1,	1,	0,	0,	"FsFLD0SD", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x1de000160ULL, NULL, NULL, OperandInfo124 },  // Inst #767 = FsFLD0SD
  { 768,	1,	1,	0,	0,	"FsFLD0SS", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x1de000160ULL, NULL, NULL, OperandInfo125 },  // Inst #768 = FsFLD0SS
  { 769,	6,	1,	0,	0,	"FsMOVAPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x51000146ULL, NULL, NULL, OperandInfo104 },  // Inst #769 = FsMOVAPDrm
  { 770,	2,	1,	0,	0,	"FsMOVAPDrr", 0, 0x51000145ULL, NULL, NULL, OperandInfo126 },  // Inst #770 = FsMOVAPDrr
  { 771,	6,	1,	0,	0,	"FsMOVAPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x50800106ULL, NULL, NULL, OperandInfo102 },  // Inst #771 = FsMOVAPSrm
  { 772,	2,	1,	0,	0,	"FsMOVAPSrr", 0, 0x50800105ULL, NULL, NULL, OperandInfo127 },  // Inst #772 = FsMOVAPSrr
  { 773,	7,	1,	0,	0,	"FsORPDrm", 0|(1<<MCID::MayLoad), 0xad000146ULL, NULL, NULL, OperandInfo32 },  // Inst #773 = FsORPDrm
  { 774,	3,	1,	0,	0,	"FsORPDrr", 0|(1<<MCID::Commutable), 0xad000145ULL, NULL, NULL, OperandInfo33 },  // Inst #774 = FsORPDrr
  { 775,	7,	1,	0,	0,	"FsORPSrm", 0|(1<<MCID::MayLoad), 0xac800106ULL, NULL, NULL, OperandInfo34 },  // Inst #775 = FsORPSrm
  { 776,	3,	1,	0,	0,	"FsORPSrr", 0|(1<<MCID::Commutable), 0xac800105ULL, NULL, NULL, OperandInfo35 },  // Inst #776 = FsORPSrr
  { 777,	7,	1,	0,	0,	"FsXORPDrm", 0|(1<<MCID::MayLoad), 0xaf000146ULL, NULL, NULL, OperandInfo32 },  // Inst #777 = FsXORPDrm
  { 778,	3,	1,	0,	0,	"FsXORPDrr", 0|(1<<MCID::Commutable), 0xaf000145ULL, NULL, NULL, OperandInfo33 },  // Inst #778 = FsXORPDrr
  { 779,	7,	1,	0,	0,	"FsXORPSrm", 0|(1<<MCID::MayLoad), 0xae800106ULL, NULL, NULL, OperandInfo34 },  // Inst #779 = FsXORPSrm
  { 780,	3,	1,	0,	0,	"FsXORPSrr", 0|(1<<MCID::Commutable), 0xae800105ULL, NULL, NULL, OperandInfo35 },  // Inst #780 = FsXORPSrr
  { 781,	0,	0,	0,	0,	"GS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0xca000001ULL, NULL, NULL, 0 },  // Inst #781 = GS_PREFIX
  { 782,	7,	1,	0,	0,	"HADDPDrm", 0|(1<<MCID::MayLoad), 0xf9000146ULL, NULL, NULL, OperandInfo30 },  // Inst #782 = HADDPDrm
  { 783,	3,	1,	0,	0,	"HADDPDrr", 0, 0xf9000145ULL, NULL, NULL, OperandInfo31 },  // Inst #783 = HADDPDrr
  { 784,	7,	1,	0,	0,	"HADDPSrm", 0|(1<<MCID::MayLoad), 0xf9000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #784 = HADDPSrm
  { 785,	3,	1,	0,	0,	"HADDPSrr", 0, 0xf9000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #785 = HADDPSrr
  { 786,	0,	0,	0,	0,	"HLT", 0|(1<<MCID::UnmodeledSideEffects), 0x1e8000001ULL, NULL, NULL, 0 },  // Inst #786 = HLT
  { 787,	7,	1,	0,	0,	"HSUBPDrm", 0|(1<<MCID::MayLoad), 0xfb000146ULL, NULL, NULL, OperandInfo30 },  // Inst #787 = HSUBPDrm
  { 788,	3,	1,	0,	0,	"HSUBPDrr", 0, 0xfb000145ULL, NULL, NULL, OperandInfo31 },  // Inst #788 = HSUBPDrr
  { 789,	7,	1,	0,	0,	"HSUBPSrm", 0|(1<<MCID::MayLoad), 0xfb000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #789 = HSUBPSrm
  { 790,	3,	1,	0,	0,	"HSUBPSrr", 0, 0xfb000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #790 = HSUBPSrr
  { 791,	5,	0,	0,	0,	"IDIV16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00005fULL, ImplicitList20, ImplicitList21, OperandInfo36 },  // Inst #791 = IDIV16m
  { 792,	1,	0,	0,	0,	"IDIV16r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000057ULL, ImplicitList20, ImplicitList21, OperandInfo116 },  // Inst #792 = IDIV16r
  { 793,	5,	0,	0,	0,	"IDIV32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00001fULL, ImplicitList15, ImplicitList18, OperandInfo36 },  // Inst #793 = IDIV32m
  { 794,	1,	0,	0,	0,	"IDIV32r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000017ULL, ImplicitList15, ImplicitList18, OperandInfo69 },  // Inst #794 = IDIV32r
  { 795,	5,	0,	0,	0,	"IDIV64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00201fULL, ImplicitList19, ImplicitList17, OperandInfo36 },  // Inst #795 = IDIV64m
  { 796,	1,	0,	0,	0,	"IDIV64r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee002017ULL, ImplicitList19, ImplicitList17, OperandInfo70 },  // Inst #796 = IDIV64r
  { 797,	5,	0,	0,	0,	"IDIV8m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ec00001fULL, ImplicitList2, ImplicitList22, OperandInfo36 },  // Inst #797 = IDIV8m
  { 798,	1,	0,	0,	0,	"IDIV8r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ec000017ULL, ImplicitList2, ImplicitList22, OperandInfo117 },  // Inst #798 = IDIV8r
  { 799,	5,	0,	0,	0,	"ILD_F16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1be000018ULL, NULL, NULL, OperandInfo36 },  // Inst #799 = ILD_F16m
  { 800,	5,	0,	0,	0,	"ILD_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b6000018ULL, NULL, NULL, OperandInfo36 },  // Inst #800 = ILD_F32m
  { 801,	5,	0,	0,	0,	"ILD_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1be00001dULL, NULL, NULL, OperandInfo36 },  // Inst #801 = ILD_F64m
  { 802,	6,	1,	0,	0,	"ILD_Fp16m32", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo128 },  // Inst #802 = ILD_Fp16m32
  { 803,	6,	1,	0,	0,	"ILD_Fp16m64", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo129 },  // Inst #803 = ILD_Fp16m64
  { 804,	6,	1,	0,	0,	"ILD_Fp16m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo130 },  // Inst #804 = ILD_Fp16m80
  { 805,	6,	1,	0,	0,	"ILD_Fp32m32", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo128 },  // Inst #805 = ILD_Fp32m32
  { 806,	6,	1,	0,	0,	"ILD_Fp32m64", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo129 },  // Inst #806 = ILD_Fp32m64
  { 807,	6,	1,	0,	0,	"ILD_Fp32m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo130 },  // Inst #807 = ILD_Fp32m80
  { 808,	6,	1,	0,	0,	"ILD_Fp64m32", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo128 },  // Inst #808 = ILD_Fp64m32
  { 809,	6,	1,	0,	0,	"ILD_Fp64m64", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo129 },  // Inst #809 = ILD_Fp64m64
  { 810,	6,	1,	0,	0,	"ILD_Fp64m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo130 },  // Inst #810 = ILD_Fp64m80
  { 811,	5,	0,	0,	0,	"IMUL16m", 0|(1<<MCID::MayLoad), 0x1ee00005dULL, ImplicitList2, ImplicitList21, OperandInfo36 },  // Inst #811 = IMUL16m
  { 812,	1,	0,	0,	0,	"IMUL16r", 0, 0x1ee000055ULL, ImplicitList2, ImplicitList21, OperandInfo116 },  // Inst #812 = IMUL16r
  { 813,	7,	1,	0,	0,	"IMUL16rm", 0|(1<<MCID::MayLoad), 0x15e000146ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #813 = IMUL16rm
  { 814,	7,	1,	0,	0,	"IMUL16rmi", 0|(1<<MCID::MayLoad), 0xd200c046ULL, NULL, ImplicitList1, OperandInfo131 },  // Inst #814 = IMUL16rmi
  { 815,	7,	1,	0,	0,	"IMUL16rmi8", 0|(1<<MCID::MayLoad), 0xd6004046ULL, NULL, ImplicitList1, OperandInfo131 },  // Inst #815 = IMUL16rmi8
  { 816,	3,	1,	0,	0,	"IMUL16rr", 0|(1<<MCID::Commutable), 0x15e000145ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #816 = IMUL16rr
  { 817,	3,	1,	0,	0,	"IMUL16rri", 0, 0xd200c045ULL, NULL, ImplicitList1, OperandInfo132 },  // Inst #817 = IMUL16rri
  { 818,	3,	1,	0,	0,	"IMUL16rri8", 0, 0xd6004045ULL, NULL, ImplicitList1, OperandInfo132 },  // Inst #818 = IMUL16rri8
  { 819,	5,	0,	0,	0,	"IMUL32m", 0|(1<<MCID::MayLoad), 0x1ee00001dULL, ImplicitList3, ImplicitList18, OperandInfo36 },  // Inst #819 = IMUL32m
  { 820,	1,	0,	0,	0,	"IMUL32r", 0, 0x1ee000015ULL, ImplicitList3, ImplicitList18, OperandInfo69 },  // Inst #820 = IMUL32r
  { 821,	7,	1,	0,	0,	"IMUL32rm", 0|(1<<MCID::MayLoad), 0x15e000106ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #821 = IMUL32rm
  { 822,	7,	1,	0,	0,	"IMUL32rmi", 0|(1<<MCID::MayLoad), 0xd2014006ULL, NULL, ImplicitList1, OperandInfo133 },  // Inst #822 = IMUL32rmi
  { 823,	7,	1,	0,	0,	"IMUL32rmi8", 0|(1<<MCID::MayLoad), 0xd6004006ULL, NULL, ImplicitList1, OperandInfo133 },  // Inst #823 = IMUL32rmi8
  { 824,	3,	1,	0,	0,	"IMUL32rr", 0|(1<<MCID::Commutable), 0x15e000105ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #824 = IMUL32rr
  { 825,	3,	1,	0,	0,	"IMUL32rri", 0, 0xd2014005ULL, NULL, ImplicitList1, OperandInfo134 },  // Inst #825 = IMUL32rri
  { 826,	3,	1,	0,	0,	"IMUL32rri8", 0, 0xd6004005ULL, NULL, ImplicitList1, OperandInfo134 },  // Inst #826 = IMUL32rri8
  { 827,	5,	0,	0,	0,	"IMUL64m", 0|(1<<MCID::MayLoad), 0x1ee00201dULL, ImplicitList4, ImplicitList17, OperandInfo36 },  // Inst #827 = IMUL64m
  { 828,	1,	0,	0,	0,	"IMUL64r", 0, 0x1ee002015ULL, ImplicitList4, ImplicitList17, OperandInfo70 },  // Inst #828 = IMUL64r
  { 829,	7,	1,	0,	0,	"IMUL64rm", 0|(1<<MCID::MayLoad), 0x15e002106ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #829 = IMUL64rm
  { 830,	7,	1,	0,	0,	"IMUL64rmi32", 0|(1<<MCID::MayLoad), 0xd2016006ULL, NULL, ImplicitList1, OperandInfo135 },  // Inst #830 = IMUL64rmi32
  { 831,	7,	1,	0,	0,	"IMUL64rmi8", 0|(1<<MCID::MayLoad), 0xd6006006ULL, NULL, ImplicitList1, OperandInfo136 },  // Inst #831 = IMUL64rmi8
  { 832,	3,	1,	0,	0,	"IMUL64rr", 0|(1<<MCID::Commutable), 0x15e002105ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #832 = IMUL64rr
  { 833,	3,	1,	0,	0,	"IMUL64rri32", 0, 0xd2016005ULL, NULL, ImplicitList1, OperandInfo137 },  // Inst #833 = IMUL64rri32
  { 834,	3,	1,	0,	0,	"IMUL64rri8", 0, 0xd6006005ULL, NULL, ImplicitList1, OperandInfo138 },  // Inst #834 = IMUL64rri8
  { 835,	5,	0,	0,	0,	"IMUL8m", 0|(1<<MCID::MayLoad), 0x1ec00001dULL, ImplicitList5, ImplicitList22, OperandInfo36 },  // Inst #835 = IMUL8m
  { 836,	1,	0,	0,	0,	"IMUL8r", 0, 0x1ec000015ULL, ImplicitList5, ImplicitList22, OperandInfo117 },  // Inst #836 = IMUL8r
  { 837,	0,	0,	0,	0,	"IN16", 0|(1<<MCID::UnmodeledSideEffects), 0xda000041ULL, NULL, NULL, 0 },  // Inst #837 = IN16
  { 838,	1,	0,	0,	0,	"IN16ri", 0|(1<<MCID::UnmodeledSideEffects), 0x1ca004041ULL, NULL, ImplicitList2, OperandInfo2 },  // Inst #838 = IN16ri
  { 839,	0,	0,	0,	0,	"IN16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1da000041ULL, ImplicitList23, ImplicitList2, 0 },  // Inst #839 = IN16rr
  { 840,	0,	0,	0,	0,	"IN32", 0|(1<<MCID::UnmodeledSideEffects), 0xda000001ULL, NULL, NULL, 0 },  // Inst #840 = IN32
  { 841,	1,	0,	0,	0,	"IN32ri", 0|(1<<MCID::UnmodeledSideEffects), 0x1ca004001ULL, NULL, ImplicitList3, OperandInfo2 },  // Inst #841 = IN32ri
  { 842,	0,	0,	0,	0,	"IN32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1da000001ULL, ImplicitList23, ImplicitList3, 0 },  // Inst #842 = IN32rr
  { 843,	0,	0,	0,	0,	"IN8", 0|(1<<MCID::UnmodeledSideEffects), 0xd8000001ULL, NULL, NULL, 0 },  // Inst #843 = IN8
  { 844,	1,	0,	0,	0,	"IN8ri", 0|(1<<MCID::UnmodeledSideEffects), 0x1c8004001ULL, NULL, ImplicitList5, OperandInfo2 },  // Inst #844 = IN8ri
  { 845,	0,	0,	0,	0,	"IN8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d8000001ULL, ImplicitList23, ImplicitList5, 0 },  // Inst #845 = IN8rr
  { 846,	5,	0,	0,	0,	"INC16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000058ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #846 = INC16m
  { 847,	2,	1,	0,	0,	"INC16r", 0|(1<<MCID::ConvertibleTo3Addr), 0x80000042ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #847 = INC16r
  { 848,	5,	0,	0,	0,	"INC32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #848 = INC32m
  { 849,	2,	1,	0,	0,	"INC32r", 0|(1<<MCID::ConvertibleTo3Addr), 0x80000002ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #849 = INC32r
  { 850,	5,	0,	0,	0,	"INC64_16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000058ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #850 = INC64_16m
  { 851,	2,	1,	0,	0,	"INC64_16r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe000050ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #851 = INC64_16r
  { 852,	5,	0,	0,	0,	"INC64_32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #852 = INC64_32m
  { 853,	2,	1,	0,	0,	"INC64_32r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe000010ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #853 = INC64_32r
  { 854,	5,	0,	0,	0,	"INC64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe002018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #854 = INC64m
  { 855,	2,	1,	0,	0,	"INC64r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe002010ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #855 = INC64r
  { 856,	5,	0,	0,	0,	"INC8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fc000018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #856 = INC8m
  { 857,	2,	1,	0,	0,	"INC8r", 0, 0x1fc000010ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #857 = INC8r
  { 858,	8,	1,	0,	0,	"INSERTPSrm", 0|(1<<MCID::MayLoad), 0x43804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #858 = INSERTPSrm
  { 859,	4,	1,	0,	0,	"INSERTPSrr", 0, 0x43804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #859 = INSERTPSrr
  { 860,	1,	0,	0,	0,	"INT", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x19a004001ULL, NULL, NULL, OperandInfo2 },  // Inst #860 = INT
  { 861,	0,	0,	0,	0,	"INT3", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x198000001ULL, NULL, NULL, 0 },  // Inst #861 = INT3
  { 862,	0,	0,	0,	0,	"INTO", 0|(1<<MCID::UnmodeledSideEffects), 0x19c000001ULL, ImplicitList1, NULL, 0 },  // Inst #862 = INTO
  { 863,	0,	0,	0,	0,	"INVD", 0|(1<<MCID::UnmodeledSideEffects), 0x10000101ULL, NULL, NULL, 0 },  // Inst #863 = INVD
  { 864,	0,	0,	0,	0,	"INVEPT", 0|(1<<MCID::UnmodeledSideEffects), 0x100000d41ULL, NULL, NULL, 0 },  // Inst #864 = INVEPT
  { 865,	5,	0,	0,	0,	"INVLPG", 0|(1<<MCID::UnmodeledSideEffects), 0x200011fULL, NULL, NULL, OperandInfo36 },  // Inst #865 = INVLPG
  { 866,	0,	0,	0,	0,	"INVVPID", 0|(1<<MCID::UnmodeledSideEffects), 0x102000d41ULL, NULL, NULL, 0 },  // Inst #866 = INVVPID
  { 867,	0,	0,	0,	0,	"IRET16", 0|(1<<MCID::UnmodeledSideEffects), 0x19e000041ULL, NULL, NULL, 0 },  // Inst #867 = IRET16
  { 868,	0,	0,	0,	0,	"IRET32", 0|(1<<MCID::UnmodeledSideEffects), 0x19e000001ULL, NULL, NULL, 0 },  // Inst #868 = IRET32
  { 869,	0,	0,	0,	0,	"IRET64", 0|(1<<MCID::UnmodeledSideEffects), 0x19e002001ULL, NULL, NULL, 0 },  // Inst #869 = IRET64
  { 870,	5,	0,	0,	0,	"ISTT_FP16m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1be000019ULL, NULL, NULL, OperandInfo36 },  // Inst #870 = ISTT_FP16m
  { 871,	5,	0,	0,	0,	"ISTT_FP32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b6000019ULL, NULL, NULL, OperandInfo36 },  // Inst #871 = ISTT_FP32m
  { 872,	5,	0,	0,	0,	"ISTT_FP64m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ba000019ULL, NULL, NULL, OperandInfo36 },  // Inst #872 = ISTT_FP64m
  { 873,	6,	0,	0,	0,	"ISTT_Fp16m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #873 = ISTT_Fp16m32
  { 874,	6,	0,	0,	0,	"ISTT_Fp16m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #874 = ISTT_Fp16m64
  { 875,	6,	0,	0,	0,	"ISTT_Fp16m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #875 = ISTT_Fp16m80
  { 876,	6,	0,	0,	0,	"ISTT_Fp32m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #876 = ISTT_Fp32m32
  { 877,	6,	0,	0,	0,	"ISTT_Fp32m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #877 = ISTT_Fp32m64
  { 878,	6,	0,	0,	0,	"ISTT_Fp32m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #878 = ISTT_Fp32m80
  { 879,	6,	0,	0,	0,	"ISTT_Fp64m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #879 = ISTT_Fp64m32
  { 880,	6,	0,	0,	0,	"ISTT_Fp64m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #880 = ISTT_Fp64m64
  { 881,	6,	0,	0,	0,	"ISTT_Fp64m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #881 = ISTT_Fp64m80
  { 882,	5,	0,	0,	0,	"IST_F16m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1be00001aULL, NULL, NULL, OperandInfo36 },  // Inst #882 = IST_F16m
  { 883,	5,	0,	0,	0,	"IST_F32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b600001aULL, NULL, NULL, OperandInfo36 },  // Inst #883 = IST_F32m
  { 884,	5,	0,	0,	0,	"IST_FP16m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1be00001bULL, NULL, NULL, OperandInfo36 },  // Inst #884 = IST_FP16m
  { 885,	5,	0,	0,	0,	"IST_FP32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b600001bULL, NULL, NULL, OperandInfo36 },  // Inst #885 = IST_FP32m
  { 886,	5,	0,	0,	0,	"IST_FP64m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1be00001fULL, NULL, NULL, OperandInfo36 },  // Inst #886 = IST_FP64m
  { 887,	6,	0,	0,	0,	"IST_Fp16m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #887 = IST_Fp16m32
  { 888,	6,	0,	0,	0,	"IST_Fp16m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #888 = IST_Fp16m64
  { 889,	6,	0,	0,	0,	"IST_Fp16m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #889 = IST_Fp16m80
  { 890,	6,	0,	0,	0,	"IST_Fp32m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #890 = IST_Fp32m32
  { 891,	6,	0,	0,	0,	"IST_Fp32m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #891 = IST_Fp32m64
  { 892,	6,	0,	0,	0,	"IST_Fp32m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #892 = IST_Fp32m80
  { 893,	6,	0,	0,	0,	"IST_Fp64m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #893 = IST_Fp64m32
  { 894,	6,	0,	0,	0,	"IST_Fp64m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #894 = IST_Fp64m64
  { 895,	6,	0,	0,	0,	"IST_Fp64m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #895 = IST_Fp64m80
  { 896,	8,	1,	0,	0,	"Int_CMPSDrm", 0|(1<<MCID::MayLoad), 0x184004b06ULL, NULL, NULL, OperandInfo58 },  // Inst #896 = Int_CMPSDrm
  { 897,	4,	1,	0,	0,	"Int_CMPSDrr", 0, 0x184004b05ULL, NULL, NULL, OperandInfo59 },  // Inst #897 = Int_CMPSDrr
  { 898,	8,	1,	0,	0,	"Int_CMPSSrm", 0|(1<<MCID::MayLoad), 0x184004c06ULL, NULL, NULL, OperandInfo58 },  // Inst #898 = Int_CMPSSrm
  { 899,	4,	1,	0,	0,	"Int_CMPSSrr", 0, 0x184004c05ULL, NULL, NULL, OperandInfo59 },  // Inst #899 = Int_CMPSSrr
  { 900,	6,	0,	0,	0,	"Int_COMISDrm", 0|(1<<MCID::MayLoad), 0x5f000146ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #900 = Int_COMISDrm
  { 901,	2,	0,	0,	0,	"Int_COMISDrr", 0, 0x5f000145ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #901 = Int_COMISDrr
  { 902,	6,	0,	0,	0,	"Int_COMISSrm", 0|(1<<MCID::MayLoad), 0x5e800106ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #902 = Int_COMISSrm
  { 903,	2,	0,	0,	0,	"Int_COMISSrr", 0, 0x5e800105ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #903 = Int_COMISSrr
  { 904,	6,	1,	0,	0,	"Int_CVTDQ2PDrm", 0|(1<<MCID::MayLoad), 0x1cc000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #904 = Int_CVTDQ2PDrm
  { 905,	2,	1,	0,	0,	"Int_CVTDQ2PDrr", 0, 0x1cc000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #905 = Int_CVTDQ2PDrr
  { 906,	6,	1,	0,	0,	"Int_CVTDQ2PSrm", 0|(1<<MCID::MayLoad), 0xb6000106ULL, NULL, NULL, OperandInfo45 },  // Inst #906 = Int_CVTDQ2PSrm
  { 907,	2,	1,	0,	0,	"Int_CVTDQ2PSrr", 0, 0xb6000105ULL, NULL, NULL, OperandInfo46 },  // Inst #907 = Int_CVTDQ2PSrr
  { 908,	6,	1,	0,	0,	"Int_CVTPD2DQrm", 0|(1<<MCID::MayLoad), 0x1cc000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #908 = Int_CVTPD2DQrm
  { 909,	2,	1,	0,	0,	"Int_CVTPD2DQrr", 0, 0x1cc000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #909 = Int_CVTPD2DQrr
  { 910,	6,	1,	0,	0,	"Int_CVTPD2PSrm", 0|(1<<MCID::MayLoad), 0xb5000146ULL, NULL, NULL, OperandInfo45 },  // Inst #910 = Int_CVTPD2PSrm
  { 911,	2,	1,	0,	0,	"Int_CVTPD2PSrr", 0, 0xb5000145ULL, NULL, NULL, OperandInfo46 },  // Inst #911 = Int_CVTPD2PSrr
  { 912,	6,	1,	0,	0,	"Int_CVTPS2DQrm", 0|(1<<MCID::MayLoad), 0xb7000146ULL, NULL, NULL, OperandInfo45 },  // Inst #912 = Int_CVTPS2DQrm
  { 913,	2,	1,	0,	0,	"Int_CVTPS2DQrr", 0, 0xb7000145ULL, NULL, NULL, OperandInfo46 },  // Inst #913 = Int_CVTPS2DQrr
  { 914,	6,	1,	0,	0,	"Int_CVTPS2PDrm", 0|(1<<MCID::MayLoad), 0xb4000106ULL, NULL, NULL, OperandInfo45 },  // Inst #914 = Int_CVTPS2PDrm
  { 915,	2,	1,	0,	0,	"Int_CVTPS2PDrr", 0, 0xb4000105ULL, NULL, NULL, OperandInfo46 },  // Inst #915 = Int_CVTPS2PDrr
  { 916,	7,	1,	0,	0,	"Int_CVTSD2SSrm", 0|(1<<MCID::MayLoad), 0xb4000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #916 = Int_CVTSD2SSrm
  { 917,	3,	1,	0,	0,	"Int_CVTSD2SSrr", 0, 0xb4000c05ULL, NULL, NULL, OperandInfo31 },  // Inst #917 = Int_CVTSD2SSrr
  { 918,	7,	1,	0,	0,	"Int_CVTSI2SD64rm", 0|(1<<MCID::MayLoad), 0x54002b06ULL, NULL, NULL, OperandInfo30 },  // Inst #918 = Int_CVTSI2SD64rm
  { 919,	3,	1,	0,	0,	"Int_CVTSI2SD64rr", 0, 0x54002b05ULL, NULL, NULL, OperandInfo139 },  // Inst #919 = Int_CVTSI2SD64rr
  { 920,	7,	1,	0,	0,	"Int_CVTSI2SDrm", 0|(1<<MCID::MayLoad), 0x54000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #920 = Int_CVTSI2SDrm
  { 921,	3,	1,	0,	0,	"Int_CVTSI2SDrr", 0, 0x54000b05ULL, NULL, NULL, OperandInfo140 },  // Inst #921 = Int_CVTSI2SDrr
  { 922,	7,	1,	0,	0,	"Int_CVTSI2SS64rm", 0|(1<<MCID::MayLoad), 0x54002c06ULL, NULL, NULL, OperandInfo30 },  // Inst #922 = Int_CVTSI2SS64rm
  { 923,	3,	1,	0,	0,	"Int_CVTSI2SS64rr", 0, 0x54002c05ULL, NULL, NULL, OperandInfo139 },  // Inst #923 = Int_CVTSI2SS64rr
  { 924,	7,	1,	0,	0,	"Int_CVTSI2SSrm", 0|(1<<MCID::MayLoad), 0x54000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #924 = Int_CVTSI2SSrm
  { 925,	3,	1,	0,	0,	"Int_CVTSI2SSrr", 0, 0x54000c05ULL, NULL, NULL, OperandInfo140 },  // Inst #925 = Int_CVTSI2SSrr
  { 926,	7,	1,	0,	0,	"Int_CVTSS2SDrm", 0|(1<<MCID::MayLoad), 0xb4000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #926 = Int_CVTSS2SDrm
  { 927,	3,	1,	0,	0,	"Int_CVTSS2SDrr", 0, 0xb4000c05ULL, NULL, NULL, OperandInfo31 },  // Inst #927 = Int_CVTSS2SDrr
  { 928,	6,	1,	0,	0,	"Int_CVTTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x58002b06ULL, NULL, NULL, OperandInfo62 },  // Inst #928 = Int_CVTTSD2SI64rm
  { 929,	2,	1,	0,	0,	"Int_CVTTSD2SI64rr", 0, 0x58002b05ULL, NULL, NULL, OperandInfo100 },  // Inst #929 = Int_CVTTSD2SI64rr
  { 930,	6,	1,	0,	0,	"Int_CVTTSD2SIrm", 0|(1<<MCID::MayLoad), 0x58000b06ULL, NULL, NULL, OperandInfo60 },  // Inst #930 = Int_CVTTSD2SIrm
  { 931,	2,	1,	0,	0,	"Int_CVTTSD2SIrr", 0, 0x58000b05ULL, NULL, NULL, OperandInfo101 },  // Inst #931 = Int_CVTTSD2SIrr
  { 932,	6,	1,	0,	0,	"Int_CVTTSS2SI64rm", 0|(1<<MCID::MayLoad), 0x58002c06ULL, NULL, NULL, OperandInfo62 },  // Inst #932 = Int_CVTTSS2SI64rm
  { 933,	2,	1,	0,	0,	"Int_CVTTSS2SI64rr", 0, 0x58002c05ULL, NULL, NULL, OperandInfo100 },  // Inst #933 = Int_CVTTSS2SI64rr
  { 934,	6,	1,	0,	0,	"Int_CVTTSS2SIrm", 0|(1<<MCID::MayLoad), 0x58000c06ULL, NULL, NULL, OperandInfo60 },  // Inst #934 = Int_CVTTSS2SIrm
  { 935,	2,	1,	0,	0,	"Int_CVTTSS2SIrr", 0, 0x58000c05ULL, NULL, NULL, OperandInfo101 },  // Inst #935 = Int_CVTTSS2SIrr
  { 936,	0,	0,	0,	0,	"Int_MemBarrier", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #936 = Int_MemBarrier
  { 937,	1,	0,	0,	0,	"Int_MemBarrierNoSSE64", 0|(1<<MCID::UnmodeledSideEffects), 0x12102011ULL, NULL, ImplicitList6, OperandInfo70 },  // Inst #937 = Int_MemBarrierNoSSE64
  { 938,	6,	0,	0,	0,	"Int_UCOMISDrm", 0|(1<<MCID::MayLoad), 0x5d000146ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #938 = Int_UCOMISDrm
  { 939,	2,	0,	0,	0,	"Int_UCOMISDrr", 0, 0x5d000145ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #939 = Int_UCOMISDrr
  { 940,	6,	0,	0,	0,	"Int_UCOMISSrm", 0|(1<<MCID::MayLoad), 0x5c800106ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #940 = Int_UCOMISSrm
  { 941,	2,	0,	0,	0,	"Int_UCOMISSrr", 0, 0x5c800105ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #941 = Int_UCOMISSrr
  { 942,	8,	1,	0,	0,	"Int_VCMPSDrm", 0|(1<<MCID::MayLoad), 0xb84004b06ULL, NULL, NULL, OperandInfo141 },  // Inst #942 = Int_VCMPSDrm
  { 943,	4,	1,	0,	0,	"Int_VCMPSDrr", 0, 0xb84004b05ULL, NULL, NULL, OperandInfo83 },  // Inst #943 = Int_VCMPSDrr
  { 944,	8,	1,	0,	0,	"Int_VCMPSSrm", 0|(1<<MCID::MayLoad), 0xb84004c06ULL, NULL, NULL, OperandInfo141 },  // Inst #944 = Int_VCMPSSrm
  { 945,	4,	1,	0,	0,	"Int_VCMPSSrr", 0, 0xb84004c05ULL, NULL, NULL, OperandInfo83 },  // Inst #945 = Int_VCMPSSrr
  { 946,	6,	0,	0,	0,	"Int_VCOMISDrm", 0|(1<<MCID::MayLoad), 0x25f000046ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #946 = Int_VCOMISDrm
  { 947,	2,	0,	0,	0,	"Int_VCOMISDrr", 0, 0x25f000045ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #947 = Int_VCOMISDrr
  { 948,	6,	0,	0,	0,	"Int_VCOMISSrm", 0|(1<<MCID::MayLoad), 0x25e800006ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #948 = Int_VCOMISSrm
  { 949,	2,	0,	0,	0,	"Int_VCOMISSrr", 0, 0x25e800005ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #949 = Int_VCOMISSrr
  { 950,	6,	1,	0,	0,	"Int_VCVTDQ2PDrm", 0|(1<<MCID::MayLoad), 0x3cc000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #950 = Int_VCVTDQ2PDrm
  { 951,	2,	1,	0,	0,	"Int_VCVTDQ2PDrr", 0, 0x3cc000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #951 = Int_VCVTDQ2PDrr
  { 952,	6,	1,	0,	0,	"Int_VCVTDQ2PSrm", 0|(1<<MCID::MayLoad), 0x2b6000106ULL, NULL, NULL, OperandInfo45 },  // Inst #952 = Int_VCVTDQ2PSrm
  { 953,	2,	1,	0,	0,	"Int_VCVTDQ2PSrr", 0, 0x2b6000105ULL, NULL, NULL, OperandInfo46 },  // Inst #953 = Int_VCVTDQ2PSrr
  { 954,	6,	1,	0,	0,	"Int_VCVTPD2DQrm", 0|(1<<MCID::MayLoad), 0x3cc000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #954 = Int_VCVTPD2DQrm
  { 955,	2,	1,	0,	0,	"Int_VCVTPD2DQrr", 0, 0x3cc000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #955 = Int_VCVTPD2DQrr
  { 956,	6,	1,	0,	0,	"Int_VCVTPD2PSrm", 0|(1<<MCID::MayLoad), 0xb5000146ULL, NULL, NULL, OperandInfo45 },  // Inst #956 = Int_VCVTPD2PSrm
  { 957,	2,	1,	0,	0,	"Int_VCVTPD2PSrr", 0, 0xb5000145ULL, NULL, NULL, OperandInfo46 },  // Inst #957 = Int_VCVTPD2PSrr
  { 958,	6,	1,	0,	0,	"Int_VCVTPS2DQrm", 0|(1<<MCID::MayLoad), 0x2b7000146ULL, NULL, NULL, OperandInfo45 },  // Inst #958 = Int_VCVTPS2DQrm
  { 959,	2,	1,	0,	0,	"Int_VCVTPS2DQrr", 0, 0x2b7000145ULL, NULL, NULL, OperandInfo46 },  // Inst #959 = Int_VCVTPS2DQrr
  { 960,	6,	1,	0,	0,	"Int_VCVTPS2PDrm", 0|(1<<MCID::MayLoad), 0x2b4000006ULL, NULL, NULL, OperandInfo45 },  // Inst #960 = Int_VCVTPS2PDrm
  { 961,	2,	1,	0,	0,	"Int_VCVTPS2PDrr", 0, 0x2b4000005ULL, NULL, NULL, OperandInfo46 },  // Inst #961 = Int_VCVTPS2PDrr
  { 962,	6,	1,	0,	0,	"Int_VCVTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x65a000b06ULL, NULL, NULL, OperandInfo62 },  // Inst #962 = Int_VCVTSD2SI64rm
  { 963,	2,	1,	0,	0,	"Int_VCVTSD2SI64rr", 0, 0x65a000b05ULL, NULL, NULL, OperandInfo100 },  // Inst #963 = Int_VCVTSD2SI64rr
  { 964,	6,	1,	0,	0,	"Int_VCVTSD2SIrm", 0|(1<<MCID::MayLoad), 0x25a000b06ULL, NULL, NULL, OperandInfo60 },  // Inst #964 = Int_VCVTSD2SIrm
  { 965,	2,	1,	0,	0,	"Int_VCVTSD2SIrr", 0, 0x25a000b05ULL, NULL, NULL, OperandInfo101 },  // Inst #965 = Int_VCVTSD2SIrr
  { 966,	7,	1,	0,	0,	"Int_VCVTSD2SSrm", 0|(1<<MCID::MayLoad), 0xab4000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #966 = Int_VCVTSD2SSrm
  { 967,	3,	1,	0,	0,	"Int_VCVTSD2SSrr", 0, 0xab4000c05ULL, NULL, NULL, OperandInfo143 },  // Inst #967 = Int_VCVTSD2SSrr
  { 968,	7,	1,	0,	0,	"Int_VCVTSI2SD64rm", 0|(1<<MCID::MayLoad), 0xe54000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #968 = Int_VCVTSI2SD64rm
  { 969,	3,	1,	0,	0,	"Int_VCVTSI2SD64rr", 0, 0xe54000b05ULL, NULL, NULL, OperandInfo144 },  // Inst #969 = Int_VCVTSI2SD64rr
  { 970,	7,	1,	0,	0,	"Int_VCVTSI2SDrm", 0|(1<<MCID::MayLoad), 0xa54000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #970 = Int_VCVTSI2SDrm
  { 971,	3,	1,	0,	0,	"Int_VCVTSI2SDrr", 0, 0xa54000b05ULL, NULL, NULL, OperandInfo145 },  // Inst #971 = Int_VCVTSI2SDrr
  { 972,	7,	1,	0,	0,	"Int_VCVTSI2SS64rm", 0|(1<<MCID::MayLoad), 0xe54000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #972 = Int_VCVTSI2SS64rm
  { 973,	3,	1,	0,	0,	"Int_VCVTSI2SS64rr", 0, 0xe54000c05ULL, NULL, NULL, OperandInfo144 },  // Inst #973 = Int_VCVTSI2SS64rr
  { 974,	7,	1,	0,	0,	"Int_VCVTSI2SSrm", 0|(1<<MCID::MayLoad), 0xa54000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #974 = Int_VCVTSI2SSrm
  { 975,	3,	1,	0,	0,	"Int_VCVTSI2SSrr", 0, 0xa54000c05ULL, NULL, NULL, OperandInfo145 },  // Inst #975 = Int_VCVTSI2SSrr
  { 976,	7,	1,	0,	0,	"Int_VCVTSS2SDrm", 0|(1<<MCID::MayLoad), 0xab4000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #976 = Int_VCVTSS2SDrm
  { 977,	3,	1,	0,	0,	"Int_VCVTSS2SDrr", 0, 0xab4000c05ULL, NULL, NULL, OperandInfo143 },  // Inst #977 = Int_VCVTSS2SDrr
  { 978,	6,	1,	0,	0,	"Int_VCVTTPD2DQrm", 0|(1<<MCID::MayLoad), 0x3cd000146ULL, NULL, NULL, OperandInfo45 },  // Inst #978 = Int_VCVTTPD2DQrm
  { 979,	2,	1,	0,	0,	"Int_VCVTTPD2DQrr", 0, 0x3cd000145ULL, NULL, NULL, OperandInfo46 },  // Inst #979 = Int_VCVTTPD2DQrr
  { 980,	6,	1,	0,	0,	"Int_VCVTTPS2DQrm", 0|(1<<MCID::MayLoad), 0x2b6000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #980 = Int_VCVTTPS2DQrm
  { 981,	2,	1,	0,	0,	"Int_VCVTTPS2DQrr", 0, 0x2b6000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #981 = Int_VCVTTPS2DQrr
  { 982,	6,	1,	0,	0,	"Int_VCVTTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x658000b06ULL, NULL, NULL, OperandInfo62 },  // Inst #982 = Int_VCVTTSD2SI64rm
  { 983,	2,	1,	0,	0,	"Int_VCVTTSD2SI64rr", 0, 0x658000b05ULL, NULL, NULL, OperandInfo100 },  // Inst #983 = Int_VCVTTSD2SI64rr
  { 984,	6,	1,	0,	0,	"Int_VCVTTSD2SIrm", 0|(1<<MCID::MayLoad), 0x258000b06ULL, NULL, NULL, OperandInfo60 },  // Inst #984 = Int_VCVTTSD2SIrm
  { 985,	2,	1,	0,	0,	"Int_VCVTTSD2SIrr", 0, 0x258000b05ULL, NULL, NULL, OperandInfo101 },  // Inst #985 = Int_VCVTTSD2SIrr
  { 986,	6,	1,	0,	0,	"Int_VCVTTSS2SI64rm", 0|(1<<MCID::MayLoad), 0x658000c06ULL, NULL, NULL, OperandInfo62 },  // Inst #986 = Int_VCVTTSS2SI64rm
  { 987,	2,	1,	0,	0,	"Int_VCVTTSS2SI64rr", 0, 0x658000c05ULL, NULL, NULL, OperandInfo100 },  // Inst #987 = Int_VCVTTSS2SI64rr
  { 988,	6,	1,	0,	0,	"Int_VCVTTSS2SIrm", 0|(1<<MCID::MayLoad), 0x258000c06ULL, NULL, NULL, OperandInfo60 },  // Inst #988 = Int_VCVTTSS2SIrm
  { 989,	2,	1,	0,	0,	"Int_VCVTTSS2SIrr", 0, 0x258000c05ULL, NULL, NULL, OperandInfo101 },  // Inst #989 = Int_VCVTTSS2SIrr
  { 990,	6,	0,	0,	0,	"Int_VUCOMISDrm", 0|(1<<MCID::MayLoad), 0x25d000046ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #990 = Int_VUCOMISDrm
  { 991,	2,	0,	0,	0,	"Int_VUCOMISDrr", 0, 0x25d000045ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #991 = Int_VUCOMISDrr
  { 992,	6,	0,	0,	0,	"Int_VUCOMISSrm", 0|(1<<MCID::MayLoad), 0x25c800006ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #992 = Int_VUCOMISSrm
  { 993,	2,	0,	0,	0,	"Int_VUCOMISSrr", 0, 0x25c800005ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #993 = Int_VUCOMISSrr
  { 994,	1,	0,	0,	0,	"JAE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe6008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #994 = JAE_1
  { 995,	1,	0,	0,	0,	"JAE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x106018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #995 = JAE_4
  { 996,	1,	0,	0,	0,	"JA_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xee008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #996 = JA_1
  { 997,	1,	0,	0,	0,	"JA_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x10e018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #997 = JA_4
  { 998,	1,	0,	0,	0,	"JBE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xec008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #998 = JBE_1
  { 999,	1,	0,	0,	0,	"JBE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x10c018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #999 = JBE_4
  { 1000,	1,	0,	0,	0,	"JB_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe4008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1000 = JB_1
  { 1001,	1,	0,	0,	0,	"JB_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x104018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1001 = JB_4
  { 1002,	1,	0,	0,	0,	"JCXZ", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1c6008081ULL, ImplicitList24, NULL, OperandInfo71 },  // Inst #1002 = JCXZ
  { 1003,	1,	0,	0,	0,	"JECXZ_32", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1c6008001ULL, ImplicitList25, NULL, OperandInfo71 },  // Inst #1003 = JECXZ_32
  { 1004,	1,	0,	0,	0,	"JECXZ_64", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1c6008081ULL, ImplicitList25, NULL, OperandInfo71 },  // Inst #1004 = JECXZ_64
  { 1005,	1,	0,	0,	0,	"JE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe8008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1005 = JE_1
  { 1006,	1,	0,	0,	0,	"JE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x108018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1006 = JE_4
  { 1007,	1,	0,	0,	0,	"JGE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xfa008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1007 = JGE_1
  { 1008,	1,	0,	0,	0,	"JGE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x11a018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1008 = JGE_4
  { 1009,	1,	0,	0,	0,	"JG_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xfe008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1009 = JG_1
  { 1010,	1,	0,	0,	0,	"JG_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x11e018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1010 = JG_4
  { 1011,	1,	0,	0,	0,	"JLE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xfc008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1011 = JLE_1
  { 1012,	1,	0,	0,	0,	"JLE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x11c018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1012 = JLE_4
  { 1013,	1,	0,	0,	0,	"JL_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf8008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1013 = JL_1
  { 1014,	1,	0,	0,	0,	"JL_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x118018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1014 = JL_4
  { 1015,	5,	0,	0,	0,	"JMP32m", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0x1fe00001cULL, NULL, NULL, OperandInfo36 },  // Inst #1015 = JMP32m
  { 1016,	1,	0,	0,	0,	"JMP32r", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x1fe000014ULL, NULL, NULL, OperandInfo69 },  // Inst #1016 = JMP32r
  { 1017,	5,	0,	0,	0,	"JMP64m", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0x1fe00001cULL, NULL, NULL, OperandInfo36 },  // Inst #1017 = JMP64m
  { 1018,	1,	0,	0,	0,	"JMP64pcrel32", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1d2000001ULL, NULL, NULL, OperandInfo71 },  // Inst #1018 = JMP64pcrel32
  { 1019,	1,	0,	0,	0,	"JMP64r", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x1fe000014ULL, NULL, NULL, OperandInfo70 },  // Inst #1019 = JMP64r
  { 1020,	1,	0,	0,	0,	"JMP_1", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1d6008001ULL, NULL, NULL, OperandInfo71 },  // Inst #1020 = JMP_1
  { 1021,	1,	0,	0,	0,	"JMP_4", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x1d2018001ULL, NULL, NULL, OperandInfo71 },  // Inst #1021 = JMP_4
  { 1022,	1,	0,	0,	0,	"JNE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xea008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1022 = JNE_1
  { 1023,	1,	0,	0,	0,	"JNE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x10a018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1023 = JNE_4
  { 1024,	1,	0,	0,	0,	"JNO_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe2008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1024 = JNO_1
  { 1025,	1,	0,	0,	0,	"JNO_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x102018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1025 = JNO_4
  { 1026,	1,	0,	0,	0,	"JNP_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf6008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1026 = JNP_1
  { 1027,	1,	0,	0,	0,	"JNP_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x116018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1027 = JNP_4
  { 1028,	1,	0,	0,	0,	"JNS_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf2008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1028 = JNS_1
  { 1029,	1,	0,	0,	0,	"JNS_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x112018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1029 = JNS_4
  { 1030,	1,	0,	0,	0,	"JO_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe0008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1030 = JO_1
  { 1031,	1,	0,	0,	0,	"JO_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x100018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1031 = JO_4
  { 1032,	1,	0,	0,	0,	"JP_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf4008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1032 = JP_1
  { 1033,	1,	0,	0,	0,	"JP_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x114018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1033 = JP_4
  { 1034,	1,	0,	0,	0,	"JRCXZ", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1c6008001ULL, ImplicitList26, NULL, OperandInfo71 },  // Inst #1034 = JRCXZ
  { 1035,	1,	0,	0,	0,	"JS_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf0008001ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1035 = JS_1
  { 1036,	1,	0,	0,	0,	"JS_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x110018101ULL, ImplicitList1, NULL, OperandInfo71 },  // Inst #1036 = JS_4
  { 1037,	0,	0,	0,	0,	"LAHF", 0, 0x13e000001ULL, ImplicitList1, ImplicitList27, 0 },  // Inst #1037 = LAHF
  { 1038,	6,	1,	0,	0,	"LAR16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x4000146ULL, NULL, NULL, OperandInfo49 },  // Inst #1038 = LAR16rm
  { 1039,	2,	1,	0,	0,	"LAR16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x4000145ULL, NULL, NULL, OperandInfo50 },  // Inst #1039 = LAR16rr
  { 1040,	6,	1,	0,	0,	"LAR32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x4000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1040 = LAR32rm
  { 1041,	2,	1,	0,	0,	"LAR32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x4000105ULL, NULL, NULL, OperandInfo61 },  // Inst #1041 = LAR32rr
  { 1042,	6,	1,	0,	0,	"LAR64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x4002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1042 = LAR64rm
  { 1043,	2,	1,	0,	0,	"LAR64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x4002105ULL, NULL, NULL, OperandInfo146 },  // Inst #1043 = LAR64rr
  { 1044,	6,	0,	0,	0,	"LCMPXCHG16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x162100144ULL, ImplicitList2, ImplicitList28, OperandInfo12 },  // Inst #1044 = LCMPXCHG16
  { 1045,	6,	0,	0,	0,	"LCMPXCHG32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x162100104ULL, ImplicitList3, ImplicitList29, OperandInfo16 },  // Inst #1045 = LCMPXCHG32
  { 1046,	6,	0,	0,	0,	"LCMPXCHG64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x162102104ULL, ImplicitList4, ImplicitList30, OperandInfo21 },  // Inst #1046 = LCMPXCHG64
  { 1047,	6,	0,	0,	0,	"LCMPXCHG8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x160100104ULL, ImplicitList5, ImplicitList31, OperandInfo26 },  // Inst #1047 = LCMPXCHG8
  { 1048,	5,	0,	0,	0,	"LCMPXCHG8B", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18e100119ULL, ImplicitList10, ImplicitList18, OperandInfo36 },  // Inst #1048 = LCMPXCHG8B
  { 1049,	6,	1,	0,	0,	"LDDQUrm", 0|(1<<MCID::MayLoad), 0x1e1000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #1049 = LDDQUrm
  { 1050,	5,	0,	0,	0,	"LDMXCSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c80011aULL, NULL, NULL, OperandInfo36 },  // Inst #1050 = LDMXCSR
  { 1051,	6,	1,	0,	0,	"LDS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x18a000046ULL, NULL, NULL, OperandInfo49 },  // Inst #1051 = LDS16rm
  { 1052,	6,	1,	0,	0,	"LDS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x18a000006ULL, NULL, NULL, OperandInfo60 },  // Inst #1052 = LDS32rm
  { 1053,	0,	0,	0,	0,	"LD_F0", 0|(1<<MCID::UnmodeledSideEffects), 0x1dc000401ULL, NULL, NULL, 0 },  // Inst #1053 = LD_F0
  { 1054,	0,	0,	0,	0,	"LD_F1", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000401ULL, NULL, NULL, 0 },  // Inst #1054 = LD_F1
  { 1055,	5,	0,	0,	0,	"LD_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b2000018ULL, NULL, NULL, OperandInfo36 },  // Inst #1055 = LD_F32m
  { 1056,	5,	0,	0,	0,	"LD_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ba000018ULL, NULL, NULL, OperandInfo36 },  // Inst #1056 = LD_F64m
  { 1057,	5,	0,	0,	0,	"LD_F80m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b600001dULL, NULL, NULL, OperandInfo36 },  // Inst #1057 = LD_F80m
  { 1058,	1,	1,	0,	0,	"LD_Fp032", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo147 },  // Inst #1058 = LD_Fp032
  { 1059,	1,	1,	0,	0,	"LD_Fp064", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo148 },  // Inst #1059 = LD_Fp064
  { 1060,	1,	1,	0,	0,	"LD_Fp080", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo123 },  // Inst #1060 = LD_Fp080
  { 1061,	1,	1,	0,	0,	"LD_Fp132", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo147 },  // Inst #1061 = LD_Fp132
  { 1062,	1,	1,	0,	0,	"LD_Fp164", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo148 },  // Inst #1062 = LD_Fp164
  { 1063,	1,	1,	0,	0,	"LD_Fp180", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo123 },  // Inst #1063 = LD_Fp180
  { 1064,	6,	1,	0,	0,	"LD_Fp32m", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo128 },  // Inst #1064 = LD_Fp32m
  { 1065,	6,	1,	0,	0,	"LD_Fp32m64", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo129 },  // Inst #1065 = LD_Fp32m64
  { 1066,	6,	1,	0,	0,	"LD_Fp32m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo130 },  // Inst #1066 = LD_Fp32m80
  { 1067,	6,	1,	0,	0,	"LD_Fp64m", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo129 },  // Inst #1067 = LD_Fp64m
  { 1068,	6,	1,	0,	0,	"LD_Fp64m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo130 },  // Inst #1068 = LD_Fp64m80
  { 1069,	6,	1,	0,	0,	"LD_Fp80m", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo130 },  // Inst #1069 = LD_Fp80m
  { 1070,	1,	0,	0,	0,	"LD_Frr", 0|(1<<MCID::UnmodeledSideEffects), 0x180000402ULL, NULL, NULL, OperandInfo37 },  // Inst #1070 = LD_Frr
  { 1071,	6,	1,	0,	0,	"LEA16r", 0, 0x11a000046ULL, NULL, NULL, OperandInfo49 },  // Inst #1071 = LEA16r
  { 1072,	6,	1,	0,	0,	"LEA32r", 0|(1<<MCID::Rematerializable), 0x11a000006ULL, NULL, NULL, OperandInfo60 },  // Inst #1072 = LEA32r
  { 1073,	6,	1,	0,	0,	"LEA64_32r", 0, 0x11a000006ULL, NULL, NULL, OperandInfo149 },  // Inst #1073 = LEA64_32r
  { 1074,	6,	1,	0,	0,	"LEA64r", 0|(1<<MCID::Rematerializable), 0x11a002006ULL, NULL, NULL, OperandInfo62 },  // Inst #1074 = LEA64r
  { 1075,	0,	0,	0,	0,	"LEAVE", 0|(1<<MCID::MayLoad), 0x192000001ULL, ImplicitList32, ImplicitList32, 0 },  // Inst #1075 = LEAVE
  { 1076,	0,	0,	0,	0,	"LEAVE64", 0|(1<<MCID::MayLoad), 0x192000001ULL, ImplicitList33, ImplicitList33, 0 },  // Inst #1076 = LEAVE64
  { 1077,	6,	1,	0,	0,	"LES16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x188000046ULL, NULL, NULL, OperandInfo49 },  // Inst #1077 = LES16rm
  { 1078,	6,	1,	0,	0,	"LES32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x188000006ULL, NULL, NULL, OperandInfo60 },  // Inst #1078 = LES32rm
  { 1079,	0,	0,	0,	0,	"LFENCE", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c000127ULL, NULL, NULL, 0 },  // Inst #1079 = LFENCE
  { 1080,	6,	1,	0,	0,	"LFS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x168000146ULL, NULL, NULL, OperandInfo49 },  // Inst #1080 = LFS16rm
  { 1081,	6,	1,	0,	0,	"LFS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x168000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1081 = LFS32rm
  { 1082,	6,	1,	0,	0,	"LFS64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x168002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1082 = LFS64rm
  { 1083,	5,	0,	0,	0,	"LGDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x200015aULL, NULL, NULL, OperandInfo36 },  // Inst #1083 = LGDT16m
  { 1084,	5,	0,	0,	0,	"LGDTm", 0|(1<<MCID::UnmodeledSideEffects), 0x200011aULL, NULL, NULL, OperandInfo36 },  // Inst #1084 = LGDTm
  { 1085,	6,	1,	0,	0,	"LGS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x16a000146ULL, NULL, NULL, OperandInfo49 },  // Inst #1085 = LGS16rm
  { 1086,	6,	1,	0,	0,	"LGS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x16a000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1086 = LGS32rm
  { 1087,	6,	1,	0,	0,	"LGS64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x16a002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1087 = LGS64rm
  { 1088,	5,	0,	0,	0,	"LIDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x200015bULL, NULL, NULL, OperandInfo36 },  // Inst #1088 = LIDT16m
  { 1089,	5,	0,	0,	0,	"LIDTm", 0|(1<<MCID::UnmodeledSideEffects), 0x200011bULL, NULL, NULL, OperandInfo36 },  // Inst #1089 = LIDTm
  { 1090,	5,	0,	0,	0,	"LLDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x11aULL, NULL, NULL, OperandInfo36 },  // Inst #1090 = LLDT16m
  { 1091,	1,	0,	0,	0,	"LLDT16r", 0|(1<<MCID::UnmodeledSideEffects), 0x112ULL, NULL, NULL, OperandInfo116 },  // Inst #1091 = LLDT16r
  { 1092,	5,	0,	0,	0,	"LMSW16m", 0|(1<<MCID::UnmodeledSideEffects), 0x200011eULL, NULL, NULL, OperandInfo36 },  // Inst #1092 = LMSW16m
  { 1093,	1,	0,	0,	0,	"LMSW16r", 0|(1<<MCID::UnmodeledSideEffects), 0x2000116ULL, NULL, NULL, OperandInfo116 },  // Inst #1093 = LMSW16r
  { 1094,	6,	0,	0,	0,	"LOCK_ADD16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1094 = LOCK_ADD16mi
  { 1095,	6,	0,	0,	0,	"LOCK_ADD16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106104018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1095 = LOCK_ADD16mi8
  { 1096,	6,	0,	0,	0,	"LOCK_ADD16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2100044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #1096 = LOCK_ADD16mr
  { 1097,	6,	0,	0,	0,	"LOCK_ADD32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x102114018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1097 = LOCK_ADD32mi
  { 1098,	6,	0,	0,	0,	"LOCK_ADD32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106104018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1098 = LOCK_ADD32mi8
  { 1099,	6,	0,	0,	0,	"LOCK_ADD32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2100004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1099 = LOCK_ADD32mr
  { 1100,	6,	0,	0,	0,	"LOCK_ADD64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x102116018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1100 = LOCK_ADD64mi32
  { 1101,	6,	0,	0,	0,	"LOCK_ADD64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106106018ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1101 = LOCK_ADD64mi8
  { 1102,	6,	0,	0,	0,	"LOCK_ADD64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2102004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #1102 = LOCK_ADD64mr
  { 1103,	6,	0,	0,	0,	"LOCK_ADD8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100104018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1103 = LOCK_ADD8mi
  { 1104,	6,	0,	0,	0,	"LOCK_ADD8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #1104 = LOCK_ADD8mr
  { 1105,	6,	0,	0,	0,	"LOCK_AND16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c01cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1105 = LOCK_AND16mi
  { 1106,	6,	0,	0,	0,	"LOCK_AND16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1106 = LOCK_AND16mi8
  { 1107,	6,	0,	0,	0,	"LOCK_AND16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x42100044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #1107 = LOCK_AND16mr
  { 1108,	6,	0,	0,	0,	"LOCK_AND32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1108 = LOCK_AND32mi
  { 1109,	6,	0,	0,	0,	"LOCK_AND32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1109 = LOCK_AND32mi8
  { 1110,	6,	0,	0,	0,	"LOCK_AND32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x42100004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1110 = LOCK_AND32mr
  { 1111,	6,	0,	0,	0,	"LOCK_AND64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211601cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1111 = LOCK_AND64mi32
  { 1112,	6,	0,	0,	0,	"LOCK_AND64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610601cULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1112 = LOCK_AND64mi8
  { 1113,	6,	0,	0,	0,	"LOCK_AND64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x42102004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #1113 = LOCK_AND64mr
  { 1114,	6,	0,	0,	0,	"LOCK_AND8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10010401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1114 = LOCK_AND8mi
  { 1115,	6,	0,	0,	0,	"LOCK_AND8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x40100004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #1115 = LOCK_AND8mr
  { 1116,	5,	0,	0,	0,	"LOCK_DEC16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe100059ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1116 = LOCK_DEC16m
  { 1117,	5,	0,	0,	0,	"LOCK_DEC32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe100019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1117 = LOCK_DEC32m
  { 1118,	5,	0,	0,	0,	"LOCK_DEC64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe102019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1118 = LOCK_DEC64m
  { 1119,	5,	0,	0,	0,	"LOCK_DEC8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fc100019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1119 = LOCK_DEC8m
  { 1120,	5,	0,	0,	0,	"LOCK_INC16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe100058ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1120 = LOCK_INC16m
  { 1121,	5,	0,	0,	0,	"LOCK_INC32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe100018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1121 = LOCK_INC32m
  { 1122,	5,	0,	0,	0,	"LOCK_INC64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe102018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1122 = LOCK_INC64m
  { 1123,	5,	0,	0,	0,	"LOCK_INC8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fc100018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1123 = LOCK_INC8m
  { 1124,	6,	0,	0,	0,	"LOCK_OR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1124 = LOCK_OR16mi
  { 1125,	6,	0,	0,	0,	"LOCK_OR16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106104019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1125 = LOCK_OR16mi8
  { 1126,	6,	0,	0,	0,	"LOCK_OR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x12100044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #1126 = LOCK_OR16mr
  { 1127,	6,	0,	0,	0,	"LOCK_OR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x102114019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1127 = LOCK_OR32mi
  { 1128,	6,	0,	0,	0,	"LOCK_OR32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106104019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1128 = LOCK_OR32mi8
  { 1129,	6,	0,	0,	0,	"LOCK_OR32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x12100004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1129 = LOCK_OR32mr
  { 1130,	6,	0,	0,	0,	"LOCK_OR64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x102116019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1130 = LOCK_OR64mi32
  { 1131,	6,	0,	0,	0,	"LOCK_OR64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106106019ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1131 = LOCK_OR64mi8
  { 1132,	6,	0,	0,	0,	"LOCK_OR64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x12102004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #1132 = LOCK_OR64mr
  { 1133,	6,	0,	0,	0,	"LOCK_OR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100104019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1133 = LOCK_OR8mi
  { 1134,	6,	0,	0,	0,	"LOCK_OR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10100004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #1134 = LOCK_OR8mr
  { 1135,	0,	0,	0,	0,	"LOCK_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000001ULL, NULL, NULL, 0 },  // Inst #1135 = LOCK_PREFIX
  { 1136,	6,	0,	0,	0,	"LOCK_SUB16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c01dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1136 = LOCK_SUB16mi
  { 1137,	6,	0,	0,	0,	"LOCK_SUB16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1137 = LOCK_SUB16mi8
  { 1138,	6,	0,	0,	0,	"LOCK_SUB16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x52100044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #1138 = LOCK_SUB16mr
  { 1139,	6,	0,	0,	0,	"LOCK_SUB32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1139 = LOCK_SUB32mi
  { 1140,	6,	0,	0,	0,	"LOCK_SUB32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1140 = LOCK_SUB32mi8
  { 1141,	6,	0,	0,	0,	"LOCK_SUB32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x52100004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1141 = LOCK_SUB32mr
  { 1142,	6,	0,	0,	0,	"LOCK_SUB64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211601dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1142 = LOCK_SUB64mi32
  { 1143,	6,	0,	0,	0,	"LOCK_SUB64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610601dULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1143 = LOCK_SUB64mi8
  { 1144,	6,	0,	0,	0,	"LOCK_SUB64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x52102004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #1144 = LOCK_SUB64mr
  { 1145,	6,	0,	0,	0,	"LOCK_SUB8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10010401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1145 = LOCK_SUB8mi
  { 1146,	6,	0,	0,	0,	"LOCK_SUB8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x50100004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #1146 = LOCK_SUB8mr
  { 1147,	6,	0,	0,	0,	"LOCK_XOR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c01eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1147 = LOCK_XOR16mi
  { 1148,	6,	0,	0,	0,	"LOCK_XOR16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1148 = LOCK_XOR16mi8
  { 1149,	6,	0,	0,	0,	"LOCK_XOR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x62100044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #1149 = LOCK_XOR16mr
  { 1150,	6,	0,	0,	0,	"LOCK_XOR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211401eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1150 = LOCK_XOR32mi
  { 1151,	6,	0,	0,	0,	"LOCK_XOR32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1151 = LOCK_XOR32mi8
  { 1152,	6,	0,	0,	0,	"LOCK_XOR32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x62100004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1152 = LOCK_XOR32mr
  { 1153,	6,	0,	0,	0,	"LOCK_XOR64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211601eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1153 = LOCK_XOR64mi32
  { 1154,	6,	0,	0,	0,	"LOCK_XOR64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610601eULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1154 = LOCK_XOR64mi8
  { 1155,	6,	0,	0,	0,	"LOCK_XOR64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x62102004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #1155 = LOCK_XOR64mr
  { 1156,	6,	0,	0,	0,	"LOCK_XOR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10010401eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1156 = LOCK_XOR8mi
  { 1157,	6,	0,	0,	0,	"LOCK_XOR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x60100004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #1157 = LOCK_XOR8mr
  { 1158,	0,	0,	0,	0,	"LODSB", 0|(1<<MCID::UnmodeledSideEffects), 0x158000001ULL, NULL, NULL, 0 },  // Inst #1158 = LODSB
  { 1159,	0,	0,	0,	0,	"LODSD", 0|(1<<MCID::UnmodeledSideEffects), 0x15a000001ULL, NULL, NULL, 0 },  // Inst #1159 = LODSD
  { 1160,	0,	0,	0,	0,	"LODSQ", 0|(1<<MCID::UnmodeledSideEffects), 0x15a002001ULL, NULL, NULL, 0 },  // Inst #1160 = LODSQ
  { 1161,	0,	0,	0,	0,	"LODSW", 0|(1<<MCID::UnmodeledSideEffects), 0x15a000041ULL, NULL, NULL, 0 },  // Inst #1161 = LODSW
  { 1162,	1,	0,	0,	0,	"LOOP", 0|(1<<MCID::UnmodeledSideEffects), 0x1c4008001ULL, NULL, NULL, OperandInfo71 },  // Inst #1162 = LOOP
  { 1163,	1,	0,	0,	0,	"LOOPE", 0|(1<<MCID::UnmodeledSideEffects), 0x1c2008001ULL, NULL, NULL, OperandInfo71 },  // Inst #1163 = LOOPE
  { 1164,	1,	0,	0,	0,	"LOOPNE", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0008001ULL, NULL, NULL, OperandInfo71 },  // Inst #1164 = LOOPNE
  { 1165,	1,	0,	0,	0,	"LRETI", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1940ec001ULL, NULL, NULL, OperandInfo2 },  // Inst #1165 = LRETI
  { 1166,	1,	0,	0,	0,	"LRETIW", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1940ec041ULL, NULL, NULL, OperandInfo2 },  // Inst #1166 = LRETIW
  { 1167,	0,	0,	0,	0,	"LRETL", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1960e0001ULL, NULL, NULL, 0 },  // Inst #1167 = LRETL
  { 1168,	0,	0,	0,	0,	"LRETQ", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1960e2001ULL, NULL, NULL, 0 },  // Inst #1168 = LRETQ
  { 1169,	6,	1,	0,	0,	"LSL16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x6000146ULL, NULL, NULL, OperandInfo49 },  // Inst #1169 = LSL16rm
  { 1170,	2,	1,	0,	0,	"LSL16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6000145ULL, NULL, NULL, OperandInfo50 },  // Inst #1170 = LSL16rr
  { 1171,	6,	1,	0,	0,	"LSL32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x6000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1171 = LSL32rm
  { 1172,	2,	1,	0,	0,	"LSL32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6000105ULL, NULL, NULL, OperandInfo61 },  // Inst #1172 = LSL32rr
  { 1173,	6,	1,	0,	0,	"LSL64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x6002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1173 = LSL64rm
  { 1174,	2,	1,	0,	0,	"LSL64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6002105ULL, NULL, NULL, OperandInfo63 },  // Inst #1174 = LSL64rr
  { 1175,	6,	1,	0,	0,	"LSS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x164000146ULL, NULL, NULL, OperandInfo49 },  // Inst #1175 = LSS16rm
  { 1176,	6,	1,	0,	0,	"LSS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x164000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1176 = LSS32rm
  { 1177,	6,	1,	0,	0,	"LSS64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x164002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1177 = LSS64rm
  { 1178,	5,	0,	0,	0,	"LTRm", 0|(1<<MCID::UnmodeledSideEffects), 0x11bULL, NULL, NULL, OperandInfo36 },  // Inst #1178 = LTRm
  { 1179,	1,	0,	0,	0,	"LTRr", 0|(1<<MCID::UnmodeledSideEffects), 0x113ULL, NULL, NULL, OperandInfo116 },  // Inst #1179 = LTRr
  { 1180,	7,	1,	0,	0,	"LXADD16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182100146ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #1180 = LXADD16
  { 1181,	7,	1,	0,	0,	"LXADD32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182100106ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #1181 = LXADD32
  { 1182,	7,	1,	0,	0,	"LXADD64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182102106ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #1182 = LXADD64
  { 1183,	7,	1,	0,	0,	"LXADD8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x180100106ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #1183 = LXADD8
  { 1184,	2,	0,	0,	0,	"MASKMOVDQU", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ef800145ULL, ImplicitList34, NULL, OperandInfo46 },  // Inst #1184 = MASKMOVDQU
  { 1185,	2,	0,	0,	0,	"MASKMOVDQU64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ef800145ULL, ImplicitList35, NULL, OperandInfo46 },  // Inst #1185 = MASKMOVDQU64
  { 1186,	7,	1,	0,	0,	"MAXPDrm", 0|(1<<MCID::MayLoad), 0xbf000146ULL, NULL, NULL, OperandInfo30 },  // Inst #1186 = MAXPDrm
  { 1187,	7,	1,	0,	0,	"MAXPDrm_Int", 0|(1<<MCID::MayLoad), 0xbf000146ULL, NULL, NULL, OperandInfo30 },  // Inst #1187 = MAXPDrm_Int
  { 1188,	3,	1,	0,	0,	"MAXPDrr", 0, 0xbf000145ULL, NULL, NULL, OperandInfo31 },  // Inst #1188 = MAXPDrr
  { 1189,	3,	1,	0,	0,	"MAXPDrr_Int", 0, 0xbf000145ULL, NULL, NULL, OperandInfo31 },  // Inst #1189 = MAXPDrr_Int
  { 1190,	7,	1,	0,	0,	"MAXPSrm", 0|(1<<MCID::MayLoad), 0xbe800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1190 = MAXPSrm
  { 1191,	7,	1,	0,	0,	"MAXPSrm_Int", 0|(1<<MCID::MayLoad), 0xbe800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1191 = MAXPSrm_Int
  { 1192,	3,	1,	0,	0,	"MAXPSrr", 0, 0xbe800105ULL, NULL, NULL, OperandInfo31 },  // Inst #1192 = MAXPSrr
  { 1193,	3,	1,	0,	0,	"MAXPSrr_Int", 0, 0xbe800105ULL, NULL, NULL, OperandInfo31 },  // Inst #1193 = MAXPSrr_Int
  { 1194,	7,	1,	0,	0,	"MAXSDrm", 0|(1<<MCID::MayLoad), 0xbe000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #1194 = MAXSDrm
  { 1195,	7,	1,	0,	0,	"MAXSDrm_Int", 0|(1<<MCID::MayLoad), 0xbe000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #1195 = MAXSDrm_Int
  { 1196,	3,	1,	0,	0,	"MAXSDrr", 0, 0xbe000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #1196 = MAXSDrr
  { 1197,	3,	1,	0,	0,	"MAXSDrr_Int", 0, 0xbe000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #1197 = MAXSDrr_Int
  { 1198,	7,	1,	0,	0,	"MAXSSrm", 0|(1<<MCID::MayLoad), 0xbe000c06ULL, NULL, NULL, OperandInfo34 },  // Inst #1198 = MAXSSrm
  { 1199,	7,	1,	0,	0,	"MAXSSrm_Int", 0|(1<<MCID::MayLoad), 0xbe000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #1199 = MAXSSrm_Int
  { 1200,	3,	1,	0,	0,	"MAXSSrr", 0, 0xbe000c05ULL, NULL, NULL, OperandInfo35 },  // Inst #1200 = MAXSSrr
  { 1201,	3,	1,	0,	0,	"MAXSSrr_Int", 0, 0xbe000c05ULL, NULL, NULL, OperandInfo31 },  // Inst #1201 = MAXSSrr_Int
  { 1202,	0,	0,	0,	0,	"MFENCE", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c000128ULL, NULL, NULL, 0 },  // Inst #1202 = MFENCE
  { 1203,	7,	1,	0,	0,	"MINPDrm", 0|(1<<MCID::MayLoad), 0xbb000146ULL, NULL, NULL, OperandInfo30 },  // Inst #1203 = MINPDrm
  { 1204,	7,	1,	0,	0,	"MINPDrm_Int", 0|(1<<MCID::MayLoad), 0xbb000146ULL, NULL, NULL, OperandInfo30 },  // Inst #1204 = MINPDrm_Int
  { 1205,	3,	1,	0,	0,	"MINPDrr", 0, 0xbb000145ULL, NULL, NULL, OperandInfo31 },  // Inst #1205 = MINPDrr
  { 1206,	3,	1,	0,	0,	"MINPDrr_Int", 0, 0xbb000145ULL, NULL, NULL, OperandInfo31 },  // Inst #1206 = MINPDrr_Int
  { 1207,	7,	1,	0,	0,	"MINPSrm", 0|(1<<MCID::MayLoad), 0xba800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1207 = MINPSrm
  { 1208,	7,	1,	0,	0,	"MINPSrm_Int", 0|(1<<MCID::MayLoad), 0xba800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1208 = MINPSrm_Int
  { 1209,	3,	1,	0,	0,	"MINPSrr", 0, 0xba800105ULL, NULL, NULL, OperandInfo31 },  // Inst #1209 = MINPSrr
  { 1210,	3,	1,	0,	0,	"MINPSrr_Int", 0, 0xba800105ULL, NULL, NULL, OperandInfo31 },  // Inst #1210 = MINPSrr_Int
  { 1211,	7,	1,	0,	0,	"MINSDrm", 0|(1<<MCID::MayLoad), 0xba000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #1211 = MINSDrm
  { 1212,	7,	1,	0,	0,	"MINSDrm_Int", 0|(1<<MCID::MayLoad), 0xba000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #1212 = MINSDrm_Int
  { 1213,	3,	1,	0,	0,	"MINSDrr", 0, 0xba000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #1213 = MINSDrr
  { 1214,	3,	1,	0,	0,	"MINSDrr_Int", 0, 0xba000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #1214 = MINSDrr_Int
  { 1215,	7,	1,	0,	0,	"MINSSrm", 0|(1<<MCID::MayLoad), 0xba000c06ULL, NULL, NULL, OperandInfo34 },  // Inst #1215 = MINSSrm
  { 1216,	7,	1,	0,	0,	"MINSSrm_Int", 0|(1<<MCID::MayLoad), 0xba000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #1216 = MINSSrm_Int
  { 1217,	3,	1,	0,	0,	"MINSSrr", 0, 0xba000c05ULL, NULL, NULL, OperandInfo35 },  // Inst #1217 = MINSSrr
  { 1218,	3,	1,	0,	0,	"MINSSrr_Int", 0, 0xba000c05ULL, NULL, NULL, OperandInfo31 },  // Inst #1218 = MINSSrr_Int
  { 1219,	6,	1,	0,	0,	"MMX_CVTPD2PIirm", 0|(1<<MCID::MayLoad), 0x5b000146ULL, NULL, NULL, OperandInfo150 },  // Inst #1219 = MMX_CVTPD2PIirm
  { 1220,	2,	1,	0,	0,	"MMX_CVTPD2PIirr", 0, 0x5b000145ULL, NULL, NULL, OperandInfo151 },  // Inst #1220 = MMX_CVTPD2PIirr
  { 1221,	6,	1,	0,	0,	"MMX_CVTPI2PDirm", 0|(1<<MCID::MayLoad), 0x55000146ULL, NULL, NULL, OperandInfo45 },  // Inst #1221 = MMX_CVTPI2PDirm
  { 1222,	2,	1,	0,	0,	"MMX_CVTPI2PDirr", 0, 0x55000145ULL, NULL, NULL, OperandInfo152 },  // Inst #1222 = MMX_CVTPI2PDirr
  { 1223,	7,	1,	0,	0,	"MMX_CVTPI2PSirm", 0|(1<<MCID::MayLoad), 0x54800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1223 = MMX_CVTPI2PSirm
  { 1224,	3,	1,	0,	0,	"MMX_CVTPI2PSirr", 0, 0x54800105ULL, NULL, NULL, OperandInfo153 },  // Inst #1224 = MMX_CVTPI2PSirr
  { 1225,	6,	1,	0,	0,	"MMX_CVTPS2PIirm", 0|(1<<MCID::MayLoad), 0x5a800106ULL, NULL, NULL, OperandInfo150 },  // Inst #1225 = MMX_CVTPS2PIirm
  { 1226,	2,	1,	0,	0,	"MMX_CVTPS2PIirr", 0, 0x5a800105ULL, NULL, NULL, OperandInfo151 },  // Inst #1226 = MMX_CVTPS2PIirr
  { 1227,	6,	1,	0,	0,	"MMX_CVTTPD2PIirm", 0|(1<<MCID::MayLoad), 0x59000146ULL, NULL, NULL, OperandInfo150 },  // Inst #1227 = MMX_CVTTPD2PIirm
  { 1228,	2,	1,	0,	0,	"MMX_CVTTPD2PIirr", 0, 0x59000145ULL, NULL, NULL, OperandInfo151 },  // Inst #1228 = MMX_CVTTPD2PIirr
  { 1229,	6,	1,	0,	0,	"MMX_CVTTPS2PIirm", 0|(1<<MCID::MayLoad), 0x58800106ULL, NULL, NULL, OperandInfo150 },  // Inst #1229 = MMX_CVTTPS2PIirm
  { 1230,	2,	1,	0,	0,	"MMX_CVTTPS2PIirr", 0, 0x58800105ULL, NULL, NULL, OperandInfo151 },  // Inst #1230 = MMX_CVTTPS2PIirr
  { 1231,	0,	0,	0,	0,	"MMX_EMMS", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xee000101ULL, NULL, NULL, 0 },  // Inst #1231 = MMX_EMMS
  { 1232,	2,	0,	0,	0,	"MMX_MASKMOVQ", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ee000105ULL, ImplicitList34, NULL, OperandInfo154 },  // Inst #1232 = MMX_MASKMOVQ
  { 1233,	2,	0,	0,	0,	"MMX_MASKMOVQ64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ee000105ULL, ImplicitList35, NULL, OperandInfo154 },  // Inst #1233 = MMX_MASKMOVQ64
  { 1234,	2,	1,	0,	0,	"MMX_MOVD64from64rr", 0|(1<<MCID::Bitcast), 0xfc002103ULL, NULL, NULL, OperandInfo155 },  // Inst #1234 = MMX_MOVD64from64rr
  { 1235,	2,	0,	0,	0,	"MMX_MOVD64grr", 0|(1<<MCID::UnmodeledSideEffects), 0xfc000103ULL, NULL, NULL, OperandInfo156 },  // Inst #1235 = MMX_MOVD64grr
  { 1236,	6,	0,	0,	0,	"MMX_MOVD64mr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xfc000104ULL, NULL, NULL, OperandInfo157 },  // Inst #1236 = MMX_MOVD64mr
  { 1237,	6,	1,	0,	0,	"MMX_MOVD64rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0xdc000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1237 = MMX_MOVD64rm
  { 1238,	2,	1,	0,	0,	"MMX_MOVD64rr", 0, 0xdc000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1238 = MMX_MOVD64rr
  { 1239,	2,	1,	0,	0,	"MMX_MOVD64rrv164", 0|(1<<MCID::Bitcast), 0xdc002105ULL, NULL, NULL, OperandInfo159 },  // Inst #1239 = MMX_MOVD64rrv164
  { 1240,	2,	1,	0,	0,	"MMX_MOVD64to64rr", 0, 0xdc002105ULL, NULL, NULL, OperandInfo159 },  // Inst #1240 = MMX_MOVD64to64rr
  { 1241,	2,	1,	0,	0,	"MMX_MOVDQ2Qrr", 0, 0x1ac004b05ULL, NULL, NULL, OperandInfo151 },  // Inst #1241 = MMX_MOVDQ2Qrr
  { 1242,	2,	1,	0,	0,	"MMX_MOVFR642Qrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1ac004b05ULL, NULL, NULL, OperandInfo160 },  // Inst #1242 = MMX_MOVFR642Qrr
  { 1243,	6,	0,	0,	0,	"MMX_MOVNTQmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ce000104ULL, NULL, NULL, OperandInfo157 },  // Inst #1243 = MMX_MOVNTQmr
  { 1244,	2,	1,	0,	0,	"MMX_MOVQ2DQrr", 0, 0x1ac004c05ULL, NULL, NULL, OperandInfo152 },  // Inst #1244 = MMX_MOVQ2DQrr
  { 1245,	2,	1,	0,	0,	"MMX_MOVQ2FR64rr", 0, 0x1ac004c05ULL, NULL, NULL, OperandInfo161 },  // Inst #1245 = MMX_MOVQ2FR64rr
  { 1246,	6,	0,	0,	0,	"MMX_MOVQ64mr", 0|(1<<MCID::MayStore), 0xfe000104ULL, NULL, NULL, OperandInfo157 },  // Inst #1246 = MMX_MOVQ64mr
  { 1247,	6,	1,	0,	0,	"MMX_MOVQ64rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0xde000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1247 = MMX_MOVQ64rm
  { 1248,	2,	1,	0,	0,	"MMX_MOVQ64rr", 0, 0xde000105ULL, NULL, NULL, OperandInfo154 },  // Inst #1248 = MMX_MOVQ64rr
  { 1249,	6,	1,	0,	0,	"MMX_MOVZDI2PDIrm", 0|(1<<MCID::MayLoad), 0xdc000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1249 = MMX_MOVZDI2PDIrm
  { 1250,	2,	1,	0,	0,	"MMX_MOVZDI2PDIrr", 0, 0xdc000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1250 = MMX_MOVZDI2PDIrr
  { 1251,	6,	1,	0,	0,	"MMX_PABSBrm64", 0|(1<<MCID::MayLoad), 0x39804d06ULL, NULL, NULL, OperandInfo150 },  // Inst #1251 = MMX_PABSBrm64
  { 1252,	2,	1,	0,	0,	"MMX_PABSBrr64", 0, 0x39804d05ULL, NULL, NULL, OperandInfo154 },  // Inst #1252 = MMX_PABSBrr64
  { 1253,	6,	1,	0,	0,	"MMX_PABSDrm64", 0|(1<<MCID::MayLoad), 0x3d804d06ULL, NULL, NULL, OperandInfo150 },  // Inst #1253 = MMX_PABSDrm64
  { 1254,	2,	1,	0,	0,	"MMX_PABSDrr64", 0, 0x3d804d05ULL, NULL, NULL, OperandInfo154 },  // Inst #1254 = MMX_PABSDrr64
  { 1255,	6,	1,	0,	0,	"MMX_PABSWrm64", 0|(1<<MCID::MayLoad), 0x3b804d06ULL, NULL, NULL, OperandInfo150 },  // Inst #1255 = MMX_PABSWrm64
  { 1256,	2,	1,	0,	0,	"MMX_PABSWrr64", 0, 0x3b804d05ULL, NULL, NULL, OperandInfo154 },  // Inst #1256 = MMX_PABSWrr64
  { 1257,	7,	1,	0,	0,	"MMX_PACKSSDWirm", 0|(1<<MCID::MayLoad), 0xd6000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1257 = MMX_PACKSSDWirm
  { 1258,	3,	1,	0,	0,	"MMX_PACKSSDWirr", 0, 0xd6000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1258 = MMX_PACKSSDWirr
  { 1259,	7,	1,	0,	0,	"MMX_PACKSSWBirm", 0|(1<<MCID::MayLoad), 0xc6000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1259 = MMX_PACKSSWBirm
  { 1260,	3,	1,	0,	0,	"MMX_PACKSSWBirr", 0, 0xc6000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1260 = MMX_PACKSSWBirr
  { 1261,	7,	1,	0,	0,	"MMX_PACKUSWBirm", 0|(1<<MCID::MayLoad), 0xce000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1261 = MMX_PACKUSWBirm
  { 1262,	3,	1,	0,	0,	"MMX_PACKUSWBirr", 0, 0xce000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1262 = MMX_PACKUSWBirr
  { 1263,	7,	1,	0,	0,	"MMX_PADDBirm", 0|(1<<MCID::MayLoad), 0x1f8000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1263 = MMX_PADDBirm
  { 1264,	3,	1,	0,	0,	"MMX_PADDBirr", 0|(1<<MCID::Commutable), 0x1f8000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1264 = MMX_PADDBirr
  { 1265,	7,	1,	0,	0,	"MMX_PADDDirm", 0|(1<<MCID::MayLoad), 0x1fc000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1265 = MMX_PADDDirm
  { 1266,	3,	1,	0,	0,	"MMX_PADDDirr", 0|(1<<MCID::Commutable), 0x1fc000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1266 = MMX_PADDDirr
  { 1267,	7,	1,	0,	0,	"MMX_PADDQirm", 0|(1<<MCID::MayLoad), 0x1a8000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1267 = MMX_PADDQirm
  { 1268,	3,	1,	0,	0,	"MMX_PADDQirr", 0|(1<<MCID::Commutable), 0x1a8000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1268 = MMX_PADDQirr
  { 1269,	7,	1,	0,	0,	"MMX_PADDSBirm", 0|(1<<MCID::MayLoad), 0x1d8000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1269 = MMX_PADDSBirm
  { 1270,	3,	1,	0,	0,	"MMX_PADDSBirr", 0|(1<<MCID::Commutable), 0x1d8000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1270 = MMX_PADDSBirr
  { 1271,	7,	1,	0,	0,	"MMX_PADDSWirm", 0|(1<<MCID::MayLoad), 0x1da000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1271 = MMX_PADDSWirm
  { 1272,	3,	1,	0,	0,	"MMX_PADDSWirr", 0|(1<<MCID::Commutable), 0x1da000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1272 = MMX_PADDSWirr
  { 1273,	7,	1,	0,	0,	"MMX_PADDUSBirm", 0|(1<<MCID::MayLoad), 0x1b8000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1273 = MMX_PADDUSBirm
  { 1274,	3,	1,	0,	0,	"MMX_PADDUSBirr", 0|(1<<MCID::Commutable), 0x1b8000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1274 = MMX_PADDUSBirr
  { 1275,	7,	1,	0,	0,	"MMX_PADDUSWirm", 0|(1<<MCID::MayLoad), 0x1ba000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1275 = MMX_PADDUSWirm
  { 1276,	3,	1,	0,	0,	"MMX_PADDUSWirr", 0|(1<<MCID::Commutable), 0x1ba000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1276 = MMX_PADDUSWirr
  { 1277,	7,	1,	0,	0,	"MMX_PADDWirm", 0|(1<<MCID::MayLoad), 0x1fa000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1277 = MMX_PADDWirm
  { 1278,	3,	1,	0,	0,	"MMX_PADDWirr", 0|(1<<MCID::Commutable), 0x1fa000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1278 = MMX_PADDWirr
  { 1279,	8,	1,	0,	0,	"MMX_PALIGNR64irm", 0|(1<<MCID::MayLoad), 0x1f804e06ULL, NULL, NULL, OperandInfo164 },  // Inst #1279 = MMX_PALIGNR64irm
  { 1280,	4,	1,	0,	0,	"MMX_PALIGNR64irr", 0, 0x1f804e05ULL, NULL, NULL, OperandInfo165 },  // Inst #1280 = MMX_PALIGNR64irr
  { 1281,	7,	1,	0,	0,	"MMX_PANDNirm", 0|(1<<MCID::MayLoad), 0x1be000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1281 = MMX_PANDNirm
  { 1282,	3,	1,	0,	0,	"MMX_PANDNirr", 0, 0x1be000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1282 = MMX_PANDNirr
  { 1283,	7,	1,	0,	0,	"MMX_PANDirm", 0|(1<<MCID::MayLoad), 0x1b6000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1283 = MMX_PANDirm
  { 1284,	3,	1,	0,	0,	"MMX_PANDirr", 0|(1<<MCID::Commutable), 0x1b6000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1284 = MMX_PANDirr
  { 1285,	7,	1,	0,	0,	"MMX_PAVGBirm", 0|(1<<MCID::MayLoad), 0x1c0000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1285 = MMX_PAVGBirm
  { 1286,	3,	1,	0,	0,	"MMX_PAVGBirr", 0|(1<<MCID::Commutable), 0x1c0000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1286 = MMX_PAVGBirr
  { 1287,	7,	1,	0,	0,	"MMX_PAVGWirm", 0|(1<<MCID::MayLoad), 0x1c6000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1287 = MMX_PAVGWirm
  { 1288,	3,	1,	0,	0,	"MMX_PAVGWirr", 0|(1<<MCID::Commutable), 0x1c6000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1288 = MMX_PAVGWirr
  { 1289,	7,	1,	0,	0,	"MMX_PCMPEQBirm", 0|(1<<MCID::MayLoad), 0xe8000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1289 = MMX_PCMPEQBirm
  { 1290,	3,	1,	0,	0,	"MMX_PCMPEQBirr", 0, 0xe8000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1290 = MMX_PCMPEQBirr
  { 1291,	7,	1,	0,	0,	"MMX_PCMPEQDirm", 0|(1<<MCID::MayLoad), 0xec000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1291 = MMX_PCMPEQDirm
  { 1292,	3,	1,	0,	0,	"MMX_PCMPEQDirr", 0, 0xec000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1292 = MMX_PCMPEQDirr
  { 1293,	7,	1,	0,	0,	"MMX_PCMPEQWirm", 0|(1<<MCID::MayLoad), 0xea000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1293 = MMX_PCMPEQWirm
  { 1294,	3,	1,	0,	0,	"MMX_PCMPEQWirr", 0, 0xea000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1294 = MMX_PCMPEQWirr
  { 1295,	7,	1,	0,	0,	"MMX_PCMPGTBirm", 0|(1<<MCID::MayLoad), 0xc8000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1295 = MMX_PCMPGTBirm
  { 1296,	3,	1,	0,	0,	"MMX_PCMPGTBirr", 0, 0xc8000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1296 = MMX_PCMPGTBirr
  { 1297,	7,	1,	0,	0,	"MMX_PCMPGTDirm", 0|(1<<MCID::MayLoad), 0xcc000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1297 = MMX_PCMPGTDirm
  { 1298,	3,	1,	0,	0,	"MMX_PCMPGTDirr", 0, 0xcc000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1298 = MMX_PCMPGTDirr
  { 1299,	7,	1,	0,	0,	"MMX_PCMPGTWirm", 0|(1<<MCID::MayLoad), 0xca000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1299 = MMX_PCMPGTWirm
  { 1300,	3,	1,	0,	0,	"MMX_PCMPGTWirr", 0, 0xca000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1300 = MMX_PCMPGTWirr
  { 1301,	3,	1,	0,	0,	"MMX_PEXTRWirri", 0, 0x18a004105ULL, NULL, NULL, OperandInfo166 },  // Inst #1301 = MMX_PEXTRWirri
  { 1302,	7,	1,	0,	0,	"MMX_PHADDSWrm64", 0|(1<<MCID::MayLoad), 0x7800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1302 = MMX_PHADDSWrm64
  { 1303,	3,	1,	0,	0,	"MMX_PHADDSWrr64", 0, 0x7800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1303 = MMX_PHADDSWrr64
  { 1304,	7,	1,	0,	0,	"MMX_PHADDWrm64", 0|(1<<MCID::MayLoad), 0x3800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1304 = MMX_PHADDWrm64
  { 1305,	3,	1,	0,	0,	"MMX_PHADDWrr64", 0, 0x3800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1305 = MMX_PHADDWrr64
  { 1306,	7,	1,	0,	0,	"MMX_PHADDrm64", 0|(1<<MCID::MayLoad), 0x5800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1306 = MMX_PHADDrm64
  { 1307,	3,	1,	0,	0,	"MMX_PHADDrr64", 0, 0x5800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1307 = MMX_PHADDrr64
  { 1308,	7,	1,	0,	0,	"MMX_PHSUBDrm64", 0|(1<<MCID::MayLoad), 0xd800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1308 = MMX_PHSUBDrm64
  { 1309,	3,	1,	0,	0,	"MMX_PHSUBDrr64", 0, 0xd800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1309 = MMX_PHSUBDrr64
  { 1310,	7,	1,	0,	0,	"MMX_PHSUBSWrm64", 0|(1<<MCID::MayLoad), 0xf800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1310 = MMX_PHSUBSWrm64
  { 1311,	3,	1,	0,	0,	"MMX_PHSUBSWrr64", 0, 0xf800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1311 = MMX_PHSUBSWrr64
  { 1312,	7,	1,	0,	0,	"MMX_PHSUBWrm64", 0|(1<<MCID::MayLoad), 0xb800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1312 = MMX_PHSUBWrm64
  { 1313,	3,	1,	0,	0,	"MMX_PHSUBWrr64", 0, 0xb800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1313 = MMX_PHSUBWrr64
  { 1314,	8,	1,	0,	0,	"MMX_PINSRWirmi", 0|(1<<MCID::MayLoad), 0x188004106ULL, NULL, NULL, OperandInfo164 },  // Inst #1314 = MMX_PINSRWirmi
  { 1315,	4,	1,	0,	0,	"MMX_PINSRWirri", 0, 0x188004105ULL, NULL, NULL, OperandInfo167 },  // Inst #1315 = MMX_PINSRWirri
  { 1316,	7,	1,	0,	0,	"MMX_PMADDUBSWrm64", 0|(1<<MCID::MayLoad), 0x9800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1316 = MMX_PMADDUBSWrm64
  { 1317,	3,	1,	0,	0,	"MMX_PMADDUBSWrr64", 0, 0x9800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1317 = MMX_PMADDUBSWrr64
  { 1318,	7,	1,	0,	0,	"MMX_PMADDWDirm", 0|(1<<MCID::MayLoad), 0x1ea000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1318 = MMX_PMADDWDirm
  { 1319,	3,	1,	0,	0,	"MMX_PMADDWDirr", 0|(1<<MCID::Commutable), 0x1ea000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1319 = MMX_PMADDWDirr
  { 1320,	7,	1,	0,	0,	"MMX_PMAXSWirm", 0|(1<<MCID::MayLoad), 0x1dc000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1320 = MMX_PMAXSWirm
  { 1321,	3,	1,	0,	0,	"MMX_PMAXSWirr", 0|(1<<MCID::Commutable), 0x1dc000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1321 = MMX_PMAXSWirr
  { 1322,	7,	1,	0,	0,	"MMX_PMAXUBirm", 0|(1<<MCID::MayLoad), 0x1bc000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1322 = MMX_PMAXUBirm
  { 1323,	3,	1,	0,	0,	"MMX_PMAXUBirr", 0|(1<<MCID::Commutable), 0x1bc000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1323 = MMX_PMAXUBirr
  { 1324,	7,	1,	0,	0,	"MMX_PMINSWirm", 0|(1<<MCID::MayLoad), 0x1d4000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1324 = MMX_PMINSWirm
  { 1325,	3,	1,	0,	0,	"MMX_PMINSWirr", 0|(1<<MCID::Commutable), 0x1d4000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1325 = MMX_PMINSWirr
  { 1326,	7,	1,	0,	0,	"MMX_PMINUBirm", 0|(1<<MCID::MayLoad), 0x1b4000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1326 = MMX_PMINUBirm
  { 1327,	3,	1,	0,	0,	"MMX_PMINUBirr", 0|(1<<MCID::Commutable), 0x1b4000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1327 = MMX_PMINUBirr
  { 1328,	2,	1,	0,	0,	"MMX_PMOVMSKBrr", 0, 0x1ae000105ULL, NULL, NULL, OperandInfo156 },  // Inst #1328 = MMX_PMOVMSKBrr
  { 1329,	7,	1,	0,	0,	"MMX_PMULHRSWrm64", 0|(1<<MCID::MayLoad)|(1<<MCID::Commutable), 0x17800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1329 = MMX_PMULHRSWrm64
  { 1330,	3,	1,	0,	0,	"MMX_PMULHRSWrr64", 0|(1<<MCID::Commutable), 0x17800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1330 = MMX_PMULHRSWrr64
  { 1331,	7,	1,	0,	0,	"MMX_PMULHUWirm", 0|(1<<MCID::MayLoad), 0x1c8000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1331 = MMX_PMULHUWirm
  { 1332,	3,	1,	0,	0,	"MMX_PMULHUWirr", 0|(1<<MCID::Commutable), 0x1c8000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1332 = MMX_PMULHUWirr
  { 1333,	7,	1,	0,	0,	"MMX_PMULHWirm", 0|(1<<MCID::MayLoad), 0x1ca000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1333 = MMX_PMULHWirm
  { 1334,	3,	1,	0,	0,	"MMX_PMULHWirr", 0|(1<<MCID::Commutable), 0x1ca000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1334 = MMX_PMULHWirr
  { 1335,	7,	1,	0,	0,	"MMX_PMULLWirm", 0|(1<<MCID::MayLoad), 0x1aa000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1335 = MMX_PMULLWirm
  { 1336,	3,	1,	0,	0,	"MMX_PMULLWirr", 0|(1<<MCID::Commutable), 0x1aa000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1336 = MMX_PMULLWirr
  { 1337,	7,	1,	0,	0,	"MMX_PMULUDQirm", 0|(1<<MCID::MayLoad), 0x1e8000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1337 = MMX_PMULUDQirm
  { 1338,	3,	1,	0,	0,	"MMX_PMULUDQirr", 0|(1<<MCID::Commutable), 0x1e8000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1338 = MMX_PMULUDQirr
  { 1339,	7,	1,	0,	0,	"MMX_PORirm", 0|(1<<MCID::MayLoad), 0x1d6000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1339 = MMX_PORirm
  { 1340,	3,	1,	0,	0,	"MMX_PORirr", 0|(1<<MCID::Commutable), 0x1d6000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1340 = MMX_PORirr
  { 1341,	7,	1,	0,	0,	"MMX_PSADBWirm", 0|(1<<MCID::MayLoad), 0x1ec000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1341 = MMX_PSADBWirm
  { 1342,	3,	1,	0,	0,	"MMX_PSADBWirr", 0|(1<<MCID::Commutable), 0x1ec000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1342 = MMX_PSADBWirr
  { 1343,	7,	1,	0,	0,	"MMX_PSHUFBrm64", 0|(1<<MCID::MayLoad), 0x1800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1343 = MMX_PSHUFBrm64
  { 1344,	3,	1,	0,	0,	"MMX_PSHUFBrr64", 0, 0x1800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1344 = MMX_PSHUFBrr64
  { 1345,	7,	1,	0,	0,	"MMX_PSHUFWmi", 0|(1<<MCID::MayLoad), 0xe0004106ULL, NULL, NULL, OperandInfo168 },  // Inst #1345 = MMX_PSHUFWmi
  { 1346,	3,	1,	0,	0,	"MMX_PSHUFWri", 0, 0xe0004105ULL, NULL, NULL, OperandInfo169 },  // Inst #1346 = MMX_PSHUFWri
  { 1347,	7,	1,	0,	0,	"MMX_PSIGNBrm64", 0|(1<<MCID::MayLoad), 0x11800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1347 = MMX_PSIGNBrm64
  { 1348,	3,	1,	0,	0,	"MMX_PSIGNBrr64", 0, 0x11800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1348 = MMX_PSIGNBrr64
  { 1349,	7,	1,	0,	0,	"MMX_PSIGNDrm64", 0|(1<<MCID::MayLoad), 0x15800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1349 = MMX_PSIGNDrm64
  { 1350,	3,	1,	0,	0,	"MMX_PSIGNDrr64", 0, 0x15800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1350 = MMX_PSIGNDrr64
  { 1351,	7,	1,	0,	0,	"MMX_PSIGNWrm64", 0|(1<<MCID::MayLoad), 0x13800d06ULL, NULL, NULL, OperandInfo162 },  // Inst #1351 = MMX_PSIGNWrm64
  { 1352,	3,	1,	0,	0,	"MMX_PSIGNWrr64", 0, 0x13800d05ULL, NULL, NULL, OperandInfo163 },  // Inst #1352 = MMX_PSIGNWrr64
  { 1353,	3,	1,	0,	0,	"MMX_PSLLDri", 0, 0xe4004116ULL, NULL, NULL, OperandInfo170 },  // Inst #1353 = MMX_PSLLDri
  { 1354,	7,	1,	0,	0,	"MMX_PSLLDrm", 0|(1<<MCID::MayLoad), 0x1e4000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1354 = MMX_PSLLDrm
  { 1355,	3,	1,	0,	0,	"MMX_PSLLDrr", 0, 0x1e4000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1355 = MMX_PSLLDrr
  { 1356,	3,	1,	0,	0,	"MMX_PSLLQri", 0, 0xe6004116ULL, NULL, NULL, OperandInfo170 },  // Inst #1356 = MMX_PSLLQri
  { 1357,	7,	1,	0,	0,	"MMX_PSLLQrm", 0|(1<<MCID::MayLoad), 0x1e6000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1357 = MMX_PSLLQrm
  { 1358,	3,	1,	0,	0,	"MMX_PSLLQrr", 0, 0x1e6000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1358 = MMX_PSLLQrr
  { 1359,	3,	1,	0,	0,	"MMX_PSLLWri", 0, 0xe2004116ULL, NULL, NULL, OperandInfo170 },  // Inst #1359 = MMX_PSLLWri
  { 1360,	7,	1,	0,	0,	"MMX_PSLLWrm", 0|(1<<MCID::MayLoad), 0x1e2000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1360 = MMX_PSLLWrm
  { 1361,	3,	1,	0,	0,	"MMX_PSLLWrr", 0, 0x1e2000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1361 = MMX_PSLLWrr
  { 1362,	3,	1,	0,	0,	"MMX_PSRADri", 0, 0xe4004114ULL, NULL, NULL, OperandInfo170 },  // Inst #1362 = MMX_PSRADri
  { 1363,	7,	1,	0,	0,	"MMX_PSRADrm", 0|(1<<MCID::MayLoad), 0x1c4000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1363 = MMX_PSRADrm
  { 1364,	3,	1,	0,	0,	"MMX_PSRADrr", 0, 0x1c4000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1364 = MMX_PSRADrr
  { 1365,	3,	1,	0,	0,	"MMX_PSRAWri", 0, 0xe2004114ULL, NULL, NULL, OperandInfo170 },  // Inst #1365 = MMX_PSRAWri
  { 1366,	7,	1,	0,	0,	"MMX_PSRAWrm", 0|(1<<MCID::MayLoad), 0x1c2000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1366 = MMX_PSRAWrm
  { 1367,	3,	1,	0,	0,	"MMX_PSRAWrr", 0, 0x1c2000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1367 = MMX_PSRAWrr
  { 1368,	3,	1,	0,	0,	"MMX_PSRLDri", 0, 0xe4004112ULL, NULL, NULL, OperandInfo170 },  // Inst #1368 = MMX_PSRLDri
  { 1369,	7,	1,	0,	0,	"MMX_PSRLDrm", 0|(1<<MCID::MayLoad), 0x1a4000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1369 = MMX_PSRLDrm
  { 1370,	3,	1,	0,	0,	"MMX_PSRLDrr", 0, 0x1a4000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1370 = MMX_PSRLDrr
  { 1371,	3,	1,	0,	0,	"MMX_PSRLQri", 0, 0xe6004112ULL, NULL, NULL, OperandInfo170 },  // Inst #1371 = MMX_PSRLQri
  { 1372,	7,	1,	0,	0,	"MMX_PSRLQrm", 0|(1<<MCID::MayLoad), 0x1a6000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1372 = MMX_PSRLQrm
  { 1373,	3,	1,	0,	0,	"MMX_PSRLQrr", 0, 0x1a6000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1373 = MMX_PSRLQrr
  { 1374,	3,	1,	0,	0,	"MMX_PSRLWri", 0, 0xe2004112ULL, NULL, NULL, OperandInfo170 },  // Inst #1374 = MMX_PSRLWri
  { 1375,	7,	1,	0,	0,	"MMX_PSRLWrm", 0|(1<<MCID::MayLoad), 0x1a2000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1375 = MMX_PSRLWrm
  { 1376,	3,	1,	0,	0,	"MMX_PSRLWrr", 0, 0x1a2000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1376 = MMX_PSRLWrr
  { 1377,	7,	1,	0,	0,	"MMX_PSUBBirm", 0|(1<<MCID::MayLoad), 0x1f0000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1377 = MMX_PSUBBirm
  { 1378,	3,	1,	0,	0,	"MMX_PSUBBirr", 0, 0x1f0000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1378 = MMX_PSUBBirr
  { 1379,	7,	1,	0,	0,	"MMX_PSUBDirm", 0|(1<<MCID::MayLoad), 0x1f4000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1379 = MMX_PSUBDirm
  { 1380,	3,	1,	0,	0,	"MMX_PSUBDirr", 0, 0x1f4000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1380 = MMX_PSUBDirr
  { 1381,	7,	1,	0,	0,	"MMX_PSUBQirm", 0|(1<<MCID::MayLoad), 0x1f6000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1381 = MMX_PSUBQirm
  { 1382,	3,	1,	0,	0,	"MMX_PSUBQirr", 0, 0x1f6000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1382 = MMX_PSUBQirr
  { 1383,	7,	1,	0,	0,	"MMX_PSUBSBirm", 0|(1<<MCID::MayLoad), 0x1d0000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1383 = MMX_PSUBSBirm
  { 1384,	3,	1,	0,	0,	"MMX_PSUBSBirr", 0, 0x1d0000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1384 = MMX_PSUBSBirr
  { 1385,	7,	1,	0,	0,	"MMX_PSUBSWirm", 0|(1<<MCID::MayLoad), 0x1d2000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1385 = MMX_PSUBSWirm
  { 1386,	3,	1,	0,	0,	"MMX_PSUBSWirr", 0, 0x1d2000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1386 = MMX_PSUBSWirr
  { 1387,	7,	1,	0,	0,	"MMX_PSUBUSBirm", 0|(1<<MCID::MayLoad), 0x1b0000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1387 = MMX_PSUBUSBirm
  { 1388,	3,	1,	0,	0,	"MMX_PSUBUSBirr", 0, 0x1b0000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1388 = MMX_PSUBUSBirr
  { 1389,	7,	1,	0,	0,	"MMX_PSUBUSWirm", 0|(1<<MCID::MayLoad), 0x1b2000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1389 = MMX_PSUBUSWirm
  { 1390,	3,	1,	0,	0,	"MMX_PSUBUSWirr", 0, 0x1b2000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1390 = MMX_PSUBUSWirr
  { 1391,	7,	1,	0,	0,	"MMX_PSUBWirm", 0|(1<<MCID::MayLoad), 0x1f2000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1391 = MMX_PSUBWirm
  { 1392,	3,	1,	0,	0,	"MMX_PSUBWirr", 0, 0x1f2000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1392 = MMX_PSUBWirr
  { 1393,	7,	1,	0,	0,	"MMX_PUNPCKHBWirm", 0|(1<<MCID::MayLoad), 0xd0000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1393 = MMX_PUNPCKHBWirm
  { 1394,	3,	1,	0,	0,	"MMX_PUNPCKHBWirr", 0, 0xd0000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1394 = MMX_PUNPCKHBWirr
  { 1395,	7,	1,	0,	0,	"MMX_PUNPCKHDQirm", 0|(1<<MCID::MayLoad), 0xd4000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1395 = MMX_PUNPCKHDQirm
  { 1396,	3,	1,	0,	0,	"MMX_PUNPCKHDQirr", 0, 0xd4000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1396 = MMX_PUNPCKHDQirr
  { 1397,	7,	1,	0,	0,	"MMX_PUNPCKHWDirm", 0|(1<<MCID::MayLoad), 0xd2000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1397 = MMX_PUNPCKHWDirm
  { 1398,	3,	1,	0,	0,	"MMX_PUNPCKHWDirr", 0, 0xd2000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1398 = MMX_PUNPCKHWDirr
  { 1399,	7,	1,	0,	0,	"MMX_PUNPCKLBWirm", 0|(1<<MCID::MayLoad), 0xc0000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1399 = MMX_PUNPCKLBWirm
  { 1400,	3,	1,	0,	0,	"MMX_PUNPCKLBWirr", 0, 0xc0000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1400 = MMX_PUNPCKLBWirr
  { 1401,	7,	1,	0,	0,	"MMX_PUNPCKLDQirm", 0|(1<<MCID::MayLoad), 0xc4000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1401 = MMX_PUNPCKLDQirm
  { 1402,	3,	1,	0,	0,	"MMX_PUNPCKLDQirr", 0, 0xc4000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1402 = MMX_PUNPCKLDQirr
  { 1403,	7,	1,	0,	0,	"MMX_PUNPCKLWDirm", 0|(1<<MCID::MayLoad), 0xc2000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1403 = MMX_PUNPCKLWDirm
  { 1404,	3,	1,	0,	0,	"MMX_PUNPCKLWDirr", 0, 0xc2000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1404 = MMX_PUNPCKLWDirr
  { 1405,	7,	1,	0,	0,	"MMX_PXORirm", 0|(1<<MCID::MayLoad), 0x1de000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1405 = MMX_PXORirm
  { 1406,	3,	1,	0,	0,	"MMX_PXORirr", 0|(1<<MCID::Commutable), 0x1de000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1406 = MMX_PXORirr
  { 1407,	7,	0,	0,	0,	"MONITOR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo171 },  // Inst #1407 = MONITOR
  { 1408,	0,	0,	0,	0,	"MONITORrrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2000125ULL, ImplicitList36, NULL, 0 },  // Inst #1408 = MONITORrrr
  { 1409,	0,	0,	0,	0,	"MONTMUL", 0|(1<<MCID::UnmodeledSideEffects), 0x180000f01ULL, ImplicitList37, ImplicitList38, 0 },  // Inst #1409 = MONTMUL
  { 1410,	1,	1,	0,	0,	"MOV16ao16", 0|(1<<MCID::UnmodeledSideEffects), 0x146014041ULL, NULL, NULL, OperandInfo71 },  // Inst #1410 = MOV16ao16
  { 1411,	6,	0,	0,	0,	"MOV16mi", 0|(1<<MCID::MayStore), 0x18e00c058ULL, NULL, NULL, OperandInfo11 },  // Inst #1411 = MOV16mi
  { 1412,	6,	0,	0,	0,	"MOV16mr", 0|(1<<MCID::MayStore), 0x112000044ULL, NULL, NULL, OperandInfo12 },  // Inst #1412 = MOV16mr
  { 1413,	6,	1,	0,	0,	"MOV16ms", 0|(1<<MCID::UnmodeledSideEffects), 0x118000044ULL, NULL, NULL, OperandInfo172 },  // Inst #1413 = MOV16ms
  { 1414,	1,	0,	0,	0,	"MOV16o16a", 0|(1<<MCID::UnmodeledSideEffects), 0x142014041ULL, NULL, NULL, OperandInfo71 },  // Inst #1414 = MOV16o16a
  { 1415,	1,	1,	0,	0,	"MOV16r0", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x62000060ULL, NULL, ImplicitList1, OperandInfo116 },  // Inst #1415 = MOV16r0
  { 1416,	2,	1,	0,	0,	"MOV16ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x17000c042ULL, NULL, NULL, OperandInfo66 },  // Inst #1416 = MOV16ri
  { 1417,	6,	1,	0,	0,	"MOV16rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x116000046ULL, NULL, NULL, OperandInfo49 },  // Inst #1417 = MOV16rm
  { 1418,	2,	1,	0,	0,	"MOV16rr", 0, 0x112000043ULL, NULL, NULL, OperandInfo50 },  // Inst #1418 = MOV16rr
  { 1419,	2,	1,	0,	0,	"MOV16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x116000045ULL, NULL, NULL, OperandInfo50 },  // Inst #1419 = MOV16rr_REV
  { 1420,	2,	1,	0,	0,	"MOV16rs", 0|(1<<MCID::UnmodeledSideEffects), 0x118000043ULL, NULL, NULL, OperandInfo173 },  // Inst #1420 = MOV16rs
  { 1421,	6,	1,	0,	0,	"MOV16sm", 0|(1<<MCID::UnmodeledSideEffects), 0x11c000046ULL, NULL, NULL, OperandInfo174 },  // Inst #1421 = MOV16sm
  { 1422,	2,	1,	0,	0,	"MOV16sr", 0|(1<<MCID::UnmodeledSideEffects), 0x11c000045ULL, NULL, NULL, OperandInfo175 },  // Inst #1422 = MOV16sr
  { 1423,	1,	1,	0,	0,	"MOV32ao32", 0|(1<<MCID::UnmodeledSideEffects), 0x146014001ULL, NULL, NULL, OperandInfo71 },  // Inst #1423 = MOV32ao32
  { 1424,	2,	1,	0,	0,	"MOV32cr", 0|(1<<MCID::UnmodeledSideEffects), 0x44000105ULL, NULL, NULL, OperandInfo176 },  // Inst #1424 = MOV32cr
  { 1425,	2,	1,	0,	0,	"MOV32dr", 0|(1<<MCID::UnmodeledSideEffects), 0x46000105ULL, NULL, NULL, OperandInfo177 },  // Inst #1425 = MOV32dr
  { 1426,	6,	0,	0,	0,	"MOV32mi", 0|(1<<MCID::MayStore), 0x18e014018ULL, NULL, NULL, OperandInfo11 },  // Inst #1426 = MOV32mi
  { 1427,	6,	0,	0,	0,	"MOV32mr", 0|(1<<MCID::MayStore), 0x112000004ULL, NULL, NULL, OperandInfo16 },  // Inst #1427 = MOV32mr
  { 1428,	6,	1,	0,	0,	"MOV32ms", 0|(1<<MCID::UnmodeledSideEffects), 0x118000004ULL, NULL, NULL, OperandInfo172 },  // Inst #1428 = MOV32ms
  { 1429,	1,	0,	0,	0,	"MOV32o32a", 0|(1<<MCID::UnmodeledSideEffects), 0x142014001ULL, NULL, NULL, OperandInfo71 },  // Inst #1429 = MOV32o32a
  { 1430,	1,	1,	0,	0,	"MOV32r0", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x62000020ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #1430 = MOV32r0
  { 1431,	2,	1,	0,	0,	"MOV32rc", 0|(1<<MCID::UnmodeledSideEffects), 0x40000103ULL, NULL, NULL, OperandInfo178 },  // Inst #1431 = MOV32rc
  { 1432,	2,	1,	0,	0,	"MOV32rd", 0|(1<<MCID::UnmodeledSideEffects), 0x42000103ULL, NULL, NULL, OperandInfo179 },  // Inst #1432 = MOV32rd
  { 1433,	2,	1,	0,	0,	"MOV32ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x170014002ULL, NULL, NULL, OperandInfo67 },  // Inst #1433 = MOV32ri
  { 1434,	6,	1,	0,	0,	"MOV32rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x116000006ULL, NULL, NULL, OperandInfo60 },  // Inst #1434 = MOV32rm
  { 1435,	2,	1,	0,	0,	"MOV32rr", 0, 0x112000003ULL, NULL, NULL, OperandInfo61 },  // Inst #1435 = MOV32rr
  { 1436,	2,	1,	0,	0,	"MOV32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x116000005ULL, NULL, NULL, OperandInfo61 },  // Inst #1436 = MOV32rr_REV
  { 1437,	2,	1,	0,	0,	"MOV32rs", 0|(1<<MCID::UnmodeledSideEffects), 0x118000003ULL, NULL, NULL, OperandInfo180 },  // Inst #1437 = MOV32rs
  { 1438,	6,	1,	0,	0,	"MOV32sm", 0|(1<<MCID::UnmodeledSideEffects), 0x11c000006ULL, NULL, NULL, OperandInfo174 },  // Inst #1438 = MOV32sm
  { 1439,	2,	1,	0,	0,	"MOV32sr", 0|(1<<MCID::UnmodeledSideEffects), 0x11c000005ULL, NULL, NULL, OperandInfo181 },  // Inst #1439 = MOV32sr
  { 1440,	2,	1,	0,	0,	"MOV64cr", 0|(1<<MCID::UnmodeledSideEffects), 0x44000105ULL, NULL, NULL, OperandInfo182 },  // Inst #1440 = MOV64cr
  { 1441,	2,	1,	0,	0,	"MOV64dr", 0|(1<<MCID::UnmodeledSideEffects), 0x46000105ULL, NULL, NULL, OperandInfo183 },  // Inst #1441 = MOV64dr
  { 1442,	6,	0,	0,	0,	"MOV64mi32", 0|(1<<MCID::MayStore), 0x18e016018ULL, NULL, NULL, OperandInfo11 },  // Inst #1442 = MOV64mi32
  { 1443,	6,	0,	0,	0,	"MOV64mr", 0|(1<<MCID::MayStore), 0x112002004ULL, NULL, NULL, OperandInfo21 },  // Inst #1443 = MOV64mr
  { 1444,	6,	1,	0,	0,	"MOV64ms", 0|(1<<MCID::UnmodeledSideEffects), 0x118002004ULL, NULL, NULL, OperandInfo172 },  // Inst #1444 = MOV64ms
  { 1445,	1,	1,	0,	0,	"MOV64r0", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x62000020ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #1445 = MOV64r0
  { 1446,	2,	1,	0,	0,	"MOV64rc", 0|(1<<MCID::UnmodeledSideEffects), 0x40000103ULL, NULL, NULL, OperandInfo184 },  // Inst #1446 = MOV64rc
  { 1447,	2,	1,	0,	0,	"MOV64rd", 0|(1<<MCID::UnmodeledSideEffects), 0x42000103ULL, NULL, NULL, OperandInfo185 },  // Inst #1447 = MOV64rd
  { 1448,	2,	1,	0,	0,	"MOV64ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x17001e002ULL, NULL, NULL, OperandInfo87 },  // Inst #1448 = MOV64ri
  { 1449,	2,	1,	0,	0,	"MOV64ri32", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x18e016010ULL, NULL, NULL, OperandInfo87 },  // Inst #1449 = MOV64ri32
  { 1450,	2,	1,	0,	0,	"MOV64ri64i32", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x170014002ULL, NULL, NULL, OperandInfo87 },  // Inst #1450 = MOV64ri64i32
  { 1451,	6,	1,	0,	0,	"MOV64rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x116002006ULL, NULL, NULL, OperandInfo62 },  // Inst #1451 = MOV64rm
  { 1452,	2,	1,	0,	0,	"MOV64rr", 0, 0x112002003ULL, NULL, NULL, OperandInfo63 },  // Inst #1452 = MOV64rr
  { 1453,	2,	1,	0,	0,	"MOV64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x116002005ULL, NULL, NULL, OperandInfo63 },  // Inst #1453 = MOV64rr_REV
  { 1454,	2,	1,	0,	0,	"MOV64rs", 0|(1<<MCID::UnmodeledSideEffects), 0x118002003ULL, NULL, NULL, OperandInfo186 },  // Inst #1454 = MOV64rs
  { 1455,	6,	1,	0,	0,	"MOV64sm", 0|(1<<MCID::UnmodeledSideEffects), 0x11c002006ULL, NULL, NULL, OperandInfo174 },  // Inst #1455 = MOV64sm
  { 1456,	2,	1,	0,	0,	"MOV64sr", 0|(1<<MCID::UnmodeledSideEffects), 0x11c002005ULL, NULL, NULL, OperandInfo187 },  // Inst #1456 = MOV64sr
  { 1457,	2,	1,	0,	0,	"MOV64toPQIrr", 0, 0xdd002145ULL, NULL, NULL, OperandInfo188 },  // Inst #1457 = MOV64toPQIrr
  { 1458,	6,	1,	0,	0,	"MOV64toSDrm", 0|(1<<MCID::MayLoad), 0xfc800c06ULL, NULL, NULL, OperandInfo104 },  // Inst #1458 = MOV64toSDrm
  { 1459,	2,	1,	0,	0,	"MOV64toSDrr", 0|(1<<MCID::Bitcast), 0xdd002145ULL, NULL, NULL, OperandInfo105 },  // Inst #1459 = MOV64toSDrr
  { 1460,	1,	1,	0,	0,	"MOV8ao8", 0|(1<<MCID::UnmodeledSideEffects), 0x144014001ULL, NULL, NULL, OperandInfo71 },  // Inst #1460 = MOV8ao8
  { 1461,	6,	0,	0,	0,	"MOV8mi", 0|(1<<MCID::MayStore), 0x18c004018ULL, NULL, NULL, OperandInfo11 },  // Inst #1461 = MOV8mi
  { 1462,	6,	0,	0,	0,	"MOV8mr", 0|(1<<MCID::MayStore), 0x110000004ULL, NULL, NULL, OperandInfo26 },  // Inst #1462 = MOV8mr
  { 1463,	6,	0,	0,	0,	"MOV8mr_NOREX", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x110000004ULL, NULL, NULL, OperandInfo189 },  // Inst #1463 = MOV8mr_NOREX
  { 1464,	1,	0,	0,	0,	"MOV8o8a", 0|(1<<MCID::UnmodeledSideEffects), 0x140014001ULL, NULL, NULL, OperandInfo71 },  // Inst #1464 = MOV8o8a
  { 1465,	1,	1,	0,	0,	"MOV8r0", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x60000020ULL, NULL, ImplicitList1, OperandInfo117 },  // Inst #1465 = MOV8r0
  { 1466,	2,	1,	0,	0,	"MOV8ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x160004002ULL, NULL, NULL, OperandInfo89 },  // Inst #1466 = MOV8ri
  { 1467,	6,	1,	0,	0,	"MOV8rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x114000006ULL, NULL, NULL, OperandInfo90 },  // Inst #1467 = MOV8rm
  { 1468,	6,	1,	0,	0,	"MOV8rm_NOREX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable)|(1<<MCID::UnmodeledSideEffects), 0x114000006ULL, NULL, NULL, OperandInfo190 },  // Inst #1468 = MOV8rm_NOREX
  { 1469,	2,	1,	0,	0,	"MOV8rr", 0, 0x110000003ULL, NULL, NULL, OperandInfo91 },  // Inst #1469 = MOV8rr
  { 1470,	2,	1,	0,	0,	"MOV8rr_NOREX", 0, 0x110000003ULL, NULL, NULL, OperandInfo191 },  // Inst #1470 = MOV8rr_NOREX
  { 1471,	2,	1,	0,	0,	"MOV8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x114000005ULL, NULL, NULL, OperandInfo91 },  // Inst #1471 = MOV8rr_REV
  { 1472,	6,	0,	0,	0,	"MOVAPDmr", 0|(1<<MCID::MayStore), 0x53000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1472 = MOVAPDmr
  { 1473,	6,	1,	0,	0,	"MOVAPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x51000146ULL, NULL, NULL, OperandInfo45 },  // Inst #1473 = MOVAPDrm
  { 1474,	2,	1,	0,	0,	"MOVAPDrr", 0, 0x51000145ULL, NULL, NULL, OperandInfo46 },  // Inst #1474 = MOVAPDrr
  { 1475,	6,	0,	0,	0,	"MOVAPSmr", 0|(1<<MCID::MayStore), 0x52800104ULL, NULL, NULL, OperandInfo192 },  // Inst #1475 = MOVAPSmr
  { 1476,	6,	1,	0,	0,	"MOVAPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x50800106ULL, NULL, NULL, OperandInfo45 },  // Inst #1476 = MOVAPSrm
  { 1477,	2,	1,	0,	0,	"MOVAPSrr", 0, 0x50800105ULL, NULL, NULL, OperandInfo46 },  // Inst #1477 = MOVAPSrr
  { 1478,	6,	1,	0,	0,	"MOVDDUPrm", 0|(1<<MCID::MayLoad), 0x25000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #1478 = MOVDDUPrm
  { 1479,	2,	1,	0,	0,	"MOVDDUPrr", 0, 0x25000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #1479 = MOVDDUPrr
  { 1480,	6,	1,	0,	0,	"MOVDI2PDIrm", 0|(1<<MCID::MayLoad), 0xdd000146ULL, NULL, NULL, OperandInfo45 },  // Inst #1480 = MOVDI2PDIrm
  { 1481,	2,	1,	0,	0,	"MOVDI2PDIrr", 0, 0xdd000145ULL, NULL, NULL, OperandInfo193 },  // Inst #1481 = MOVDI2PDIrr
  { 1482,	6,	1,	0,	0,	"MOVDI2SSrm", 0|(1<<MCID::MayLoad), 0xdd000146ULL, NULL, NULL, OperandInfo102 },  // Inst #1482 = MOVDI2SSrm
  { 1483,	2,	1,	0,	0,	"MOVDI2SSrr", 0|(1<<MCID::Bitcast), 0xdd000145ULL, NULL, NULL, OperandInfo108 },  // Inst #1483 = MOVDI2SSrr
  { 1484,	6,	0,	0,	0,	"MOVDQAmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xff800144ULL, NULL, NULL, OperandInfo192 },  // Inst #1484 = MOVDQAmr
  { 1485,	6,	1,	0,	0,	"MOVDQArm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0xdf800146ULL, NULL, NULL, OperandInfo45 },  // Inst #1485 = MOVDQArm
  { 1486,	2,	1,	0,	0,	"MOVDQArr", 0, 0xdf800145ULL, NULL, NULL, OperandInfo46 },  // Inst #1486 = MOVDQArr
  { 1487,	6,	0,	0,	0,	"MOVDQUmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xff800c04ULL, NULL, NULL, OperandInfo192 },  // Inst #1487 = MOVDQUmr
  { 1488,	6,	0,	0,	0,	"MOVDQUmr_Int", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xff800c04ULL, NULL, NULL, OperandInfo192 },  // Inst #1488 = MOVDQUmr_Int
  { 1489,	6,	1,	0,	0,	"MOVDQUrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0xdf800c06ULL, NULL, NULL, OperandInfo45 },  // Inst #1489 = MOVDQUrm
  { 1490,	2,	1,	0,	0,	"MOVDQUrr", 0|(1<<MCID::UnmodeledSideEffects), 0xdf800c05ULL, NULL, NULL, OperandInfo46 },  // Inst #1490 = MOVDQUrr
  { 1491,	3,	1,	0,	0,	"MOVHLPSrr", 0, 0x24800105ULL, NULL, NULL, OperandInfo31 },  // Inst #1491 = MOVHLPSrr
  { 1492,	6,	0,	0,	0,	"MOVHPDmr", 0|(1<<MCID::MayStore), 0x2f000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1492 = MOVHPDmr
  { 1493,	7,	1,	0,	0,	"MOVHPDrm", 0|(1<<MCID::MayLoad), 0x2d000146ULL, NULL, NULL, OperandInfo30 },  // Inst #1493 = MOVHPDrm
  { 1494,	6,	0,	0,	0,	"MOVHPSmr", 0|(1<<MCID::MayStore), 0x2e800104ULL, NULL, NULL, OperandInfo192 },  // Inst #1494 = MOVHPSmr
  { 1495,	7,	1,	0,	0,	"MOVHPSrm", 0|(1<<MCID::MayLoad), 0x2c800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1495 = MOVHPSrm
  { 1496,	3,	1,	0,	0,	"MOVLHPSrr", 0, 0x2c800105ULL, NULL, NULL, OperandInfo31 },  // Inst #1496 = MOVLHPSrr
  { 1497,	6,	0,	0,	0,	"MOVLPDmr", 0|(1<<MCID::MayStore), 0x27000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1497 = MOVLPDmr
  { 1498,	7,	1,	0,	0,	"MOVLPDrm", 0|(1<<MCID::MayLoad), 0x25000146ULL, NULL, NULL, OperandInfo30 },  // Inst #1498 = MOVLPDrm
  { 1499,	6,	0,	0,	0,	"MOVLPSmr", 0|(1<<MCID::MayStore), 0x26800104ULL, NULL, NULL, OperandInfo192 },  // Inst #1499 = MOVLPSmr
  { 1500,	7,	1,	0,	0,	"MOVLPSrm", 0|(1<<MCID::MayLoad), 0x24800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1500 = MOVLPSrm
  { 1501,	6,	0,	0,	0,	"MOVLQ128mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ad000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1501 = MOVLQ128mr
  { 1502,	2,	1,	0,	0,	"MOVMSKPDrr32", 0, 0xa1000145ULL, NULL, NULL, OperandInfo101 },  // Inst #1502 = MOVMSKPDrr32
  { 1503,	2,	1,	0,	0,	"MOVMSKPDrr32_alt", 0, 0xa1000145ULL, NULL, NULL, OperandInfo113 },  // Inst #1503 = MOVMSKPDrr32_alt
  { 1504,	2,	1,	0,	0,	"MOVMSKPDrr64", 0|(1<<MCID::UnmodeledSideEffects), 0xa1002145ULL, NULL, NULL, OperandInfo100 },  // Inst #1504 = MOVMSKPDrr64
  { 1505,	2,	1,	0,	0,	"MOVMSKPDrr64_alt", 0, 0xa1000145ULL, NULL, NULL, OperandInfo112 },  // Inst #1505 = MOVMSKPDrr64_alt
  { 1506,	2,	1,	0,	0,	"MOVMSKPSrr32", 0, 0xa0800105ULL, NULL, NULL, OperandInfo101 },  // Inst #1506 = MOVMSKPSrr32
  { 1507,	2,	1,	0,	0,	"MOVMSKPSrr32_alt", 0, 0xa0800105ULL, NULL, NULL, OperandInfo111 },  // Inst #1507 = MOVMSKPSrr32_alt
  { 1508,	2,	1,	0,	0,	"MOVMSKPSrr64", 0|(1<<MCID::UnmodeledSideEffects), 0xa0802105ULL, NULL, NULL, OperandInfo100 },  // Inst #1508 = MOVMSKPSrr64
  { 1509,	2,	1,	0,	0,	"MOVMSKPSrr64_alt", 0, 0xa0800105ULL, NULL, NULL, OperandInfo110 },  // Inst #1509 = MOVMSKPSrr64_alt
  { 1510,	6,	1,	0,	0,	"MOVNTDQArm", 0|(1<<MCID::MayLoad), 0x55800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1510 = MOVNTDQArm
  { 1511,	6,	0,	0,	0,	"MOVNTDQ_64mr", 0|(1<<MCID::MayStore), 0x1cf000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1511 = MOVNTDQ_64mr
  { 1512,	6,	0,	0,	0,	"MOVNTDQmr", 0|(1<<MCID::MayStore), 0x1cf800144ULL, NULL, NULL, OperandInfo192 },  // Inst #1512 = MOVNTDQmr
  { 1513,	6,	0,	0,	0,	"MOVNTI_64mr", 0|(1<<MCID::MayStore), 0x186002104ULL, NULL, NULL, OperandInfo21 },  // Inst #1513 = MOVNTI_64mr
  { 1514,	6,	0,	0,	0,	"MOVNTImr", 0|(1<<MCID::MayStore), 0x186000104ULL, NULL, NULL, OperandInfo16 },  // Inst #1514 = MOVNTImr
  { 1515,	6,	0,	0,	0,	"MOVNTPDmr", 0|(1<<MCID::MayStore), 0x57000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1515 = MOVNTPDmr
  { 1516,	6,	0,	0,	0,	"MOVNTPSmr", 0|(1<<MCID::MayStore), 0x56800104ULL, NULL, NULL, OperandInfo192 },  // Inst #1516 = MOVNTPSmr
  { 1517,	2,	1,	0,	0,	"MOVPC32r", 0|(1<<MCID::NotDuplicable), 0x1d0014000ULL, ImplicitList6, NULL, OperandInfo67 },  // Inst #1517 = MOVPC32r
  { 1518,	6,	0,	0,	0,	"MOVPDI2DImr", 0|(1<<MCID::MayStore), 0xfd000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1518 = MOVPDI2DImr
  { 1519,	2,	1,	0,	0,	"MOVPDI2DIrr", 0, 0xfd000143ULL, NULL, NULL, OperandInfo101 },  // Inst #1519 = MOVPDI2DIrr
  { 1520,	6,	0,	0,	0,	"MOVPQI2QImr", 0|(1<<MCID::MayStore), 0x1ad000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1520 = MOVPQI2QImr
  { 1521,	2,	1,	0,	0,	"MOVPQIto64rr", 0, 0xfd002143ULL, NULL, NULL, OperandInfo100 },  // Inst #1521 = MOVPQIto64rr
  { 1522,	6,	1,	0,	0,	"MOVQI2PQIrm", 0|(1<<MCID::MayLoad), 0xfc000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #1522 = MOVQI2PQIrm
  { 1523,	2,	1,	0,	0,	"MOVQxrxr", 0|(1<<MCID::UnmodeledSideEffects), 0xfc000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #1523 = MOVQxrxr
  { 1524,	0,	0,	0,	0,	"MOVSB", 0|(1<<MCID::UnmodeledSideEffects), 0x148000001ULL, ImplicitList39, ImplicitList40, 0 },  // Inst #1524 = MOVSB
  { 1525,	0,	0,	0,	0,	"MOVSD", 0|(1<<MCID::UnmodeledSideEffects), 0x14a000001ULL, ImplicitList39, ImplicitList40, 0 },  // Inst #1525 = MOVSD
  { 1526,	6,	0,	0,	0,	"MOVSDmr", 0|(1<<MCID::MayStore), 0x22000b04ULL, NULL, NULL, OperandInfo194 },  // Inst #1526 = MOVSDmr
  { 1527,	6,	1,	0,	0,	"MOVSDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x20000b06ULL, NULL, NULL, OperandInfo104 },  // Inst #1527 = MOVSDrm
  { 1528,	3,	1,	0,	0,	"MOVSDrr", 0, 0x20000b05ULL, NULL, NULL, OperandInfo195 },  // Inst #1528 = MOVSDrr
  { 1529,	6,	0,	0,	0,	"MOVSDto64mr", 0|(1<<MCID::MayStore), 0xfd002144ULL, NULL, NULL, OperandInfo194 },  // Inst #1529 = MOVSDto64mr
  { 1530,	2,	1,	0,	0,	"MOVSDto64rr", 0|(1<<MCID::Bitcast), 0xfd002143ULL, NULL, NULL, OperandInfo112 },  // Inst #1530 = MOVSDto64rr
  { 1531,	6,	1,	0,	0,	"MOVSHDUPrm", 0|(1<<MCID::MayLoad), 0x2c800c06ULL, NULL, NULL, OperandInfo45 },  // Inst #1531 = MOVSHDUPrm
  { 1532,	2,	1,	0,	0,	"MOVSHDUPrr", 0, 0x2c800c05ULL, NULL, NULL, OperandInfo46 },  // Inst #1532 = MOVSHDUPrr
  { 1533,	6,	1,	0,	0,	"MOVSLDUPrm", 0|(1<<MCID::MayLoad), 0x24800c06ULL, NULL, NULL, OperandInfo45 },  // Inst #1533 = MOVSLDUPrm
  { 1534,	2,	1,	0,	0,	"MOVSLDUPrr", 0, 0x24800c05ULL, NULL, NULL, OperandInfo46 },  // Inst #1534 = MOVSLDUPrr
  { 1535,	0,	0,	0,	0,	"MOVSQ", 0|(1<<MCID::UnmodeledSideEffects), 0x14a002001ULL, ImplicitList39, ImplicitList40, 0 },  // Inst #1535 = MOVSQ
  { 1536,	6,	0,	0,	0,	"MOVSS2DImr", 0|(1<<MCID::MayStore), 0xfd000144ULL, NULL, NULL, OperandInfo196 },  // Inst #1536 = MOVSS2DImr
  { 1537,	2,	1,	0,	0,	"MOVSS2DIrr", 0|(1<<MCID::Bitcast), 0xfd000143ULL, NULL, NULL, OperandInfo111 },  // Inst #1537 = MOVSS2DIrr
  { 1538,	6,	0,	0,	0,	"MOVSSmr", 0|(1<<MCID::MayStore), 0x22000c04ULL, NULL, NULL, OperandInfo196 },  // Inst #1538 = MOVSSmr
  { 1539,	6,	1,	0,	0,	"MOVSSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x20000c06ULL, NULL, NULL, OperandInfo102 },  // Inst #1539 = MOVSSrm
  { 1540,	3,	1,	0,	0,	"MOVSSrr", 0, 0x20000c05ULL, NULL, NULL, OperandInfo197 },  // Inst #1540 = MOVSSrr
  { 1541,	0,	0,	0,	0,	"MOVSW", 0|(1<<MCID::UnmodeledSideEffects), 0x14a000041ULL, ImplicitList39, ImplicitList40, 0 },  // Inst #1541 = MOVSW
  { 1542,	6,	1,	0,	0,	"MOVSX16rm8", 0|(1<<MCID::UnmodeledSideEffects), 0x17c000146ULL, NULL, NULL, OperandInfo49 },  // Inst #1542 = MOVSX16rm8
  { 1543,	2,	1,	0,	0,	"MOVSX16rr8", 0|(1<<MCID::UnmodeledSideEffects), 0x17c000145ULL, NULL, NULL, OperandInfo198 },  // Inst #1543 = MOVSX16rr8
  { 1544,	6,	1,	0,	0,	"MOVSX32rm16", 0|(1<<MCID::MayLoad), 0x17e000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1544 = MOVSX32rm16
  { 1545,	6,	1,	0,	0,	"MOVSX32rm8", 0|(1<<MCID::MayLoad), 0x17c000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1545 = MOVSX32rm8
  { 1546,	2,	1,	0,	0,	"MOVSX32rr16", 0, 0x17e000105ULL, NULL, NULL, OperandInfo199 },  // Inst #1546 = MOVSX32rr16
  { 1547,	2,	1,	0,	0,	"MOVSX32rr8", 0, 0x17c000105ULL, NULL, NULL, OperandInfo200 },  // Inst #1547 = MOVSX32rr8
  { 1548,	6,	1,	0,	0,	"MOVSX64rm16", 0|(1<<MCID::MayLoad), 0x17e002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1548 = MOVSX64rm16
  { 1549,	6,	1,	0,	0,	"MOVSX64rm32", 0|(1<<MCID::MayLoad), 0xc6002006ULL, NULL, NULL, OperandInfo62 },  // Inst #1549 = MOVSX64rm32
  { 1550,	6,	1,	0,	0,	"MOVSX64rm8", 0|(1<<MCID::MayLoad), 0x17c002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1550 = MOVSX64rm8
  { 1551,	2,	1,	0,	0,	"MOVSX64rr16", 0, 0x17e002105ULL, NULL, NULL, OperandInfo201 },  // Inst #1551 = MOVSX64rr16
  { 1552,	2,	1,	0,	0,	"MOVSX64rr32", 0, 0xc6002005ULL, NULL, NULL, OperandInfo146 },  // Inst #1552 = MOVSX64rr32
  { 1553,	2,	1,	0,	0,	"MOVSX64rr8", 0, 0x17c002105ULL, NULL, NULL, OperandInfo202 },  // Inst #1553 = MOVSX64rr8
  { 1554,	6,	0,	0,	0,	"MOVUPDmr", 0|(1<<MCID::MayStore), 0x23000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1554 = MOVUPDmr
  { 1555,	6,	0,	0,	0,	"MOVUPDmr_Int", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x23000144ULL, NULL, NULL, OperandInfo192 },  // Inst #1555 = MOVUPDmr_Int
  { 1556,	6,	1,	0,	0,	"MOVUPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x21000146ULL, NULL, NULL, OperandInfo45 },  // Inst #1556 = MOVUPDrm
  { 1557,	2,	1,	0,	0,	"MOVUPDrr", 0, 0x21000145ULL, NULL, NULL, OperandInfo46 },  // Inst #1557 = MOVUPDrr
  { 1558,	6,	0,	0,	0,	"MOVUPSmr", 0|(1<<MCID::MayStore), 0x22800104ULL, NULL, NULL, OperandInfo192 },  // Inst #1558 = MOVUPSmr
  { 1559,	6,	0,	0,	0,	"MOVUPSmr_Int", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x22800104ULL, NULL, NULL, OperandInfo192 },  // Inst #1559 = MOVUPSmr_Int
  { 1560,	6,	1,	0,	0,	"MOVUPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x20800106ULL, NULL, NULL, OperandInfo45 },  // Inst #1560 = MOVUPSrm
  { 1561,	2,	1,	0,	0,	"MOVUPSrr", 0, 0x20800105ULL, NULL, NULL, OperandInfo46 },  // Inst #1561 = MOVUPSrr
  { 1562,	6,	1,	0,	0,	"MOVZDI2PDIrm", 0|(1<<MCID::MayLoad), 0xdd000146ULL, NULL, NULL, OperandInfo45 },  // Inst #1562 = MOVZDI2PDIrm
  { 1563,	2,	1,	0,	0,	"MOVZDI2PDIrr", 0, 0xdd000145ULL, NULL, NULL, OperandInfo193 },  // Inst #1563 = MOVZDI2PDIrr
  { 1564,	6,	1,	0,	0,	"MOVZPQILo2PQIrm", 0|(1<<MCID::MayLoad), 0xfc000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #1564 = MOVZPQILo2PQIrm
  { 1565,	2,	1,	0,	0,	"MOVZPQILo2PQIrr", 0, 0xfc000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #1565 = MOVZPQILo2PQIrr
  { 1566,	6,	1,	0,	0,	"MOVZQI2PQIrm", 0|(1<<MCID::MayLoad), 0xfc000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #1566 = MOVZQI2PQIrm
  { 1567,	2,	1,	0,	0,	"MOVZQI2PQIrr", 0, 0xdd002145ULL, NULL, NULL, OperandInfo188 },  // Inst #1567 = MOVZQI2PQIrr
  { 1568,	6,	1,	0,	0,	"MOVZX16rm8", 0|(1<<MCID::UnmodeledSideEffects), 0x16c000146ULL, NULL, NULL, OperandInfo49 },  // Inst #1568 = MOVZX16rm8
  { 1569,	2,	1,	0,	0,	"MOVZX16rr8", 0|(1<<MCID::UnmodeledSideEffects), 0x16c000145ULL, NULL, NULL, OperandInfo198 },  // Inst #1569 = MOVZX16rr8
  { 1570,	6,	1,	0,	0,	"MOVZX32_NOREXrm8", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x16c000106ULL, NULL, NULL, OperandInfo203 },  // Inst #1570 = MOVZX32_NOREXrm8
  { 1571,	2,	1,	0,	0,	"MOVZX32_NOREXrr8", 0|(1<<MCID::UnmodeledSideEffects), 0x16c000105ULL, NULL, NULL, OperandInfo204 },  // Inst #1571 = MOVZX32_NOREXrr8
  { 1572,	6,	1,	0,	0,	"MOVZX32rm16", 0|(1<<MCID::MayLoad), 0x16e000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1572 = MOVZX32rm16
  { 1573,	6,	1,	0,	0,	"MOVZX32rm8", 0|(1<<MCID::MayLoad), 0x16c000106ULL, NULL, NULL, OperandInfo60 },  // Inst #1573 = MOVZX32rm8
  { 1574,	2,	1,	0,	0,	"MOVZX32rr16", 0, 0x16e000105ULL, NULL, NULL, OperandInfo199 },  // Inst #1574 = MOVZX32rr16
  { 1575,	2,	1,	0,	0,	"MOVZX32rr8", 0, 0x16c000105ULL, NULL, NULL, OperandInfo200 },  // Inst #1575 = MOVZX32rr8
  { 1576,	6,	1,	0,	0,	"MOVZX64rm16", 0|(1<<MCID::MayLoad), 0x16e000106ULL, NULL, NULL, OperandInfo62 },  // Inst #1576 = MOVZX64rm16
  { 1577,	6,	1,	0,	0,	"MOVZX64rm16_Q", 0|(1<<MCID::UnmodeledSideEffects), 0x16e002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1577 = MOVZX64rm16_Q
  { 1578,	6,	1,	0,	0,	"MOVZX64rm32", 0|(1<<MCID::MayLoad), 0x116000006ULL, NULL, NULL, OperandInfo62 },  // Inst #1578 = MOVZX64rm32
  { 1579,	6,	1,	0,	0,	"MOVZX64rm8", 0|(1<<MCID::MayLoad), 0x16c000106ULL, NULL, NULL, OperandInfo62 },  // Inst #1579 = MOVZX64rm8
  { 1580,	6,	1,	0,	0,	"MOVZX64rm8_Q", 0|(1<<MCID::UnmodeledSideEffects), 0x16c002106ULL, NULL, NULL, OperandInfo62 },  // Inst #1580 = MOVZX64rm8_Q
  { 1581,	2,	1,	0,	0,	"MOVZX64rr16", 0, 0x16e000105ULL, NULL, NULL, OperandInfo201 },  // Inst #1581 = MOVZX64rr16
  { 1582,	2,	1,	0,	0,	"MOVZX64rr16_Q", 0|(1<<MCID::UnmodeledSideEffects), 0x16e002105ULL, NULL, NULL, OperandInfo201 },  // Inst #1582 = MOVZX64rr16_Q
  { 1583,	2,	1,	0,	0,	"MOVZX64rr32", 0, 0x112000003ULL, NULL, NULL, OperandInfo146 },  // Inst #1583 = MOVZX64rr32
  { 1584,	2,	1,	0,	0,	"MOVZX64rr8", 0, 0x16c000105ULL, NULL, NULL, OperandInfo202 },  // Inst #1584 = MOVZX64rr8
  { 1585,	2,	1,	0,	0,	"MOVZX64rr8_Q", 0|(1<<MCID::UnmodeledSideEffects), 0x16c002105ULL, NULL, NULL, OperandInfo202 },  // Inst #1585 = MOVZX64rr8_Q
  { 1586,	8,	1,	0,	0,	"MPSADBWrmi", 0|(1<<MCID::MayLoad), 0x85804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #1586 = MPSADBWrmi
  { 1587,	4,	1,	0,	0,	"MPSADBWrri", 0, 0x85804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #1587 = MPSADBWrri
  { 1588,	5,	0,	0,	0,	"MUL16m", 0|(1<<MCID::MayLoad), 0x1ee00005cULL, ImplicitList2, ImplicitList21, OperandInfo36 },  // Inst #1588 = MUL16m
  { 1589,	1,	0,	0,	0,	"MUL16r", 0, 0x1ee000054ULL, ImplicitList2, ImplicitList21, OperandInfo116 },  // Inst #1589 = MUL16r
  { 1590,	5,	0,	0,	0,	"MUL32m", 0|(1<<MCID::MayLoad), 0x1ee00001cULL, ImplicitList3, ImplicitList18, OperandInfo36 },  // Inst #1590 = MUL32m
  { 1591,	1,	0,	0,	0,	"MUL32r", 0, 0x1ee000014ULL, ImplicitList3, ImplicitList18, OperandInfo69 },  // Inst #1591 = MUL32r
  { 1592,	5,	0,	0,	0,	"MUL64m", 0|(1<<MCID::MayLoad), 0x1ee00201cULL, ImplicitList4, ImplicitList17, OperandInfo36 },  // Inst #1592 = MUL64m
  { 1593,	1,	0,	0,	0,	"MUL64r", 0, 0x1ee002014ULL, ImplicitList4, ImplicitList17, OperandInfo70 },  // Inst #1593 = MUL64r
  { 1594,	5,	0,	0,	0,	"MUL8m", 0|(1<<MCID::MayLoad), 0x1ec00001cULL, ImplicitList5, ImplicitList22, OperandInfo36 },  // Inst #1594 = MUL8m
  { 1595,	1,	0,	0,	0,	"MUL8r", 0, 0x1ec000014ULL, ImplicitList5, ImplicitList22, OperandInfo117 },  // Inst #1595 = MUL8r
  { 1596,	7,	1,	0,	0,	"MULPDrm", 0|(1<<MCID::MayLoad), 0xb3000146ULL, NULL, NULL, OperandInfo30 },  // Inst #1596 = MULPDrm
  { 1597,	3,	1,	0,	0,	"MULPDrr", 0|(1<<MCID::Commutable), 0xb3000145ULL, NULL, NULL, OperandInfo31 },  // Inst #1597 = MULPDrr
  { 1598,	7,	1,	0,	0,	"MULPSrm", 0|(1<<MCID::MayLoad), 0xb2800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1598 = MULPSrm
  { 1599,	3,	1,	0,	0,	"MULPSrr", 0|(1<<MCID::Commutable), 0xb2800105ULL, NULL, NULL, OperandInfo31 },  // Inst #1599 = MULPSrr
  { 1600,	7,	1,	0,	0,	"MULSDrm", 0|(1<<MCID::MayLoad), 0xb2000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #1600 = MULSDrm
  { 1601,	7,	1,	0,	0,	"MULSDrm_Int", 0|(1<<MCID::MayLoad), 0xb2000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #1601 = MULSDrm_Int
  { 1602,	3,	1,	0,	0,	"MULSDrr", 0|(1<<MCID::Commutable), 0xb2000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #1602 = MULSDrr
  { 1603,	3,	1,	0,	0,	"MULSDrr_Int", 0, 0xb2000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #1603 = MULSDrr_Int
  { 1604,	7,	1,	0,	0,	"MULSSrm", 0|(1<<MCID::MayLoad), 0xb2000c06ULL, NULL, NULL, OperandInfo34 },  // Inst #1604 = MULSSrm
  { 1605,	7,	1,	0,	0,	"MULSSrm_Int", 0|(1<<MCID::MayLoad), 0xb2000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #1605 = MULSSrm_Int
  { 1606,	3,	1,	0,	0,	"MULSSrr", 0|(1<<MCID::Commutable), 0xb2000c05ULL, NULL, NULL, OperandInfo35 },  // Inst #1606 = MULSSrr
  { 1607,	3,	1,	0,	0,	"MULSSrr_Int", 0, 0xb2000c05ULL, NULL, NULL, OperandInfo31 },  // Inst #1607 = MULSSrr_Int
  { 1608,	5,	0,	0,	0,	"MUL_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b0000019ULL, NULL, NULL, OperandInfo36 },  // Inst #1608 = MUL_F32m
  { 1609,	5,	0,	0,	0,	"MUL_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b8000019ULL, NULL, NULL, OperandInfo36 },  // Inst #1609 = MUL_F64m
  { 1610,	5,	0,	0,	0,	"MUL_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc000019ULL, NULL, NULL, OperandInfo36 },  // Inst #1610 = MUL_FI16m
  { 1611,	5,	0,	0,	0,	"MUL_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b4000019ULL, NULL, NULL, OperandInfo36 },  // Inst #1611 = MUL_FI32m
  { 1612,	1,	0,	0,	0,	"MUL_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x190000902ULL, NULL, NULL, OperandInfo37 },  // Inst #1612 = MUL_FPrST0
  { 1613,	1,	0,	0,	0,	"MUL_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x190000302ULL, NULL, NULL, OperandInfo37 },  // Inst #1613 = MUL_FST0r
  { 1614,	3,	1,	0,	0,	"MUL_Fp32", 0, 0x80000ULL, NULL, NULL, OperandInfo38 },  // Inst #1614 = MUL_Fp32
  { 1615,	7,	1,	0,	0,	"MUL_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #1615 = MUL_Fp32m
  { 1616,	3,	1,	0,	0,	"MUL_Fp64", 0, 0x80000ULL, NULL, NULL, OperandInfo40 },  // Inst #1616 = MUL_Fp64
  { 1617,	7,	1,	0,	0,	"MUL_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #1617 = MUL_Fp64m
  { 1618,	7,	1,	0,	0,	"MUL_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #1618 = MUL_Fp64m32
  { 1619,	3,	1,	0,	0,	"MUL_Fp80", 0, 0x80000ULL, NULL, NULL, OperandInfo42 },  // Inst #1619 = MUL_Fp80
  { 1620,	7,	1,	0,	0,	"MUL_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #1620 = MUL_Fp80m32
  { 1621,	7,	1,	0,	0,	"MUL_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #1621 = MUL_Fp80m64
  { 1622,	7,	1,	0,	0,	"MUL_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #1622 = MUL_FpI16m32
  { 1623,	7,	1,	0,	0,	"MUL_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #1623 = MUL_FpI16m64
  { 1624,	7,	1,	0,	0,	"MUL_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #1624 = MUL_FpI16m80
  { 1625,	7,	1,	0,	0,	"MUL_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #1625 = MUL_FpI32m32
  { 1626,	7,	1,	0,	0,	"MUL_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #1626 = MUL_FpI32m64
  { 1627,	7,	1,	0,	0,	"MUL_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #1627 = MUL_FpI32m80
  { 1628,	1,	0,	0,	0,	"MUL_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x190000702ULL, NULL, NULL, OperandInfo37 },  // Inst #1628 = MUL_FrST0
  { 1629,	2,	0,	0,	0,	"MWAIT", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #1629 = MWAIT
  { 1630,	0,	0,	0,	0,	"MWAITrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2000126ULL, ImplicitList41, NULL, 0 },  // Inst #1630 = MWAITrr
  { 1631,	5,	0,	0,	0,	"NEG16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00005bULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1631 = NEG16m
  { 1632,	2,	1,	0,	0,	"NEG16r", 0, 0x1ee000053ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #1632 = NEG16r
  { 1633,	5,	0,	0,	0,	"NEG32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00001bULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1633 = NEG32m
  { 1634,	2,	1,	0,	0,	"NEG32r", 0, 0x1ee000013ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #1634 = NEG32r
  { 1635,	5,	0,	0,	0,	"NEG64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00201bULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1635 = NEG64m
  { 1636,	2,	1,	0,	0,	"NEG64r", 0, 0x1ee002013ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #1636 = NEG64r
  { 1637,	5,	0,	0,	0,	"NEG8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ec00001bULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #1637 = NEG8m
  { 1638,	2,	1,	0,	0,	"NEG8r", 0, 0x1ec000013ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #1638 = NEG8r
  { 1639,	0,	0,	0,	0,	"NOOP", 0, 0x120000001ULL, NULL, NULL, 0 },  // Inst #1639 = NOOP
  { 1640,	5,	0,	0,	0,	"NOOPL", 0, 0x3e000118ULL, NULL, NULL, OperandInfo36 },  // Inst #1640 = NOOPL
  { 1641,	5,	0,	0,	0,	"NOOPW", 0, 0x3e000158ULL, NULL, NULL, OperandInfo36 },  // Inst #1641 = NOOPW
  { 1642,	5,	0,	0,	0,	"NOT16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00005aULL, NULL, NULL, OperandInfo36 },  // Inst #1642 = NOT16m
  { 1643,	2,	1,	0,	0,	"NOT16r", 0, 0x1ee000052ULL, NULL, NULL, OperandInfo114 },  // Inst #1643 = NOT16r
  { 1644,	5,	0,	0,	0,	"NOT32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00001aULL, NULL, NULL, OperandInfo36 },  // Inst #1644 = NOT32m
  { 1645,	2,	1,	0,	0,	"NOT32r", 0, 0x1ee000012ULL, NULL, NULL, OperandInfo64 },  // Inst #1645 = NOT32r
  { 1646,	5,	0,	0,	0,	"NOT64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00201aULL, NULL, NULL, OperandInfo36 },  // Inst #1646 = NOT64m
  { 1647,	2,	1,	0,	0,	"NOT64r", 0, 0x1ee002012ULL, NULL, NULL, OperandInfo65 },  // Inst #1647 = NOT64r
  { 1648,	5,	0,	0,	0,	"NOT8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ec00001aULL, NULL, NULL, OperandInfo36 },  // Inst #1648 = NOT8m
  { 1649,	2,	1,	0,	0,	"NOT8r", 0, 0x1ec000012ULL, NULL, NULL, OperandInfo115 },  // Inst #1649 = NOT8r
  { 1650,	1,	0,	0,	0,	"OR16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x1a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #1650 = OR16i16
  { 1651,	6,	0,	0,	0,	"OR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c059ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1651 = OR16mi
  { 1652,	6,	0,	0,	0,	"OR16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106004059ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1652 = OR16mi8
  { 1653,	6,	0,	0,	0,	"OR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12000044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #1653 = OR16mr
  { 1654,	3,	1,	0,	0,	"OR16ri", 0, 0x10200c051ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #1654 = OR16ri
  { 1655,	3,	1,	0,	0,	"OR16ri8", 0, 0x106004051ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #1655 = OR16ri8
  { 1656,	7,	1,	0,	0,	"OR16rm", 0|(1<<MCID::MayLoad), 0x16000046ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #1656 = OR16rm
  { 1657,	3,	1,	0,	0,	"OR16rr", 0|(1<<MCID::Commutable), 0x12000043ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1657 = OR16rr
  { 1658,	3,	1,	0,	0,	"OR16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x16000045ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1658 = OR16rr_REV
  { 1659,	1,	0,	0,	0,	"OR32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x1a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #1659 = OR32i32
  { 1660,	6,	0,	0,	0,	"OR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x102014019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1660 = OR32mi
  { 1661,	6,	0,	0,	0,	"OR32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106004019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1661 = OR32mi8
  { 1662,	6,	0,	0,	0,	"OR32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12000004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1662 = OR32mr
  { 1663,	6,	0,	0,	0,	"OR32mrLocked", 0|(1<<MCID::UnmodeledSideEffects), 0x12100004ULL, NULL, NULL, OperandInfo16 },  // Inst #1663 = OR32mrLocked
  { 1664,	3,	1,	0,	0,	"OR32ri", 0, 0x102014011ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #1664 = OR32ri
  { 1665,	3,	1,	0,	0,	"OR32ri8", 0, 0x106004011ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #1665 = OR32ri8
  { 1666,	7,	1,	0,	0,	"OR32rm", 0|(1<<MCID::MayLoad), 0x16000006ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #1666 = OR32rm
  { 1667,	3,	1,	0,	0,	"OR32rr", 0|(1<<MCID::Commutable), 0x12000003ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #1667 = OR32rr
  { 1668,	3,	1,	0,	0,	"OR32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x16000005ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #1668 = OR32rr_REV
  { 1669,	1,	0,	0,	0,	"OR64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x1a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #1669 = OR64i32
  { 1670,	6,	0,	0,	0,	"OR64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x102016019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1670 = OR64mi32
  { 1671,	6,	0,	0,	0,	"OR64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106006019ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1671 = OR64mi8
  { 1672,	6,	0,	0,	0,	"OR64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12002004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #1672 = OR64mr
  { 1673,	3,	1,	0,	0,	"OR64ri32", 0, 0x102016011ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #1673 = OR64ri32
  { 1674,	3,	1,	0,	0,	"OR64ri8", 0, 0x106006011ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #1674 = OR64ri8
  { 1675,	7,	1,	0,	0,	"OR64rm", 0|(1<<MCID::MayLoad), 0x16002006ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #1675 = OR64rm
  { 1676,	3,	1,	0,	0,	"OR64rr", 0|(1<<MCID::Commutable), 0x12002003ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #1676 = OR64rr
  { 1677,	3,	1,	0,	0,	"OR64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x16002005ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #1677 = OR64rr_REV
  { 1678,	1,	0,	0,	0,	"OR8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x18004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #1678 = OR8i8
  { 1679,	6,	0,	0,	0,	"OR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x100004019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1679 = OR8mi
  { 1680,	6,	0,	0,	0,	"OR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #1680 = OR8mr
  { 1681,	3,	1,	0,	0,	"OR8ri", 0, 0x100004011ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #1681 = OR8ri
  { 1682,	7,	1,	0,	0,	"OR8rm", 0|(1<<MCID::MayLoad), 0x14000006ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #1682 = OR8rm
  { 1683,	3,	1,	0,	0,	"OR8rr", 0|(1<<MCID::Commutable), 0x10000003ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #1683 = OR8rr
  { 1684,	3,	1,	0,	0,	"OR8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x14000005ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #1684 = OR8rr_REV
  { 1685,	7,	1,	0,	0,	"ORPDrm", 0|(1<<MCID::MayLoad), 0xad000146ULL, NULL, NULL, OperandInfo30 },  // Inst #1685 = ORPDrm
  { 1686,	3,	1,	0,	0,	"ORPDrr", 0|(1<<MCID::Commutable), 0xad000145ULL, NULL, NULL, OperandInfo31 },  // Inst #1686 = ORPDrr
  { 1687,	7,	1,	0,	0,	"ORPSrm", 0|(1<<MCID::MayLoad), 0xac800106ULL, NULL, NULL, OperandInfo30 },  // Inst #1687 = ORPSrm
  { 1688,	3,	1,	0,	0,	"ORPSrr", 0|(1<<MCID::Commutable), 0xac800105ULL, NULL, NULL, OperandInfo31 },  // Inst #1688 = ORPSrr
  { 1689,	1,	0,	0,	0,	"OUT16ir", 0|(1<<MCID::UnmodeledSideEffects), 0x1ce004041ULL, ImplicitList2, NULL, OperandInfo2 },  // Inst #1689 = OUT16ir
  { 1690,	0,	0,	0,	0,	"OUT16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1de000041ULL, ImplicitList42, NULL, 0 },  // Inst #1690 = OUT16rr
  { 1691,	1,	0,	0,	0,	"OUT32ir", 0|(1<<MCID::UnmodeledSideEffects), 0x1ce004001ULL, ImplicitList3, NULL, OperandInfo2 },  // Inst #1691 = OUT32ir
  { 1692,	0,	0,	0,	0,	"OUT32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1de000001ULL, ImplicitList43, NULL, 0 },  // Inst #1692 = OUT32rr
  { 1693,	1,	0,	0,	0,	"OUT8ir", 0|(1<<MCID::UnmodeledSideEffects), 0x1cc004001ULL, ImplicitList5, NULL, OperandInfo2 },  // Inst #1693 = OUT8ir
  { 1694,	0,	0,	0,	0,	"OUT8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1dc000001ULL, ImplicitList44, NULL, 0 },  // Inst #1694 = OUT8rr
  { 1695,	0,	0,	0,	0,	"OUTSB", 0|(1<<MCID::UnmodeledSideEffects), 0xdc000001ULL, NULL, NULL, 0 },  // Inst #1695 = OUTSB
  { 1696,	0,	0,	0,	0,	"OUTSD", 0|(1<<MCID::UnmodeledSideEffects), 0xde000001ULL, NULL, NULL, 0 },  // Inst #1696 = OUTSD
  { 1697,	0,	0,	0,	0,	"OUTSW", 0|(1<<MCID::UnmodeledSideEffects), 0xde000041ULL, NULL, NULL, 0 },  // Inst #1697 = OUTSW
  { 1698,	6,	1,	0,	0,	"PABSBrm128", 0|(1<<MCID::MayLoad), 0x39804d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1698 = PABSBrm128
  { 1699,	2,	1,	0,	0,	"PABSBrr128", 0, 0x39804d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1699 = PABSBrr128
  { 1700,	6,	1,	0,	0,	"PABSDrm128", 0|(1<<MCID::MayLoad), 0x3d804d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1700 = PABSDrm128
  { 1701,	2,	1,	0,	0,	"PABSDrr128", 0, 0x3d804d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1701 = PABSDrr128
  { 1702,	6,	1,	0,	0,	"PABSWrm128", 0|(1<<MCID::MayLoad), 0x3b804d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1702 = PABSWrm128
  { 1703,	2,	1,	0,	0,	"PABSWrr128", 0, 0x3b804d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1703 = PABSWrr128
  { 1704,	7,	1,	0,	0,	"PACKSSDWrm", 0|(1<<MCID::MayLoad), 0xd7800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1704 = PACKSSDWrm
  { 1705,	3,	1,	0,	0,	"PACKSSDWrr", 0, 0xd7800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1705 = PACKSSDWrr
  { 1706,	7,	1,	0,	0,	"PACKSSWBrm", 0|(1<<MCID::MayLoad), 0xc7800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1706 = PACKSSWBrm
  { 1707,	3,	1,	0,	0,	"PACKSSWBrr", 0, 0xc7800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1707 = PACKSSWBrr
  { 1708,	7,	1,	0,	0,	"PACKUSDWrm", 0|(1<<MCID::MayLoad), 0x57800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1708 = PACKUSDWrm
  { 1709,	3,	1,	0,	0,	"PACKUSDWrr", 0, 0x57800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1709 = PACKUSDWrr
  { 1710,	7,	1,	0,	0,	"PACKUSWBrm", 0|(1<<MCID::MayLoad), 0xcf800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1710 = PACKUSWBrm
  { 1711,	3,	1,	0,	0,	"PACKUSWBrr", 0, 0xcf800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1711 = PACKUSWBrr
  { 1712,	7,	1,	0,	0,	"PADDBrm", 0|(1<<MCID::MayLoad), 0x1f9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1712 = PADDBrm
  { 1713,	3,	1,	0,	0,	"PADDBrr", 0|(1<<MCID::Commutable), 0x1f9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1713 = PADDBrr
  { 1714,	7,	1,	0,	0,	"PADDDrm", 0|(1<<MCID::MayLoad), 0x1fd800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1714 = PADDDrm
  { 1715,	3,	1,	0,	0,	"PADDDrr", 0|(1<<MCID::Commutable), 0x1fd800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1715 = PADDDrr
  { 1716,	7,	1,	0,	0,	"PADDQrm", 0|(1<<MCID::MayLoad), 0x1a9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1716 = PADDQrm
  { 1717,	3,	1,	0,	0,	"PADDQrr", 0|(1<<MCID::Commutable), 0x1a9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1717 = PADDQrr
  { 1718,	7,	1,	0,	0,	"PADDSBrm", 0|(1<<MCID::MayLoad), 0x1d9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1718 = PADDSBrm
  { 1719,	3,	1,	0,	0,	"PADDSBrr", 0|(1<<MCID::Commutable), 0x1d9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1719 = PADDSBrr
  { 1720,	7,	1,	0,	0,	"PADDSWrm", 0|(1<<MCID::MayLoad), 0x1db800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1720 = PADDSWrm
  { 1721,	3,	1,	0,	0,	"PADDSWrr", 0|(1<<MCID::Commutable), 0x1db800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1721 = PADDSWrr
  { 1722,	7,	1,	0,	0,	"PADDUSBrm", 0|(1<<MCID::MayLoad), 0x1b9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1722 = PADDUSBrm
  { 1723,	3,	1,	0,	0,	"PADDUSBrr", 0|(1<<MCID::Commutable), 0x1b9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1723 = PADDUSBrr
  { 1724,	7,	1,	0,	0,	"PADDUSWrm", 0|(1<<MCID::MayLoad), 0x1bb800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1724 = PADDUSWrm
  { 1725,	3,	1,	0,	0,	"PADDUSWrr", 0|(1<<MCID::Commutable), 0x1bb800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1725 = PADDUSWrr
  { 1726,	7,	1,	0,	0,	"PADDWrm", 0|(1<<MCID::MayLoad), 0x1fb800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1726 = PADDWrm
  { 1727,	3,	1,	0,	0,	"PADDWrr", 0|(1<<MCID::Commutable), 0x1fb800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1727 = PADDWrr
  { 1728,	8,	1,	0,	0,	"PALIGNR128rm", 0|(1<<MCID::UnmodeledSideEffects), 0x1f804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #1728 = PALIGNR128rm
  { 1729,	4,	1,	0,	0,	"PALIGNR128rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1f804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #1729 = PALIGNR128rr
  { 1730,	7,	1,	0,	0,	"PANDNrm", 0|(1<<MCID::UnmodeledSideEffects), 0x1bf800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1730 = PANDNrm
  { 1731,	3,	1,	0,	0,	"PANDNrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1bf800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1731 = PANDNrr
  { 1732,	7,	1,	0,	0,	"PANDrm", 0|(1<<MCID::MayLoad), 0x1b7800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1732 = PANDrm
  { 1733,	3,	1,	0,	0,	"PANDrr", 0|(1<<MCID::Commutable), 0x1b7800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1733 = PANDrr
  { 1734,	0,	0,	0,	0,	"PAUSE", 0|(1<<MCID::UnmodeledSideEffects), 0x120000201ULL, NULL, NULL, 0 },  // Inst #1734 = PAUSE
  { 1735,	7,	1,	0,	0,	"PAVGBrm", 0|(1<<MCID::MayLoad), 0x1c1800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1735 = PAVGBrm
  { 1736,	3,	1,	0,	0,	"PAVGBrr", 0|(1<<MCID::Commutable), 0x1c1800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1736 = PAVGBrr
  { 1737,	7,	1,	0,	0,	"PAVGUSBrm", 0|(1<<MCID::MayLoad), 0x417e000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1737 = PAVGUSBrm
  { 1738,	3,	1,	0,	0,	"PAVGUSBrr", 0, 0x417e000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1738 = PAVGUSBrr
  { 1739,	7,	1,	0,	0,	"PAVGWrm", 0|(1<<MCID::MayLoad), 0x1c7800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1739 = PAVGWrm
  { 1740,	3,	1,	0,	0,	"PAVGWrr", 0|(1<<MCID::Commutable), 0x1c7800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1740 = PAVGWrr
  { 1741,	7,	1,	0,	0,	"PBLENDVBrm0", 0|(1<<MCID::MayLoad), 0x21800d46ULL, ImplicitList12, NULL, OperandInfo30 },  // Inst #1741 = PBLENDVBrm0
  { 1742,	3,	1,	0,	0,	"PBLENDVBrr0", 0, 0x21800d45ULL, ImplicitList12, NULL, OperandInfo31 },  // Inst #1742 = PBLENDVBrr0
  { 1743,	8,	1,	0,	0,	"PBLENDWrmi", 0|(1<<MCID::MayLoad), 0x1d804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #1743 = PBLENDWrmi
  { 1744,	4,	1,	0,	0,	"PBLENDWrri", 0, 0x1d804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #1744 = PBLENDWrri
  { 1745,	8,	1,	0,	0,	"PCLMULQDQrm", 0|(1<<MCID::UnmodeledSideEffects), 0x89804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #1745 = PCLMULQDQrm
  { 1746,	4,	1,	0,	0,	"PCLMULQDQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x89804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #1746 = PCLMULQDQrr
  { 1747,	7,	1,	0,	0,	"PCMPEQBrm", 0|(1<<MCID::MayLoad), 0xe9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1747 = PCMPEQBrm
  { 1748,	3,	1,	0,	0,	"PCMPEQBrr", 0|(1<<MCID::Commutable), 0xe9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1748 = PCMPEQBrr
  { 1749,	7,	1,	0,	0,	"PCMPEQDrm", 0|(1<<MCID::MayLoad), 0xed800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1749 = PCMPEQDrm
  { 1750,	3,	1,	0,	0,	"PCMPEQDrr", 0|(1<<MCID::Commutable), 0xed800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1750 = PCMPEQDrr
  { 1751,	7,	1,	0,	0,	"PCMPEQQrm", 0|(1<<MCID::MayLoad), 0x53800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1751 = PCMPEQQrm
  { 1752,	3,	1,	0,	0,	"PCMPEQQrr", 0|(1<<MCID::Commutable), 0x53800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1752 = PCMPEQQrr
  { 1753,	7,	1,	0,	0,	"PCMPEQWrm", 0|(1<<MCID::MayLoad), 0xeb800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1753 = PCMPEQWrm
  { 1754,	3,	1,	0,	0,	"PCMPEQWrr", 0|(1<<MCID::Commutable), 0xeb800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1754 = PCMPEQWrr
  { 1755,	7,	0,	0,	0,	"PCMPESTRIArm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #1755 = PCMPESTRIArm
  { 1756,	3,	0,	0,	0,	"PCMPESTRIArr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #1756 = PCMPESTRIArr
  { 1757,	7,	0,	0,	0,	"PCMPESTRICrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #1757 = PCMPESTRICrm
  { 1758,	3,	0,	0,	0,	"PCMPESTRICrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #1758 = PCMPESTRICrr
  { 1759,	7,	0,	0,	0,	"PCMPESTRIOrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #1759 = PCMPESTRIOrm
  { 1760,	3,	0,	0,	0,	"PCMPESTRIOrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #1760 = PCMPESTRIOrr
  { 1761,	7,	0,	0,	0,	"PCMPESTRISrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #1761 = PCMPESTRISrm
  { 1762,	3,	0,	0,	0,	"PCMPESTRISrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #1762 = PCMPESTRISrr
  { 1763,	7,	0,	0,	0,	"PCMPESTRIZrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #1763 = PCMPESTRIZrm
  { 1764,	3,	0,	0,	0,	"PCMPESTRIZrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #1764 = PCMPESTRIZrr
  { 1765,	7,	0,	0,	0,	"PCMPESTRIrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #1765 = PCMPESTRIrm
  { 1766,	3,	0,	0,	0,	"PCMPESTRIrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #1766 = PCMPESTRIrr
  { 1767,	8,	1,	0,	0,	"PCMPESTRM128MEM", 0|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList15, ImplicitList1, OperandInfo141 },  // Inst #1767 = PCMPESTRM128MEM
  { 1768,	4,	1,	0,	0,	"PCMPESTRM128REG", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList15, ImplicitList1, OperandInfo83 },  // Inst #1768 = PCMPESTRM128REG
  { 1769,	7,	0,	0,	0,	"PCMPESTRM128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xc1804e46ULL, ImplicitList15, ImplicitList46, OperandInfo47 },  // Inst #1769 = PCMPESTRM128rm
  { 1770,	3,	0,	0,	0,	"PCMPESTRM128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xc1804e45ULL, ImplicitList15, ImplicitList46, OperandInfo48 },  // Inst #1770 = PCMPESTRM128rr
  { 1771,	7,	1,	0,	0,	"PCMPGTBrm", 0|(1<<MCID::MayLoad), 0xc9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1771 = PCMPGTBrm
  { 1772,	3,	1,	0,	0,	"PCMPGTBrr", 0, 0xc9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1772 = PCMPGTBrr
  { 1773,	7,	1,	0,	0,	"PCMPGTDrm", 0|(1<<MCID::MayLoad), 0xcd800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1773 = PCMPGTDrm
  { 1774,	3,	1,	0,	0,	"PCMPGTDrr", 0, 0xcd800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1774 = PCMPGTDrr
  { 1775,	7,	1,	0,	0,	"PCMPGTQrm", 0|(1<<MCID::MayLoad), 0x6f800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1775 = PCMPGTQrm
  { 1776,	3,	1,	0,	0,	"PCMPGTQrr", 0, 0x6f800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1776 = PCMPGTQrr
  { 1777,	7,	1,	0,	0,	"PCMPGTWrm", 0|(1<<MCID::MayLoad), 0xcb800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1777 = PCMPGTWrm
  { 1778,	3,	1,	0,	0,	"PCMPGTWrr", 0, 0xcb800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1778 = PCMPGTWrr
  { 1779,	7,	0,	0,	0,	"PCMPISTRIArm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #1779 = PCMPISTRIArm
  { 1780,	3,	0,	0,	0,	"PCMPISTRIArr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #1780 = PCMPISTRIArr
  { 1781,	7,	0,	0,	0,	"PCMPISTRICrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #1781 = PCMPISTRICrm
  { 1782,	3,	0,	0,	0,	"PCMPISTRICrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #1782 = PCMPISTRICrr
  { 1783,	7,	0,	0,	0,	"PCMPISTRIOrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #1783 = PCMPISTRIOrm
  { 1784,	3,	0,	0,	0,	"PCMPISTRIOrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #1784 = PCMPISTRIOrr
  { 1785,	7,	0,	0,	0,	"PCMPISTRISrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #1785 = PCMPISTRISrm
  { 1786,	3,	0,	0,	0,	"PCMPISTRISrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #1786 = PCMPISTRISrr
  { 1787,	7,	0,	0,	0,	"PCMPISTRIZrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #1787 = PCMPISTRIZrm
  { 1788,	3,	0,	0,	0,	"PCMPISTRIZrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #1788 = PCMPISTRIZrr
  { 1789,	7,	0,	0,	0,	"PCMPISTRIrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #1789 = PCMPISTRIrm
  { 1790,	3,	0,	0,	0,	"PCMPISTRIrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #1790 = PCMPISTRIrr
  { 1791,	8,	1,	0,	0,	"PCMPISTRM128MEM", 0|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo141 },  // Inst #1791 = PCMPISTRM128MEM
  { 1792,	4,	1,	0,	0,	"PCMPISTRM128REG", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo83 },  // Inst #1792 = PCMPISTRM128REG
  { 1793,	7,	0,	0,	0,	"PCMPISTRM128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xc5804e46ULL, NULL, ImplicitList46, OperandInfo47 },  // Inst #1793 = PCMPISTRM128rm
  { 1794,	3,	0,	0,	0,	"PCMPISTRM128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xc5804e45ULL, NULL, ImplicitList46, OperandInfo48 },  // Inst #1794 = PCMPISTRM128rr
  { 1795,	7,	0,	0,	0,	"PEXTRBmr", 0|(1<<MCID::UnmodeledSideEffects), 0x29804e44ULL, NULL, NULL, OperandInfo118 },  // Inst #1795 = PEXTRBmr
  { 1796,	3,	1,	0,	0,	"PEXTRBrr", 0, 0x29804e43ULL, NULL, NULL, OperandInfo119 },  // Inst #1796 = PEXTRBrr
  { 1797,	7,	0,	0,	0,	"PEXTRDmr", 0|(1<<MCID::MayStore), 0x2d804e44ULL, NULL, NULL, OperandInfo118 },  // Inst #1797 = PEXTRDmr
  { 1798,	3,	1,	0,	0,	"PEXTRDrr", 0, 0x2d804e43ULL, NULL, NULL, OperandInfo119 },  // Inst #1798 = PEXTRDrr
  { 1799,	7,	0,	0,	0,	"PEXTRQmr", 0|(1<<MCID::MayStore), 0x2d806e44ULL, NULL, NULL, OperandInfo118 },  // Inst #1799 = PEXTRQmr
  { 1800,	3,	1,	0,	0,	"PEXTRQrr", 0, 0x2d806e43ULL, NULL, NULL, OperandInfo205 },  // Inst #1800 = PEXTRQrr
  { 1801,	7,	0,	0,	0,	"PEXTRWmr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b804e44ULL, NULL, NULL, OperandInfo118 },  // Inst #1801 = PEXTRWmr
  { 1802,	3,	1,	0,	0,	"PEXTRWri", 0, 0x18b804145ULL, NULL, NULL, OperandInfo119 },  // Inst #1802 = PEXTRWri
  { 1803,	6,	1,	0,	0,	"PF2IDrm", 0|(1<<MCID::MayLoad), 0x403a000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1803 = PF2IDrm
  { 1804,	2,	1,	0,	0,	"PF2IDrr", 0, 0x403a000105ULL, NULL, NULL, OperandInfo154 },  // Inst #1804 = PF2IDrr
  { 1805,	6,	1,	0,	0,	"PF2IWrm", 0|(1<<MCID::MayLoad), 0x4038000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1805 = PF2IWrm
  { 1806,	2,	1,	0,	0,	"PF2IWrr", 0, 0x4038000105ULL, NULL, NULL, OperandInfo154 },  // Inst #1806 = PF2IWrr
  { 1807,	7,	1,	0,	0,	"PFACCrm", 0|(1<<MCID::MayLoad), 0x415c000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1807 = PFACCrm
  { 1808,	3,	1,	0,	0,	"PFACCrr", 0, 0x415c000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1808 = PFACCrr
  { 1809,	7,	1,	0,	0,	"PFADDrm", 0|(1<<MCID::MayLoad), 0x413c000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1809 = PFADDrm
  { 1810,	3,	1,	0,	0,	"PFADDrr", 0, 0x413c000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1810 = PFADDrr
  { 1811,	7,	1,	0,	0,	"PFCMPEQrm", 0|(1<<MCID::MayLoad), 0x4160000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1811 = PFCMPEQrm
  { 1812,	3,	1,	0,	0,	"PFCMPEQrr", 0, 0x4160000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1812 = PFCMPEQrr
  { 1813,	7,	1,	0,	0,	"PFCMPGErm", 0|(1<<MCID::MayLoad), 0x4120000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1813 = PFCMPGErm
  { 1814,	3,	1,	0,	0,	"PFCMPGErr", 0, 0x4120000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1814 = PFCMPGErr
  { 1815,	7,	1,	0,	0,	"PFCMPGTrm", 0|(1<<MCID::MayLoad), 0x4140000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1815 = PFCMPGTrm
  { 1816,	3,	1,	0,	0,	"PFCMPGTrr", 0, 0x4140000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1816 = PFCMPGTrr
  { 1817,	7,	1,	0,	0,	"PFMAXrm", 0|(1<<MCID::MayLoad), 0x4148000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1817 = PFMAXrm
  { 1818,	3,	1,	0,	0,	"PFMAXrr", 0, 0x4148000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1818 = PFMAXrr
  { 1819,	7,	1,	0,	0,	"PFMINrm", 0|(1<<MCID::MayLoad), 0x4128000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1819 = PFMINrm
  { 1820,	3,	1,	0,	0,	"PFMINrr", 0, 0x4128000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1820 = PFMINrr
  { 1821,	7,	1,	0,	0,	"PFMULrm", 0|(1<<MCID::MayLoad), 0x4168000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1821 = PFMULrm
  { 1822,	3,	1,	0,	0,	"PFMULrr", 0, 0x4168000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1822 = PFMULrr
  { 1823,	7,	1,	0,	0,	"PFNACCrm", 0|(1<<MCID::MayLoad), 0x4114000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1823 = PFNACCrm
  { 1824,	3,	1,	0,	0,	"PFNACCrr", 0, 0x4114000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1824 = PFNACCrr
  { 1825,	7,	1,	0,	0,	"PFPNACCrm", 0|(1<<MCID::MayLoad), 0x411c000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1825 = PFPNACCrm
  { 1826,	3,	1,	0,	0,	"PFPNACCrr", 0, 0x411c000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1826 = PFPNACCrr
  { 1827,	7,	1,	0,	0,	"PFRCPIT1rm", 0|(1<<MCID::MayLoad), 0x414c000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1827 = PFRCPIT1rm
  { 1828,	3,	1,	0,	0,	"PFRCPIT1rr", 0, 0x414c000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1828 = PFRCPIT1rr
  { 1829,	7,	1,	0,	0,	"PFRCPIT2rm", 0|(1<<MCID::MayLoad), 0x416c000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1829 = PFRCPIT2rm
  { 1830,	3,	1,	0,	0,	"PFRCPIT2rr", 0, 0x416c000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1830 = PFRCPIT2rr
  { 1831,	6,	1,	0,	0,	"PFRCPrm", 0|(1<<MCID::MayLoad), 0x412c000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1831 = PFRCPrm
  { 1832,	2,	1,	0,	0,	"PFRCPrr", 0, 0x412c000105ULL, NULL, NULL, OperandInfo154 },  // Inst #1832 = PFRCPrr
  { 1833,	7,	1,	0,	0,	"PFRSQIT1rm", 0|(1<<MCID::MayLoad), 0x414e000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1833 = PFRSQIT1rm
  { 1834,	3,	1,	0,	0,	"PFRSQIT1rr", 0, 0x414e000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1834 = PFRSQIT1rr
  { 1835,	6,	1,	0,	0,	"PFRSQRTrm", 0|(1<<MCID::MayLoad), 0x412e000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1835 = PFRSQRTrm
  { 1836,	2,	1,	0,	0,	"PFRSQRTrr", 0, 0x412e000105ULL, NULL, NULL, OperandInfo154 },  // Inst #1836 = PFRSQRTrr
  { 1837,	7,	1,	0,	0,	"PFSUBRrm", 0|(1<<MCID::MayLoad), 0x4154000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1837 = PFSUBRrm
  { 1838,	3,	1,	0,	0,	"PFSUBRrr", 0, 0x4154000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1838 = PFSUBRrr
  { 1839,	7,	1,	0,	0,	"PFSUBrm", 0|(1<<MCID::MayLoad), 0x4134000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1839 = PFSUBrm
  { 1840,	3,	1,	0,	0,	"PFSUBrr", 0, 0x4134000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1840 = PFSUBrr
  { 1841,	7,	1,	0,	0,	"PHADDDrm128", 0|(1<<MCID::MayLoad), 0x5800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1841 = PHADDDrm128
  { 1842,	3,	1,	0,	0,	"PHADDDrr128", 0, 0x5800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1842 = PHADDDrr128
  { 1843,	7,	1,	0,	0,	"PHADDSWrm128", 0|(1<<MCID::MayLoad), 0x7800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1843 = PHADDSWrm128
  { 1844,	3,	1,	0,	0,	"PHADDSWrr128", 0, 0x7800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1844 = PHADDSWrr128
  { 1845,	7,	1,	0,	0,	"PHADDWrm128", 0|(1<<MCID::MayLoad), 0x3800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1845 = PHADDWrm128
  { 1846,	3,	1,	0,	0,	"PHADDWrr128", 0, 0x3800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1846 = PHADDWrr128
  { 1847,	6,	1,	0,	0,	"PHMINPOSUWrm128", 0|(1<<MCID::MayLoad), 0x83800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1847 = PHMINPOSUWrm128
  { 1848,	2,	1,	0,	0,	"PHMINPOSUWrr128", 0, 0x83800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1848 = PHMINPOSUWrr128
  { 1849,	7,	1,	0,	0,	"PHSUBDrm128", 0|(1<<MCID::MayLoad), 0xd800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1849 = PHSUBDrm128
  { 1850,	3,	1,	0,	0,	"PHSUBDrr128", 0, 0xd800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1850 = PHSUBDrr128
  { 1851,	7,	1,	0,	0,	"PHSUBSWrm128", 0|(1<<MCID::MayLoad), 0xf800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1851 = PHSUBSWrm128
  { 1852,	3,	1,	0,	0,	"PHSUBSWrr128", 0, 0xf800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1852 = PHSUBSWrr128
  { 1853,	7,	1,	0,	0,	"PHSUBWrm128", 0|(1<<MCID::MayLoad), 0xb800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1853 = PHSUBWrm128
  { 1854,	3,	1,	0,	0,	"PHSUBWrr128", 0, 0xb800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1854 = PHSUBWrr128
  { 1855,	6,	1,	0,	0,	"PI2FDrm", 0|(1<<MCID::MayLoad), 0x401a000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1855 = PI2FDrm
  { 1856,	2,	1,	0,	0,	"PI2FDrr", 0, 0x401a000105ULL, NULL, NULL, OperandInfo154 },  // Inst #1856 = PI2FDrr
  { 1857,	6,	1,	0,	0,	"PI2FWrm", 0|(1<<MCID::MayLoad), 0x4018000106ULL, NULL, NULL, OperandInfo150 },  // Inst #1857 = PI2FWrm
  { 1858,	2,	1,	0,	0,	"PI2FWrr", 0, 0x4018000105ULL, NULL, NULL, OperandInfo154 },  // Inst #1858 = PI2FWrr
  { 1859,	8,	1,	0,	0,	"PINSRBrm", 0|(1<<MCID::MayLoad), 0x41804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #1859 = PINSRBrm
  { 1860,	4,	1,	0,	0,	"PINSRBrr", 0, 0x41804e45ULL, NULL, NULL, OperandInfo206 },  // Inst #1860 = PINSRBrr
  { 1861,	8,	1,	0,	0,	"PINSRDrm", 0|(1<<MCID::MayLoad), 0x45804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #1861 = PINSRDrm
  { 1862,	4,	1,	0,	0,	"PINSRDrr", 0, 0x45804e45ULL, NULL, NULL, OperandInfo206 },  // Inst #1862 = PINSRDrr
  { 1863,	8,	1,	0,	0,	"PINSRQrm", 0|(1<<MCID::MayLoad), 0x45806e46ULL, NULL, NULL, OperandInfo58 },  // Inst #1863 = PINSRQrm
  { 1864,	4,	1,	0,	0,	"PINSRQrr", 0, 0x45806e45ULL, NULL, NULL, OperandInfo207 },  // Inst #1864 = PINSRQrr
  { 1865,	8,	1,	0,	0,	"PINSRWrmi", 0|(1<<MCID::MayLoad), 0x189804146ULL, NULL, NULL, OperandInfo58 },  // Inst #1865 = PINSRWrmi
  { 1866,	4,	1,	0,	0,	"PINSRWrri", 0, 0x189804145ULL, NULL, NULL, OperandInfo206 },  // Inst #1866 = PINSRWrri
  { 1867,	7,	1,	0,	0,	"PMADDUBSWrm128", 0|(1<<MCID::MayLoad), 0x9800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1867 = PMADDUBSWrm128
  { 1868,	3,	1,	0,	0,	"PMADDUBSWrr128", 0, 0x9800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1868 = PMADDUBSWrr128
  { 1869,	7,	1,	0,	0,	"PMADDWDrm", 0|(1<<MCID::MayLoad), 0x1eb800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1869 = PMADDWDrm
  { 1870,	3,	1,	0,	0,	"PMADDWDrr", 0|(1<<MCID::Commutable), 0x1eb800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1870 = PMADDWDrr
  { 1871,	7,	1,	0,	0,	"PMAXSBrm", 0|(1<<MCID::MayLoad), 0x79800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1871 = PMAXSBrm
  { 1872,	3,	1,	0,	0,	"PMAXSBrr", 0|(1<<MCID::Commutable), 0x79800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1872 = PMAXSBrr
  { 1873,	7,	1,	0,	0,	"PMAXSDrm", 0|(1<<MCID::MayLoad), 0x7b800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1873 = PMAXSDrm
  { 1874,	3,	1,	0,	0,	"PMAXSDrr", 0|(1<<MCID::Commutable), 0x7b800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1874 = PMAXSDrr
  { 1875,	7,	1,	0,	0,	"PMAXSWrm", 0|(1<<MCID::MayLoad), 0x1dd800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1875 = PMAXSWrm
  { 1876,	3,	1,	0,	0,	"PMAXSWrr", 0|(1<<MCID::Commutable), 0x1dd800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1876 = PMAXSWrr
  { 1877,	7,	1,	0,	0,	"PMAXUBrm", 0|(1<<MCID::MayLoad), 0x1bd800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1877 = PMAXUBrm
  { 1878,	3,	1,	0,	0,	"PMAXUBrr", 0|(1<<MCID::Commutable), 0x1bd800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1878 = PMAXUBrr
  { 1879,	7,	1,	0,	0,	"PMAXUDrm", 0|(1<<MCID::MayLoad), 0x7f800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1879 = PMAXUDrm
  { 1880,	3,	1,	0,	0,	"PMAXUDrr", 0|(1<<MCID::Commutable), 0x7f800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1880 = PMAXUDrr
  { 1881,	7,	1,	0,	0,	"PMAXUWrm", 0|(1<<MCID::MayLoad), 0x7d800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1881 = PMAXUWrm
  { 1882,	3,	1,	0,	0,	"PMAXUWrr", 0|(1<<MCID::Commutable), 0x7d800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1882 = PMAXUWrr
  { 1883,	7,	1,	0,	0,	"PMINSBrm", 0|(1<<MCID::MayLoad), 0x71800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1883 = PMINSBrm
  { 1884,	3,	1,	0,	0,	"PMINSBrr", 0|(1<<MCID::Commutable), 0x71800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1884 = PMINSBrr
  { 1885,	7,	1,	0,	0,	"PMINSDrm", 0|(1<<MCID::MayLoad), 0x73800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1885 = PMINSDrm
  { 1886,	3,	1,	0,	0,	"PMINSDrr", 0|(1<<MCID::Commutable), 0x73800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1886 = PMINSDrr
  { 1887,	7,	1,	0,	0,	"PMINSWrm", 0|(1<<MCID::MayLoad), 0x1d5800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1887 = PMINSWrm
  { 1888,	3,	1,	0,	0,	"PMINSWrr", 0|(1<<MCID::Commutable), 0x1d5800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1888 = PMINSWrr
  { 1889,	7,	1,	0,	0,	"PMINUBrm", 0|(1<<MCID::MayLoad), 0x1b5800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1889 = PMINUBrm
  { 1890,	3,	1,	0,	0,	"PMINUBrr", 0|(1<<MCID::Commutable), 0x1b5800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1890 = PMINUBrr
  { 1891,	7,	1,	0,	0,	"PMINUDrm", 0|(1<<MCID::MayLoad), 0x77800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1891 = PMINUDrm
  { 1892,	3,	1,	0,	0,	"PMINUDrr", 0|(1<<MCID::Commutable), 0x77800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1892 = PMINUDrr
  { 1893,	7,	1,	0,	0,	"PMINUWrm", 0|(1<<MCID::MayLoad), 0x75800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1893 = PMINUWrm
  { 1894,	3,	1,	0,	0,	"PMINUWrr", 0|(1<<MCID::Commutable), 0x75800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1894 = PMINUWrr
  { 1895,	2,	1,	0,	0,	"PMOVMSKBrr", 0, 0x1af800145ULL, NULL, NULL, OperandInfo101 },  // Inst #1895 = PMOVMSKBrr
  { 1896,	6,	1,	0,	0,	"PMOVSXBDrm", 0|(1<<MCID::MayLoad), 0x43800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1896 = PMOVSXBDrm
  { 1897,	2,	1,	0,	0,	"PMOVSXBDrr", 0, 0x43800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1897 = PMOVSXBDrr
  { 1898,	6,	1,	0,	0,	"PMOVSXBQrm", 0|(1<<MCID::MayLoad), 0x45800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1898 = PMOVSXBQrm
  { 1899,	2,	1,	0,	0,	"PMOVSXBQrr", 0, 0x45800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1899 = PMOVSXBQrr
  { 1900,	6,	1,	0,	0,	"PMOVSXBWrm", 0|(1<<MCID::MayLoad), 0x41800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1900 = PMOVSXBWrm
  { 1901,	2,	1,	0,	0,	"PMOVSXBWrr", 0, 0x41800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1901 = PMOVSXBWrr
  { 1902,	6,	1,	0,	0,	"PMOVSXDQrm", 0|(1<<MCID::MayLoad), 0x4b800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1902 = PMOVSXDQrm
  { 1903,	2,	1,	0,	0,	"PMOVSXDQrr", 0, 0x4b800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1903 = PMOVSXDQrr
  { 1904,	6,	1,	0,	0,	"PMOVSXWDrm", 0|(1<<MCID::MayLoad), 0x47800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1904 = PMOVSXWDrm
  { 1905,	2,	1,	0,	0,	"PMOVSXWDrr", 0, 0x47800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1905 = PMOVSXWDrr
  { 1906,	6,	1,	0,	0,	"PMOVSXWQrm", 0|(1<<MCID::MayLoad), 0x49800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1906 = PMOVSXWQrm
  { 1907,	2,	1,	0,	0,	"PMOVSXWQrr", 0, 0x49800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1907 = PMOVSXWQrr
  { 1908,	6,	1,	0,	0,	"PMOVZXBDrm", 0|(1<<MCID::MayLoad), 0x63800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1908 = PMOVZXBDrm
  { 1909,	2,	1,	0,	0,	"PMOVZXBDrr", 0, 0x63800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1909 = PMOVZXBDrr
  { 1910,	6,	1,	0,	0,	"PMOVZXBQrm", 0|(1<<MCID::MayLoad), 0x65800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1910 = PMOVZXBQrm
  { 1911,	2,	1,	0,	0,	"PMOVZXBQrr", 0, 0x65800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1911 = PMOVZXBQrr
  { 1912,	6,	1,	0,	0,	"PMOVZXBWrm", 0|(1<<MCID::MayLoad), 0x61800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1912 = PMOVZXBWrm
  { 1913,	2,	1,	0,	0,	"PMOVZXBWrr", 0, 0x61800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1913 = PMOVZXBWrr
  { 1914,	6,	1,	0,	0,	"PMOVZXDQrm", 0|(1<<MCID::MayLoad), 0x6b800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1914 = PMOVZXDQrm
  { 1915,	2,	1,	0,	0,	"PMOVZXDQrr", 0, 0x6b800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1915 = PMOVZXDQrr
  { 1916,	6,	1,	0,	0,	"PMOVZXWDrm", 0|(1<<MCID::MayLoad), 0x67800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1916 = PMOVZXWDrm
  { 1917,	2,	1,	0,	0,	"PMOVZXWDrr", 0, 0x67800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1917 = PMOVZXWDrr
  { 1918,	6,	1,	0,	0,	"PMOVZXWQrm", 0|(1<<MCID::MayLoad), 0x69800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #1918 = PMOVZXWQrm
  { 1919,	2,	1,	0,	0,	"PMOVZXWQrr", 0, 0x69800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #1919 = PMOVZXWQrr
  { 1920,	7,	1,	0,	0,	"PMULDQrm", 0|(1<<MCID::MayLoad), 0x51800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1920 = PMULDQrm
  { 1921,	3,	1,	0,	0,	"PMULDQrr", 0|(1<<MCID::Commutable), 0x51800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1921 = PMULDQrr
  { 1922,	7,	1,	0,	0,	"PMULHRSWrm128", 0|(1<<MCID::MayLoad), 0x17800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1922 = PMULHRSWrm128
  { 1923,	3,	1,	0,	0,	"PMULHRSWrr128", 0|(1<<MCID::Commutable), 0x17800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1923 = PMULHRSWrr128
  { 1924,	7,	1,	0,	0,	"PMULHRWrm", 0|(1<<MCID::MayLoad), 0x416e000106ULL, NULL, NULL, OperandInfo162 },  // Inst #1924 = PMULHRWrm
  { 1925,	3,	1,	0,	0,	"PMULHRWrr", 0, 0x416e000105ULL, NULL, NULL, OperandInfo163 },  // Inst #1925 = PMULHRWrr
  { 1926,	7,	1,	0,	0,	"PMULHUWrm", 0|(1<<MCID::MayLoad), 0x1c9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1926 = PMULHUWrm
  { 1927,	3,	1,	0,	0,	"PMULHUWrr", 0|(1<<MCID::Commutable), 0x1c9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1927 = PMULHUWrr
  { 1928,	7,	1,	0,	0,	"PMULHWrm", 0|(1<<MCID::MayLoad), 0x1cb800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1928 = PMULHWrm
  { 1929,	3,	1,	0,	0,	"PMULHWrr", 0|(1<<MCID::Commutable), 0x1cb800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1929 = PMULHWrr
  { 1930,	7,	1,	0,	0,	"PMULLDrm", 0|(1<<MCID::MayLoad), 0x81800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1930 = PMULLDrm
  { 1931,	3,	1,	0,	0,	"PMULLDrr", 0|(1<<MCID::Commutable), 0x81800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1931 = PMULLDrr
  { 1932,	7,	1,	0,	0,	"PMULLWrm", 0|(1<<MCID::MayLoad), 0x1ab800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1932 = PMULLWrm
  { 1933,	3,	1,	0,	0,	"PMULLWrr", 0|(1<<MCID::Commutable), 0x1ab800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1933 = PMULLWrr
  { 1934,	7,	1,	0,	0,	"PMULUDQrm", 0|(1<<MCID::MayLoad), 0x1e9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1934 = PMULUDQrm
  { 1935,	3,	1,	0,	0,	"PMULUDQrr", 0|(1<<MCID::Commutable), 0x1e9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1935 = PMULUDQrr
  { 1936,	1,	1,	0,	0,	"POP16r", 0|(1<<MCID::MayLoad), 0xb0000042ULL, ImplicitList6, ImplicitList6, OperandInfo116 },  // Inst #1936 = POP16r
  { 1937,	5,	1,	0,	0,	"POP16rmm", 0|(1<<MCID::MayLoad), 0x11e000058ULL, ImplicitList6, ImplicitList6, OperandInfo36 },  // Inst #1937 = POP16rmm
  { 1938,	1,	1,	0,	0,	"POP16rmr", 0|(1<<MCID::MayLoad), 0x11e000050ULL, ImplicitList6, ImplicitList6, OperandInfo116 },  // Inst #1938 = POP16rmr
  { 1939,	1,	1,	0,	0,	"POP32r", 0|(1<<MCID::MayLoad), 0xb0000002ULL, ImplicitList6, ImplicitList6, OperandInfo69 },  // Inst #1939 = POP32r
  { 1940,	5,	1,	0,	0,	"POP32rmm", 0|(1<<MCID::MayLoad), 0x11e000018ULL, ImplicitList6, ImplicitList6, OperandInfo36 },  // Inst #1940 = POP32rmm
  { 1941,	1,	1,	0,	0,	"POP32rmr", 0|(1<<MCID::MayLoad), 0x11e000010ULL, ImplicitList6, ImplicitList6, OperandInfo69 },  // Inst #1941 = POP32rmr
  { 1942,	1,	1,	0,	0,	"POP64r", 0|(1<<MCID::MayLoad), 0xb0000002ULL, ImplicitList8, ImplicitList8, OperandInfo70 },  // Inst #1942 = POP64r
  { 1943,	5,	1,	0,	0,	"POP64rmm", 0|(1<<MCID::MayLoad), 0x11e000018ULL, ImplicitList8, ImplicitList8, OperandInfo36 },  // Inst #1943 = POP64rmm
  { 1944,	1,	1,	0,	0,	"POP64rmr", 0|(1<<MCID::MayLoad), 0x11e000010ULL, ImplicitList8, ImplicitList8, OperandInfo70 },  // Inst #1944 = POP64rmr
  { 1945,	0,	0,	0,	0,	"POPA32", 0|(1<<MCID::MayLoad), 0xc2000001ULL, ImplicitList6, ImplicitList47, 0 },  // Inst #1945 = POPA32
  { 1946,	6,	1,	0,	0,	"POPCNT16rm", 0|(1<<MCID::MayLoad), 0x170000c46ULL, NULL, NULL, OperandInfo49 },  // Inst #1946 = POPCNT16rm
  { 1947,	2,	1,	0,	0,	"POPCNT16rr", 0, 0x170000c45ULL, NULL, NULL, OperandInfo50 },  // Inst #1947 = POPCNT16rr
  { 1948,	6,	1,	0,	0,	"POPCNT32rm", 0|(1<<MCID::MayLoad), 0x170000c06ULL, NULL, NULL, OperandInfo60 },  // Inst #1948 = POPCNT32rm
  { 1949,	2,	1,	0,	0,	"POPCNT32rr", 0, 0x170000c05ULL, NULL, NULL, OperandInfo61 },  // Inst #1949 = POPCNT32rr
  { 1950,	6,	1,	0,	0,	"POPCNT64rm", 0|(1<<MCID::MayLoad), 0x170002c06ULL, NULL, NULL, OperandInfo62 },  // Inst #1950 = POPCNT64rm
  { 1951,	2,	1,	0,	0,	"POPCNT64rr", 0, 0x170002c05ULL, NULL, NULL, OperandInfo63 },  // Inst #1951 = POPCNT64rr
  { 1952,	0,	0,	0,	0,	"POPDS16", 0|(1<<MCID::UnmodeledSideEffects), 0x3e000041ULL, NULL, NULL, 0 },  // Inst #1952 = POPDS16
  { 1953,	0,	0,	0,	0,	"POPDS32", 0|(1<<MCID::UnmodeledSideEffects), 0x3e000001ULL, NULL, NULL, 0 },  // Inst #1953 = POPDS32
  { 1954,	0,	0,	0,	0,	"POPES16", 0|(1<<MCID::UnmodeledSideEffects), 0xe000041ULL, NULL, NULL, 0 },  // Inst #1954 = POPES16
  { 1955,	0,	0,	0,	0,	"POPES32", 0|(1<<MCID::UnmodeledSideEffects), 0xe000001ULL, NULL, NULL, 0 },  // Inst #1955 = POPES32
  { 1956,	0,	0,	0,	0,	"POPF16", 0|(1<<MCID::MayLoad), 0x13a000041ULL, ImplicitList6, ImplicitList6, 0 },  // Inst #1956 = POPF16
  { 1957,	0,	0,	0,	0,	"POPF32", 0|(1<<MCID::MayLoad), 0x13a000001ULL, ImplicitList6, ImplicitList6, 0 },  // Inst #1957 = POPF32
  { 1958,	0,	0,	0,	0,	"POPF64", 0|(1<<MCID::MayLoad), 0x13a000001ULL, ImplicitList8, ImplicitList9, 0 },  // Inst #1958 = POPF64
  { 1959,	0,	0,	0,	0,	"POPFS16", 0|(1<<MCID::UnmodeledSideEffects), 0x142000141ULL, NULL, NULL, 0 },  // Inst #1959 = POPFS16
  { 1960,	0,	0,	0,	0,	"POPFS32", 0|(1<<MCID::UnmodeledSideEffects), 0x142000101ULL, NULL, NULL, 0 },  // Inst #1960 = POPFS32
  { 1961,	0,	0,	0,	0,	"POPFS64", 0|(1<<MCID::UnmodeledSideEffects), 0x142000101ULL, NULL, NULL, 0 },  // Inst #1961 = POPFS64
  { 1962,	0,	0,	0,	0,	"POPGS16", 0|(1<<MCID::UnmodeledSideEffects), 0x152000141ULL, NULL, NULL, 0 },  // Inst #1962 = POPGS16
  { 1963,	0,	0,	0,	0,	"POPGS32", 0|(1<<MCID::UnmodeledSideEffects), 0x152000101ULL, NULL, NULL, 0 },  // Inst #1963 = POPGS32
  { 1964,	0,	0,	0,	0,	"POPGS64", 0|(1<<MCID::UnmodeledSideEffects), 0x152000101ULL, NULL, NULL, 0 },  // Inst #1964 = POPGS64
  { 1965,	0,	0,	0,	0,	"POPSS16", 0|(1<<MCID::UnmodeledSideEffects), 0x2e000041ULL, NULL, NULL, 0 },  // Inst #1965 = POPSS16
  { 1966,	0,	0,	0,	0,	"POPSS32", 0|(1<<MCID::UnmodeledSideEffects), 0x2e000001ULL, NULL, NULL, 0 },  // Inst #1966 = POPSS32
  { 1967,	7,	1,	0,	0,	"PORrm", 0|(1<<MCID::MayLoad), 0x1d7800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1967 = PORrm
  { 1968,	3,	1,	0,	0,	"PORrr", 0|(1<<MCID::Commutable), 0x1d7800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1968 = PORrr
  { 1969,	5,	0,	0,	0,	"PREFETCH", 0|(1<<MCID::UnmodeledSideEffects), 0x1a000118ULL, NULL, NULL, OperandInfo36 },  // Inst #1969 = PREFETCH
  { 1970,	5,	0,	0,	0,	"PREFETCHNTA", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x30800118ULL, NULL, NULL, OperandInfo36 },  // Inst #1970 = PREFETCHNTA
  { 1971,	5,	0,	0,	0,	"PREFETCHT0", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x30800119ULL, NULL, NULL, OperandInfo36 },  // Inst #1971 = PREFETCHT0
  { 1972,	5,	0,	0,	0,	"PREFETCHT1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x3080011aULL, NULL, NULL, OperandInfo36 },  // Inst #1972 = PREFETCHT1
  { 1973,	5,	0,	0,	0,	"PREFETCHT2", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x3080011bULL, NULL, NULL, OperandInfo36 },  // Inst #1973 = PREFETCHT2
  { 1974,	5,	0,	0,	0,	"PREFETCHW", 0|(1<<MCID::UnmodeledSideEffects), 0x1a000119ULL, NULL, NULL, OperandInfo36 },  // Inst #1974 = PREFETCHW
  { 1975,	7,	1,	0,	0,	"PSADBWrm", 0|(1<<MCID::MayLoad), 0x1ed800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1975 = PSADBWrm
  { 1976,	3,	1,	0,	0,	"PSADBWrr", 0|(1<<MCID::Commutable), 0x1ed800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1976 = PSADBWrr
  { 1977,	7,	1,	0,	0,	"PSHUFBrm128", 0|(1<<MCID::MayLoad), 0x1800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1977 = PSHUFBrm128
  { 1978,	3,	1,	0,	0,	"PSHUFBrr128", 0, 0x1800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1978 = PSHUFBrr128
  { 1979,	7,	1,	0,	0,	"PSHUFDmi", 0|(1<<MCID::MayLoad), 0xe1804146ULL, NULL, NULL, OperandInfo47 },  // Inst #1979 = PSHUFDmi
  { 1980,	3,	1,	0,	0,	"PSHUFDri", 0, 0xe1804145ULL, NULL, NULL, OperandInfo48 },  // Inst #1980 = PSHUFDri
  { 1981,	7,	1,	0,	0,	"PSHUFHWmi", 0|(1<<MCID::MayLoad), 0xe1804c06ULL, NULL, NULL, OperandInfo47 },  // Inst #1981 = PSHUFHWmi
  { 1982,	3,	1,	0,	0,	"PSHUFHWri", 0, 0xe1804c05ULL, NULL, NULL, OperandInfo48 },  // Inst #1982 = PSHUFHWri
  { 1983,	7,	1,	0,	0,	"PSHUFLWmi", 0|(1<<MCID::MayLoad), 0xe1804b06ULL, NULL, NULL, OperandInfo47 },  // Inst #1983 = PSHUFLWmi
  { 1984,	3,	1,	0,	0,	"PSHUFLWri", 0, 0xe1804b05ULL, NULL, NULL, OperandInfo48 },  // Inst #1984 = PSHUFLWri
  { 1985,	7,	1,	0,	0,	"PSIGNBrm128", 0|(1<<MCID::MayLoad), 0x11800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1985 = PSIGNBrm128
  { 1986,	3,	1,	0,	0,	"PSIGNBrr128", 0, 0x11800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1986 = PSIGNBrr128
  { 1987,	7,	1,	0,	0,	"PSIGNDrm128", 0|(1<<MCID::MayLoad), 0x15800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1987 = PSIGNDrm128
  { 1988,	3,	1,	0,	0,	"PSIGNDrr128", 0, 0x15800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1988 = PSIGNDrr128
  { 1989,	7,	1,	0,	0,	"PSIGNWrm128", 0|(1<<MCID::MayLoad), 0x13800d46ULL, NULL, NULL, OperandInfo30 },  // Inst #1989 = PSIGNWrm128
  { 1990,	3,	1,	0,	0,	"PSIGNWrr128", 0, 0x13800d45ULL, NULL, NULL, OperandInfo31 },  // Inst #1990 = PSIGNWrr128
  { 1991,	3,	1,	0,	0,	"PSLLDQri", 0, 0xe7804157ULL, NULL, NULL, OperandInfo208 },  // Inst #1991 = PSLLDQri
  { 1992,	3,	1,	0,	0,	"PSLLDri", 0, 0xe5804156ULL, NULL, NULL, OperandInfo208 },  // Inst #1992 = PSLLDri
  { 1993,	7,	1,	0,	0,	"PSLLDrm", 0|(1<<MCID::MayLoad), 0x1e5800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1993 = PSLLDrm
  { 1994,	3,	1,	0,	0,	"PSLLDrr", 0, 0x1e5800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1994 = PSLLDrr
  { 1995,	3,	1,	0,	0,	"PSLLQri", 0, 0xe7804156ULL, NULL, NULL, OperandInfo208 },  // Inst #1995 = PSLLQri
  { 1996,	7,	1,	0,	0,	"PSLLQrm", 0|(1<<MCID::MayLoad), 0x1e7800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1996 = PSLLQrm
  { 1997,	3,	1,	0,	0,	"PSLLQrr", 0, 0x1e7800145ULL, NULL, NULL, OperandInfo31 },  // Inst #1997 = PSLLQrr
  { 1998,	3,	1,	0,	0,	"PSLLWri", 0, 0xe3804156ULL, NULL, NULL, OperandInfo208 },  // Inst #1998 = PSLLWri
  { 1999,	7,	1,	0,	0,	"PSLLWrm", 0|(1<<MCID::MayLoad), 0x1e3800146ULL, NULL, NULL, OperandInfo30 },  // Inst #1999 = PSLLWrm
  { 2000,	3,	1,	0,	0,	"PSLLWrr", 0, 0x1e3800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2000 = PSLLWrr
  { 2001,	3,	1,	0,	0,	"PSRADri", 0, 0xe5804154ULL, NULL, NULL, OperandInfo208 },  // Inst #2001 = PSRADri
  { 2002,	7,	1,	0,	0,	"PSRADrm", 0|(1<<MCID::MayLoad), 0x1c5800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2002 = PSRADrm
  { 2003,	3,	1,	0,	0,	"PSRADrr", 0, 0x1c5800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2003 = PSRADrr
  { 2004,	3,	1,	0,	0,	"PSRAWri", 0, 0xe3804154ULL, NULL, NULL, OperandInfo208 },  // Inst #2004 = PSRAWri
  { 2005,	7,	1,	0,	0,	"PSRAWrm", 0|(1<<MCID::MayLoad), 0x1c3800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2005 = PSRAWrm
  { 2006,	3,	1,	0,	0,	"PSRAWrr", 0, 0x1c3800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2006 = PSRAWrr
  { 2007,	3,	1,	0,	0,	"PSRLDQri", 0, 0xe7804153ULL, NULL, NULL, OperandInfo208 },  // Inst #2007 = PSRLDQri
  { 2008,	3,	1,	0,	0,	"PSRLDri", 0, 0xe5804152ULL, NULL, NULL, OperandInfo208 },  // Inst #2008 = PSRLDri
  { 2009,	7,	1,	0,	0,	"PSRLDrm", 0|(1<<MCID::MayLoad), 0x1a5800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2009 = PSRLDrm
  { 2010,	3,	1,	0,	0,	"PSRLDrr", 0, 0x1a5800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2010 = PSRLDrr
  { 2011,	3,	1,	0,	0,	"PSRLQri", 0, 0xe7804152ULL, NULL, NULL, OperandInfo208 },  // Inst #2011 = PSRLQri
  { 2012,	7,	1,	0,	0,	"PSRLQrm", 0|(1<<MCID::MayLoad), 0x1a7800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2012 = PSRLQrm
  { 2013,	3,	1,	0,	0,	"PSRLQrr", 0, 0x1a7800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2013 = PSRLQrr
  { 2014,	3,	1,	0,	0,	"PSRLWri", 0, 0xe3804152ULL, NULL, NULL, OperandInfo208 },  // Inst #2014 = PSRLWri
  { 2015,	7,	1,	0,	0,	"PSRLWrm", 0|(1<<MCID::MayLoad), 0x1a3800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2015 = PSRLWrm
  { 2016,	3,	1,	0,	0,	"PSRLWrr", 0, 0x1a3800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2016 = PSRLWrr
  { 2017,	7,	1,	0,	0,	"PSUBBrm", 0|(1<<MCID::MayLoad), 0x1f1800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2017 = PSUBBrm
  { 2018,	3,	1,	0,	0,	"PSUBBrr", 0, 0x1f1800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2018 = PSUBBrr
  { 2019,	7,	1,	0,	0,	"PSUBDrm", 0|(1<<MCID::MayLoad), 0x1f5800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2019 = PSUBDrm
  { 2020,	3,	1,	0,	0,	"PSUBDrr", 0, 0x1f5800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2020 = PSUBDrr
  { 2021,	7,	1,	0,	0,	"PSUBQrm", 0|(1<<MCID::MayLoad), 0x1f7800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2021 = PSUBQrm
  { 2022,	3,	1,	0,	0,	"PSUBQrr", 0, 0x1f7800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2022 = PSUBQrr
  { 2023,	7,	1,	0,	0,	"PSUBSBrm", 0|(1<<MCID::MayLoad), 0x1d1800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2023 = PSUBSBrm
  { 2024,	3,	1,	0,	0,	"PSUBSBrr", 0, 0x1d1800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2024 = PSUBSBrr
  { 2025,	7,	1,	0,	0,	"PSUBSWrm", 0|(1<<MCID::MayLoad), 0x1d3800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2025 = PSUBSWrm
  { 2026,	3,	1,	0,	0,	"PSUBSWrr", 0, 0x1d3800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2026 = PSUBSWrr
  { 2027,	7,	1,	0,	0,	"PSUBUSBrm", 0|(1<<MCID::MayLoad), 0x1b1800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2027 = PSUBUSBrm
  { 2028,	3,	1,	0,	0,	"PSUBUSBrr", 0, 0x1b1800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2028 = PSUBUSBrr
  { 2029,	7,	1,	0,	0,	"PSUBUSWrm", 0|(1<<MCID::MayLoad), 0x1b3800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2029 = PSUBUSWrm
  { 2030,	3,	1,	0,	0,	"PSUBUSWrr", 0, 0x1b3800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2030 = PSUBUSWrr
  { 2031,	7,	1,	0,	0,	"PSUBWrm", 0|(1<<MCID::MayLoad), 0x1f3800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2031 = PSUBWrm
  { 2032,	3,	1,	0,	0,	"PSUBWrr", 0, 0x1f3800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2032 = PSUBWrr
  { 2033,	6,	1,	0,	0,	"PSWAPDrm", 0|(1<<MCID::MayLoad), 0x4176000106ULL, NULL, NULL, OperandInfo150 },  // Inst #2033 = PSWAPDrm
  { 2034,	2,	1,	0,	0,	"PSWAPDrr", 0, 0x4176000105ULL, NULL, NULL, OperandInfo154 },  // Inst #2034 = PSWAPDrr
  { 2035,	6,	0,	0,	0,	"PTESTrm", 0|(1<<MCID::MayLoad), 0x2f800d46ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #2035 = PTESTrm
  { 2036,	2,	0,	0,	0,	"PTESTrr", 0, 0x2f800d45ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #2036 = PTESTrr
  { 2037,	7,	1,	0,	0,	"PUNPCKHBWrm", 0|(1<<MCID::MayLoad), 0xd1800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2037 = PUNPCKHBWrm
  { 2038,	3,	1,	0,	0,	"PUNPCKHBWrr", 0, 0xd1800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2038 = PUNPCKHBWrr
  { 2039,	7,	1,	0,	0,	"PUNPCKHDQrm", 0|(1<<MCID::MayLoad), 0xd5800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2039 = PUNPCKHDQrm
  { 2040,	3,	1,	0,	0,	"PUNPCKHDQrr", 0, 0xd5800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2040 = PUNPCKHDQrr
  { 2041,	7,	1,	0,	0,	"PUNPCKHQDQrm", 0|(1<<MCID::MayLoad), 0xdb800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2041 = PUNPCKHQDQrm
  { 2042,	3,	1,	0,	0,	"PUNPCKHQDQrr", 0, 0xdb800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2042 = PUNPCKHQDQrr
  { 2043,	7,	1,	0,	0,	"PUNPCKHWDrm", 0|(1<<MCID::MayLoad), 0xd3800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2043 = PUNPCKHWDrm
  { 2044,	3,	1,	0,	0,	"PUNPCKHWDrr", 0, 0xd3800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2044 = PUNPCKHWDrr
  { 2045,	7,	1,	0,	0,	"PUNPCKLBWrm", 0|(1<<MCID::MayLoad), 0xc1800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2045 = PUNPCKLBWrm
  { 2046,	3,	1,	0,	0,	"PUNPCKLBWrr", 0, 0xc1800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2046 = PUNPCKLBWrr
  { 2047,	7,	1,	0,	0,	"PUNPCKLDQrm", 0|(1<<MCID::MayLoad), 0xc5800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2047 = PUNPCKLDQrm
  { 2048,	3,	1,	0,	0,	"PUNPCKLDQrr", 0, 0xc5800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2048 = PUNPCKLDQrr
  { 2049,	7,	1,	0,	0,	"PUNPCKLQDQrm", 0|(1<<MCID::MayLoad), 0xd9800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2049 = PUNPCKLQDQrm
  { 2050,	3,	1,	0,	0,	"PUNPCKLQDQrr", 0, 0xd9800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2050 = PUNPCKLQDQrr
  { 2051,	7,	1,	0,	0,	"PUNPCKLWDrm", 0|(1<<MCID::MayLoad), 0xc3800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2051 = PUNPCKLWDrm
  { 2052,	3,	1,	0,	0,	"PUNPCKLWDrr", 0, 0xc3800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2052 = PUNPCKLWDrr
  { 2053,	1,	0,	0,	0,	"PUSH16r", 0|(1<<MCID::MayStore), 0xa0000042ULL, ImplicitList6, ImplicitList6, OperandInfo116 },  // Inst #2053 = PUSH16r
  { 2054,	5,	0,	0,	0,	"PUSH16rmm", 0|(1<<MCID::MayStore), 0x1fe00005eULL, ImplicitList6, ImplicitList6, OperandInfo36 },  // Inst #2054 = PUSH16rmm
  { 2055,	1,	0,	0,	0,	"PUSH16rmr", 0|(1<<MCID::MayStore), 0x1fe000056ULL, ImplicitList6, ImplicitList6, OperandInfo116 },  // Inst #2055 = PUSH16rmr
  { 2056,	1,	0,	0,	0,	"PUSH32r", 0|(1<<MCID::MayStore), 0xa0000002ULL, ImplicitList6, ImplicitList6, OperandInfo69 },  // Inst #2056 = PUSH32r
  { 2057,	5,	0,	0,	0,	"PUSH32rmm", 0|(1<<MCID::MayStore), 0x1fe00001eULL, ImplicitList6, ImplicitList6, OperandInfo36 },  // Inst #2057 = PUSH32rmm
  { 2058,	1,	0,	0,	0,	"PUSH32rmr", 0|(1<<MCID::MayStore), 0x1fe000016ULL, ImplicitList6, ImplicitList6, OperandInfo69 },  // Inst #2058 = PUSH32rmr
  { 2059,	1,	0,	0,	0,	"PUSH64i16", 0|(1<<MCID::MayStore), 0xd000c001ULL, ImplicitList8, ImplicitList8, OperandInfo2 },  // Inst #2059 = PUSH64i16
  { 2060,	1,	0,	0,	0,	"PUSH64i32", 0|(1<<MCID::MayStore), 0xd0014001ULL, ImplicitList8, ImplicitList8, OperandInfo2 },  // Inst #2060 = PUSH64i32
  { 2061,	1,	0,	0,	0,	"PUSH64i8", 0|(1<<MCID::MayStore), 0xd4004001ULL, ImplicitList8, ImplicitList8, OperandInfo5 },  // Inst #2061 = PUSH64i8
  { 2062,	1,	0,	0,	0,	"PUSH64r", 0|(1<<MCID::MayStore), 0xa0000002ULL, ImplicitList8, ImplicitList8, OperandInfo70 },  // Inst #2062 = PUSH64r
  { 2063,	5,	0,	0,	0,	"PUSH64rmm", 0|(1<<MCID::MayStore), 0x1fe00001eULL, ImplicitList8, ImplicitList8, OperandInfo36 },  // Inst #2063 = PUSH64rmm
  { 2064,	1,	0,	0,	0,	"PUSH64rmr", 0|(1<<MCID::MayStore), 0x1fe000016ULL, ImplicitList8, ImplicitList8, OperandInfo70 },  // Inst #2064 = PUSH64rmr
  { 2065,	0,	0,	0,	0,	"PUSHA32", 0|(1<<MCID::MayStore), 0xc0000001ULL, ImplicitList47, ImplicitList6, 0 },  // Inst #2065 = PUSHA32
  { 2066,	0,	0,	0,	0,	"PUSHCS16", 0|(1<<MCID::UnmodeledSideEffects), 0x1c000041ULL, NULL, NULL, 0 },  // Inst #2066 = PUSHCS16
  { 2067,	0,	0,	0,	0,	"PUSHCS32", 0|(1<<MCID::UnmodeledSideEffects), 0x1c000001ULL, NULL, NULL, 0 },  // Inst #2067 = PUSHCS32
  { 2068,	0,	0,	0,	0,	"PUSHDS16", 0|(1<<MCID::UnmodeledSideEffects), 0x3c000041ULL, NULL, NULL, 0 },  // Inst #2068 = PUSHDS16
  { 2069,	0,	0,	0,	0,	"PUSHDS32", 0|(1<<MCID::UnmodeledSideEffects), 0x3c000001ULL, NULL, NULL, 0 },  // Inst #2069 = PUSHDS32
  { 2070,	0,	0,	0,	0,	"PUSHES16", 0|(1<<MCID::UnmodeledSideEffects), 0xc000041ULL, NULL, NULL, 0 },  // Inst #2070 = PUSHES16
  { 2071,	0,	0,	0,	0,	"PUSHES32", 0|(1<<MCID::UnmodeledSideEffects), 0xc000001ULL, NULL, NULL, 0 },  // Inst #2071 = PUSHES32
  { 2072,	0,	0,	0,	0,	"PUSHF16", 0|(1<<MCID::MayStore), 0x138000041ULL, ImplicitList6, ImplicitList6, 0 },  // Inst #2072 = PUSHF16
  { 2073,	0,	0,	0,	0,	"PUSHF32", 0|(1<<MCID::MayStore), 0x138000001ULL, ImplicitList6, ImplicitList6, 0 },  // Inst #2073 = PUSHF32
  { 2074,	0,	0,	0,	0,	"PUSHF64", 0|(1<<MCID::MayStore), 0x138000001ULL, ImplicitList9, ImplicitList8, 0 },  // Inst #2074 = PUSHF64
  { 2075,	0,	0,	0,	0,	"PUSHFS16", 0|(1<<MCID::UnmodeledSideEffects), 0x140000141ULL, NULL, NULL, 0 },  // Inst #2075 = PUSHFS16
  { 2076,	0,	0,	0,	0,	"PUSHFS32", 0|(1<<MCID::UnmodeledSideEffects), 0x140000101ULL, NULL, NULL, 0 },  // Inst #2076 = PUSHFS32
  { 2077,	0,	0,	0,	0,	"PUSHFS64", 0|(1<<MCID::UnmodeledSideEffects), 0x140000101ULL, NULL, NULL, 0 },  // Inst #2077 = PUSHFS64
  { 2078,	0,	0,	0,	0,	"PUSHGS16", 0|(1<<MCID::UnmodeledSideEffects), 0x150000141ULL, NULL, NULL, 0 },  // Inst #2078 = PUSHGS16
  { 2079,	0,	0,	0,	0,	"PUSHGS32", 0|(1<<MCID::UnmodeledSideEffects), 0x150000101ULL, NULL, NULL, 0 },  // Inst #2079 = PUSHGS32
  { 2080,	0,	0,	0,	0,	"PUSHGS64", 0|(1<<MCID::UnmodeledSideEffects), 0x150000101ULL, NULL, NULL, 0 },  // Inst #2080 = PUSHGS64
  { 2081,	0,	0,	0,	0,	"PUSHSS16", 0|(1<<MCID::UnmodeledSideEffects), 0x2c000041ULL, NULL, NULL, 0 },  // Inst #2081 = PUSHSS16
  { 2082,	0,	0,	0,	0,	"PUSHSS32", 0|(1<<MCID::UnmodeledSideEffects), 0x2c000001ULL, NULL, NULL, 0 },  // Inst #2082 = PUSHSS32
  { 2083,	1,	0,	0,	0,	"PUSHi16", 0|(1<<MCID::MayStore), 0xd000c041ULL, ImplicitList6, ImplicitList6, OperandInfo2 },  // Inst #2083 = PUSHi16
  { 2084,	1,	0,	0,	0,	"PUSHi32", 0|(1<<MCID::MayStore), 0xd0014001ULL, ImplicitList6, ImplicitList6, OperandInfo2 },  // Inst #2084 = PUSHi32
  { 2085,	1,	0,	0,	0,	"PUSHi8", 0|(1<<MCID::MayStore), 0xd4004001ULL, ImplicitList6, ImplicitList6, OperandInfo2 },  // Inst #2085 = PUSHi8
  { 2086,	7,	1,	0,	0,	"PXORrm", 0|(1<<MCID::MayLoad), 0x1df800146ULL, NULL, NULL, OperandInfo30 },  // Inst #2086 = PXORrm
  { 2087,	3,	1,	0,	0,	"PXORrr", 0|(1<<MCID::Commutable), 0x1df800145ULL, NULL, NULL, OperandInfo31 },  // Inst #2087 = PXORrr
  { 2088,	5,	0,	0,	0,	"RCL16m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200005aULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2088 = RCL16m1
  { 2089,	5,	0,	0,	0,	"RCL16mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600005aULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2089 = RCL16mCL
  { 2090,	6,	0,	0,	0,	"RCL16mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200405aULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2090 = RCL16mi
  { 2091,	2,	1,	0,	0,	"RCL16r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2000052ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #2091 = RCL16r1
  { 2092,	2,	1,	0,	0,	"RCL16rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6000052ULL, ImplicitList48, ImplicitList1, OperandInfo114 },  // Inst #2092 = RCL16rCL
  { 2093,	3,	1,	0,	0,	"RCL16ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182004052ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2093 = RCL16ri
  { 2094,	5,	0,	0,	0,	"RCL32m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200001aULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2094 = RCL32m1
  { 2095,	5,	0,	0,	0,	"RCL32mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600001aULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2095 = RCL32mCL
  { 2096,	6,	0,	0,	0,	"RCL32mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200401aULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2096 = RCL32mi
  { 2097,	2,	1,	0,	0,	"RCL32r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2000012ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #2097 = RCL32r1
  { 2098,	2,	1,	0,	0,	"RCL32rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6000012ULL, ImplicitList48, ImplicitList1, OperandInfo64 },  // Inst #2098 = RCL32rCL
  { 2099,	3,	1,	0,	0,	"RCL32ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182004012ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2099 = RCL32ri
  { 2100,	5,	0,	0,	0,	"RCL64m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200201aULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2100 = RCL64m1
  { 2101,	5,	0,	0,	0,	"RCL64mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600201aULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2101 = RCL64mCL
  { 2102,	6,	0,	0,	0,	"RCL64mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200601aULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2102 = RCL64mi
  { 2103,	2,	1,	0,	0,	"RCL64r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2002012ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2103 = RCL64r1
  { 2104,	2,	1,	0,	0,	"RCL64rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6002012ULL, ImplicitList48, ImplicitList1, OperandInfo65 },  // Inst #2104 = RCL64rCL
  { 2105,	3,	1,	0,	0,	"RCL64ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182006012ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2105 = RCL64ri
  { 2106,	5,	0,	0,	0,	"RCL8m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a000001aULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2106 = RCL8m1
  { 2107,	5,	0,	0,	0,	"RCL8mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a400001aULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2107 = RCL8mCL
  { 2108,	6,	0,	0,	0,	"RCL8mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18000401aULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2108 = RCL8mi
  { 2109,	2,	1,	0,	0,	"RCL8r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000012ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #2109 = RCL8r1
  { 2110,	2,	1,	0,	0,	"RCL8rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a4000012ULL, ImplicitList48, ImplicitList1, OperandInfo115 },  // Inst #2110 = RCL8rCL
  { 2111,	3,	1,	0,	0,	"RCL8ri", 0|(1<<MCID::UnmodeledSideEffects), 0x180004012ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2111 = RCL8ri
  { 2112,	6,	1,	0,	0,	"RCPPSm", 0|(1<<MCID::MayLoad), 0xa6800106ULL, NULL, NULL, OperandInfo45 },  // Inst #2112 = RCPPSm
  { 2113,	6,	1,	0,	0,	"RCPPSm_Int", 0|(1<<MCID::MayLoad), 0xa6800106ULL, NULL, NULL, OperandInfo45 },  // Inst #2113 = RCPPSm_Int
  { 2114,	2,	1,	0,	0,	"RCPPSr", 0, 0xa6800105ULL, NULL, NULL, OperandInfo46 },  // Inst #2114 = RCPPSr
  { 2115,	2,	1,	0,	0,	"RCPPSr_Int", 0, 0xa6800105ULL, NULL, NULL, OperandInfo46 },  // Inst #2115 = RCPPSr_Int
  { 2116,	6,	1,	0,	0,	"RCPSSm", 0|(1<<MCID::MayLoad), 0xa6000c06ULL, NULL, NULL, OperandInfo102 },  // Inst #2116 = RCPSSm
  { 2117,	6,	1,	0,	0,	"RCPSSm_Int", 0|(1<<MCID::MayLoad), 0xa6000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #2117 = RCPSSm_Int
  { 2118,	2,	1,	0,	0,	"RCPSSr", 0, 0xa6000c05ULL, NULL, NULL, OperandInfo127 },  // Inst #2118 = RCPSSr
  { 2119,	2,	1,	0,	0,	"RCPSSr_Int", 0, 0xa6000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #2119 = RCPSSr_Int
  { 2120,	5,	0,	0,	0,	"RCR16m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200005bULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2120 = RCR16m1
  { 2121,	5,	0,	0,	0,	"RCR16mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600005bULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2121 = RCR16mCL
  { 2122,	6,	0,	0,	0,	"RCR16mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200405bULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2122 = RCR16mi
  { 2123,	2,	1,	0,	0,	"RCR16r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2000053ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #2123 = RCR16r1
  { 2124,	2,	1,	0,	0,	"RCR16rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6000053ULL, ImplicitList48, ImplicitList1, OperandInfo114 },  // Inst #2124 = RCR16rCL
  { 2125,	3,	1,	0,	0,	"RCR16ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182004053ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2125 = RCR16ri
  { 2126,	5,	0,	0,	0,	"RCR32m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200001bULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2126 = RCR32m1
  { 2127,	5,	0,	0,	0,	"RCR32mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600001bULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2127 = RCR32mCL
  { 2128,	6,	0,	0,	0,	"RCR32mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200401bULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2128 = RCR32mi
  { 2129,	2,	1,	0,	0,	"RCR32r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2000013ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #2129 = RCR32r1
  { 2130,	2,	1,	0,	0,	"RCR32rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6000013ULL, ImplicitList48, ImplicitList1, OperandInfo64 },  // Inst #2130 = RCR32rCL
  { 2131,	3,	1,	0,	0,	"RCR32ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182004013ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2131 = RCR32ri
  { 2132,	5,	0,	0,	0,	"RCR64m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200201bULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2132 = RCR64m1
  { 2133,	5,	0,	0,	0,	"RCR64mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600201bULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2133 = RCR64mCL
  { 2134,	6,	0,	0,	0,	"RCR64mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200601bULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2134 = RCR64mi
  { 2135,	2,	1,	0,	0,	"RCR64r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2002013ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2135 = RCR64r1
  { 2136,	2,	1,	0,	0,	"RCR64rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6002013ULL, ImplicitList48, ImplicitList1, OperandInfo65 },  // Inst #2136 = RCR64rCL
  { 2137,	3,	1,	0,	0,	"RCR64ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182006013ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2137 = RCR64ri
  { 2138,	5,	0,	0,	0,	"RCR8m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a000001bULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2138 = RCR8m1
  { 2139,	5,	0,	0,	0,	"RCR8mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a400001bULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2139 = RCR8mCL
  { 2140,	6,	0,	0,	0,	"RCR8mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18000401bULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2140 = RCR8mi
  { 2141,	2,	1,	0,	0,	"RCR8r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000013ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #2141 = RCR8r1
  { 2142,	2,	1,	0,	0,	"RCR8rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a4000013ULL, ImplicitList48, ImplicitList1, OperandInfo115 },  // Inst #2142 = RCR8rCL
  { 2143,	3,	1,	0,	0,	"RCR8ri", 0|(1<<MCID::UnmodeledSideEffects), 0x180004013ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2143 = RCR8ri
  { 2144,	0,	0,	0,	0,	"RDMSR", 0|(1<<MCID::UnmodeledSideEffects), 0x64000101ULL, NULL, NULL, 0 },  // Inst #2144 = RDMSR
  { 2145,	0,	0,	0,	0,	"RDPMC", 0|(1<<MCID::UnmodeledSideEffects), 0x66000101ULL, NULL, NULL, 0 },  // Inst #2145 = RDPMC
  { 2146,	0,	0,	0,	0,	"RDTSC", 0|(1<<MCID::UnmodeledSideEffects), 0x62000101ULL, NULL, ImplicitList19, 0 },  // Inst #2146 = RDTSC
  { 2147,	0,	0,	0,	0,	"RDTSCP", 0|(1<<MCID::UnmodeledSideEffects), 0x200012aULL, NULL, ImplicitList49, 0 },  // Inst #2147 = RDTSCP
  { 2148,	0,	0,	0,	0,	"REPNE_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x1e4000001ULL, ImplicitList45, ImplicitList25, 0 },  // Inst #2148 = REPNE_PREFIX
  { 2149,	0,	0,	0,	0,	"REP_MOVSB", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x148000201ULL, ImplicitList50, ImplicitList50, 0 },  // Inst #2149 = REP_MOVSB
  { 2150,	0,	0,	0,	0,	"REP_MOVSD", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a000201ULL, ImplicitList50, ImplicitList50, 0 },  // Inst #2150 = REP_MOVSD
  { 2151,	0,	0,	0,	0,	"REP_MOVSQ", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a002201ULL, ImplicitList51, ImplicitList51, 0 },  // Inst #2151 = REP_MOVSQ
  { 2152,	0,	0,	0,	0,	"REP_MOVSW", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a000241ULL, ImplicitList50, ImplicitList50, 0 },  // Inst #2152 = REP_MOVSW
  { 2153,	0,	0,	0,	0,	"REP_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x1e6000001ULL, ImplicitList45, ImplicitList25, 0 },  // Inst #2153 = REP_PREFIX
  { 2154,	0,	0,	0,	0,	"REP_STOSB", 0|(1<<MCID::MayStore), 0x154000201ULL, ImplicitList52, ImplicitList53, 0 },  // Inst #2154 = REP_STOSB
  { 2155,	0,	0,	0,	0,	"REP_STOSD", 0|(1<<MCID::MayStore), 0x156000201ULL, ImplicitList54, ImplicitList53, 0 },  // Inst #2155 = REP_STOSD
  { 2156,	0,	0,	0,	0,	"REP_STOSQ", 0|(1<<MCID::MayStore), 0x156002201ULL, ImplicitList55, ImplicitList56, 0 },  // Inst #2156 = REP_STOSQ
  { 2157,	0,	0,	0,	0,	"REP_STOSW", 0|(1<<MCID::MayStore), 0x156000241ULL, ImplicitList57, ImplicitList53, 0 },  // Inst #2157 = REP_STOSW
  { 2158,	0,	0,	0,	0,	"RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::Variadic), 0x1860e0001ULL, NULL, NULL, 0 },  // Inst #2158 = RET
  { 2159,	1,	0,	0,	0,	"RETI", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::Variadic), 0x1840ec001ULL, NULL, NULL, OperandInfo2 },  // Inst #2159 = RETI
  { 2160,	1,	0,	0,	0,	"RETIW", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1840ec041ULL, NULL, NULL, OperandInfo2 },  // Inst #2160 = RETIW
  { 2161,	0,	0,	0,	0,	"REX64_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x90000001ULL, NULL, NULL, 0 },  // Inst #2161 = REX64_PREFIX
  { 2162,	5,	0,	0,	0,	"ROL16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2000058ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2162 = ROL16m1
  { 2163,	5,	0,	0,	0,	"ROL16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6000058ULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2163 = ROL16mCL
  { 2164,	6,	0,	0,	0,	"ROL16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182004058ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2164 = ROL16mi
  { 2165,	2,	1,	0,	0,	"ROL16r1", 0, 0x1a2000050ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #2165 = ROL16r1
  { 2166,	2,	1,	0,	0,	"ROL16rCL", 0, 0x1a6000050ULL, ImplicitList48, ImplicitList1, OperandInfo114 },  // Inst #2166 = ROL16rCL
  { 2167,	3,	1,	0,	0,	"ROL16ri", 0, 0x182004050ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2167 = ROL16ri
  { 2168,	5,	0,	0,	0,	"ROL32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2000018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2168 = ROL32m1
  { 2169,	5,	0,	0,	0,	"ROL32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6000018ULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2169 = ROL32mCL
  { 2170,	6,	0,	0,	0,	"ROL32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182004018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2170 = ROL32mi
  { 2171,	2,	1,	0,	0,	"ROL32r1", 0, 0x1a2000010ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #2171 = ROL32r1
  { 2172,	2,	1,	0,	0,	"ROL32rCL", 0, 0x1a6000010ULL, ImplicitList48, ImplicitList1, OperandInfo64 },  // Inst #2172 = ROL32rCL
  { 2173,	3,	1,	0,	0,	"ROL32ri", 0, 0x182004010ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2173 = ROL32ri
  { 2174,	5,	0,	0,	0,	"ROL64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2002018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2174 = ROL64m1
  { 2175,	5,	0,	0,	0,	"ROL64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6002018ULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2175 = ROL64mCL
  { 2176,	6,	0,	0,	0,	"ROL64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182006018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2176 = ROL64mi
  { 2177,	2,	1,	0,	0,	"ROL64r1", 0, 0x1a2002010ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2177 = ROL64r1
  { 2178,	2,	1,	0,	0,	"ROL64rCL", 0, 0x1a6002010ULL, ImplicitList48, ImplicitList1, OperandInfo65 },  // Inst #2178 = ROL64rCL
  { 2179,	3,	1,	0,	0,	"ROL64ri", 0, 0x182006010ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2179 = ROL64ri
  { 2180,	5,	0,	0,	0,	"ROL8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a0000018ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2180 = ROL8m1
  { 2181,	5,	0,	0,	0,	"ROL8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a4000018ULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2181 = ROL8mCL
  { 2182,	6,	0,	0,	0,	"ROL8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x180004018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2182 = ROL8mi
  { 2183,	2,	1,	0,	0,	"ROL8r1", 0, 0x1a0000010ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #2183 = ROL8r1
  { 2184,	2,	1,	0,	0,	"ROL8rCL", 0, 0x1a4000010ULL, ImplicitList48, ImplicitList1, OperandInfo115 },  // Inst #2184 = ROL8rCL
  { 2185,	3,	1,	0,	0,	"ROL8ri", 0, 0x180004010ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2185 = ROL8ri
  { 2186,	5,	0,	0,	0,	"ROR16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2000059ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2186 = ROR16m1
  { 2187,	5,	0,	0,	0,	"ROR16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6000059ULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2187 = ROR16mCL
  { 2188,	6,	0,	0,	0,	"ROR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182004059ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2188 = ROR16mi
  { 2189,	2,	1,	0,	0,	"ROR16r1", 0, 0x1a2000051ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #2189 = ROR16r1
  { 2190,	2,	1,	0,	0,	"ROR16rCL", 0, 0x1a6000051ULL, ImplicitList48, ImplicitList1, OperandInfo114 },  // Inst #2190 = ROR16rCL
  { 2191,	3,	1,	0,	0,	"ROR16ri", 0, 0x182004051ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2191 = ROR16ri
  { 2192,	5,	0,	0,	0,	"ROR32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2000019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2192 = ROR32m1
  { 2193,	5,	0,	0,	0,	"ROR32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6000019ULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2193 = ROR32mCL
  { 2194,	6,	0,	0,	0,	"ROR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182004019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2194 = ROR32mi
  { 2195,	2,	1,	0,	0,	"ROR32r1", 0, 0x1a2000011ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #2195 = ROR32r1
  { 2196,	2,	1,	0,	0,	"ROR32rCL", 0, 0x1a6000011ULL, ImplicitList48, ImplicitList1, OperandInfo64 },  // Inst #2196 = ROR32rCL
  { 2197,	3,	1,	0,	0,	"ROR32ri", 0, 0x182004011ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2197 = ROR32ri
  { 2198,	5,	0,	0,	0,	"ROR64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2002019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2198 = ROR64m1
  { 2199,	5,	0,	0,	0,	"ROR64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6002019ULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2199 = ROR64mCL
  { 2200,	6,	0,	0,	0,	"ROR64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182006019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2200 = ROR64mi
  { 2201,	2,	1,	0,	0,	"ROR64r1", 0, 0x1a2002011ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2201 = ROR64r1
  { 2202,	2,	1,	0,	0,	"ROR64rCL", 0, 0x1a6002011ULL, ImplicitList48, ImplicitList1, OperandInfo65 },  // Inst #2202 = ROR64rCL
  { 2203,	3,	1,	0,	0,	"ROR64ri", 0, 0x182006011ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2203 = ROR64ri
  { 2204,	5,	0,	0,	0,	"ROR8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a0000019ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2204 = ROR8m1
  { 2205,	5,	0,	0,	0,	"ROR8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a4000019ULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2205 = ROR8mCL
  { 2206,	6,	0,	0,	0,	"ROR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x180004019ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2206 = ROR8mi
  { 2207,	2,	1,	0,	0,	"ROR8r1", 0, 0x1a0000011ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #2207 = ROR8r1
  { 2208,	2,	1,	0,	0,	"ROR8rCL", 0, 0x1a4000011ULL, ImplicitList48, ImplicitList1, OperandInfo115 },  // Inst #2208 = ROR8rCL
  { 2209,	3,	1,	0,	0,	"ROR8ri", 0, 0x180004011ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2209 = ROR8ri
  { 2210,	7,	1,	0,	0,	"ROUNDPDm", 0|(1<<MCID::MayLoad), 0x13804e46ULL, NULL, NULL, OperandInfo47 },  // Inst #2210 = ROUNDPDm
  { 2211,	3,	1,	0,	0,	"ROUNDPDr", 0, 0x13804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #2211 = ROUNDPDr
  { 2212,	7,	1,	0,	0,	"ROUNDPSm", 0|(1<<MCID::MayLoad), 0x10004e46ULL, NULL, NULL, OperandInfo47 },  // Inst #2212 = ROUNDPSm
  { 2213,	3,	1,	0,	0,	"ROUNDPSr", 0, 0x11804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #2213 = ROUNDPSr
  { 2214,	8,	1,	0,	0,	"ROUNDSDm", 0|(1<<MCID::MayLoad), 0x17804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #2214 = ROUNDSDm
  { 2215,	4,	1,	0,	0,	"ROUNDSDr", 0, 0x17804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #2215 = ROUNDSDr
  { 2216,	8,	1,	0,	0,	"ROUNDSSm", 0|(1<<MCID::MayLoad), 0x15804e46ULL, NULL, NULL, OperandInfo58 },  // Inst #2216 = ROUNDSSm
  { 2217,	4,	1,	0,	0,	"ROUNDSSr", 0, 0x15804e45ULL, NULL, NULL, OperandInfo59 },  // Inst #2217 = ROUNDSSr
  { 2218,	0,	0,	0,	0,	"RSM", 0|(1<<MCID::UnmodeledSideEffects), 0x154000101ULL, NULL, NULL, 0 },  // Inst #2218 = RSM
  { 2219,	6,	1,	0,	0,	"RSQRTPSm", 0|(1<<MCID::MayLoad), 0xa4800106ULL, NULL, NULL, OperandInfo45 },  // Inst #2219 = RSQRTPSm
  { 2220,	6,	1,	0,	0,	"RSQRTPSm_Int", 0|(1<<MCID::MayLoad), 0xa4800106ULL, NULL, NULL, OperandInfo45 },  // Inst #2220 = RSQRTPSm_Int
  { 2221,	2,	1,	0,	0,	"RSQRTPSr", 0, 0xa4800105ULL, NULL, NULL, OperandInfo46 },  // Inst #2221 = RSQRTPSr
  { 2222,	2,	1,	0,	0,	"RSQRTPSr_Int", 0, 0xa4800105ULL, NULL, NULL, OperandInfo46 },  // Inst #2222 = RSQRTPSr_Int
  { 2223,	6,	1,	0,	0,	"RSQRTSSm", 0|(1<<MCID::MayLoad), 0xa4000c06ULL, NULL, NULL, OperandInfo102 },  // Inst #2223 = RSQRTSSm
  { 2224,	6,	1,	0,	0,	"RSQRTSSm_Int", 0|(1<<MCID::MayLoad), 0xa4000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #2224 = RSQRTSSm_Int
  { 2225,	2,	1,	0,	0,	"RSQRTSSr", 0, 0xa4000c05ULL, NULL, NULL, OperandInfo127 },  // Inst #2225 = RSQRTSSr
  { 2226,	2,	1,	0,	0,	"RSQRTSSr_Int", 0, 0xa4000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #2226 = RSQRTSSr_Int
  { 2227,	0,	0,	0,	0,	"SAHF", 0, 0x13c000001ULL, ImplicitList27, ImplicitList1, 0 },  // Inst #2227 = SAHF
  { 2228,	5,	0,	0,	0,	"SAR16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200005fULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2228 = SAR16m1
  { 2229,	5,	0,	0,	0,	"SAR16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600005fULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2229 = SAR16mCL
  { 2230,	6,	0,	0,	0,	"SAR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200405fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2230 = SAR16mi
  { 2231,	2,	1,	0,	0,	"SAR16r1", 0, 0x1a2000057ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #2231 = SAR16r1
  { 2232,	2,	1,	0,	0,	"SAR16rCL", 0, 0x1a6000057ULL, ImplicitList48, ImplicitList1, OperandInfo114 },  // Inst #2232 = SAR16rCL
  { 2233,	3,	1,	0,	0,	"SAR16ri", 0, 0x182004057ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2233 = SAR16ri
  { 2234,	5,	0,	0,	0,	"SAR32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200001fULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2234 = SAR32m1
  { 2235,	5,	0,	0,	0,	"SAR32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600001fULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2235 = SAR32mCL
  { 2236,	6,	0,	0,	0,	"SAR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200401fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2236 = SAR32mi
  { 2237,	2,	1,	0,	0,	"SAR32r1", 0, 0x1a2000017ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #2237 = SAR32r1
  { 2238,	2,	1,	0,	0,	"SAR32rCL", 0, 0x1a6000017ULL, ImplicitList48, ImplicitList1, OperandInfo64 },  // Inst #2238 = SAR32rCL
  { 2239,	3,	1,	0,	0,	"SAR32ri", 0, 0x182004017ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2239 = SAR32ri
  { 2240,	5,	0,	0,	0,	"SAR64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200201fULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2240 = SAR64m1
  { 2241,	5,	0,	0,	0,	"SAR64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600201fULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2241 = SAR64mCL
  { 2242,	6,	0,	0,	0,	"SAR64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200601fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2242 = SAR64mi
  { 2243,	2,	1,	0,	0,	"SAR64r1", 0, 0x1a2002017ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2243 = SAR64r1
  { 2244,	2,	1,	0,	0,	"SAR64rCL", 0, 0x1a6002017ULL, ImplicitList48, ImplicitList1, OperandInfo65 },  // Inst #2244 = SAR64rCL
  { 2245,	3,	1,	0,	0,	"SAR64ri", 0, 0x182006017ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2245 = SAR64ri
  { 2246,	5,	0,	0,	0,	"SAR8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a000001fULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2246 = SAR8m1
  { 2247,	5,	0,	0,	0,	"SAR8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a400001fULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2247 = SAR8mCL
  { 2248,	6,	0,	0,	0,	"SAR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18000401fULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2248 = SAR8mi
  { 2249,	2,	1,	0,	0,	"SAR8r1", 0, 0x1a0000017ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #2249 = SAR8r1
  { 2250,	2,	1,	0,	0,	"SAR8rCL", 0, 0x1a4000017ULL, ImplicitList48, ImplicitList1, OperandInfo115 },  // Inst #2250 = SAR8rCL
  { 2251,	3,	1,	0,	0,	"SAR8ri", 0, 0x180004017ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2251 = SAR8ri
  { 2252,	1,	0,	0,	0,	"SBB16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x3a00c041ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #2252 = SBB16i16
  { 2253,	6,	0,	0,	0,	"SBB16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05bULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #2253 = SBB16mi
  { 2254,	6,	0,	0,	0,	"SBB16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405bULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #2254 = SBB16mi8
  { 2255,	6,	0,	0,	0,	"SBB16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x32000044ULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #2255 = SBB16mr
  { 2256,	3,	1,	0,	0,	"SBB16ri", 0, 0x10200c053ULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #2256 = SBB16ri
  { 2257,	3,	1,	0,	0,	"SBB16ri8", 0, 0x106004053ULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #2257 = SBB16ri8
  { 2258,	7,	1,	0,	0,	"SBB16rm", 0|(1<<MCID::MayLoad), 0x36000046ULL, ImplicitList1, ImplicitList1, OperandInfo14 },  // Inst #2258 = SBB16rm
  { 2259,	3,	1,	0,	0,	"SBB16rr", 0, 0x32000043ULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2259 = SBB16rr
  { 2260,	3,	1,	0,	0,	"SBB16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x36000045ULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2260 = SBB16rr_REV
  { 2261,	1,	0,	0,	0,	"SBB32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x3a014001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #2261 = SBB32i32
  { 2262,	6,	0,	0,	0,	"SBB32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401bULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #2262 = SBB32mi
  { 2263,	6,	0,	0,	0,	"SBB32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401bULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #2263 = SBB32mi8
  { 2264,	6,	0,	0,	0,	"SBB32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x32000004ULL, ImplicitList1, ImplicitList1, OperandInfo16 },  // Inst #2264 = SBB32mr
  { 2265,	3,	1,	0,	0,	"SBB32ri", 0, 0x102014013ULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #2265 = SBB32ri
  { 2266,	3,	1,	0,	0,	"SBB32ri8", 0, 0x106004013ULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #2266 = SBB32ri8
  { 2267,	7,	1,	0,	0,	"SBB32rm", 0|(1<<MCID::MayLoad), 0x36000006ULL, ImplicitList1, ImplicitList1, OperandInfo18 },  // Inst #2267 = SBB32rm
  { 2268,	3,	1,	0,	0,	"SBB32rr", 0, 0x32000003ULL, ImplicitList1, ImplicitList1, OperandInfo19 },  // Inst #2268 = SBB32rr
  { 2269,	3,	1,	0,	0,	"SBB32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x36000005ULL, ImplicitList1, ImplicitList1, OperandInfo19 },  // Inst #2269 = SBB32rr_REV
  { 2270,	1,	0,	0,	0,	"SBB64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x3a016001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #2270 = SBB64i32
  { 2271,	6,	0,	0,	0,	"SBB64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601bULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #2271 = SBB64mi32
  { 2272,	6,	0,	0,	0,	"SBB64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601bULL, ImplicitList1, ImplicitList1, OperandInfo20 },  // Inst #2272 = SBB64mi8
  { 2273,	6,	0,	0,	0,	"SBB64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x32002004ULL, ImplicitList1, ImplicitList1, OperandInfo21 },  // Inst #2273 = SBB64mr
  { 2274,	3,	1,	0,	0,	"SBB64ri32", 0, 0x102016013ULL, ImplicitList1, ImplicitList1, OperandInfo22 },  // Inst #2274 = SBB64ri32
  { 2275,	3,	1,	0,	0,	"SBB64ri8", 0, 0x106006013ULL, ImplicitList1, ImplicitList1, OperandInfo23 },  // Inst #2275 = SBB64ri8
  { 2276,	7,	1,	0,	0,	"SBB64rm", 0|(1<<MCID::MayLoad), 0x36002006ULL, ImplicitList1, ImplicitList1, OperandInfo24 },  // Inst #2276 = SBB64rm
  { 2277,	3,	1,	0,	0,	"SBB64rr", 0, 0x32002003ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #2277 = SBB64rr
  { 2278,	3,	1,	0,	0,	"SBB64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x36002005ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #2278 = SBB64rr_REV
  { 2279,	1,	0,	0,	0,	"SBB8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x38004001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #2279 = SBB8i8
  { 2280,	6,	0,	0,	0,	"SBB8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401bULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #2280 = SBB8mi
  { 2281,	6,	0,	0,	0,	"SBB8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x30000004ULL, ImplicitList1, ImplicitList1, OperandInfo26 },  // Inst #2281 = SBB8mr
  { 2282,	3,	1,	0,	0,	"SBB8ri", 0, 0x100004013ULL, ImplicitList1, ImplicitList1, OperandInfo27 },  // Inst #2282 = SBB8ri
  { 2283,	7,	1,	0,	0,	"SBB8rm", 0|(1<<MCID::MayLoad), 0x34000006ULL, ImplicitList1, ImplicitList1, OperandInfo28 },  // Inst #2283 = SBB8rm
  { 2284,	3,	1,	0,	0,	"SBB8rr", 0, 0x30000003ULL, ImplicitList1, ImplicitList1, OperandInfo29 },  // Inst #2284 = SBB8rr
  { 2285,	3,	1,	0,	0,	"SBB8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x34000005ULL, ImplicitList1, ImplicitList1, OperandInfo29 },  // Inst #2285 = SBB8rr_REV
  { 2286,	0,	0,	0,	0,	"SCAS16", 0|(1<<MCID::UnmodeledSideEffects), 0x15e000041ULL, NULL, NULL, 0 },  // Inst #2286 = SCAS16
  { 2287,	0,	0,	0,	0,	"SCAS32", 0|(1<<MCID::UnmodeledSideEffects), 0x15e000001ULL, NULL, NULL, 0 },  // Inst #2287 = SCAS32
  { 2288,	0,	0,	0,	0,	"SCAS64", 0|(1<<MCID::UnmodeledSideEffects), 0x15e002001ULL, NULL, NULL, 0 },  // Inst #2288 = SCAS64
  { 2289,	0,	0,	0,	0,	"SCAS8", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000001ULL, NULL, NULL, 0 },  // Inst #2289 = SCAS8
  { 2290,	5,	0,	0,	0,	"SETAEm", 0|(1<<MCID::MayStore), 0x126000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2290 = SETAEm
  { 2291,	1,	1,	0,	0,	"SETAEr", 0, 0x126000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2291 = SETAEr
  { 2292,	5,	0,	0,	0,	"SETAm", 0|(1<<MCID::MayStore), 0x12e000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2292 = SETAm
  { 2293,	1,	1,	0,	0,	"SETAr", 0, 0x12e000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2293 = SETAr
  { 2294,	5,	0,	0,	0,	"SETBEm", 0|(1<<MCID::MayStore), 0x12c000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2294 = SETBEm
  { 2295,	1,	1,	0,	0,	"SETBEr", 0, 0x12c000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2295 = SETBEr
  { 2296,	1,	1,	0,	0,	"SETB_C16r", 0, 0x32000060ULL, ImplicitList1, ImplicitList1, OperandInfo116 },  // Inst #2296 = SETB_C16r
  { 2297,	1,	1,	0,	0,	"SETB_C32r", 0, 0x32000020ULL, ImplicitList1, ImplicitList1, OperandInfo69 },  // Inst #2297 = SETB_C32r
  { 2298,	1,	1,	0,	0,	"SETB_C64r", 0, 0x32002020ULL, ImplicitList1, ImplicitList1, OperandInfo70 },  // Inst #2298 = SETB_C64r
  { 2299,	1,	1,	0,	0,	"SETB_C8r", 0, 0x30000020ULL, ImplicitList1, ImplicitList1, OperandInfo117 },  // Inst #2299 = SETB_C8r
  { 2300,	5,	0,	0,	0,	"SETBm", 0|(1<<MCID::MayStore), 0x124000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2300 = SETBm
  { 2301,	1,	1,	0,	0,	"SETBr", 0, 0x124000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2301 = SETBr
  { 2302,	5,	0,	0,	0,	"SETEm", 0|(1<<MCID::MayStore), 0x128000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2302 = SETEm
  { 2303,	1,	1,	0,	0,	"SETEr", 0, 0x128000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2303 = SETEr
  { 2304,	5,	0,	0,	0,	"SETGEm", 0|(1<<MCID::MayStore), 0x13a000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2304 = SETGEm
  { 2305,	1,	1,	0,	0,	"SETGEr", 0, 0x13a000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2305 = SETGEr
  { 2306,	5,	0,	0,	0,	"SETGm", 0|(1<<MCID::MayStore), 0x13e000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2306 = SETGm
  { 2307,	1,	1,	0,	0,	"SETGr", 0, 0x13e000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2307 = SETGr
  { 2308,	5,	0,	0,	0,	"SETLEm", 0|(1<<MCID::MayStore), 0x13c000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2308 = SETLEm
  { 2309,	1,	1,	0,	0,	"SETLEr", 0, 0x13c000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2309 = SETLEr
  { 2310,	5,	0,	0,	0,	"SETLm", 0|(1<<MCID::MayStore), 0x138000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2310 = SETLm
  { 2311,	1,	1,	0,	0,	"SETLr", 0, 0x138000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2311 = SETLr
  { 2312,	5,	0,	0,	0,	"SETNEm", 0|(1<<MCID::MayStore), 0x12a000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2312 = SETNEm
  { 2313,	1,	1,	0,	0,	"SETNEr", 0, 0x12a000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2313 = SETNEr
  { 2314,	5,	0,	0,	0,	"SETNOm", 0|(1<<MCID::MayStore), 0x122000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2314 = SETNOm
  { 2315,	1,	1,	0,	0,	"SETNOr", 0, 0x122000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2315 = SETNOr
  { 2316,	5,	0,	0,	0,	"SETNPm", 0|(1<<MCID::MayStore), 0x136000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2316 = SETNPm
  { 2317,	1,	1,	0,	0,	"SETNPr", 0, 0x136000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2317 = SETNPr
  { 2318,	5,	0,	0,	0,	"SETNSm", 0|(1<<MCID::MayStore), 0x132000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2318 = SETNSm
  { 2319,	1,	1,	0,	0,	"SETNSr", 0, 0x132000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2319 = SETNSr
  { 2320,	5,	0,	0,	0,	"SETOm", 0|(1<<MCID::MayStore), 0x120000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2320 = SETOm
  { 2321,	1,	1,	0,	0,	"SETOr", 0, 0x120000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2321 = SETOr
  { 2322,	5,	0,	0,	0,	"SETPm", 0|(1<<MCID::MayStore), 0x134000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2322 = SETPm
  { 2323,	1,	1,	0,	0,	"SETPr", 0, 0x134000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2323 = SETPr
  { 2324,	5,	0,	0,	0,	"SETSm", 0|(1<<MCID::MayStore), 0x130000118ULL, ImplicitList1, NULL, OperandInfo36 },  // Inst #2324 = SETSm
  { 2325,	1,	1,	0,	0,	"SETSr", 0, 0x130000110ULL, ImplicitList1, NULL, OperandInfo117 },  // Inst #2325 = SETSr
  { 2326,	0,	0,	0,	0,	"SFENCE", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c000129ULL, NULL, NULL, 0 },  // Inst #2326 = SFENCE
  { 2327,	5,	1,	0,	0,	"SGDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x2000158ULL, NULL, NULL, OperandInfo36 },  // Inst #2327 = SGDT16m
  { 2328,	5,	1,	0,	0,	"SGDTm", 0|(1<<MCID::UnmodeledSideEffects), 0x2000118ULL, NULL, NULL, OperandInfo36 },  // Inst #2328 = SGDTm
  { 2329,	5,	0,	0,	0,	"SHL16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200005cULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2329 = SHL16m1
  { 2330,	5,	0,	0,	0,	"SHL16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600005cULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2330 = SHL16mCL
  { 2331,	6,	0,	0,	0,	"SHL16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200405cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2331 = SHL16mi
  { 2332,	2,	1,	0,	0,	"SHL16r1", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::UnmodeledSideEffects), 0x1a2000054ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #2332 = SHL16r1
  { 2333,	2,	1,	0,	0,	"SHL16rCL", 0, 0x1a6000054ULL, ImplicitList48, ImplicitList1, OperandInfo114 },  // Inst #2333 = SHL16rCL
  { 2334,	3,	1,	0,	0,	"SHL16ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x182004054ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2334 = SHL16ri
  { 2335,	5,	0,	0,	0,	"SHL32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200001cULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2335 = SHL32m1
  { 2336,	5,	0,	0,	0,	"SHL32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600001cULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2336 = SHL32mCL
  { 2337,	6,	0,	0,	0,	"SHL32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2337 = SHL32mi
  { 2338,	2,	1,	0,	0,	"SHL32r1", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::UnmodeledSideEffects), 0x1a2000014ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #2338 = SHL32r1
  { 2339,	2,	1,	0,	0,	"SHL32rCL", 0, 0x1a6000014ULL, ImplicitList48, ImplicitList1, OperandInfo64 },  // Inst #2339 = SHL32rCL
  { 2340,	3,	1,	0,	0,	"SHL32ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x182004014ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2340 = SHL32ri
  { 2341,	5,	0,	0,	0,	"SHL64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200201cULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2341 = SHL64m1
  { 2342,	5,	0,	0,	0,	"SHL64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600201cULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2342 = SHL64mCL
  { 2343,	6,	0,	0,	0,	"SHL64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200601cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2343 = SHL64mi
  { 2344,	2,	1,	0,	0,	"SHL64r1", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::UnmodeledSideEffects), 0x1a2002014ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2344 = SHL64r1
  { 2345,	2,	1,	0,	0,	"SHL64rCL", 0, 0x1a6002014ULL, ImplicitList48, ImplicitList1, OperandInfo65 },  // Inst #2345 = SHL64rCL
  { 2346,	3,	1,	0,	0,	"SHL64ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x182006014ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2346 = SHL64ri
  { 2347,	5,	0,	0,	0,	"SHL8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a000001cULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2347 = SHL8m1
  { 2348,	5,	0,	0,	0,	"SHL8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a400001cULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2348 = SHL8mCL
  { 2349,	6,	0,	0,	0,	"SHL8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18000401cULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2349 = SHL8mi
  { 2350,	2,	1,	0,	0,	"SHL8r1", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::UnmodeledSideEffects), 0x1a0000014ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #2350 = SHL8r1
  { 2351,	2,	1,	0,	0,	"SHL8rCL", 0, 0x1a4000014ULL, ImplicitList48, ImplicitList1, OperandInfo115 },  // Inst #2351 = SHL8rCL
  { 2352,	3,	1,	0,	0,	"SHL8ri", 0, 0x180004014ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2352 = SHL8ri
  { 2353,	6,	0,	0,	0,	"SHLD16mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a000144ULL, ImplicitList48, ImplicitList1, OperandInfo12 },  // Inst #2353 = SHLD16mrCL
  { 2354,	7,	0,	0,	0,	"SHLD16mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x148004144ULL, NULL, ImplicitList1, OperandInfo209 },  // Inst #2354 = SHLD16mri8
  { 2355,	3,	1,	0,	0,	"SHLD16rrCL", 0, 0x14a000143ULL, ImplicitList48, ImplicitList1, OperandInfo15 },  // Inst #2355 = SHLD16rrCL
  { 2356,	4,	1,	0,	0,	"SHLD16rri8", 0|(1<<MCID::Commutable), 0x148004143ULL, NULL, ImplicitList1, OperandInfo210 },  // Inst #2356 = SHLD16rri8
  { 2357,	6,	0,	0,	0,	"SHLD32mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a000104ULL, ImplicitList48, ImplicitList1, OperandInfo16 },  // Inst #2357 = SHLD32mrCL
  { 2358,	7,	0,	0,	0,	"SHLD32mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x148004104ULL, NULL, ImplicitList1, OperandInfo211 },  // Inst #2358 = SHLD32mri8
  { 2359,	3,	1,	0,	0,	"SHLD32rrCL", 0, 0x14a000103ULL, ImplicitList48, ImplicitList1, OperandInfo19 },  // Inst #2359 = SHLD32rrCL
  { 2360,	4,	1,	0,	0,	"SHLD32rri8", 0|(1<<MCID::Commutable), 0x148004103ULL, NULL, ImplicitList1, OperandInfo212 },  // Inst #2360 = SHLD32rri8
  { 2361,	6,	0,	0,	0,	"SHLD64mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a002104ULL, ImplicitList48, ImplicitList1, OperandInfo21 },  // Inst #2361 = SHLD64mrCL
  { 2362,	7,	0,	0,	0,	"SHLD64mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x148006104ULL, NULL, ImplicitList1, OperandInfo213 },  // Inst #2362 = SHLD64mri8
  { 2363,	3,	1,	0,	0,	"SHLD64rrCL", 0, 0x14a002103ULL, ImplicitList48, ImplicitList1, OperandInfo25 },  // Inst #2363 = SHLD64rrCL
  { 2364,	4,	1,	0,	0,	"SHLD64rri8", 0|(1<<MCID::Commutable), 0x148006103ULL, NULL, ImplicitList1, OperandInfo214 },  // Inst #2364 = SHLD64rri8
  { 2365,	5,	0,	0,	0,	"SHR16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200005dULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2365 = SHR16m1
  { 2366,	5,	0,	0,	0,	"SHR16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600005dULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2366 = SHR16mCL
  { 2367,	6,	0,	0,	0,	"SHR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200405dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2367 = SHR16mi
  { 2368,	2,	1,	0,	0,	"SHR16r1", 0, 0x1a2000055ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #2368 = SHR16r1
  { 2369,	2,	1,	0,	0,	"SHR16rCL", 0, 0x1a6000055ULL, ImplicitList48, ImplicitList1, OperandInfo114 },  // Inst #2369 = SHR16rCL
  { 2370,	3,	1,	0,	0,	"SHR16ri", 0, 0x182004055ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2370 = SHR16ri
  { 2371,	5,	0,	0,	0,	"SHR32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200001dULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2371 = SHR32m1
  { 2372,	5,	0,	0,	0,	"SHR32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600001dULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2372 = SHR32mCL
  { 2373,	6,	0,	0,	0,	"SHR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2373 = SHR32mi
  { 2374,	2,	1,	0,	0,	"SHR32r1", 0, 0x1a2000015ULL, NULL, ImplicitList1, OperandInfo64 },  // Inst #2374 = SHR32r1
  { 2375,	2,	1,	0,	0,	"SHR32rCL", 0, 0x1a6000015ULL, ImplicitList48, ImplicitList1, OperandInfo64 },  // Inst #2375 = SHR32rCL
  { 2376,	3,	1,	0,	0,	"SHR32ri", 0, 0x182004015ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2376 = SHR32ri
  { 2377,	5,	0,	0,	0,	"SHR64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200201dULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2377 = SHR64m1
  { 2378,	5,	0,	0,	0,	"SHR64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600201dULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2378 = SHR64mCL
  { 2379,	6,	0,	0,	0,	"SHR64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200601dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2379 = SHR64mi
  { 2380,	2,	1,	0,	0,	"SHR64r1", 0, 0x1a2002015ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2380 = SHR64r1
  { 2381,	2,	1,	0,	0,	"SHR64rCL", 0, 0x1a6002015ULL, ImplicitList48, ImplicitList1, OperandInfo65 },  // Inst #2381 = SHR64rCL
  { 2382,	3,	1,	0,	0,	"SHR64ri", 0, 0x182006015ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2382 = SHR64ri
  { 2383,	5,	0,	0,	0,	"SHR8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a000001dULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #2383 = SHR8m1
  { 2384,	5,	0,	0,	0,	"SHR8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a400001dULL, ImplicitList48, ImplicitList1, OperandInfo36 },  // Inst #2384 = SHR8mCL
  { 2385,	6,	0,	0,	0,	"SHR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18000401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2385 = SHR8mi
  { 2386,	2,	1,	0,	0,	"SHR8r1", 0, 0x1a0000015ULL, NULL, ImplicitList1, OperandInfo115 },  // Inst #2386 = SHR8r1
  { 2387,	2,	1,	0,	0,	"SHR8rCL", 0, 0x1a4000015ULL, ImplicitList48, ImplicitList1, OperandInfo115 },  // Inst #2387 = SHR8rCL
  { 2388,	3,	1,	0,	0,	"SHR8ri", 0, 0x180004015ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2388 = SHR8ri
  { 2389,	6,	0,	0,	0,	"SHRD16mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x15a000144ULL, ImplicitList48, ImplicitList1, OperandInfo12 },  // Inst #2389 = SHRD16mrCL
  { 2390,	7,	0,	0,	0,	"SHRD16mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x158004144ULL, NULL, ImplicitList1, OperandInfo209 },  // Inst #2390 = SHRD16mri8
  { 2391,	3,	1,	0,	0,	"SHRD16rrCL", 0, 0x15a000143ULL, ImplicitList48, ImplicitList1, OperandInfo15 },  // Inst #2391 = SHRD16rrCL
  { 2392,	4,	1,	0,	0,	"SHRD16rri8", 0|(1<<MCID::Commutable), 0x158004143ULL, NULL, ImplicitList1, OperandInfo210 },  // Inst #2392 = SHRD16rri8
  { 2393,	6,	0,	0,	0,	"SHRD32mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x15a000104ULL, ImplicitList48, ImplicitList1, OperandInfo16 },  // Inst #2393 = SHRD32mrCL
  { 2394,	7,	0,	0,	0,	"SHRD32mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x158004104ULL, NULL, ImplicitList1, OperandInfo211 },  // Inst #2394 = SHRD32mri8
  { 2395,	3,	1,	0,	0,	"SHRD32rrCL", 0, 0x15a000103ULL, ImplicitList48, ImplicitList1, OperandInfo19 },  // Inst #2395 = SHRD32rrCL
  { 2396,	4,	1,	0,	0,	"SHRD32rri8", 0|(1<<MCID::Commutable), 0x158004103ULL, NULL, ImplicitList1, OperandInfo212 },  // Inst #2396 = SHRD32rri8
  { 2397,	6,	0,	0,	0,	"SHRD64mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x15a002104ULL, ImplicitList48, ImplicitList1, OperandInfo21 },  // Inst #2397 = SHRD64mrCL
  { 2398,	7,	0,	0,	0,	"SHRD64mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x158006104ULL, NULL, ImplicitList1, OperandInfo213 },  // Inst #2398 = SHRD64mri8
  { 2399,	3,	1,	0,	0,	"SHRD64rrCL", 0, 0x15a002103ULL, ImplicitList48, ImplicitList1, OperandInfo25 },  // Inst #2399 = SHRD64rrCL
  { 2400,	4,	1,	0,	0,	"SHRD64rri8", 0|(1<<MCID::Commutable), 0x158006103ULL, NULL, ImplicitList1, OperandInfo214 },  // Inst #2400 = SHRD64rri8
  { 2401,	8,	1,	0,	0,	"SHUFPDrmi", 0|(1<<MCID::MayLoad), 0x18d004146ULL, NULL, NULL, OperandInfo58 },  // Inst #2401 = SHUFPDrmi
  { 2402,	4,	1,	0,	0,	"SHUFPDrri", 0, 0x18d004145ULL, NULL, NULL, OperandInfo59 },  // Inst #2402 = SHUFPDrri
  { 2403,	8,	1,	0,	0,	"SHUFPSrmi", 0|(1<<MCID::MayLoad), 0x18c804106ULL, NULL, NULL, OperandInfo58 },  // Inst #2403 = SHUFPSrmi
  { 2404,	4,	1,	0,	0,	"SHUFPSrri", 0|(1<<MCID::ConvertibleTo3Addr), 0x18c804105ULL, NULL, NULL, OperandInfo59 },  // Inst #2404 = SHUFPSrri
  { 2405,	5,	1,	0,	0,	"SIDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x2000159ULL, NULL, NULL, OperandInfo36 },  // Inst #2405 = SIDT16m
  { 2406,	5,	1,	0,	0,	"SIDTm", 0|(1<<MCID::UnmodeledSideEffects), 0x2000119ULL, NULL, NULL, OperandInfo36 },  // Inst #2406 = SIDTm
  { 2407,	0,	0,	0,	0,	"SIN_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1fc000401ULL, NULL, NULL, 0 },  // Inst #2407 = SIN_F
  { 2408,	2,	1,	0,	0,	"SIN_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #2408 = SIN_Fp32
  { 2409,	2,	1,	0,	0,	"SIN_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #2409 = SIN_Fp64
  { 2410,	2,	1,	0,	0,	"SIN_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #2410 = SIN_Fp80
  { 2411,	5,	1,	0,	0,	"SLDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x118ULL, NULL, NULL, OperandInfo36 },  // Inst #2411 = SLDT16m
  { 2412,	1,	1,	0,	0,	"SLDT16r", 0|(1<<MCID::UnmodeledSideEffects), 0x150ULL, NULL, NULL, OperandInfo116 },  // Inst #2412 = SLDT16r
  { 2413,	1,	1,	0,	0,	"SLDT32r", 0|(1<<MCID::UnmodeledSideEffects), 0x110ULL, NULL, NULL, OperandInfo69 },  // Inst #2413 = SLDT32r
  { 2414,	5,	1,	0,	0,	"SLDT64m", 0|(1<<MCID::UnmodeledSideEffects), 0x2118ULL, NULL, NULL, OperandInfo36 },  // Inst #2414 = SLDT64m
  { 2415,	1,	1,	0,	0,	"SLDT64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2110ULL, NULL, NULL, OperandInfo70 },  // Inst #2415 = SLDT64r
  { 2416,	5,	1,	0,	0,	"SMSW16m", 0|(1<<MCID::UnmodeledSideEffects), 0x200011cULL, NULL, NULL, OperandInfo36 },  // Inst #2416 = SMSW16m
  { 2417,	1,	1,	0,	0,	"SMSW16r", 0|(1<<MCID::UnmodeledSideEffects), 0x2000154ULL, NULL, NULL, OperandInfo116 },  // Inst #2417 = SMSW16r
  { 2418,	1,	1,	0,	0,	"SMSW32r", 0|(1<<MCID::UnmodeledSideEffects), 0x2000114ULL, NULL, NULL, OperandInfo69 },  // Inst #2418 = SMSW32r
  { 2419,	1,	1,	0,	0,	"SMSW64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2002114ULL, NULL, NULL, OperandInfo70 },  // Inst #2419 = SMSW64r
  { 2420,	6,	1,	0,	0,	"SQRTPDm", 0|(1<<MCID::MayLoad), 0xa3000146ULL, NULL, NULL, OperandInfo45 },  // Inst #2420 = SQRTPDm
  { 2421,	6,	1,	0,	0,	"SQRTPDm_Int", 0|(1<<MCID::MayLoad), 0xa3000146ULL, NULL, NULL, OperandInfo45 },  // Inst #2421 = SQRTPDm_Int
  { 2422,	2,	1,	0,	0,	"SQRTPDr", 0, 0xa3000145ULL, NULL, NULL, OperandInfo46 },  // Inst #2422 = SQRTPDr
  { 2423,	2,	1,	0,	0,	"SQRTPDr_Int", 0, 0xa3000145ULL, NULL, NULL, OperandInfo46 },  // Inst #2423 = SQRTPDr_Int
  { 2424,	6,	1,	0,	0,	"SQRTPSm", 0|(1<<MCID::MayLoad), 0xa2800106ULL, NULL, NULL, OperandInfo45 },  // Inst #2424 = SQRTPSm
  { 2425,	6,	1,	0,	0,	"SQRTPSm_Int", 0|(1<<MCID::MayLoad), 0xa2800106ULL, NULL, NULL, OperandInfo45 },  // Inst #2425 = SQRTPSm_Int
  { 2426,	2,	1,	0,	0,	"SQRTPSr", 0, 0xa2800105ULL, NULL, NULL, OperandInfo46 },  // Inst #2426 = SQRTPSr
  { 2427,	2,	1,	0,	0,	"SQRTPSr_Int", 0, 0xa2800105ULL, NULL, NULL, OperandInfo46 },  // Inst #2427 = SQRTPSr_Int
  { 2428,	6,	1,	0,	0,	"SQRTSDm", 0|(1<<MCID::MayLoad), 0xa2000b06ULL, NULL, NULL, OperandInfo104 },  // Inst #2428 = SQRTSDm
  { 2429,	6,	1,	0,	0,	"SQRTSDm_Int", 0|(1<<MCID::MayLoad), 0xa2000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #2429 = SQRTSDm_Int
  { 2430,	2,	1,	0,	0,	"SQRTSDr", 0, 0xa2000b05ULL, NULL, NULL, OperandInfo126 },  // Inst #2430 = SQRTSDr
  { 2431,	2,	1,	0,	0,	"SQRTSDr_Int", 0, 0xa2000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #2431 = SQRTSDr_Int
  { 2432,	6,	1,	0,	0,	"SQRTSSm", 0|(1<<MCID::MayLoad), 0xa2000c06ULL, NULL, NULL, OperandInfo102 },  // Inst #2432 = SQRTSSm
  { 2433,	6,	1,	0,	0,	"SQRTSSm_Int", 0|(1<<MCID::MayLoad), 0xa2000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #2433 = SQRTSSm_Int
  { 2434,	2,	1,	0,	0,	"SQRTSSr", 0, 0xa2000c05ULL, NULL, NULL, OperandInfo127 },  // Inst #2434 = SQRTSSr
  { 2435,	2,	1,	0,	0,	"SQRTSSr_Int", 0, 0xa2000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #2435 = SQRTSSr_Int
  { 2436,	0,	0,	0,	0,	"SQRT_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1f4000401ULL, NULL, NULL, 0 },  // Inst #2436 = SQRT_F
  { 2437,	2,	1,	0,	0,	"SQRT_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #2437 = SQRT_Fp32
  { 2438,	2,	1,	0,	0,	"SQRT_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #2438 = SQRT_Fp64
  { 2439,	2,	1,	0,	0,	"SQRT_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #2439 = SQRT_Fp80
  { 2440,	0,	0,	0,	0,	"SS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x6c000001ULL, NULL, NULL, 0 },  // Inst #2440 = SS_PREFIX
  { 2441,	0,	0,	0,	0,	"STC", 0|(1<<MCID::UnmodeledSideEffects), 0x1f2000001ULL, NULL, NULL, 0 },  // Inst #2441 = STC
  { 2442,	0,	0,	0,	0,	"STD", 0|(1<<MCID::UnmodeledSideEffects), 0x1fa000001ULL, NULL, NULL, 0 },  // Inst #2442 = STD
  { 2443,	0,	0,	0,	0,	"STI", 0|(1<<MCID::UnmodeledSideEffects), 0x1f6000001ULL, NULL, NULL, 0 },  // Inst #2443 = STI
  { 2444,	5,	0,	0,	0,	"STMXCSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c80011bULL, NULL, NULL, OperandInfo36 },  // Inst #2444 = STMXCSR
  { 2445,	0,	0,	0,	0,	"STOSB", 0|(1<<MCID::UnmodeledSideEffects), 0x154000001ULL, ImplicitList58, ImplicitList34, 0 },  // Inst #2445 = STOSB
  { 2446,	0,	0,	0,	0,	"STOSD", 0|(1<<MCID::UnmodeledSideEffects), 0x156000001ULL, ImplicitList59, ImplicitList34, 0 },  // Inst #2446 = STOSD
  { 2447,	0,	0,	0,	0,	"STOSQ", 0|(1<<MCID::UnmodeledSideEffects), 0x156002001ULL, ImplicitList60, ImplicitList56, 0 },  // Inst #2447 = STOSQ
  { 2448,	0,	0,	0,	0,	"STOSW", 0|(1<<MCID::UnmodeledSideEffects), 0x156000041ULL, ImplicitList61, ImplicitList34, 0 },  // Inst #2448 = STOSW
  { 2449,	1,	1,	0,	0,	"STR16r", 0|(1<<MCID::UnmodeledSideEffects), 0x151ULL, NULL, NULL, OperandInfo116 },  // Inst #2449 = STR16r
  { 2450,	1,	1,	0,	0,	"STR32r", 0|(1<<MCID::UnmodeledSideEffects), 0x111ULL, NULL, NULL, OperandInfo69 },  // Inst #2450 = STR32r
  { 2451,	1,	1,	0,	0,	"STR64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2111ULL, NULL, NULL, OperandInfo70 },  // Inst #2451 = STR64r
  { 2452,	5,	1,	0,	0,	"STRm", 0|(1<<MCID::UnmodeledSideEffects), 0x119ULL, NULL, NULL, OperandInfo36 },  // Inst #2452 = STRm
  { 2453,	5,	0,	0,	0,	"ST_F32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b200001aULL, NULL, NULL, OperandInfo36 },  // Inst #2453 = ST_F32m
  { 2454,	5,	0,	0,	0,	"ST_F64m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ba00001aULL, NULL, NULL, OperandInfo36 },  // Inst #2454 = ST_F64m
  { 2455,	5,	0,	0,	0,	"ST_FP32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b200001bULL, NULL, NULL, OperandInfo36 },  // Inst #2455 = ST_FP32m
  { 2456,	5,	0,	0,	0,	"ST_FP64m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ba00001bULL, NULL, NULL, OperandInfo36 },  // Inst #2456 = ST_FP64m
  { 2457,	5,	0,	0,	0,	"ST_FP80m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b600001fULL, NULL, NULL, OperandInfo36 },  // Inst #2457 = ST_FP80m
  { 2458,	1,	0,	0,	0,	"ST_FPrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0000802ULL, NULL, NULL, OperandInfo37 },  // Inst #2458 = ST_FPrr
  { 2459,	6,	0,	0,	0,	"ST_Fp32m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #2459 = ST_Fp32m
  { 2460,	6,	0,	0,	0,	"ST_Fp64m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #2460 = ST_Fp64m
  { 2461,	6,	0,	0,	0,	"ST_Fp64m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #2461 = ST_Fp64m32
  { 2462,	6,	0,	0,	0,	"ST_Fp80m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #2462 = ST_Fp80m32
  { 2463,	6,	0,	0,	0,	"ST_Fp80m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #2463 = ST_Fp80m64
  { 2464,	6,	0,	0,	0,	"ST_FpP32m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #2464 = ST_FpP32m
  { 2465,	6,	0,	0,	0,	"ST_FpP64m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #2465 = ST_FpP64m
  { 2466,	6,	0,	0,	0,	"ST_FpP64m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo121 },  // Inst #2466 = ST_FpP64m32
  { 2467,	6,	0,	0,	0,	"ST_FpP80m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #2467 = ST_FpP80m
  { 2468,	6,	0,	0,	0,	"ST_FpP80m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #2468 = ST_FpP80m32
  { 2469,	6,	0,	0,	0,	"ST_FpP80m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo122 },  // Inst #2469 = ST_FpP80m64
  { 2470,	1,	0,	0,	0,	"ST_Frr", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000802ULL, NULL, NULL, OperandInfo37 },  // Inst #2470 = ST_Frr
  { 2471,	1,	0,	0,	0,	"SUB16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x5a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #2471 = SUB16i16
  { 2472,	6,	0,	0,	0,	"SUB16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2472 = SUB16mi
  { 2473,	6,	0,	0,	0,	"SUB16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2473 = SUB16mi8
  { 2474,	6,	0,	0,	0,	"SUB16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x52000044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #2474 = SUB16mr
  { 2475,	3,	1,	0,	0,	"SUB16ri", 0, 0x10200c055ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2475 = SUB16ri
  { 2476,	3,	1,	0,	0,	"SUB16ri8", 0, 0x106004055ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2476 = SUB16ri8
  { 2477,	7,	1,	0,	0,	"SUB16rm", 0|(1<<MCID::MayLoad), 0x56000046ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #2477 = SUB16rm
  { 2478,	3,	1,	0,	0,	"SUB16rr", 0, 0x52000043ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2478 = SUB16rr
  { 2479,	3,	1,	0,	0,	"SUB16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x56000045ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2479 = SUB16rr_REV
  { 2480,	1,	0,	0,	0,	"SUB32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x5a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #2480 = SUB32i32
  { 2481,	6,	0,	0,	0,	"SUB32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2481 = SUB32mi
  { 2482,	6,	0,	0,	0,	"SUB32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2482 = SUB32mi8
  { 2483,	6,	0,	0,	0,	"SUB32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x52000004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #2483 = SUB32mr
  { 2484,	3,	1,	0,	0,	"SUB32ri", 0, 0x102014015ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2484 = SUB32ri
  { 2485,	3,	1,	0,	0,	"SUB32ri8", 0, 0x106004015ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2485 = SUB32ri8
  { 2486,	7,	1,	0,	0,	"SUB32rm", 0|(1<<MCID::MayLoad), 0x56000006ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #2486 = SUB32rm
  { 2487,	3,	1,	0,	0,	"SUB32rr", 0, 0x52000003ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #2487 = SUB32rr
  { 2488,	3,	1,	0,	0,	"SUB32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x56000005ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #2488 = SUB32rr_REV
  { 2489,	1,	0,	0,	0,	"SUB64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x5a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #2489 = SUB64i32
  { 2490,	6,	0,	0,	0,	"SUB64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2490 = SUB64mi32
  { 2491,	6,	0,	0,	0,	"SUB64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601dULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #2491 = SUB64mi8
  { 2492,	6,	0,	0,	0,	"SUB64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x52002004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2492 = SUB64mr
  { 2493,	3,	1,	0,	0,	"SUB64ri32", 0, 0x102016015ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2493 = SUB64ri32
  { 2494,	3,	1,	0,	0,	"SUB64ri8", 0, 0x106006015ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #2494 = SUB64ri8
  { 2495,	7,	1,	0,	0,	"SUB64rm", 0|(1<<MCID::MayLoad), 0x56002006ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #2495 = SUB64rm
  { 2496,	3,	1,	0,	0,	"SUB64rr", 0, 0x52002003ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2496 = SUB64rr
  { 2497,	3,	1,	0,	0,	"SUB64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x56002005ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2497 = SUB64rr_REV
  { 2498,	1,	0,	0,	0,	"SUB8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x58004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #2498 = SUB8i8
  { 2499,	6,	0,	0,	0,	"SUB8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401dULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2499 = SUB8mi
  { 2500,	6,	0,	0,	0,	"SUB8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x50000004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #2500 = SUB8mr
  { 2501,	3,	1,	0,	0,	"SUB8ri", 0, 0x100004015ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2501 = SUB8ri
  { 2502,	7,	1,	0,	0,	"SUB8rm", 0|(1<<MCID::MayLoad), 0x54000006ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #2502 = SUB8rm
  { 2503,	3,	1,	0,	0,	"SUB8rr", 0, 0x50000003ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2503 = SUB8rr
  { 2504,	3,	1,	0,	0,	"SUB8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x54000005ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2504 = SUB8rr_REV
  { 2505,	7,	1,	0,	0,	"SUBPDrm", 0|(1<<MCID::MayLoad), 0xb9000146ULL, NULL, NULL, OperandInfo30 },  // Inst #2505 = SUBPDrm
  { 2506,	3,	1,	0,	0,	"SUBPDrr", 0, 0xb9000145ULL, NULL, NULL, OperandInfo31 },  // Inst #2506 = SUBPDrr
  { 2507,	7,	1,	0,	0,	"SUBPSrm", 0|(1<<MCID::MayLoad), 0xb8800106ULL, NULL, NULL, OperandInfo30 },  // Inst #2507 = SUBPSrm
  { 2508,	3,	1,	0,	0,	"SUBPSrr", 0, 0xb8800105ULL, NULL, NULL, OperandInfo31 },  // Inst #2508 = SUBPSrr
  { 2509,	5,	0,	0,	0,	"SUBR_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b000001dULL, NULL, NULL, OperandInfo36 },  // Inst #2509 = SUBR_F32m
  { 2510,	5,	0,	0,	0,	"SUBR_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b800001dULL, NULL, NULL, OperandInfo36 },  // Inst #2510 = SUBR_F64m
  { 2511,	5,	0,	0,	0,	"SUBR_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc00001dULL, NULL, NULL, OperandInfo36 },  // Inst #2511 = SUBR_FI16m
  { 2512,	5,	0,	0,	0,	"SUBR_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b400001dULL, NULL, NULL, OperandInfo36 },  // Inst #2512 = SUBR_FI32m
  { 2513,	1,	0,	0,	0,	"SUBR_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000902ULL, NULL, NULL, OperandInfo37 },  // Inst #2513 = SUBR_FPrST0
  { 2514,	1,	0,	0,	0,	"SUBR_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000302ULL, NULL, NULL, OperandInfo37 },  // Inst #2514 = SUBR_FST0r
  { 2515,	7,	1,	0,	0,	"SUBR_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #2515 = SUBR_Fp32m
  { 2516,	7,	1,	0,	0,	"SUBR_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2516 = SUBR_Fp64m
  { 2517,	7,	1,	0,	0,	"SUBR_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2517 = SUBR_Fp64m32
  { 2518,	7,	1,	0,	0,	"SUBR_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2518 = SUBR_Fp80m32
  { 2519,	7,	1,	0,	0,	"SUBR_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2519 = SUBR_Fp80m64
  { 2520,	7,	1,	0,	0,	"SUBR_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #2520 = SUBR_FpI16m32
  { 2521,	7,	1,	0,	0,	"SUBR_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2521 = SUBR_FpI16m64
  { 2522,	7,	1,	0,	0,	"SUBR_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2522 = SUBR_FpI16m80
  { 2523,	7,	1,	0,	0,	"SUBR_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #2523 = SUBR_FpI32m32
  { 2524,	7,	1,	0,	0,	"SUBR_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2524 = SUBR_FpI32m64
  { 2525,	7,	1,	0,	0,	"SUBR_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2525 = SUBR_FpI32m80
  { 2526,	1,	0,	0,	0,	"SUBR_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000702ULL, NULL, NULL, OperandInfo37 },  // Inst #2526 = SUBR_FrST0
  { 2527,	7,	1,	0,	0,	"SUBSDrm", 0|(1<<MCID::MayLoad), 0xb8000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #2527 = SUBSDrm
  { 2528,	7,	1,	0,	0,	"SUBSDrm_Int", 0|(1<<MCID::MayLoad), 0xb8000b06ULL, NULL, NULL, OperandInfo30 },  // Inst #2528 = SUBSDrm_Int
  { 2529,	3,	1,	0,	0,	"SUBSDrr", 0, 0xb8000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #2529 = SUBSDrr
  { 2530,	3,	1,	0,	0,	"SUBSDrr_Int", 0, 0xb8000b05ULL, NULL, NULL, OperandInfo31 },  // Inst #2530 = SUBSDrr_Int
  { 2531,	7,	1,	0,	0,	"SUBSSrm", 0|(1<<MCID::MayLoad), 0xb8000c06ULL, NULL, NULL, OperandInfo34 },  // Inst #2531 = SUBSSrm
  { 2532,	7,	1,	0,	0,	"SUBSSrm_Int", 0|(1<<MCID::MayLoad), 0xb8000c06ULL, NULL, NULL, OperandInfo30 },  // Inst #2532 = SUBSSrm_Int
  { 2533,	3,	1,	0,	0,	"SUBSSrr", 0, 0xb8000c05ULL, NULL, NULL, OperandInfo35 },  // Inst #2533 = SUBSSrr
  { 2534,	3,	1,	0,	0,	"SUBSSrr_Int", 0, 0xb8000c05ULL, NULL, NULL, OperandInfo31 },  // Inst #2534 = SUBSSrr_Int
  { 2535,	5,	0,	0,	0,	"SUB_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b000001cULL, NULL, NULL, OperandInfo36 },  // Inst #2535 = SUB_F32m
  { 2536,	5,	0,	0,	0,	"SUB_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b800001cULL, NULL, NULL, OperandInfo36 },  // Inst #2536 = SUB_F64m
  { 2537,	5,	0,	0,	0,	"SUB_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc00001cULL, NULL, NULL, OperandInfo36 },  // Inst #2537 = SUB_FI16m
  { 2538,	5,	0,	0,	0,	"SUB_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b400001cULL, NULL, NULL, OperandInfo36 },  // Inst #2538 = SUB_FI32m
  { 2539,	1,	0,	0,	0,	"SUB_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000902ULL, NULL, NULL, OperandInfo37 },  // Inst #2539 = SUB_FPrST0
  { 2540,	1,	0,	0,	0,	"SUB_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000302ULL, NULL, NULL, OperandInfo37 },  // Inst #2540 = SUB_FST0r
  { 2541,	3,	1,	0,	0,	"SUB_Fp32", 0, 0x80000ULL, NULL, NULL, OperandInfo38 },  // Inst #2541 = SUB_Fp32
  { 2542,	7,	1,	0,	0,	"SUB_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #2542 = SUB_Fp32m
  { 2543,	3,	1,	0,	0,	"SUB_Fp64", 0, 0x80000ULL, NULL, NULL, OperandInfo40 },  // Inst #2543 = SUB_Fp64
  { 2544,	7,	1,	0,	0,	"SUB_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2544 = SUB_Fp64m
  { 2545,	7,	1,	0,	0,	"SUB_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2545 = SUB_Fp64m32
  { 2546,	3,	1,	0,	0,	"SUB_Fp80", 0, 0x80000ULL, NULL, NULL, OperandInfo42 },  // Inst #2546 = SUB_Fp80
  { 2547,	7,	1,	0,	0,	"SUB_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2547 = SUB_Fp80m32
  { 2548,	7,	1,	0,	0,	"SUB_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2548 = SUB_Fp80m64
  { 2549,	7,	1,	0,	0,	"SUB_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #2549 = SUB_FpI16m32
  { 2550,	7,	1,	0,	0,	"SUB_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2550 = SUB_FpI16m64
  { 2551,	7,	1,	0,	0,	"SUB_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2551 = SUB_FpI16m80
  { 2552,	7,	1,	0,	0,	"SUB_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo39 },  // Inst #2552 = SUB_FpI32m32
  { 2553,	7,	1,	0,	0,	"SUB_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2553 = SUB_FpI32m64
  { 2554,	7,	1,	0,	0,	"SUB_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2554 = SUB_FpI32m80
  { 2555,	1,	0,	0,	0,	"SUB_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000702ULL, NULL, NULL, OperandInfo37 },  // Inst #2555 = SUB_FrST0
  { 2556,	0,	0,	0,	0,	"SWAPGS", 0|(1<<MCID::UnmodeledSideEffects), 0x2000129ULL, NULL, NULL, 0 },  // Inst #2556 = SWAPGS
  { 2557,	0,	0,	0,	0,	"SYSCALL", 0|(1<<MCID::UnmodeledSideEffects), 0xa000101ULL, NULL, NULL, 0 },  // Inst #2557 = SYSCALL
  { 2558,	0,	0,	0,	0,	"SYSENTER", 0|(1<<MCID::UnmodeledSideEffects), 0x68000101ULL, NULL, NULL, 0 },  // Inst #2558 = SYSENTER
  { 2559,	0,	0,	0,	0,	"SYSEXIT", 0|(1<<MCID::UnmodeledSideEffects), 0x6a000101ULL, NULL, NULL, 0 },  // Inst #2559 = SYSEXIT
  { 2560,	0,	0,	0,	0,	"SYSEXIT64", 0|(1<<MCID::UnmodeledSideEffects), 0x6a002101ULL, NULL, NULL, 0 },  // Inst #2560 = SYSEXIT64
  { 2561,	0,	0,	0,	0,	"SYSRETL", 0|(1<<MCID::UnmodeledSideEffects), 0xe000101ULL, NULL, NULL, 0 },  // Inst #2561 = SYSRETL
  { 2562,	0,	0,	0,	0,	"SYSRETQ", 0|(1<<MCID::UnmodeledSideEffects), 0xe002101ULL, NULL, NULL, 0 },  // Inst #2562 = SYSRETQ
  { 2563,	1,	0,	0,	0,	"TAILJMPd", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d2018001ULL, ImplicitList6, ImplicitList13, OperandInfo71 },  // Inst #2563 = TAILJMPd
  { 2564,	1,	0,	0,	0,	"TAILJMPd64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d2018001ULL, ImplicitList8, ImplicitList62, OperandInfo5 },  // Inst #2564 = TAILJMPd64
  { 2565,	5,	0,	0,	0,	"TAILJMPm", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1fe00001cULL, ImplicitList6, ImplicitList13, OperandInfo215 },  // Inst #2565 = TAILJMPm
  { 2566,	5,	0,	0,	0,	"TAILJMPm64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1fe00001cULL, ImplicitList8, ImplicitList62, OperandInfo216 },  // Inst #2566 = TAILJMPm64
  { 2567,	1,	0,	0,	0,	"TAILJMPr", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1fe000014ULL, ImplicitList6, ImplicitList13, OperandInfo217 },  // Inst #2567 = TAILJMPr
  { 2568,	1,	0,	0,	0,	"TAILJMPr64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1fe000014ULL, ImplicitList8, ImplicitList62, OperandInfo218 },  // Inst #2568 = TAILJMPr64
  { 2569,	2,	0,	0,	0,	"TCRETURNdi", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList13, OperandInfo219 },  // Inst #2569 = TCRETURNdi
  { 2570,	2,	0,	0,	0,	"TCRETURNdi64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList62, OperandInfo220 },  // Inst #2570 = TCRETURNdi64
  { 2571,	6,	0,	0,	0,	"TCRETURNmi", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList13, OperandInfo221 },  // Inst #2571 = TCRETURNmi
  { 2572,	6,	0,	0,	0,	"TCRETURNmi64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList62, OperandInfo222 },  // Inst #2572 = TCRETURNmi64
  { 2573,	2,	0,	0,	0,	"TCRETURNri", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList13, OperandInfo223 },  // Inst #2573 = TCRETURNri
  { 2574,	2,	0,	0,	0,	"TCRETURNri64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList62, OperandInfo224 },  // Inst #2574 = TCRETURNri64
  { 2575,	1,	0,	0,	0,	"TEST16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x15200c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #2575 = TEST16i16
  { 2576,	6,	0,	0,	0,	"TEST16mi", 0|(1<<MCID::MayLoad), 0x1ee00c058ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2576 = TEST16mi
  { 2577,	2,	0,	0,	0,	"TEST16ri", 0, 0x1ee00c050ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #2577 = TEST16ri
  { 2578,	6,	0,	0,	0,	"TEST16rm", 0|(1<<MCID::MayLoad), 0x10a000046ULL, NULL, ImplicitList1, OperandInfo49 },  // Inst #2578 = TEST16rm
  { 2579,	2,	0,	0,	0,	"TEST16rr", 0|(1<<MCID::Commutable), 0x10a000045ULL, NULL, ImplicitList1, OperandInfo50 },  // Inst #2579 = TEST16rr
  { 2580,	1,	0,	0,	0,	"TEST32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x152014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #2580 = TEST32i32
  { 2581,	6,	0,	0,	0,	"TEST32mi", 0|(1<<MCID::MayLoad), 0x1ee014018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2581 = TEST32mi
  { 2582,	2,	0,	0,	0,	"TEST32ri", 0, 0x1ee014010ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #2582 = TEST32ri
  { 2583,	6,	0,	0,	0,	"TEST32rm", 0|(1<<MCID::MayLoad), 0x10a000006ULL, NULL, ImplicitList1, OperandInfo60 },  // Inst #2583 = TEST32rm
  { 2584,	2,	0,	0,	0,	"TEST32rr", 0|(1<<MCID::Commutable), 0x10a000005ULL, NULL, ImplicitList1, OperandInfo61 },  // Inst #2584 = TEST32rr
  { 2585,	1,	0,	0,	0,	"TEST64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x152016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #2585 = TEST64i32
  { 2586,	6,	0,	0,	0,	"TEST64mi32", 0|(1<<MCID::MayLoad), 0x1ee016018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2586 = TEST64mi32
  { 2587,	2,	0,	0,	0,	"TEST64ri32", 0, 0x1ee016010ULL, NULL, ImplicitList1, OperandInfo87 },  // Inst #2587 = TEST64ri32
  { 2588,	6,	0,	0,	0,	"TEST64rm", 0|(1<<MCID::MayLoad), 0x10a002006ULL, NULL, ImplicitList1, OperandInfo62 },  // Inst #2588 = TEST64rm
  { 2589,	2,	0,	0,	0,	"TEST64rr", 0|(1<<MCID::Commutable), 0x10a002005ULL, NULL, ImplicitList1, OperandInfo63 },  // Inst #2589 = TEST64rr
  { 2590,	1,	0,	0,	0,	"TEST8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x150004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #2590 = TEST8i8
  { 2591,	6,	0,	0,	0,	"TEST8mi", 0|(1<<MCID::MayLoad), 0x1ec004018ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2591 = TEST8mi
  { 2592,	2,	0,	0,	0,	"TEST8ri", 0, 0x1ec004010ULL, NULL, ImplicitList1, OperandInfo89 },  // Inst #2592 = TEST8ri
  { 2593,	6,	0,	0,	0,	"TEST8rm", 0|(1<<MCID::MayLoad), 0x108000006ULL, NULL, ImplicitList1, OperandInfo90 },  // Inst #2593 = TEST8rm
  { 2594,	2,	0,	0,	0,	"TEST8rr", 0|(1<<MCID::Commutable), 0x108000005ULL, NULL, ImplicitList1, OperandInfo91 },  // Inst #2594 = TEST8rr
  { 2595,	5,	0,	0,	0,	"TLSCall_32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList6, ImplicitList63, OperandInfo36 },  // Inst #2595 = TLSCall_32
  { 2596,	5,	0,	0,	0,	"TLSCall_64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList64, ImplicitList30, OperandInfo36 },  // Inst #2596 = TLSCall_64
  { 2597,	5,	0,	0,	0,	"TLS_addr32", 0, 0x0ULL, ImplicitList6, ImplicitList13, OperandInfo36 },  // Inst #2597 = TLS_addr32
  { 2598,	5,	0,	0,	0,	"TLS_addr64", 0, 0x0ULL, ImplicitList8, ImplicitList14, OperandInfo36 },  // Inst #2598 = TLS_addr64
  { 2599,	0,	0,	0,	0,	"TRAP", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x16000101ULL, NULL, NULL, 0 },  // Inst #2599 = TRAP
  { 2600,	0,	0,	0,	0,	"TST_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1c8000401ULL, NULL, NULL, 0 },  // Inst #2600 = TST_F
  { 2601,	1,	0,	0,	0,	"TST_Fp32", 0, 0x40000ULL, NULL, NULL, OperandInfo147 },  // Inst #2601 = TST_Fp32
  { 2602,	1,	0,	0,	0,	"TST_Fp64", 0, 0x40000ULL, NULL, NULL, OperandInfo148 },  // Inst #2602 = TST_Fp64
  { 2603,	1,	0,	0,	0,	"TST_Fp80", 0, 0x40000ULL, NULL, NULL, OperandInfo123 },  // Inst #2603 = TST_Fp80
  { 2604,	6,	0,	0,	0,	"UCOMISDrm", 0|(1<<MCID::MayLoad), 0x5d000146ULL, NULL, ImplicitList1, OperandInfo104 },  // Inst #2604 = UCOMISDrm
  { 2605,	2,	0,	0,	0,	"UCOMISDrr", 0, 0x5d000145ULL, NULL, ImplicitList1, OperandInfo126 },  // Inst #2605 = UCOMISDrr
  { 2606,	6,	0,	0,	0,	"UCOMISSrm", 0|(1<<MCID::MayLoad), 0x5c800106ULL, NULL, ImplicitList1, OperandInfo102 },  // Inst #2606 = UCOMISSrm
  { 2607,	2,	0,	0,	0,	"UCOMISSrr", 0, 0x5c800105ULL, NULL, ImplicitList1, OperandInfo127 },  // Inst #2607 = UCOMISSrr
  { 2608,	1,	0,	0,	0,	"UCOM_FIPr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000a02ULL, ImplicitList65, ImplicitList1, OperandInfo37 },  // Inst #2608 = UCOM_FIPr
  { 2609,	1,	0,	0,	0,	"UCOM_FIr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000602ULL, ImplicitList65, ImplicitList1, OperandInfo37 },  // Inst #2609 = UCOM_FIr
  { 2610,	0,	0,	0,	0,	"UCOM_FPPr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d2000501ULL, ImplicitList65, ImplicitList1, 0 },  // Inst #2610 = UCOM_FPPr
  { 2611,	1,	0,	0,	0,	"UCOM_FPr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000802ULL, ImplicitList65, ImplicitList1, OperandInfo37 },  // Inst #2611 = UCOM_FPr
  { 2612,	2,	0,	0,	0,	"UCOM_FpIr32", 0, 0xa0000ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #2612 = UCOM_FpIr32
  { 2613,	2,	0,	0,	0,	"UCOM_FpIr64", 0, 0xa0000ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #2613 = UCOM_FpIr64
  { 2614,	2,	0,	0,	0,	"UCOM_FpIr80", 0, 0xa0000ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #2614 = UCOM_FpIr80
  { 2615,	2,	0,	0,	0,	"UCOM_Fpr32", 0|(1<<MCID::UnmodeledSideEffects), 0xa0000ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #2615 = UCOM_Fpr32
  { 2616,	2,	0,	0,	0,	"UCOM_Fpr64", 0|(1<<MCID::UnmodeledSideEffects), 0xa0000ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #2616 = UCOM_Fpr64
  { 2617,	2,	0,	0,	0,	"UCOM_Fpr80", 0|(1<<MCID::UnmodeledSideEffects), 0xa0000ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #2617 = UCOM_Fpr80
  { 2618,	1,	0,	0,	0,	"UCOM_Fr", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000802ULL, ImplicitList65, ImplicitList1, OperandInfo37 },  // Inst #2618 = UCOM_Fr
  { 2619,	0,	0,	0,	0,	"UD2B", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x172000101ULL, NULL, NULL, 0 },  // Inst #2619 = UD2B
  { 2620,	7,	1,	0,	0,	"UNPCKHPDrm", 0|(1<<MCID::MayLoad), 0x2b000146ULL, NULL, NULL, OperandInfo30 },  // Inst #2620 = UNPCKHPDrm
  { 2621,	3,	1,	0,	0,	"UNPCKHPDrr", 0, 0x2b000145ULL, NULL, NULL, OperandInfo31 },  // Inst #2621 = UNPCKHPDrr
  { 2622,	7,	1,	0,	0,	"UNPCKHPSrm", 0|(1<<MCID::MayLoad), 0x2a800106ULL, NULL, NULL, OperandInfo30 },  // Inst #2622 = UNPCKHPSrm
  { 2623,	3,	1,	0,	0,	"UNPCKHPSrr", 0, 0x2a800105ULL, NULL, NULL, OperandInfo31 },  // Inst #2623 = UNPCKHPSrr
  { 2624,	7,	1,	0,	0,	"UNPCKLPDrm", 0|(1<<MCID::MayLoad), 0x29000146ULL, NULL, NULL, OperandInfo30 },  // Inst #2624 = UNPCKLPDrm
  { 2625,	3,	1,	0,	0,	"UNPCKLPDrr", 0, 0x29000145ULL, NULL, NULL, OperandInfo31 },  // Inst #2625 = UNPCKLPDrr
  { 2626,	7,	1,	0,	0,	"UNPCKLPSrm", 0|(1<<MCID::MayLoad), 0x28800106ULL, NULL, NULL, OperandInfo30 },  // Inst #2626 = UNPCKLPSrm
  { 2627,	3,	1,	0,	0,	"UNPCKLPSrr", 0, 0x28800105ULL, NULL, NULL, OperandInfo31 },  // Inst #2627 = UNPCKLPSrr
  { 2628,	9,	1,	0,	0,	"VAARG_64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo225 },  // Inst #2628 = VAARG_64
  { 2629,	7,	1,	0,	0,	"VADDPDYrm", 0|(1<<MCID::MayLoad), 0xab1000146ULL, NULL, NULL, OperandInfo226 },  // Inst #2629 = VADDPDYrm
  { 2630,	3,	1,	0,	0,	"VADDPDYrr", 0|(1<<MCID::Commutable), 0xab1000145ULL, NULL, NULL, OperandInfo227 },  // Inst #2630 = VADDPDYrr
  { 2631,	7,	1,	0,	0,	"VADDPDrm", 0|(1<<MCID::MayLoad), 0xab1000146ULL, NULL, NULL, OperandInfo142 },  // Inst #2631 = VADDPDrm
  { 2632,	3,	1,	0,	0,	"VADDPDrr", 0|(1<<MCID::Commutable), 0xab1000145ULL, NULL, NULL, OperandInfo143 },  // Inst #2632 = VADDPDrr
  { 2633,	7,	1,	0,	0,	"VADDPSYrm", 0|(1<<MCID::MayLoad), 0xab0800106ULL, NULL, NULL, OperandInfo226 },  // Inst #2633 = VADDPSYrm
  { 2634,	3,	1,	0,	0,	"VADDPSYrr", 0|(1<<MCID::Commutable), 0xab0800105ULL, NULL, NULL, OperandInfo227 },  // Inst #2634 = VADDPSYrr
  { 2635,	7,	1,	0,	0,	"VADDPSrm", 0|(1<<MCID::MayLoad), 0xab0800106ULL, NULL, NULL, OperandInfo142 },  // Inst #2635 = VADDPSrm
  { 2636,	3,	1,	0,	0,	"VADDPSrr", 0|(1<<MCID::Commutable), 0xab0800105ULL, NULL, NULL, OperandInfo143 },  // Inst #2636 = VADDPSrr
  { 2637,	7,	1,	0,	0,	"VADDSDrm", 0|(1<<MCID::MayLoad), 0xab0000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #2637 = VADDSDrm
  { 2638,	7,	1,	0,	0,	"VADDSDrm_Int", 0|(1<<MCID::MayLoad), 0xab0000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #2638 = VADDSDrm_Int
  { 2639,	3,	1,	0,	0,	"VADDSDrr", 0|(1<<MCID::Commutable), 0xab0000b05ULL, NULL, NULL, OperandInfo229 },  // Inst #2639 = VADDSDrr
  { 2640,	3,	1,	0,	0,	"VADDSDrr_Int", 0, 0xab0000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #2640 = VADDSDrr_Int
  { 2641,	7,	1,	0,	0,	"VADDSSrm", 0|(1<<MCID::MayLoad), 0xab0000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #2641 = VADDSSrm
  { 2642,	7,	1,	0,	0,	"VADDSSrm_Int", 0|(1<<MCID::MayLoad), 0xab0000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #2642 = VADDSSrm_Int
  { 2643,	3,	1,	0,	0,	"VADDSSrr", 0|(1<<MCID::Commutable), 0xab0000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #2643 = VADDSSrr
  { 2644,	3,	1,	0,	0,	"VADDSSrr_Int", 0, 0xab0000c05ULL, NULL, NULL, OperandInfo143 },  // Inst #2644 = VADDSSrr_Int
  { 2645,	7,	1,	0,	0,	"VADDSUBPDYrm", 0|(1<<MCID::MayLoad), 0xba1000146ULL, NULL, NULL, OperandInfo226 },  // Inst #2645 = VADDSUBPDYrm
  { 2646,	3,	1,	0,	0,	"VADDSUBPDYrr", 0, 0xba1000145ULL, NULL, NULL, OperandInfo227 },  // Inst #2646 = VADDSUBPDYrr
  { 2647,	7,	1,	0,	0,	"VADDSUBPDrm", 0|(1<<MCID::MayLoad), 0xba1000146ULL, NULL, NULL, OperandInfo142 },  // Inst #2647 = VADDSUBPDrm
  { 2648,	3,	1,	0,	0,	"VADDSUBPDrr", 0, 0xba1000145ULL, NULL, NULL, OperandInfo143 },  // Inst #2648 = VADDSUBPDrr
  { 2649,	7,	1,	0,	0,	"VADDSUBPSYrm", 0|(1<<MCID::MayLoad), 0xba1000b06ULL, NULL, NULL, OperandInfo226 },  // Inst #2649 = VADDSUBPSYrm
  { 2650,	3,	1,	0,	0,	"VADDSUBPSYrr", 0, 0xba1000b05ULL, NULL, NULL, OperandInfo227 },  // Inst #2650 = VADDSUBPSYrr
  { 2651,	7,	1,	0,	0,	"VADDSUBPSrm", 0|(1<<MCID::MayLoad), 0xba1000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #2651 = VADDSUBPSrm
  { 2652,	3,	1,	0,	0,	"VADDSUBPSrr", 0, 0xba1000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #2652 = VADDSUBPSrr
  { 2653,	7,	1,	0,	0,	"VAESDECLASTrm", 0|(1<<MCID::MayLoad), 0xbbf800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2653 = VAESDECLASTrm
  { 2654,	3,	1,	0,	0,	"VAESDECLASTrr", 0, 0xbbf800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2654 = VAESDECLASTrr
  { 2655,	7,	1,	0,	0,	"VAESDECrm", 0|(1<<MCID::MayLoad), 0xbbd800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2655 = VAESDECrm
  { 2656,	3,	1,	0,	0,	"VAESDECrr", 0, 0xbbd800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2656 = VAESDECrr
  { 2657,	7,	1,	0,	0,	"VAESENCLASTrm", 0|(1<<MCID::MayLoad), 0xbbb800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2657 = VAESENCLASTrm
  { 2658,	3,	1,	0,	0,	"VAESENCLASTrr", 0, 0xbbb800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2658 = VAESENCLASTrr
  { 2659,	7,	1,	0,	0,	"VAESENCrm", 0|(1<<MCID::MayLoad), 0xbb9800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2659 = VAESENCrm
  { 2660,	3,	1,	0,	0,	"VAESENCrr", 0, 0xbb9800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2660 = VAESENCrr
  { 2661,	6,	1,	0,	0,	"VAESIMCrm", 0|(1<<MCID::MayLoad), 0x3b7800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #2661 = VAESIMCrm
  { 2662,	2,	1,	0,	0,	"VAESIMCrr", 0, 0x3b7800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #2662 = VAESIMCrr
  { 2663,	7,	1,	0,	0,	"VAESKEYGENASSIST128rm", 0|(1<<MCID::MayLoad), 0x3bf804e46ULL, NULL, NULL, OperandInfo47 },  // Inst #2663 = VAESKEYGENASSIST128rm
  { 2664,	3,	1,	0,	0,	"VAESKEYGENASSIST128rr", 0, 0x3bf804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #2664 = VAESKEYGENASSIST128rr
  { 2665,	7,	1,	0,	0,	"VANDNPDYrm", 0|(1<<MCID::MayLoad), 0xaab000046ULL, NULL, NULL, OperandInfo226 },  // Inst #2665 = VANDNPDYrm
  { 2666,	3,	1,	0,	0,	"VANDNPDYrr", 0|(1<<MCID::Commutable), 0xaab000045ULL, NULL, NULL, OperandInfo227 },  // Inst #2666 = VANDNPDYrr
  { 2667,	7,	1,	0,	0,	"VANDNPDrm", 0|(1<<MCID::UnmodeledSideEffects), 0xaab000046ULL, NULL, NULL, OperandInfo142 },  // Inst #2667 = VANDNPDrm
  { 2668,	3,	1,	0,	0,	"VANDNPDrr", 0|(1<<MCID::UnmodeledSideEffects), 0xaab000045ULL, NULL, NULL, OperandInfo143 },  // Inst #2668 = VANDNPDrr
  { 2669,	7,	1,	0,	0,	"VANDNPSYrm", 0|(1<<MCID::MayLoad), 0xaaa800006ULL, NULL, NULL, OperandInfo226 },  // Inst #2669 = VANDNPSYrm
  { 2670,	3,	1,	0,	0,	"VANDNPSYrr", 0|(1<<MCID::Commutable), 0xaaa800005ULL, NULL, NULL, OperandInfo227 },  // Inst #2670 = VANDNPSYrr
  { 2671,	7,	1,	0,	0,	"VANDNPSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xaaa800006ULL, NULL, NULL, OperandInfo142 },  // Inst #2671 = VANDNPSrm
  { 2672,	3,	1,	0,	0,	"VANDNPSrr", 0|(1<<MCID::UnmodeledSideEffects), 0xaaa800005ULL, NULL, NULL, OperandInfo143 },  // Inst #2672 = VANDNPSrr
  { 2673,	7,	1,	0,	0,	"VANDPDYrm", 0|(1<<MCID::MayLoad), 0xaa9000046ULL, NULL, NULL, OperandInfo226 },  // Inst #2673 = VANDPDYrm
  { 2674,	3,	1,	0,	0,	"VANDPDYrr", 0|(1<<MCID::Commutable), 0xaa9000045ULL, NULL, NULL, OperandInfo227 },  // Inst #2674 = VANDPDYrr
  { 2675,	7,	1,	0,	0,	"VANDPDrm", 0|(1<<MCID::UnmodeledSideEffects), 0xaa9000046ULL, NULL, NULL, OperandInfo142 },  // Inst #2675 = VANDPDrm
  { 2676,	3,	1,	0,	0,	"VANDPDrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaa9000045ULL, NULL, NULL, OperandInfo143 },  // Inst #2676 = VANDPDrr
  { 2677,	7,	1,	0,	0,	"VANDPSYrm", 0|(1<<MCID::MayLoad), 0xaa8800006ULL, NULL, NULL, OperandInfo226 },  // Inst #2677 = VANDPSYrm
  { 2678,	3,	1,	0,	0,	"VANDPSYrr", 0|(1<<MCID::Commutable), 0xaa8800005ULL, NULL, NULL, OperandInfo227 },  // Inst #2678 = VANDPSYrr
  { 2679,	7,	1,	0,	0,	"VANDPSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xaa8800006ULL, NULL, NULL, OperandInfo142 },  // Inst #2679 = VANDPSrm
  { 2680,	3,	1,	0,	0,	"VANDPSrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaa8800005ULL, NULL, NULL, OperandInfo143 },  // Inst #2680 = VANDPSrr
  { 2681,	3,	0,	0,	0,	"VASTART_SAVE_XMM_REGS", 0|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, OperandInfo232 },  // Inst #2681 = VASTART_SAVE_XMM_REGS
  { 2682,	8,	1,	0,	0,	"VBLENDPDYrmi", 0|(1<<MCID::MayLoad), 0xa1b804e46ULL, NULL, NULL, OperandInfo233 },  // Inst #2682 = VBLENDPDYrmi
  { 2683,	4,	1,	0,	0,	"VBLENDPDYrri", 0, 0xa1b804e45ULL, NULL, NULL, OperandInfo84 },  // Inst #2683 = VBLENDPDYrri
  { 2684,	8,	1,	0,	0,	"VBLENDPDrmi", 0|(1<<MCID::MayLoad), 0xa1b804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #2684 = VBLENDPDrmi
  { 2685,	4,	1,	0,	0,	"VBLENDPDrri", 0, 0xa1b804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #2685 = VBLENDPDrri
  { 2686,	8,	1,	0,	0,	"VBLENDPSYrmi", 0|(1<<MCID::MayLoad), 0xa19804e46ULL, NULL, NULL, OperandInfo233 },  // Inst #2686 = VBLENDPSYrmi
  { 2687,	4,	1,	0,	0,	"VBLENDPSYrri", 0, 0xa19804e45ULL, NULL, NULL, OperandInfo84 },  // Inst #2687 = VBLENDPSYrri
  { 2688,	8,	1,	0,	0,	"VBLENDPSrmi", 0|(1<<MCID::MayLoad), 0xa19804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #2688 = VBLENDPSrmi
  { 2689,	4,	1,	0,	0,	"VBLENDPSrri", 0, 0xa19804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #2689 = VBLENDPSrri
  { 2690,	8,	1,	0,	0,	"VBLENDVPDYrm", 0|(1<<MCID::MayLoad), 0x1a97800e46ULL, NULL, NULL, OperandInfo234 },  // Inst #2690 = VBLENDVPDYrm
  { 2691,	4,	1,	0,	0,	"VBLENDVPDYrr", 0, 0x1a97800e45ULL, NULL, NULL, OperandInfo235 },  // Inst #2691 = VBLENDVPDYrr
  { 2692,	8,	1,	0,	0,	"VBLENDVPDrm", 0|(1<<MCID::MayLoad), 0x1a97800e46ULL, NULL, NULL, OperandInfo236 },  // Inst #2692 = VBLENDVPDrm
  { 2693,	4,	1,	0,	0,	"VBLENDVPDrr", 0, 0x1a97800e45ULL, NULL, NULL, OperandInfo237 },  // Inst #2693 = VBLENDVPDrr
  { 2694,	8,	1,	0,	0,	"VBLENDVPSYrm", 0|(1<<MCID::MayLoad), 0x1a95800e46ULL, NULL, NULL, OperandInfo234 },  // Inst #2694 = VBLENDVPSYrm
  { 2695,	4,	1,	0,	0,	"VBLENDVPSYrr", 0, 0x1a95800e45ULL, NULL, NULL, OperandInfo235 },  // Inst #2695 = VBLENDVPSYrr
  { 2696,	8,	1,	0,	0,	"VBLENDVPSrm", 0|(1<<MCID::MayLoad), 0x1a95800e46ULL, NULL, NULL, OperandInfo236 },  // Inst #2696 = VBLENDVPSrm
  { 2697,	4,	1,	0,	0,	"VBLENDVPSrr", 0, 0x1a95800e45ULL, NULL, NULL, OperandInfo237 },  // Inst #2697 = VBLENDVPSrr
  { 2698,	6,	1,	0,	0,	"VBROADCASTF128", 0|(1<<MCID::MayLoad), 0x235800d46ULL, NULL, NULL, OperandInfo238 },  // Inst #2698 = VBROADCASTF128
  { 2699,	6,	1,	0,	0,	"VBROADCASTSD", 0|(1<<MCID::MayLoad), 0x233800d46ULL, NULL, NULL, OperandInfo238 },  // Inst #2699 = VBROADCASTSD
  { 2700,	6,	1,	0,	0,	"VBROADCASTSS", 0|(1<<MCID::MayLoad), 0x231800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #2700 = VBROADCASTSS
  { 2701,	6,	1,	0,	0,	"VBROADCASTSSY", 0|(1<<MCID::MayLoad), 0x231800d46ULL, NULL, NULL, OperandInfo238 },  // Inst #2701 = VBROADCASTSSY
  { 2702,	8,	1,	0,	0,	"VCMPPDYrmi", 0|(1<<MCID::MayLoad), 0xb85004046ULL, NULL, NULL, OperandInfo233 },  // Inst #2702 = VCMPPDYrmi
  { 2703,	8,	1,	0,	0,	"VCMPPDYrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb85004046ULL, NULL, NULL, OperandInfo233 },  // Inst #2703 = VCMPPDYrmi_alt
  { 2704,	4,	1,	0,	0,	"VCMPPDYrri", 0, 0xb85004045ULL, NULL, NULL, OperandInfo84 },  // Inst #2704 = VCMPPDYrri
  { 2705,	4,	1,	0,	0,	"VCMPPDYrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb85004045ULL, NULL, NULL, OperandInfo84 },  // Inst #2705 = VCMPPDYrri_alt
  { 2706,	8,	1,	0,	0,	"VCMPPDrmi", 0|(1<<MCID::MayLoad), 0xb85004046ULL, NULL, NULL, OperandInfo141 },  // Inst #2706 = VCMPPDrmi
  { 2707,	8,	1,	0,	0,	"VCMPPDrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb85004046ULL, NULL, NULL, OperandInfo141 },  // Inst #2707 = VCMPPDrmi_alt
  { 2708,	4,	1,	0,	0,	"VCMPPDrri", 0, 0xb85004045ULL, NULL, NULL, OperandInfo83 },  // Inst #2708 = VCMPPDrri
  { 2709,	4,	1,	0,	0,	"VCMPPDrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb85004045ULL, NULL, NULL, OperandInfo83 },  // Inst #2709 = VCMPPDrri_alt
  { 2710,	8,	1,	0,	0,	"VCMPPSYrmi", 0|(1<<MCID::MayLoad), 0xb84804006ULL, NULL, NULL, OperandInfo233 },  // Inst #2710 = VCMPPSYrmi
  { 2711,	8,	1,	0,	0,	"VCMPPSYrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb84804006ULL, NULL, NULL, OperandInfo233 },  // Inst #2711 = VCMPPSYrmi_alt
  { 2712,	4,	1,	0,	0,	"VCMPPSYrri", 0, 0xb84804005ULL, NULL, NULL, OperandInfo84 },  // Inst #2712 = VCMPPSYrri
  { 2713,	4,	1,	0,	0,	"VCMPPSYrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb84804005ULL, NULL, NULL, OperandInfo84 },  // Inst #2713 = VCMPPSYrri_alt
  { 2714,	8,	1,	0,	0,	"VCMPPSrmi", 0|(1<<MCID::MayLoad), 0xb84804006ULL, NULL, NULL, OperandInfo141 },  // Inst #2714 = VCMPPSrmi
  { 2715,	8,	1,	0,	0,	"VCMPPSrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb84804006ULL, NULL, NULL, OperandInfo141 },  // Inst #2715 = VCMPPSrmi_alt
  { 2716,	4,	1,	0,	0,	"VCMPPSrri", 0, 0xb84804005ULL, NULL, NULL, OperandInfo83 },  // Inst #2716 = VCMPPSrri
  { 2717,	4,	1,	0,	0,	"VCMPPSrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb84804005ULL, NULL, NULL, OperandInfo83 },  // Inst #2717 = VCMPPSrri_alt
  { 2718,	8,	1,	0,	0,	"VCMPSDrm", 0|(1<<MCID::MayLoad), 0xb84004b06ULL, NULL, NULL, OperandInfo239 },  // Inst #2718 = VCMPSDrm
  { 2719,	8,	1,	0,	0,	"VCMPSDrm_alt", 0|(1<<MCID::MayLoad), 0xb84004b06ULL, NULL, NULL, OperandInfo239 },  // Inst #2719 = VCMPSDrm_alt
  { 2720,	4,	1,	0,	0,	"VCMPSDrr", 0, 0xb84004b05ULL, NULL, NULL, OperandInfo76 },  // Inst #2720 = VCMPSDrr
  { 2721,	4,	1,	0,	0,	"VCMPSDrr_alt", 0, 0xb84004b05ULL, NULL, NULL, OperandInfo76 },  // Inst #2721 = VCMPSDrr_alt
  { 2722,	8,	1,	0,	0,	"VCMPSSrm", 0|(1<<MCID::MayLoad), 0xb84004c06ULL, NULL, NULL, OperandInfo240 },  // Inst #2722 = VCMPSSrm
  { 2723,	8,	1,	0,	0,	"VCMPSSrm_alt", 0|(1<<MCID::MayLoad), 0xb84004c06ULL, NULL, NULL, OperandInfo240 },  // Inst #2723 = VCMPSSrm_alt
  { 2724,	4,	1,	0,	0,	"VCMPSSrr", 0, 0xb84004c05ULL, NULL, NULL, OperandInfo75 },  // Inst #2724 = VCMPSSrr
  { 2725,	4,	1,	0,	0,	"VCMPSSrr_alt", 0, 0xb84004c05ULL, NULL, NULL, OperandInfo75 },  // Inst #2725 = VCMPSSrr_alt
  { 2726,	6,	0,	0,	0,	"VCOMISDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x25f000046ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #2726 = VCOMISDrm
  { 2727,	2,	0,	0,	0,	"VCOMISDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x25f000045ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #2727 = VCOMISDrr
  { 2728,	6,	0,	0,	0,	"VCOMISSrm", 0|(1<<MCID::UnmodeledSideEffects), 0x25e800006ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #2728 = VCOMISSrm
  { 2729,	2,	0,	0,	0,	"VCOMISSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x25e800005ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #2729 = VCOMISSrr
  { 2730,	6,	1,	0,	0,	"VCVTDQ2PDYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x3cc800c06ULL, NULL, NULL, OperandInfo238 },  // Inst #2730 = VCVTDQ2PDYrm
  { 2731,	2,	1,	0,	0,	"VCVTDQ2PDYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cc800c05ULL, NULL, NULL, OperandInfo241 },  // Inst #2731 = VCVTDQ2PDYrr
  { 2732,	6,	1,	0,	0,	"VCVTDQ2PDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x3cc800c06ULL, NULL, NULL, OperandInfo45 },  // Inst #2732 = VCVTDQ2PDrm
  { 2733,	2,	1,	0,	0,	"VCVTDQ2PDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cc800c05ULL, NULL, NULL, OperandInfo46 },  // Inst #2733 = VCVTDQ2PDrr
  { 2734,	6,	1,	0,	0,	"VCVTDQ2PSYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6800106ULL, NULL, NULL, OperandInfo238 },  // Inst #2734 = VCVTDQ2PSYrm
  { 2735,	2,	1,	0,	0,	"VCVTDQ2PSYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6800105ULL, NULL, NULL, OperandInfo242 },  // Inst #2735 = VCVTDQ2PSYrr
  { 2736,	6,	1,	0,	0,	"VCVTDQ2PSrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6800106ULL, NULL, NULL, OperandInfo45 },  // Inst #2736 = VCVTDQ2PSrm
  { 2737,	2,	1,	0,	0,	"VCVTDQ2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6800105ULL, NULL, NULL, OperandInfo46 },  // Inst #2737 = VCVTDQ2PSrr
  { 2738,	2,	1,	0,	0,	"VCVTPD2DQXrYr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b05ULL, NULL, NULL, OperandInfo243 },  // Inst #2738 = VCVTPD2DQXrYr
  { 2739,	6,	1,	0,	0,	"VCVTPD2DQXrm", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #2739 = VCVTPD2DQXrm
  { 2740,	2,	1,	0,	0,	"VCVTPD2DQXrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #2740 = VCVTPD2DQXrr
  { 2741,	6,	1,	0,	0,	"VCVTPD2DQYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x23cd000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #2741 = VCVTPD2DQYrm
  { 2742,	2,	1,	0,	0,	"VCVTPD2DQYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b05ULL, NULL, NULL, OperandInfo243 },  // Inst #2742 = VCVTPD2DQYrr
  { 2743,	2,	1,	0,	0,	"VCVTPD2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #2743 = VCVTPD2DQrr
  { 2744,	2,	1,	0,	0,	"VCVTPD2PSXrYr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000145ULL, NULL, NULL, OperandInfo243 },  // Inst #2744 = VCVTPD2PSXrYr
  { 2745,	6,	1,	0,	0,	"VCVTPD2PSXrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000146ULL, NULL, NULL, OperandInfo45 },  // Inst #2745 = VCVTPD2PSXrm
  { 2746,	2,	1,	0,	0,	"VCVTPD2PSXrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000145ULL, NULL, NULL, OperandInfo46 },  // Inst #2746 = VCVTPD2PSXrr
  { 2747,	6,	1,	0,	0,	"VCVTPD2PSYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x22b5000146ULL, NULL, NULL, OperandInfo45 },  // Inst #2747 = VCVTPD2PSYrm
  { 2748,	2,	1,	0,	0,	"VCVTPD2PSYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000145ULL, NULL, NULL, OperandInfo243 },  // Inst #2748 = VCVTPD2PSYrr
  { 2749,	2,	1,	0,	0,	"VCVTPD2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000145ULL, NULL, NULL, OperandInfo46 },  // Inst #2749 = VCVTPD2PSrr
  { 2750,	6,	1,	0,	0,	"VCVTPS2DQYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b7000146ULL, NULL, NULL, OperandInfo238 },  // Inst #2750 = VCVTPS2DQYrm
  { 2751,	2,	1,	0,	0,	"VCVTPS2DQYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b7000145ULL, NULL, NULL, OperandInfo242 },  // Inst #2751 = VCVTPS2DQYrr
  { 2752,	6,	1,	0,	0,	"VCVTPS2DQrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b7000146ULL, NULL, NULL, OperandInfo45 },  // Inst #2752 = VCVTPS2DQrm
  { 2753,	2,	1,	0,	0,	"VCVTPS2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b7000145ULL, NULL, NULL, OperandInfo46 },  // Inst #2753 = VCVTPS2DQrr
  { 2754,	6,	1,	0,	0,	"VCVTPS2PDYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b4000006ULL, NULL, NULL, OperandInfo238 },  // Inst #2754 = VCVTPS2PDYrm
  { 2755,	2,	1,	0,	0,	"VCVTPS2PDYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b4000005ULL, NULL, NULL, OperandInfo241 },  // Inst #2755 = VCVTPS2PDYrr
  { 2756,	6,	1,	0,	0,	"VCVTPS2PDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b4000006ULL, NULL, NULL, OperandInfo45 },  // Inst #2756 = VCVTPS2PDrm
  { 2757,	2,	1,	0,	0,	"VCVTPS2PDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b4000005ULL, NULL, NULL, OperandInfo46 },  // Inst #2757 = VCVTPS2PDrr
  { 2758,	6,	1,	0,	0,	"VCVTSD2SI64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x65a000b06ULL, NULL, NULL, OperandInfo62 },  // Inst #2758 = VCVTSD2SI64rm
  { 2759,	2,	1,	0,	0,	"VCVTSD2SI64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x65a000b05ULL, NULL, NULL, OperandInfo112 },  // Inst #2759 = VCVTSD2SI64rr
  { 2760,	6,	1,	0,	0,	"VCVTSD2SI_altrm", 0|(1<<MCID::UnmodeledSideEffects), 0x25a000b06ULL, NULL, NULL, OperandInfo60 },  // Inst #2760 = VCVTSD2SI_altrm
  { 2761,	2,	1,	0,	0,	"VCVTSD2SI_altrr", 0|(1<<MCID::UnmodeledSideEffects), 0x25a000b05ULL, NULL, NULL, OperandInfo113 },  // Inst #2761 = VCVTSD2SI_altrr
  { 2762,	7,	1,	0,	0,	"VCVTSD2SSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xab4000b06ULL, NULL, NULL, OperandInfo244 },  // Inst #2762 = VCVTSD2SSrm
  { 2763,	3,	1,	0,	0,	"VCVTSD2SSrr", 0|(1<<MCID::UnmodeledSideEffects), 0xab4000b05ULL, NULL, NULL, OperandInfo245 },  // Inst #2763 = VCVTSD2SSrr
  { 2764,	7,	1,	0,	0,	"VCVTSI2SD64rm", 0|(1<<MCID::UnmodeledSideEffects), 0xe54000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #2764 = VCVTSI2SD64rm
  { 2765,	3,	1,	0,	0,	"VCVTSI2SD64rr", 0|(1<<MCID::UnmodeledSideEffects), 0xe54000b05ULL, NULL, NULL, OperandInfo246 },  // Inst #2765 = VCVTSI2SD64rr
  { 2766,	7,	1,	0,	0,	"VCVTSI2SDLrm", 0|(1<<MCID::UnmodeledSideEffects), 0xa54000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #2766 = VCVTSI2SDLrm
  { 2767,	3,	1,	0,	0,	"VCVTSI2SDLrr", 0|(1<<MCID::UnmodeledSideEffects), 0xa54000b05ULL, NULL, NULL, OperandInfo247 },  // Inst #2767 = VCVTSI2SDLrr
  { 2768,	7,	1,	0,	0,	"VCVTSI2SDrm", 0|(1<<MCID::UnmodeledSideEffects), 0xa54000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #2768 = VCVTSI2SDrm
  { 2769,	3,	1,	0,	0,	"VCVTSI2SDrr", 0|(1<<MCID::UnmodeledSideEffects), 0xa54000b05ULL, NULL, NULL, OperandInfo247 },  // Inst #2769 = VCVTSI2SDrr
  { 2770,	7,	1,	0,	0,	"VCVTSI2SS64rm", 0|(1<<MCID::UnmodeledSideEffects), 0xe54000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #2770 = VCVTSI2SS64rm
  { 2771,	3,	1,	0,	0,	"VCVTSI2SS64rr", 0|(1<<MCID::UnmodeledSideEffects), 0xe54000c05ULL, NULL, NULL, OperandInfo248 },  // Inst #2771 = VCVTSI2SS64rr
  { 2772,	7,	1,	0,	0,	"VCVTSI2SSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xa54000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #2772 = VCVTSI2SSrm
  { 2773,	3,	1,	0,	0,	"VCVTSI2SSrr", 0|(1<<MCID::UnmodeledSideEffects), 0xa54000c05ULL, NULL, NULL, OperandInfo249 },  // Inst #2773 = VCVTSI2SSrr
  { 2774,	7,	1,	0,	0,	"VCVTSS2SDrm", 0|(1<<MCID::UnmodeledSideEffects), 0xab4000c06ULL, NULL, NULL, OperandInfo250 },  // Inst #2774 = VCVTSS2SDrm
  { 2775,	3,	1,	0,	0,	"VCVTSS2SDrr", 0|(1<<MCID::UnmodeledSideEffects), 0xab4000c05ULL, NULL, NULL, OperandInfo251 },  // Inst #2775 = VCVTSS2SDrr
  { 2776,	6,	1,	0,	0,	"VCVTSS2SI64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x65a000c06ULL, NULL, NULL, OperandInfo62 },  // Inst #2776 = VCVTSS2SI64rm
  { 2777,	2,	1,	0,	0,	"VCVTSS2SI64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x65a000c05ULL, NULL, NULL, OperandInfo110 },  // Inst #2777 = VCVTSS2SI64rr
  { 2778,	6,	1,	0,	0,	"VCVTSS2SIrm", 0|(1<<MCID::UnmodeledSideEffects), 0x25a000c06ULL, NULL, NULL, OperandInfo60 },  // Inst #2778 = VCVTSS2SIrm
  { 2779,	2,	1,	0,	0,	"VCVTSS2SIrr", 0|(1<<MCID::UnmodeledSideEffects), 0x25a000c05ULL, NULL, NULL, OperandInfo111 },  // Inst #2779 = VCVTSS2SIrr
  { 2780,	2,	1,	0,	0,	"VCVTTPD2DQXrYr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000145ULL, NULL, NULL, OperandInfo243 },  // Inst #2780 = VCVTTPD2DQXrYr
  { 2781,	6,	1,	0,	0,	"VCVTTPD2DQXrm", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000146ULL, NULL, NULL, OperandInfo45 },  // Inst #2781 = VCVTTPD2DQXrm
  { 2782,	2,	1,	0,	0,	"VCVTTPD2DQXrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000145ULL, NULL, NULL, OperandInfo46 },  // Inst #2782 = VCVTTPD2DQXrr
  { 2783,	6,	1,	0,	0,	"VCVTTPD2DQYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x23cd000146ULL, NULL, NULL, OperandInfo45 },  // Inst #2783 = VCVTTPD2DQYrm
  { 2784,	2,	1,	0,	0,	"VCVTTPD2DQYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000145ULL, NULL, NULL, OperandInfo243 },  // Inst #2784 = VCVTTPD2DQYrr
  { 2785,	2,	1,	0,	0,	"VCVTTPD2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000145ULL, NULL, NULL, OperandInfo46 },  // Inst #2785 = VCVTTPD2DQrr
  { 2786,	6,	1,	0,	0,	"VCVTTPS2DQYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6000c06ULL, NULL, NULL, OperandInfo238 },  // Inst #2786 = VCVTTPS2DQYrm
  { 2787,	2,	1,	0,	0,	"VCVTTPS2DQYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6000c05ULL, NULL, NULL, OperandInfo242 },  // Inst #2787 = VCVTTPS2DQYrr
  { 2788,	6,	1,	0,	0,	"VCVTTPS2DQrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #2788 = VCVTTPS2DQrm
  { 2789,	2,	1,	0,	0,	"VCVTTPS2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #2789 = VCVTTPS2DQrr
  { 2790,	6,	1,	0,	0,	"VCVTTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x658000b06ULL, NULL, NULL, OperandInfo62 },  // Inst #2790 = VCVTTSD2SI64rm
  { 2791,	2,	1,	0,	0,	"VCVTTSD2SI64rr", 0, 0x658000b05ULL, NULL, NULL, OperandInfo112 },  // Inst #2791 = VCVTTSD2SI64rr
  { 2792,	6,	1,	0,	0,	"VCVTTSD2SIrm", 0|(1<<MCID::MayLoad), 0x258000b06ULL, NULL, NULL, OperandInfo60 },  // Inst #2792 = VCVTTSD2SIrm
  { 2793,	2,	1,	0,	0,	"VCVTTSD2SIrr", 0, 0x258000b05ULL, NULL, NULL, OperandInfo113 },  // Inst #2793 = VCVTTSD2SIrr
  { 2794,	6,	1,	0,	0,	"VCVTTSS2SI64rm", 0|(1<<MCID::MayLoad), 0x658000c06ULL, NULL, NULL, OperandInfo62 },  // Inst #2794 = VCVTTSS2SI64rm
  { 2795,	2,	1,	0,	0,	"VCVTTSS2SI64rr", 0, 0x658000c05ULL, NULL, NULL, OperandInfo110 },  // Inst #2795 = VCVTTSS2SI64rr
  { 2796,	6,	1,	0,	0,	"VCVTTSS2SIrm", 0|(1<<MCID::MayLoad), 0x258000c06ULL, NULL, NULL, OperandInfo60 },  // Inst #2796 = VCVTTSS2SIrm
  { 2797,	2,	1,	0,	0,	"VCVTTSS2SIrr", 0, 0x258000c05ULL, NULL, NULL, OperandInfo111 },  // Inst #2797 = VCVTTSS2SIrr
  { 2798,	7,	1,	0,	0,	"VDIVPDYrm", 0|(1<<MCID::MayLoad), 0xabd000146ULL, NULL, NULL, OperandInfo226 },  // Inst #2798 = VDIVPDYrm
  { 2799,	3,	1,	0,	0,	"VDIVPDYrr", 0, 0xabd000145ULL, NULL, NULL, OperandInfo227 },  // Inst #2799 = VDIVPDYrr
  { 2800,	7,	1,	0,	0,	"VDIVPDrm", 0|(1<<MCID::MayLoad), 0xabd000146ULL, NULL, NULL, OperandInfo142 },  // Inst #2800 = VDIVPDrm
  { 2801,	3,	1,	0,	0,	"VDIVPDrr", 0, 0xabd000145ULL, NULL, NULL, OperandInfo143 },  // Inst #2801 = VDIVPDrr
  { 2802,	7,	1,	0,	0,	"VDIVPSYrm", 0|(1<<MCID::MayLoad), 0xabc800106ULL, NULL, NULL, OperandInfo226 },  // Inst #2802 = VDIVPSYrm
  { 2803,	3,	1,	0,	0,	"VDIVPSYrr", 0, 0xabc800105ULL, NULL, NULL, OperandInfo227 },  // Inst #2803 = VDIVPSYrr
  { 2804,	7,	1,	0,	0,	"VDIVPSrm", 0|(1<<MCID::MayLoad), 0xabc800106ULL, NULL, NULL, OperandInfo142 },  // Inst #2804 = VDIVPSrm
  { 2805,	3,	1,	0,	0,	"VDIVPSrr", 0, 0xabc800105ULL, NULL, NULL, OperandInfo143 },  // Inst #2805 = VDIVPSrr
  { 2806,	7,	1,	0,	0,	"VDIVSDrm", 0|(1<<MCID::MayLoad), 0xabc000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #2806 = VDIVSDrm
  { 2807,	7,	1,	0,	0,	"VDIVSDrm_Int", 0|(1<<MCID::MayLoad), 0xabc000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #2807 = VDIVSDrm_Int
  { 2808,	3,	1,	0,	0,	"VDIVSDrr", 0, 0xabc000b05ULL, NULL, NULL, OperandInfo229 },  // Inst #2808 = VDIVSDrr
  { 2809,	3,	1,	0,	0,	"VDIVSDrr_Int", 0, 0xabc000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #2809 = VDIVSDrr_Int
  { 2810,	7,	1,	0,	0,	"VDIVSSrm", 0|(1<<MCID::MayLoad), 0xabc000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #2810 = VDIVSSrm
  { 2811,	7,	1,	0,	0,	"VDIVSSrm_Int", 0|(1<<MCID::MayLoad), 0xabc000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #2811 = VDIVSSrm_Int
  { 2812,	3,	1,	0,	0,	"VDIVSSrr", 0, 0xabc000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #2812 = VDIVSSrr
  { 2813,	3,	1,	0,	0,	"VDIVSSrr_Int", 0, 0xabc000c05ULL, NULL, NULL, OperandInfo143 },  // Inst #2813 = VDIVSSrr_Int
  { 2814,	8,	1,	0,	0,	"VDPPDrmi", 0|(1<<MCID::MayLoad), 0xa83804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #2814 = VDPPDrmi
  { 2815,	4,	1,	0,	0,	"VDPPDrri", 0|(1<<MCID::Commutable), 0xa83804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #2815 = VDPPDrri
  { 2816,	8,	1,	0,	0,	"VDPPSYrmi", 0|(1<<MCID::MayLoad), 0xa81804e46ULL, NULL, NULL, OperandInfo233 },  // Inst #2816 = VDPPSYrmi
  { 2817,	4,	1,	0,	0,	"VDPPSYrri", 0|(1<<MCID::Commutable), 0xa81804e45ULL, NULL, NULL, OperandInfo84 },  // Inst #2817 = VDPPSYrri
  { 2818,	8,	1,	0,	0,	"VDPPSrmi", 0|(1<<MCID::MayLoad), 0xa81804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #2818 = VDPPSrmi
  { 2819,	4,	1,	0,	0,	"VDPPSrri", 0|(1<<MCID::Commutable), 0xa81804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #2819 = VDPPSrri
  { 2820,	5,	0,	0,	0,	"VERRm", 0|(1<<MCID::UnmodeledSideEffects), 0x11cULL, NULL, NULL, OperandInfo36 },  // Inst #2820 = VERRm
  { 2821,	1,	0,	0,	0,	"VERRr", 0|(1<<MCID::UnmodeledSideEffects), 0x114ULL, NULL, NULL, OperandInfo116 },  // Inst #2821 = VERRr
  { 2822,	5,	0,	0,	0,	"VERWm", 0|(1<<MCID::UnmodeledSideEffects), 0x11dULL, NULL, NULL, OperandInfo36 },  // Inst #2822 = VERWm
  { 2823,	1,	0,	0,	0,	"VERWr", 0|(1<<MCID::UnmodeledSideEffects), 0x115ULL, NULL, NULL, OperandInfo116 },  // Inst #2823 = VERWr
  { 2824,	7,	0,	0,	0,	"VEXTRACTF128mr", 0|(1<<MCID::UnmodeledSideEffects), 0x233804e44ULL, NULL, NULL, OperandInfo252 },  // Inst #2824 = VEXTRACTF128mr
  { 2825,	3,	1,	0,	0,	"VEXTRACTF128rr", 0|(1<<MCID::UnmodeledSideEffects), 0x233804e43ULL, NULL, NULL, OperandInfo253 },  // Inst #2825 = VEXTRACTF128rr
  { 2826,	7,	0,	0,	0,	"VEXTRACTPSmr", 0|(1<<MCID::MayStore), 0x22f804e44ULL, NULL, NULL, OperandInfo118 },  // Inst #2826 = VEXTRACTPSmr
  { 2827,	3,	1,	0,	0,	"VEXTRACTPSrr", 0, 0x22f804e43ULL, NULL, NULL, OperandInfo119 },  // Inst #2827 = VEXTRACTPSrr
  { 2828,	3,	1,	0,	0,	"VEXTRACTPSrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x22f804e43ULL, NULL, NULL, OperandInfo205 },  // Inst #2828 = VEXTRACTPSrr64
  { 2829,	7,	1,	0,	0,	"VFMADDPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf31800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2829 = VFMADDPDr132m
  { 2830,	7,	1,	0,	0,	"VFMADDPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf31800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2830 = VFMADDPDr132mY
  { 2831,	3,	1,	0,	0,	"VFMADDPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf31800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2831 = VFMADDPDr132r
  { 2832,	3,	1,	0,	0,	"VFMADDPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf31800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2832 = VFMADDPDr132rY
  { 2833,	7,	1,	0,	0,	"VFMADDPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf51800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2833 = VFMADDPDr213m
  { 2834,	7,	1,	0,	0,	"VFMADDPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf51800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2834 = VFMADDPDr213mY
  { 2835,	3,	1,	0,	0,	"VFMADDPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf51800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2835 = VFMADDPDr213r
  { 2836,	3,	1,	0,	0,	"VFMADDPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf51800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2836 = VFMADDPDr213rY
  { 2837,	7,	1,	0,	0,	"VFMADDPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf71800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2837 = VFMADDPDr231m
  { 2838,	7,	1,	0,	0,	"VFMADDPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf71800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2838 = VFMADDPDr231mY
  { 2839,	3,	1,	0,	0,	"VFMADDPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf71800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2839 = VFMADDPDr231r
  { 2840,	3,	1,	0,	0,	"VFMADDPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf71800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2840 = VFMADDPDr231rY
  { 2841,	7,	1,	0,	0,	"VFMADDPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb31800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2841 = VFMADDPSr132m
  { 2842,	7,	1,	0,	0,	"VFMADDPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb31800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2842 = VFMADDPSr132mY
  { 2843,	3,	1,	0,	0,	"VFMADDPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb31800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2843 = VFMADDPSr132r
  { 2844,	3,	1,	0,	0,	"VFMADDPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb31800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2844 = VFMADDPSr132rY
  { 2845,	7,	1,	0,	0,	"VFMADDPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb51800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2845 = VFMADDPSr213m
  { 2846,	7,	1,	0,	0,	"VFMADDPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb51800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2846 = VFMADDPSr213mY
  { 2847,	3,	1,	0,	0,	"VFMADDPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb51800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2847 = VFMADDPSr213r
  { 2848,	3,	1,	0,	0,	"VFMADDPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb51800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2848 = VFMADDPSr213rY
  { 2849,	7,	1,	0,	0,	"VFMADDPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb71800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2849 = VFMADDPSr231m
  { 2850,	7,	1,	0,	0,	"VFMADDPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb71800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2850 = VFMADDPSr231mY
  { 2851,	3,	1,	0,	0,	"VFMADDPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb71800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2851 = VFMADDPSr231r
  { 2852,	3,	1,	0,	0,	"VFMADDPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb71800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2852 = VFMADDPSr231rY
  { 2853,	7,	1,	0,	0,	"VFMADDSUBPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf2d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2853 = VFMADDSUBPDr132m
  { 2854,	7,	1,	0,	0,	"VFMADDSUBPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf2d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2854 = VFMADDSUBPDr132mY
  { 2855,	3,	1,	0,	0,	"VFMADDSUBPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf2d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2855 = VFMADDSUBPDr132r
  { 2856,	3,	1,	0,	0,	"VFMADDSUBPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf2d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2856 = VFMADDSUBPDr132rY
  { 2857,	7,	1,	0,	0,	"VFMADDSUBPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf4d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2857 = VFMADDSUBPDr213m
  { 2858,	7,	1,	0,	0,	"VFMADDSUBPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf4d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2858 = VFMADDSUBPDr213mY
  { 2859,	3,	1,	0,	0,	"VFMADDSUBPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf4d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2859 = VFMADDSUBPDr213r
  { 2860,	3,	1,	0,	0,	"VFMADDSUBPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf4d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2860 = VFMADDSUBPDr213rY
  { 2861,	7,	1,	0,	0,	"VFMADDSUBPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf6d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2861 = VFMADDSUBPDr231m
  { 2862,	7,	1,	0,	0,	"VFMADDSUBPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf6d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2862 = VFMADDSUBPDr231mY
  { 2863,	3,	1,	0,	0,	"VFMADDSUBPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf6d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2863 = VFMADDSUBPDr231r
  { 2864,	3,	1,	0,	0,	"VFMADDSUBPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf6d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2864 = VFMADDSUBPDr231rY
  { 2865,	7,	1,	0,	0,	"VFMADDSUBPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb2d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2865 = VFMADDSUBPSr132m
  { 2866,	7,	1,	0,	0,	"VFMADDSUBPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb2d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2866 = VFMADDSUBPSr132mY
  { 2867,	3,	1,	0,	0,	"VFMADDSUBPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb2d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2867 = VFMADDSUBPSr132r
  { 2868,	3,	1,	0,	0,	"VFMADDSUBPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb2d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2868 = VFMADDSUBPSr132rY
  { 2869,	7,	1,	0,	0,	"VFMADDSUBPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb4d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2869 = VFMADDSUBPSr213m
  { 2870,	7,	1,	0,	0,	"VFMADDSUBPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb4d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2870 = VFMADDSUBPSr213mY
  { 2871,	3,	1,	0,	0,	"VFMADDSUBPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb4d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2871 = VFMADDSUBPSr213r
  { 2872,	3,	1,	0,	0,	"VFMADDSUBPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb4d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2872 = VFMADDSUBPSr213rY
  { 2873,	7,	1,	0,	0,	"VFMADDSUBPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb6d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2873 = VFMADDSUBPSr231m
  { 2874,	7,	1,	0,	0,	"VFMADDSUBPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb6d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2874 = VFMADDSUBPSr231mY
  { 2875,	3,	1,	0,	0,	"VFMADDSUBPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb6d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2875 = VFMADDSUBPSr231r
  { 2876,	3,	1,	0,	0,	"VFMADDSUBPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb6d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2876 = VFMADDSUBPSr231rY
  { 2877,	7,	1,	0,	0,	"VFMSUBADDPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf2f800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2877 = VFMSUBADDPDr132m
  { 2878,	7,	1,	0,	0,	"VFMSUBADDPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf2f800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2878 = VFMSUBADDPDr132mY
  { 2879,	3,	1,	0,	0,	"VFMSUBADDPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf2f800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2879 = VFMSUBADDPDr132r
  { 2880,	3,	1,	0,	0,	"VFMSUBADDPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf2f800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2880 = VFMSUBADDPDr132rY
  { 2881,	7,	1,	0,	0,	"VFMSUBADDPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf4f800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2881 = VFMSUBADDPDr213m
  { 2882,	7,	1,	0,	0,	"VFMSUBADDPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf4f800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2882 = VFMSUBADDPDr213mY
  { 2883,	3,	1,	0,	0,	"VFMSUBADDPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf4f800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2883 = VFMSUBADDPDr213r
  { 2884,	3,	1,	0,	0,	"VFMSUBADDPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf4f800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2884 = VFMSUBADDPDr213rY
  { 2885,	7,	1,	0,	0,	"VFMSUBADDPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf6f800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2885 = VFMSUBADDPDr231m
  { 2886,	7,	1,	0,	0,	"VFMSUBADDPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf6f800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2886 = VFMSUBADDPDr231mY
  { 2887,	3,	1,	0,	0,	"VFMSUBADDPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf6f800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2887 = VFMSUBADDPDr231r
  { 2888,	3,	1,	0,	0,	"VFMSUBADDPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf6f800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2888 = VFMSUBADDPDr231rY
  { 2889,	7,	1,	0,	0,	"VFMSUBADDPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb2f800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2889 = VFMSUBADDPSr132m
  { 2890,	7,	1,	0,	0,	"VFMSUBADDPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb2f800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2890 = VFMSUBADDPSr132mY
  { 2891,	3,	1,	0,	0,	"VFMSUBADDPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb2f800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2891 = VFMSUBADDPSr132r
  { 2892,	3,	1,	0,	0,	"VFMSUBADDPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb2f800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2892 = VFMSUBADDPSr132rY
  { 2893,	7,	1,	0,	0,	"VFMSUBADDPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb4f800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2893 = VFMSUBADDPSr213m
  { 2894,	7,	1,	0,	0,	"VFMSUBADDPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb4f800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2894 = VFMSUBADDPSr213mY
  { 2895,	3,	1,	0,	0,	"VFMSUBADDPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb4f800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2895 = VFMSUBADDPSr213r
  { 2896,	3,	1,	0,	0,	"VFMSUBADDPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb4f800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2896 = VFMSUBADDPSr213rY
  { 2897,	7,	1,	0,	0,	"VFMSUBADDPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb6f800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2897 = VFMSUBADDPSr231m
  { 2898,	7,	1,	0,	0,	"VFMSUBADDPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb6f800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2898 = VFMSUBADDPSr231mY
  { 2899,	3,	1,	0,	0,	"VFMSUBADDPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb6f800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2899 = VFMSUBADDPSr231r
  { 2900,	3,	1,	0,	0,	"VFMSUBADDPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb6f800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2900 = VFMSUBADDPSr231rY
  { 2901,	7,	1,	0,	0,	"VFMSUBPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf35800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2901 = VFMSUBPDr132m
  { 2902,	7,	1,	0,	0,	"VFMSUBPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf35800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2902 = VFMSUBPDr132mY
  { 2903,	3,	1,	0,	0,	"VFMSUBPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf35800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2903 = VFMSUBPDr132r
  { 2904,	3,	1,	0,	0,	"VFMSUBPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf35800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2904 = VFMSUBPDr132rY
  { 2905,	7,	1,	0,	0,	"VFMSUBPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf55800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2905 = VFMSUBPDr213m
  { 2906,	7,	1,	0,	0,	"VFMSUBPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf55800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2906 = VFMSUBPDr213mY
  { 2907,	3,	1,	0,	0,	"VFMSUBPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf55800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2907 = VFMSUBPDr213r
  { 2908,	3,	1,	0,	0,	"VFMSUBPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf55800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2908 = VFMSUBPDr213rY
  { 2909,	7,	1,	0,	0,	"VFMSUBPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf75800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2909 = VFMSUBPDr231m
  { 2910,	7,	1,	0,	0,	"VFMSUBPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf75800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2910 = VFMSUBPDr231mY
  { 2911,	3,	1,	0,	0,	"VFMSUBPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf75800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2911 = VFMSUBPDr231r
  { 2912,	3,	1,	0,	0,	"VFMSUBPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf75800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2912 = VFMSUBPDr231rY
  { 2913,	7,	1,	0,	0,	"VFMSUBPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb35800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2913 = VFMSUBPSr132m
  { 2914,	7,	1,	0,	0,	"VFMSUBPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb35800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2914 = VFMSUBPSr132mY
  { 2915,	3,	1,	0,	0,	"VFMSUBPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb35800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2915 = VFMSUBPSr132r
  { 2916,	3,	1,	0,	0,	"VFMSUBPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb35800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2916 = VFMSUBPSr132rY
  { 2917,	7,	1,	0,	0,	"VFMSUBPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb55800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2917 = VFMSUBPSr213m
  { 2918,	7,	1,	0,	0,	"VFMSUBPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb55800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2918 = VFMSUBPSr213mY
  { 2919,	3,	1,	0,	0,	"VFMSUBPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb55800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2919 = VFMSUBPSr213r
  { 2920,	3,	1,	0,	0,	"VFMSUBPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb55800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2920 = VFMSUBPSr213rY
  { 2921,	7,	1,	0,	0,	"VFMSUBPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb75800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2921 = VFMSUBPSr231m
  { 2922,	7,	1,	0,	0,	"VFMSUBPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb75800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2922 = VFMSUBPSr231mY
  { 2923,	3,	1,	0,	0,	"VFMSUBPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb75800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2923 = VFMSUBPSr231r
  { 2924,	3,	1,	0,	0,	"VFMSUBPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb75800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2924 = VFMSUBPSr231rY
  { 2925,	7,	1,	0,	0,	"VFNMADDPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf39800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2925 = VFNMADDPDr132m
  { 2926,	7,	1,	0,	0,	"VFNMADDPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf39800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2926 = VFNMADDPDr132mY
  { 2927,	3,	1,	0,	0,	"VFNMADDPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf39800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2927 = VFNMADDPDr132r
  { 2928,	3,	1,	0,	0,	"VFNMADDPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf39800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2928 = VFNMADDPDr132rY
  { 2929,	7,	1,	0,	0,	"VFNMADDPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf59800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2929 = VFNMADDPDr213m
  { 2930,	7,	1,	0,	0,	"VFNMADDPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf59800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2930 = VFNMADDPDr213mY
  { 2931,	3,	1,	0,	0,	"VFNMADDPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf59800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2931 = VFNMADDPDr213r
  { 2932,	3,	1,	0,	0,	"VFNMADDPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf59800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2932 = VFNMADDPDr213rY
  { 2933,	7,	1,	0,	0,	"VFNMADDPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf79800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2933 = VFNMADDPDr231m
  { 2934,	7,	1,	0,	0,	"VFNMADDPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf79800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2934 = VFNMADDPDr231mY
  { 2935,	3,	1,	0,	0,	"VFNMADDPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf79800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2935 = VFNMADDPDr231r
  { 2936,	3,	1,	0,	0,	"VFNMADDPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf79800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2936 = VFNMADDPDr231rY
  { 2937,	7,	1,	0,	0,	"VFNMADDPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb39800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2937 = VFNMADDPSr132m
  { 2938,	7,	1,	0,	0,	"VFNMADDPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb39800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2938 = VFNMADDPSr132mY
  { 2939,	3,	1,	0,	0,	"VFNMADDPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb39800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2939 = VFNMADDPSr132r
  { 2940,	3,	1,	0,	0,	"VFNMADDPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb39800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2940 = VFNMADDPSr132rY
  { 2941,	7,	1,	0,	0,	"VFNMADDPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb59800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2941 = VFNMADDPSr213m
  { 2942,	7,	1,	0,	0,	"VFNMADDPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb59800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2942 = VFNMADDPSr213mY
  { 2943,	3,	1,	0,	0,	"VFNMADDPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb59800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2943 = VFNMADDPSr213r
  { 2944,	3,	1,	0,	0,	"VFNMADDPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb59800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2944 = VFNMADDPSr213rY
  { 2945,	7,	1,	0,	0,	"VFNMADDPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb79800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2945 = VFNMADDPSr231m
  { 2946,	7,	1,	0,	0,	"VFNMADDPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb79800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2946 = VFNMADDPSr231mY
  { 2947,	3,	1,	0,	0,	"VFNMADDPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb79800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2947 = VFNMADDPSr231r
  { 2948,	3,	1,	0,	0,	"VFNMADDPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb79800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2948 = VFNMADDPSr231rY
  { 2949,	7,	1,	0,	0,	"VFNMSUBPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf3d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2949 = VFNMSUBPDr132m
  { 2950,	7,	1,	0,	0,	"VFNMSUBPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf3d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2950 = VFNMSUBPDr132mY
  { 2951,	3,	1,	0,	0,	"VFNMSUBPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf3d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2951 = VFNMSUBPDr132r
  { 2952,	3,	1,	0,	0,	"VFNMSUBPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf3d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2952 = VFNMSUBPDr132rY
  { 2953,	7,	1,	0,	0,	"VFNMSUBPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf5d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2953 = VFNMSUBPDr213m
  { 2954,	7,	1,	0,	0,	"VFNMSUBPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf5d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2954 = VFNMSUBPDr213mY
  { 2955,	3,	1,	0,	0,	"VFNMSUBPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf5d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2955 = VFNMSUBPDr213r
  { 2956,	3,	1,	0,	0,	"VFNMSUBPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf5d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2956 = VFNMSUBPDr213rY
  { 2957,	7,	1,	0,	0,	"VFNMSUBPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf7d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2957 = VFNMSUBPDr231m
  { 2958,	7,	1,	0,	0,	"VFNMSUBPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf7d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2958 = VFNMSUBPDr231mY
  { 2959,	3,	1,	0,	0,	"VFNMSUBPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf7d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2959 = VFNMSUBPDr231r
  { 2960,	3,	1,	0,	0,	"VFNMSUBPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf7d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2960 = VFNMSUBPDr231rY
  { 2961,	7,	1,	0,	0,	"VFNMSUBPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb3d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2961 = VFNMSUBPSr132m
  { 2962,	7,	1,	0,	0,	"VFNMSUBPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb3d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2962 = VFNMSUBPSr132mY
  { 2963,	3,	1,	0,	0,	"VFNMSUBPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb3d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2963 = VFNMSUBPSr132r
  { 2964,	3,	1,	0,	0,	"VFNMSUBPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb3d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2964 = VFNMSUBPSr132rY
  { 2965,	7,	1,	0,	0,	"VFNMSUBPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb5d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2965 = VFNMSUBPSr213m
  { 2966,	7,	1,	0,	0,	"VFNMSUBPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb5d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2966 = VFNMSUBPSr213mY
  { 2967,	3,	1,	0,	0,	"VFNMSUBPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb5d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2967 = VFNMSUBPSr213r
  { 2968,	3,	1,	0,	0,	"VFNMSUBPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb5d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2968 = VFNMSUBPSr213rY
  { 2969,	7,	1,	0,	0,	"VFNMSUBPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb7d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #2969 = VFNMSUBPSr231m
  { 2970,	7,	1,	0,	0,	"VFNMSUBPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb7d800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #2970 = VFNMSUBPSr231mY
  { 2971,	3,	1,	0,	0,	"VFNMSUBPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb7d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #2971 = VFNMSUBPSr231r
  { 2972,	3,	1,	0,	0,	"VFNMSUBPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb7d800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #2972 = VFNMSUBPSr231rY
  { 2973,	7,	1,	0,	0,	"VFsANDNPDrm", 0|(1<<MCID::MayLoad), 0xaab000046ULL, NULL, NULL, OperandInfo228 },  // Inst #2973 = VFsANDNPDrm
  { 2974,	3,	1,	0,	0,	"VFsANDNPDrr", 0, 0xaab000045ULL, NULL, NULL, OperandInfo229 },  // Inst #2974 = VFsANDNPDrr
  { 2975,	7,	1,	0,	0,	"VFsANDNPSrm", 0|(1<<MCID::MayLoad), 0xaaa800006ULL, NULL, NULL, OperandInfo230 },  // Inst #2975 = VFsANDNPSrm
  { 2976,	3,	1,	0,	0,	"VFsANDNPSrr", 0, 0xaaa800005ULL, NULL, NULL, OperandInfo231 },  // Inst #2976 = VFsANDNPSrr
  { 2977,	7,	1,	0,	0,	"VFsANDPDrm", 0|(1<<MCID::MayLoad), 0xaa9000046ULL, NULL, NULL, OperandInfo228 },  // Inst #2977 = VFsANDPDrm
  { 2978,	3,	1,	0,	0,	"VFsANDPDrr", 0|(1<<MCID::Commutable), 0xaa9000045ULL, NULL, NULL, OperandInfo229 },  // Inst #2978 = VFsANDPDrr
  { 2979,	7,	1,	0,	0,	"VFsANDPSrm", 0|(1<<MCID::MayLoad), 0xaa8800006ULL, NULL, NULL, OperandInfo230 },  // Inst #2979 = VFsANDPSrm
  { 2980,	3,	1,	0,	0,	"VFsANDPSrr", 0|(1<<MCID::Commutable), 0xaa8800005ULL, NULL, NULL, OperandInfo231 },  // Inst #2980 = VFsANDPSrr
  { 2981,	1,	1,	0,	0,	"VFsFLD0SD", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xbde000160ULL, NULL, NULL, OperandInfo124 },  // Inst #2981 = VFsFLD0SD
  { 2982,	1,	1,	0,	0,	"VFsFLD0SS", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xbde000160ULL, NULL, NULL, OperandInfo125 },  // Inst #2982 = VFsFLD0SS
  { 2983,	7,	1,	0,	0,	"VFsORPDrm", 0|(1<<MCID::MayLoad), 0xaad000046ULL, NULL, NULL, OperandInfo228 },  // Inst #2983 = VFsORPDrm
  { 2984,	3,	1,	0,	0,	"VFsORPDrr", 0|(1<<MCID::Commutable), 0xaad000045ULL, NULL, NULL, OperandInfo229 },  // Inst #2984 = VFsORPDrr
  { 2985,	7,	1,	0,	0,	"VFsORPSrm", 0|(1<<MCID::MayLoad), 0xaac800006ULL, NULL, NULL, OperandInfo230 },  // Inst #2985 = VFsORPSrm
  { 2986,	3,	1,	0,	0,	"VFsORPSrr", 0|(1<<MCID::Commutable), 0xaac800005ULL, NULL, NULL, OperandInfo231 },  // Inst #2986 = VFsORPSrr
  { 2987,	7,	1,	0,	0,	"VFsXORPDrm", 0|(1<<MCID::MayLoad), 0xaaf000046ULL, NULL, NULL, OperandInfo228 },  // Inst #2987 = VFsXORPDrm
  { 2988,	3,	1,	0,	0,	"VFsXORPDrr", 0|(1<<MCID::Commutable), 0xaaf000045ULL, NULL, NULL, OperandInfo229 },  // Inst #2988 = VFsXORPDrr
  { 2989,	7,	1,	0,	0,	"VFsXORPSrm", 0|(1<<MCID::MayLoad), 0xaae800006ULL, NULL, NULL, OperandInfo230 },  // Inst #2989 = VFsXORPSrm
  { 2990,	3,	1,	0,	0,	"VFsXORPSrr", 0|(1<<MCID::Commutable), 0xaae800005ULL, NULL, NULL, OperandInfo231 },  // Inst #2990 = VFsXORPSrr
  { 2991,	7,	1,	0,	0,	"VHADDPDYrm", 0|(1<<MCID::MayLoad), 0xaf9000146ULL, NULL, NULL, OperandInfo226 },  // Inst #2991 = VHADDPDYrm
  { 2992,	3,	1,	0,	0,	"VHADDPDYrr", 0, 0xaf9000145ULL, NULL, NULL, OperandInfo227 },  // Inst #2992 = VHADDPDYrr
  { 2993,	7,	1,	0,	0,	"VHADDPDrm", 0|(1<<MCID::MayLoad), 0xaf9000146ULL, NULL, NULL, OperandInfo142 },  // Inst #2993 = VHADDPDrm
  { 2994,	3,	1,	0,	0,	"VHADDPDrr", 0, 0xaf9000145ULL, NULL, NULL, OperandInfo143 },  // Inst #2994 = VHADDPDrr
  { 2995,	7,	1,	0,	0,	"VHADDPSYrm", 0|(1<<MCID::MayLoad), 0xaf9000b06ULL, NULL, NULL, OperandInfo226 },  // Inst #2995 = VHADDPSYrm
  { 2996,	3,	1,	0,	0,	"VHADDPSYrr", 0, 0xaf9000b05ULL, NULL, NULL, OperandInfo227 },  // Inst #2996 = VHADDPSYrr
  { 2997,	7,	1,	0,	0,	"VHADDPSrm", 0|(1<<MCID::MayLoad), 0xaf9000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #2997 = VHADDPSrm
  { 2998,	3,	1,	0,	0,	"VHADDPSrr", 0, 0xaf9000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #2998 = VHADDPSrr
  { 2999,	7,	1,	0,	0,	"VHSUBPDYrm", 0|(1<<MCID::MayLoad), 0xafb000146ULL, NULL, NULL, OperandInfo226 },  // Inst #2999 = VHSUBPDYrm
  { 3000,	3,	1,	0,	0,	"VHSUBPDYrr", 0, 0xafb000145ULL, NULL, NULL, OperandInfo227 },  // Inst #3000 = VHSUBPDYrr
  { 3001,	7,	1,	0,	0,	"VHSUBPDrm", 0|(1<<MCID::MayLoad), 0xafb000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3001 = VHSUBPDrm
  { 3002,	3,	1,	0,	0,	"VHSUBPDrr", 0, 0xafb000145ULL, NULL, NULL, OperandInfo143 },  // Inst #3002 = VHSUBPDrr
  { 3003,	7,	1,	0,	0,	"VHSUBPSYrm", 0|(1<<MCID::MayLoad), 0xafb000b06ULL, NULL, NULL, OperandInfo226 },  // Inst #3003 = VHSUBPSYrm
  { 3004,	3,	1,	0,	0,	"VHSUBPSYrr", 0, 0xafb000b05ULL, NULL, NULL, OperandInfo227 },  // Inst #3004 = VHSUBPSYrr
  { 3005,	7,	1,	0,	0,	"VHSUBPSrm", 0|(1<<MCID::MayLoad), 0xafb000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #3005 = VHSUBPSrm
  { 3006,	3,	1,	0,	0,	"VHSUBPSrr", 0, 0xafb000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #3006 = VHSUBPSrr
  { 3007,	8,	1,	0,	0,	"VINSERTF128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xa31804e46ULL, NULL, NULL, OperandInfo233 },  // Inst #3007 = VINSERTF128rm
  { 3008,	4,	1,	0,	0,	"VINSERTF128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xa31804e45ULL, NULL, NULL, OperandInfo254 },  // Inst #3008 = VINSERTF128rr
  { 3009,	8,	1,	0,	0,	"VINSERTPSrm", 0|(1<<MCID::MayLoad), 0xa43804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3009 = VINSERTPSrm
  { 3010,	4,	1,	0,	0,	"VINSERTPSrr", 0, 0xa43804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3010 = VINSERTPSrr
  { 3011,	6,	1,	0,	0,	"VLDDQUYrm", 0|(1<<MCID::MayLoad), 0x3e1000b06ULL, NULL, NULL, OperandInfo238 },  // Inst #3011 = VLDDQUYrm
  { 3012,	6,	1,	0,	0,	"VLDDQUrm", 0|(1<<MCID::MayLoad), 0x3e1000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #3012 = VLDDQUrm
  { 3013,	5,	0,	0,	0,	"VLDMXCSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x35c80011aULL, NULL, NULL, OperandInfo36 },  // Inst #3013 = VLDMXCSR
  { 3014,	2,	0,	0,	0,	"VMASKMOVDQU", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x3ef800145ULL, ImplicitList34, NULL, OperandInfo46 },  // Inst #3014 = VMASKMOVDQU
  { 3015,	2,	0,	0,	0,	"VMASKMOVDQU64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x3ef800145ULL, ImplicitList35, NULL, OperandInfo46 },  // Inst #3015 = VMASKMOVDQU64
  { 3016,	7,	0,	0,	0,	"VMASKMOVPDYmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xa5f800d44ULL, NULL, NULL, OperandInfo255 },  // Inst #3016 = VMASKMOVPDYmr
  { 3017,	7,	1,	0,	0,	"VMASKMOVPDYrm", 0|(1<<MCID::MayLoad), 0xa5b800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #3017 = VMASKMOVPDYrm
  { 3018,	7,	0,	0,	0,	"VMASKMOVPDmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xa5f800d44ULL, NULL, NULL, OperandInfo256 },  // Inst #3018 = VMASKMOVPDmr
  { 3019,	7,	1,	0,	0,	"VMASKMOVPDrm", 0|(1<<MCID::MayLoad), 0xa5b800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3019 = VMASKMOVPDrm
  { 3020,	7,	0,	0,	0,	"VMASKMOVPSYmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xa5d800d44ULL, NULL, NULL, OperandInfo255 },  // Inst #3020 = VMASKMOVPSYmr
  { 3021,	7,	1,	0,	0,	"VMASKMOVPSYrm", 0|(1<<MCID::MayLoad), 0xa59800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #3021 = VMASKMOVPSYrm
  { 3022,	7,	0,	0,	0,	"VMASKMOVPSmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xa5d800d44ULL, NULL, NULL, OperandInfo256 },  // Inst #3022 = VMASKMOVPSmr
  { 3023,	7,	1,	0,	0,	"VMASKMOVPSrm", 0|(1<<MCID::MayLoad), 0xa59800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3023 = VMASKMOVPSrm
  { 3024,	7,	1,	0,	0,	"VMAXPDYrm", 0|(1<<MCID::MayLoad), 0xabf000146ULL, NULL, NULL, OperandInfo226 },  // Inst #3024 = VMAXPDYrm
  { 3025,	7,	1,	0,	0,	"VMAXPDYrm_Int", 0|(1<<MCID::MayLoad), 0xabf000146ULL, NULL, NULL, OperandInfo226 },  // Inst #3025 = VMAXPDYrm_Int
  { 3026,	3,	1,	0,	0,	"VMAXPDYrr", 0, 0xabf000145ULL, NULL, NULL, OperandInfo227 },  // Inst #3026 = VMAXPDYrr
  { 3027,	3,	1,	0,	0,	"VMAXPDYrr_Int", 0, 0xabf000145ULL, NULL, NULL, OperandInfo227 },  // Inst #3027 = VMAXPDYrr_Int
  { 3028,	7,	1,	0,	0,	"VMAXPDrm", 0|(1<<MCID::MayLoad), 0xabf000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3028 = VMAXPDrm
  { 3029,	7,	1,	0,	0,	"VMAXPDrm_Int", 0|(1<<MCID::MayLoad), 0xabf000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3029 = VMAXPDrm_Int
  { 3030,	3,	1,	0,	0,	"VMAXPDrr", 0, 0xabf000145ULL, NULL, NULL, OperandInfo143 },  // Inst #3030 = VMAXPDrr
  { 3031,	3,	1,	0,	0,	"VMAXPDrr_Int", 0, 0xabf000145ULL, NULL, NULL, OperandInfo143 },  // Inst #3031 = VMAXPDrr_Int
  { 3032,	7,	1,	0,	0,	"VMAXPSYrm", 0|(1<<MCID::MayLoad), 0xabe800106ULL, NULL, NULL, OperandInfo226 },  // Inst #3032 = VMAXPSYrm
  { 3033,	7,	1,	0,	0,	"VMAXPSYrm_Int", 0|(1<<MCID::MayLoad), 0xabe800106ULL, NULL, NULL, OperandInfo226 },  // Inst #3033 = VMAXPSYrm_Int
  { 3034,	3,	1,	0,	0,	"VMAXPSYrr", 0, 0xabe800105ULL, NULL, NULL, OperandInfo227 },  // Inst #3034 = VMAXPSYrr
  { 3035,	3,	1,	0,	0,	"VMAXPSYrr_Int", 0, 0xabe800105ULL, NULL, NULL, OperandInfo227 },  // Inst #3035 = VMAXPSYrr_Int
  { 3036,	7,	1,	0,	0,	"VMAXPSrm", 0|(1<<MCID::MayLoad), 0xabe800106ULL, NULL, NULL, OperandInfo142 },  // Inst #3036 = VMAXPSrm
  { 3037,	7,	1,	0,	0,	"VMAXPSrm_Int", 0|(1<<MCID::MayLoad), 0xabe800106ULL, NULL, NULL, OperandInfo142 },  // Inst #3037 = VMAXPSrm_Int
  { 3038,	3,	1,	0,	0,	"VMAXPSrr", 0, 0xabe800105ULL, NULL, NULL, OperandInfo143 },  // Inst #3038 = VMAXPSrr
  { 3039,	3,	1,	0,	0,	"VMAXPSrr_Int", 0, 0xabe800105ULL, NULL, NULL, OperandInfo143 },  // Inst #3039 = VMAXPSrr_Int
  { 3040,	7,	1,	0,	0,	"VMAXSDrm", 0|(1<<MCID::MayLoad), 0xabe000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #3040 = VMAXSDrm
  { 3041,	7,	1,	0,	0,	"VMAXSDrm_Int", 0|(1<<MCID::MayLoad), 0xabe000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #3041 = VMAXSDrm_Int
  { 3042,	3,	1,	0,	0,	"VMAXSDrr", 0, 0xabe000b05ULL, NULL, NULL, OperandInfo229 },  // Inst #3042 = VMAXSDrr
  { 3043,	3,	1,	0,	0,	"VMAXSDrr_Int", 0, 0xabe000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #3043 = VMAXSDrr_Int
  { 3044,	7,	1,	0,	0,	"VMAXSSrm", 0|(1<<MCID::MayLoad), 0xabe000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #3044 = VMAXSSrm
  { 3045,	7,	1,	0,	0,	"VMAXSSrm_Int", 0|(1<<MCID::MayLoad), 0xabe000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #3045 = VMAXSSrm_Int
  { 3046,	3,	1,	0,	0,	"VMAXSSrr", 0, 0xabe000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #3046 = VMAXSSrr
  { 3047,	3,	1,	0,	0,	"VMAXSSrr_Int", 0, 0xabe000c05ULL, NULL, NULL, OperandInfo143 },  // Inst #3047 = VMAXSSrr_Int
  { 3048,	0,	0,	0,	0,	"VMCALL", 0|(1<<MCID::UnmodeledSideEffects), 0x2000121ULL, NULL, NULL, 0 },  // Inst #3048 = VMCALL
  { 3049,	5,	0,	0,	0,	"VMCLEARm", 0|(1<<MCID::UnmodeledSideEffects), 0x18e00015eULL, NULL, NULL, OperandInfo36 },  // Inst #3049 = VMCLEARm
  { 3050,	7,	1,	0,	0,	"VMINPDYrm", 0|(1<<MCID::MayLoad), 0xabb000146ULL, NULL, NULL, OperandInfo226 },  // Inst #3050 = VMINPDYrm
  { 3051,	7,	1,	0,	0,	"VMINPDYrm_Int", 0|(1<<MCID::MayLoad), 0xabb000146ULL, NULL, NULL, OperandInfo226 },  // Inst #3051 = VMINPDYrm_Int
  { 3052,	3,	1,	0,	0,	"VMINPDYrr", 0, 0xabb000145ULL, NULL, NULL, OperandInfo227 },  // Inst #3052 = VMINPDYrr
  { 3053,	3,	1,	0,	0,	"VMINPDYrr_Int", 0, 0xabb000145ULL, NULL, NULL, OperandInfo227 },  // Inst #3053 = VMINPDYrr_Int
  { 3054,	7,	1,	0,	0,	"VMINPDrm", 0|(1<<MCID::MayLoad), 0xabb000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3054 = VMINPDrm
  { 3055,	7,	1,	0,	0,	"VMINPDrm_Int", 0|(1<<MCID::MayLoad), 0xabb000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3055 = VMINPDrm_Int
  { 3056,	3,	1,	0,	0,	"VMINPDrr", 0, 0xabb000145ULL, NULL, NULL, OperandInfo143 },  // Inst #3056 = VMINPDrr
  { 3057,	3,	1,	0,	0,	"VMINPDrr_Int", 0, 0xabb000145ULL, NULL, NULL, OperandInfo143 },  // Inst #3057 = VMINPDrr_Int
  { 3058,	7,	1,	0,	0,	"VMINPSYrm", 0|(1<<MCID::MayLoad), 0xaba800106ULL, NULL, NULL, OperandInfo226 },  // Inst #3058 = VMINPSYrm
  { 3059,	7,	1,	0,	0,	"VMINPSYrm_Int", 0|(1<<MCID::MayLoad), 0xaba800106ULL, NULL, NULL, OperandInfo226 },  // Inst #3059 = VMINPSYrm_Int
  { 3060,	3,	1,	0,	0,	"VMINPSYrr", 0, 0xaba800105ULL, NULL, NULL, OperandInfo227 },  // Inst #3060 = VMINPSYrr
  { 3061,	3,	1,	0,	0,	"VMINPSYrr_Int", 0, 0xaba800105ULL, NULL, NULL, OperandInfo227 },  // Inst #3061 = VMINPSYrr_Int
  { 3062,	7,	1,	0,	0,	"VMINPSrm", 0|(1<<MCID::MayLoad), 0xaba800106ULL, NULL, NULL, OperandInfo142 },  // Inst #3062 = VMINPSrm
  { 3063,	7,	1,	0,	0,	"VMINPSrm_Int", 0|(1<<MCID::MayLoad), 0xaba800106ULL, NULL, NULL, OperandInfo142 },  // Inst #3063 = VMINPSrm_Int
  { 3064,	3,	1,	0,	0,	"VMINPSrr", 0, 0xaba800105ULL, NULL, NULL, OperandInfo143 },  // Inst #3064 = VMINPSrr
  { 3065,	3,	1,	0,	0,	"VMINPSrr_Int", 0, 0xaba800105ULL, NULL, NULL, OperandInfo143 },  // Inst #3065 = VMINPSrr_Int
  { 3066,	7,	1,	0,	0,	"VMINSDrm", 0|(1<<MCID::MayLoad), 0xaba000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #3066 = VMINSDrm
  { 3067,	7,	1,	0,	0,	"VMINSDrm_Int", 0|(1<<MCID::MayLoad), 0xaba000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #3067 = VMINSDrm_Int
  { 3068,	3,	1,	0,	0,	"VMINSDrr", 0, 0xaba000b05ULL, NULL, NULL, OperandInfo229 },  // Inst #3068 = VMINSDrr
  { 3069,	3,	1,	0,	0,	"VMINSDrr_Int", 0, 0xaba000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #3069 = VMINSDrr_Int
  { 3070,	7,	1,	0,	0,	"VMINSSrm", 0|(1<<MCID::MayLoad), 0xaba000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #3070 = VMINSSrm
  { 3071,	7,	1,	0,	0,	"VMINSSrm_Int", 0|(1<<MCID::MayLoad), 0xaba000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #3071 = VMINSSrm_Int
  { 3072,	3,	1,	0,	0,	"VMINSSrr", 0, 0xaba000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #3072 = VMINSSrr
  { 3073,	3,	1,	0,	0,	"VMINSSrr_Int", 0, 0xaba000c05ULL, NULL, NULL, OperandInfo143 },  // Inst #3073 = VMINSSrr_Int
  { 3074,	0,	0,	0,	0,	"VMLAUNCH", 0|(1<<MCID::UnmodeledSideEffects), 0x2000122ULL, NULL, NULL, 0 },  // Inst #3074 = VMLAUNCH
  { 3075,	2,	1,	0,	0,	"VMOV64toPQIrr", 0, 0x6dd000145ULL, NULL, NULL, OperandInfo188 },  // Inst #3075 = VMOV64toPQIrr
  { 3076,	2,	1,	0,	0,	"VMOV64toSDrr", 0|(1<<MCID::Bitcast), 0x6dd000145ULL, NULL, NULL, OperandInfo105 },  // Inst #3076 = VMOV64toSDrr
  { 3077,	6,	0,	0,	0,	"VMOVAPDYmr", 0|(1<<MCID::MayStore), 0x253000144ULL, NULL, NULL, OperandInfo257 },  // Inst #3077 = VMOVAPDYmr
  { 3078,	6,	1,	0,	0,	"VMOVAPDYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x251000046ULL, NULL, NULL, OperandInfo238 },  // Inst #3078 = VMOVAPDYrm
  { 3079,	2,	1,	0,	0,	"VMOVAPDYrr", 0, 0x251000045ULL, NULL, NULL, OperandInfo242 },  // Inst #3079 = VMOVAPDYrr
  { 3080,	6,	0,	0,	0,	"VMOVAPDmr", 0|(1<<MCID::MayStore), 0x253000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3080 = VMOVAPDmr
  { 3081,	6,	1,	0,	0,	"VMOVAPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x251000046ULL, NULL, NULL, OperandInfo45 },  // Inst #3081 = VMOVAPDrm
  { 3082,	2,	1,	0,	0,	"VMOVAPDrr", 0, 0x251000045ULL, NULL, NULL, OperandInfo46 },  // Inst #3082 = VMOVAPDrr
  { 3083,	6,	0,	0,	0,	"VMOVAPSYmr", 0|(1<<MCID::MayStore), 0x252800104ULL, NULL, NULL, OperandInfo257 },  // Inst #3083 = VMOVAPSYmr
  { 3084,	6,	1,	0,	0,	"VMOVAPSYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x250800006ULL, NULL, NULL, OperandInfo238 },  // Inst #3084 = VMOVAPSYrm
  { 3085,	2,	1,	0,	0,	"VMOVAPSYrr", 0, 0x250800005ULL, NULL, NULL, OperandInfo242 },  // Inst #3085 = VMOVAPSYrr
  { 3086,	6,	0,	0,	0,	"VMOVAPSmr", 0|(1<<MCID::MayStore), 0x252800104ULL, NULL, NULL, OperandInfo192 },  // Inst #3086 = VMOVAPSmr
  { 3087,	6,	1,	0,	0,	"VMOVAPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x250800006ULL, NULL, NULL, OperandInfo45 },  // Inst #3087 = VMOVAPSrm
  { 3088,	2,	1,	0,	0,	"VMOVAPSrr", 0, 0x250800005ULL, NULL, NULL, OperandInfo46 },  // Inst #3088 = VMOVAPSrr
  { 3089,	6,	1,	0,	0,	"VMOVDDUPYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x225000b06ULL, NULL, NULL, OperandInfo238 },  // Inst #3089 = VMOVDDUPYrm
  { 3090,	2,	1,	0,	0,	"VMOVDDUPYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x225000b05ULL, NULL, NULL, OperandInfo242 },  // Inst #3090 = VMOVDDUPYrr
  { 3091,	6,	1,	0,	0,	"VMOVDDUPrm", 0|(1<<MCID::MayLoad), 0x225000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #3091 = VMOVDDUPrm
  { 3092,	2,	1,	0,	0,	"VMOVDDUPrr", 0, 0x225000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #3092 = VMOVDDUPrr
  { 3093,	6,	1,	0,	0,	"VMOVDI2PDIrm", 0|(1<<MCID::MayLoad), 0x2dd000146ULL, NULL, NULL, OperandInfo45 },  // Inst #3093 = VMOVDI2PDIrm
  { 3094,	2,	1,	0,	0,	"VMOVDI2PDIrr", 0, 0x2dd000145ULL, NULL, NULL, OperandInfo193 },  // Inst #3094 = VMOVDI2PDIrr
  { 3095,	6,	1,	0,	0,	"VMOVDI2SSrm", 0|(1<<MCID::MayLoad), 0x2dd000146ULL, NULL, NULL, OperandInfo102 },  // Inst #3095 = VMOVDI2SSrm
  { 3096,	2,	1,	0,	0,	"VMOVDI2SSrr", 0|(1<<MCID::Bitcast), 0x2dd000145ULL, NULL, NULL, OperandInfo108 },  // Inst #3096 = VMOVDI2SSrr
  { 3097,	6,	0,	0,	0,	"VMOVDQAYmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800144ULL, NULL, NULL, OperandInfo257 },  // Inst #3097 = VMOVDQAYmr
  { 3098,	6,	1,	0,	0,	"VMOVDQAYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2df800146ULL, NULL, NULL, OperandInfo238 },  // Inst #3098 = VMOVDQAYrm
  { 3099,	2,	1,	0,	0,	"VMOVDQAYrr", 0, 0x2df800145ULL, NULL, NULL, OperandInfo242 },  // Inst #3099 = VMOVDQAYrr
  { 3100,	6,	0,	0,	0,	"VMOVDQAmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800144ULL, NULL, NULL, OperandInfo192 },  // Inst #3100 = VMOVDQAmr
  { 3101,	6,	1,	0,	0,	"VMOVDQArm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2df800146ULL, NULL, NULL, OperandInfo45 },  // Inst #3101 = VMOVDQArm
  { 3102,	2,	1,	0,	0,	"VMOVDQArr", 0, 0x2df800145ULL, NULL, NULL, OperandInfo46 },  // Inst #3102 = VMOVDQArr
  { 3103,	6,	0,	0,	0,	"VMOVDQUYmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800c04ULL, NULL, NULL, OperandInfo257 },  // Inst #3103 = VMOVDQUYmr
  { 3104,	6,	1,	0,	0,	"VMOVDQUYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2df800c06ULL, NULL, NULL, OperandInfo238 },  // Inst #3104 = VMOVDQUYrm
  { 3105,	2,	1,	0,	0,	"VMOVDQUYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2df800c45ULL, NULL, NULL, OperandInfo242 },  // Inst #3105 = VMOVDQUYrr
  { 3106,	6,	0,	0,	0,	"VMOVDQUmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800c04ULL, NULL, NULL, OperandInfo192 },  // Inst #3106 = VMOVDQUmr
  { 3107,	6,	0,	0,	0,	"VMOVDQUmr_Int", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800c04ULL, NULL, NULL, OperandInfo192 },  // Inst #3107 = VMOVDQUmr_Int
  { 3108,	6,	1,	0,	0,	"VMOVDQUrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2df800c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3108 = VMOVDQUrm
  { 3109,	2,	1,	0,	0,	"VMOVDQUrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2df800c45ULL, NULL, NULL, OperandInfo46 },  // Inst #3109 = VMOVDQUrr
  { 3110,	3,	1,	0,	0,	"VMOVHLPSrr", 0, 0xa24800105ULL, NULL, NULL, OperandInfo143 },  // Inst #3110 = VMOVHLPSrr
  { 3111,	6,	0,	0,	0,	"VMOVHPDmr", 0|(1<<MCID::MayStore), 0x22f000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3111 = VMOVHPDmr
  { 3112,	7,	1,	0,	0,	"VMOVHPDrm", 0|(1<<MCID::MayLoad), 0xa2d000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3112 = VMOVHPDrm
  { 3113,	6,	0,	0,	0,	"VMOVHPSmr", 0|(1<<MCID::MayStore), 0x22e800104ULL, NULL, NULL, OperandInfo192 },  // Inst #3113 = VMOVHPSmr
  { 3114,	7,	1,	0,	0,	"VMOVHPSrm", 0|(1<<MCID::MayLoad), 0xa2c800106ULL, NULL, NULL, OperandInfo142 },  // Inst #3114 = VMOVHPSrm
  { 3115,	3,	1,	0,	0,	"VMOVLHPSrr", 0, 0xa2c800105ULL, NULL, NULL, OperandInfo143 },  // Inst #3115 = VMOVLHPSrr
  { 3116,	6,	0,	0,	0,	"VMOVLPDmr", 0|(1<<MCID::MayStore), 0x227000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3116 = VMOVLPDmr
  { 3117,	7,	1,	0,	0,	"VMOVLPDrm", 0|(1<<MCID::MayLoad), 0xa25000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3117 = VMOVLPDrm
  { 3118,	6,	0,	0,	0,	"VMOVLPSmr", 0|(1<<MCID::MayStore), 0x226800104ULL, NULL, NULL, OperandInfo192 },  // Inst #3118 = VMOVLPSmr
  { 3119,	7,	1,	0,	0,	"VMOVLPSrm", 0|(1<<MCID::MayLoad), 0xa24800106ULL, NULL, NULL, OperandInfo142 },  // Inst #3119 = VMOVLPSrm
  { 3120,	6,	0,	0,	0,	"VMOVLQ128mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x3ad000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3120 = VMOVLQ128mr
  { 3121,	2,	1,	0,	0,	"VMOVMSKPDYr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2a1000045ULL, NULL, NULL, OperandInfo258 },  // Inst #3121 = VMOVMSKPDYr64r
  { 3122,	2,	1,	0,	0,	"VMOVMSKPDYrr32", 0, 0x2a1000045ULL, NULL, NULL, OperandInfo259 },  // Inst #3122 = VMOVMSKPDYrr32
  { 3123,	2,	1,	0,	0,	"VMOVMSKPDYrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x2a1002045ULL, NULL, NULL, OperandInfo258 },  // Inst #3123 = VMOVMSKPDYrr64
  { 3124,	2,	1,	0,	0,	"VMOVMSKPDr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2a1000045ULL, NULL, NULL, OperandInfo100 },  // Inst #3124 = VMOVMSKPDr64r
  { 3125,	2,	1,	0,	0,	"VMOVMSKPDrr32", 0, 0x2a1000045ULL, NULL, NULL, OperandInfo101 },  // Inst #3125 = VMOVMSKPDrr32
  { 3126,	2,	1,	0,	0,	"VMOVMSKPDrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x2a1002045ULL, NULL, NULL, OperandInfo100 },  // Inst #3126 = VMOVMSKPDrr64
  { 3127,	2,	1,	0,	0,	"VMOVMSKPSYr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2a0800005ULL, NULL, NULL, OperandInfo258 },  // Inst #3127 = VMOVMSKPSYr64r
  { 3128,	2,	1,	0,	0,	"VMOVMSKPSYrr32", 0, 0x2a0800005ULL, NULL, NULL, OperandInfo259 },  // Inst #3128 = VMOVMSKPSYrr32
  { 3129,	2,	1,	0,	0,	"VMOVMSKPSYrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x2a0802005ULL, NULL, NULL, OperandInfo258 },  // Inst #3129 = VMOVMSKPSYrr64
  { 3130,	2,	1,	0,	0,	"VMOVMSKPSr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2a0800005ULL, NULL, NULL, OperandInfo100 },  // Inst #3130 = VMOVMSKPSr64r
  { 3131,	2,	1,	0,	0,	"VMOVMSKPSrr32", 0, 0x2a0800005ULL, NULL, NULL, OperandInfo101 },  // Inst #3131 = VMOVMSKPSrr32
  { 3132,	2,	1,	0,	0,	"VMOVMSKPSrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x2a0802005ULL, NULL, NULL, OperandInfo100 },  // Inst #3132 = VMOVMSKPSrr64
  { 3133,	6,	1,	0,	0,	"VMOVNTDQArm", 0|(1<<MCID::MayLoad), 0x255800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3133 = VMOVNTDQArm
  { 3134,	6,	0,	0,	0,	"VMOVNTDQY_64mr", 0|(1<<MCID::MayStore), 0x3cf000144ULL, NULL, NULL, OperandInfo257 },  // Inst #3134 = VMOVNTDQY_64mr
  { 3135,	6,	0,	0,	0,	"VMOVNTDQYmr", 0|(1<<MCID::MayStore), 0x3cf800144ULL, NULL, NULL, OperandInfo257 },  // Inst #3135 = VMOVNTDQYmr
  { 3136,	6,	0,	0,	0,	"VMOVNTDQ_64mr", 0|(1<<MCID::MayStore), 0x3cf000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3136 = VMOVNTDQ_64mr
  { 3137,	6,	0,	0,	0,	"VMOVNTDQmr", 0|(1<<MCID::MayStore), 0x3cf800144ULL, NULL, NULL, OperandInfo192 },  // Inst #3137 = VMOVNTDQmr
  { 3138,	6,	0,	0,	0,	"VMOVNTPDYmr", 0|(1<<MCID::MayStore), 0x257000144ULL, NULL, NULL, OperandInfo257 },  // Inst #3138 = VMOVNTPDYmr
  { 3139,	6,	0,	0,	0,	"VMOVNTPDmr", 0|(1<<MCID::MayStore), 0x257000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3139 = VMOVNTPDmr
  { 3140,	6,	0,	0,	0,	"VMOVNTPSYmr", 0|(1<<MCID::MayStore), 0x256800104ULL, NULL, NULL, OperandInfo257 },  // Inst #3140 = VMOVNTPSYmr
  { 3141,	6,	0,	0,	0,	"VMOVNTPSmr", 0|(1<<MCID::MayStore), 0x256800104ULL, NULL, NULL, OperandInfo192 },  // Inst #3141 = VMOVNTPSmr
  { 3142,	6,	0,	0,	0,	"VMOVPDI2DImr", 0|(1<<MCID::MayStore), 0x2fd000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3142 = VMOVPDI2DImr
  { 3143,	2,	1,	0,	0,	"VMOVPDI2DIrr", 0, 0x2fd000143ULL, NULL, NULL, OperandInfo101 },  // Inst #3143 = VMOVPDI2DIrr
  { 3144,	6,	0,	0,	0,	"VMOVPQI2QImr", 0|(1<<MCID::MayStore), 0x3ad000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3144 = VMOVPQI2QImr
  { 3145,	6,	1,	0,	0,	"VMOVQI2PQIrm", 0|(1<<MCID::MayLoad), 0x2fc000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3145 = VMOVQI2PQIrm
  { 3146,	2,	1,	0,	0,	"VMOVQd64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6fd000143ULL, NULL, NULL, OperandInfo100 },  // Inst #3146 = VMOVQd64rr
  { 3147,	2,	1,	0,	0,	"VMOVQd64rr_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x6fd000143ULL, NULL, NULL, OperandInfo100 },  // Inst #3147 = VMOVQd64rr_alt
  { 3148,	2,	1,	0,	0,	"VMOVQs64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6dd000145ULL, NULL, NULL, OperandInfo188 },  // Inst #3148 = VMOVQs64rr
  { 3149,	2,	1,	0,	0,	"VMOVQxrxr", 0|(1<<MCID::UnmodeledSideEffects), 0x2fc000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #3149 = VMOVQxrxr
  { 3150,	6,	0,	0,	0,	"VMOVSDmr", 0|(1<<MCID::MayStore), 0x222000b04ULL, NULL, NULL, OperandInfo194 },  // Inst #3150 = VMOVSDmr
  { 3151,	6,	1,	0,	0,	"VMOVSDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x220000b06ULL, NULL, NULL, OperandInfo104 },  // Inst #3151 = VMOVSDrm
  { 3152,	3,	1,	0,	0,	"VMOVSDrr", 0, 0xa20000b05ULL, NULL, NULL, OperandInfo260 },  // Inst #3152 = VMOVSDrr
  { 3153,	6,	1,	0,	0,	"VMOVSHDUPYrm", 0|(1<<MCID::MayLoad), 0x22c800c06ULL, NULL, NULL, OperandInfo238 },  // Inst #3153 = VMOVSHDUPYrm
  { 3154,	2,	1,	0,	0,	"VMOVSHDUPYrr", 0, 0x22c800c05ULL, NULL, NULL, OperandInfo242 },  // Inst #3154 = VMOVSHDUPYrr
  { 3155,	6,	1,	0,	0,	"VMOVSHDUPrm", 0|(1<<MCID::MayLoad), 0x22c800c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3155 = VMOVSHDUPrm
  { 3156,	2,	1,	0,	0,	"VMOVSHDUPrr", 0, 0x22c800c05ULL, NULL, NULL, OperandInfo46 },  // Inst #3156 = VMOVSHDUPrr
  { 3157,	6,	1,	0,	0,	"VMOVSLDUPYrm", 0|(1<<MCID::MayLoad), 0x224800c06ULL, NULL, NULL, OperandInfo238 },  // Inst #3157 = VMOVSLDUPYrm
  { 3158,	2,	1,	0,	0,	"VMOVSLDUPYrr", 0, 0x224800c05ULL, NULL, NULL, OperandInfo242 },  // Inst #3158 = VMOVSLDUPYrr
  { 3159,	6,	1,	0,	0,	"VMOVSLDUPrm", 0|(1<<MCID::MayLoad), 0x224800c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3159 = VMOVSLDUPrm
  { 3160,	2,	1,	0,	0,	"VMOVSLDUPrr", 0, 0x224800c05ULL, NULL, NULL, OperandInfo46 },  // Inst #3160 = VMOVSLDUPrr
  { 3161,	6,	0,	0,	0,	"VMOVSS2DImr", 0|(1<<MCID::MayStore), 0x2fd000144ULL, NULL, NULL, OperandInfo196 },  // Inst #3161 = VMOVSS2DImr
  { 3162,	2,	1,	0,	0,	"VMOVSS2DIrr", 0|(1<<MCID::Bitcast), 0x2fd000143ULL, NULL, NULL, OperandInfo111 },  // Inst #3162 = VMOVSS2DIrr
  { 3163,	6,	0,	0,	0,	"VMOVSSmr", 0|(1<<MCID::MayStore), 0x222000c04ULL, NULL, NULL, OperandInfo196 },  // Inst #3163 = VMOVSSmr
  { 3164,	6,	1,	0,	0,	"VMOVSSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x220000c06ULL, NULL, NULL, OperandInfo102 },  // Inst #3164 = VMOVSSrm
  { 3165,	3,	1,	0,	0,	"VMOVSSrr", 0, 0xa20000c05ULL, NULL, NULL, OperandInfo261 },  // Inst #3165 = VMOVSSrr
  { 3166,	6,	0,	0,	0,	"VMOVUPDYmr", 0|(1<<MCID::MayStore), 0x223000144ULL, NULL, NULL, OperandInfo257 },  // Inst #3166 = VMOVUPDYmr
  { 3167,	6,	1,	0,	0,	"VMOVUPDYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x221000046ULL, NULL, NULL, OperandInfo238 },  // Inst #3167 = VMOVUPDYrm
  { 3168,	2,	1,	0,	0,	"VMOVUPDYrr", 0, 0x221000045ULL, NULL, NULL, OperandInfo242 },  // Inst #3168 = VMOVUPDYrr
  { 3169,	6,	0,	0,	0,	"VMOVUPDmr", 0|(1<<MCID::MayStore), 0x223000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3169 = VMOVUPDmr
  { 3170,	6,	0,	0,	0,	"VMOVUPDmr_Int", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x223000144ULL, NULL, NULL, OperandInfo192 },  // Inst #3170 = VMOVUPDmr_Int
  { 3171,	6,	1,	0,	0,	"VMOVUPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x221000046ULL, NULL, NULL, OperandInfo45 },  // Inst #3171 = VMOVUPDrm
  { 3172,	2,	1,	0,	0,	"VMOVUPDrr", 0, 0x221000045ULL, NULL, NULL, OperandInfo46 },  // Inst #3172 = VMOVUPDrr
  { 3173,	6,	0,	0,	0,	"VMOVUPSYmr", 0|(1<<MCID::MayStore), 0x222800104ULL, NULL, NULL, OperandInfo257 },  // Inst #3173 = VMOVUPSYmr
  { 3174,	6,	1,	0,	0,	"VMOVUPSYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x220800006ULL, NULL, NULL, OperandInfo238 },  // Inst #3174 = VMOVUPSYrm
  { 3175,	2,	1,	0,	0,	"VMOVUPSYrr", 0, 0x220800005ULL, NULL, NULL, OperandInfo242 },  // Inst #3175 = VMOVUPSYrr
  { 3176,	6,	0,	0,	0,	"VMOVUPSmr", 0|(1<<MCID::MayStore), 0x222800104ULL, NULL, NULL, OperandInfo192 },  // Inst #3176 = VMOVUPSmr
  { 3177,	6,	0,	0,	0,	"VMOVUPSmr_Int", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x222800104ULL, NULL, NULL, OperandInfo192 },  // Inst #3177 = VMOVUPSmr_Int
  { 3178,	6,	1,	0,	0,	"VMOVUPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x220800006ULL, NULL, NULL, OperandInfo45 },  // Inst #3178 = VMOVUPSrm
  { 3179,	2,	1,	0,	0,	"VMOVUPSrr", 0, 0x220800005ULL, NULL, NULL, OperandInfo46 },  // Inst #3179 = VMOVUPSrr
  { 3180,	6,	1,	0,	0,	"VMOVZDI2PDIrm", 0|(1<<MCID::MayLoad), 0x2dd000146ULL, NULL, NULL, OperandInfo45 },  // Inst #3180 = VMOVZDI2PDIrm
  { 3181,	2,	1,	0,	0,	"VMOVZDI2PDIrr", 0, 0x2dd000145ULL, NULL, NULL, OperandInfo193 },  // Inst #3181 = VMOVZDI2PDIrr
  { 3182,	6,	1,	0,	0,	"VMOVZPQILo2PQIrm", 0|(1<<MCID::MayLoad), 0x2fc000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3182 = VMOVZPQILo2PQIrm
  { 3183,	2,	1,	0,	0,	"VMOVZPQILo2PQIrr", 0, 0x2fc000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #3183 = VMOVZPQILo2PQIrr
  { 3184,	6,	1,	0,	0,	"VMOVZQI2PQIrm", 0|(1<<MCID::MayLoad), 0x2fc000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3184 = VMOVZQI2PQIrm
  { 3185,	2,	1,	0,	0,	"VMOVZQI2PQIrr", 0, 0x6dd000145ULL, NULL, NULL, OperandInfo188 },  // Inst #3185 = VMOVZQI2PQIrr
  { 3186,	8,	1,	0,	0,	"VMPSADBWrmi", 0|(1<<MCID::MayLoad), 0xa85804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3186 = VMPSADBWrmi
  { 3187,	4,	1,	0,	0,	"VMPSADBWrri", 0, 0xa85804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3187 = VMPSADBWrri
  { 3188,	5,	0,	0,	0,	"VMPTRLDm", 0|(1<<MCID::UnmodeledSideEffects), 0x18e00011eULL, NULL, NULL, OperandInfo36 },  // Inst #3188 = VMPTRLDm
  { 3189,	5,	1,	0,	0,	"VMPTRSTm", 0|(1<<MCID::UnmodeledSideEffects), 0x18e00011fULL, NULL, NULL, OperandInfo36 },  // Inst #3189 = VMPTRSTm
  { 3190,	6,	1,	0,	0,	"VMREAD32rm", 0|(1<<MCID::UnmodeledSideEffects), 0xf0000104ULL, NULL, NULL, OperandInfo16 },  // Inst #3190 = VMREAD32rm
  { 3191,	2,	1,	0,	0,	"VMREAD32rr", 0|(1<<MCID::UnmodeledSideEffects), 0xf0000103ULL, NULL, NULL, OperandInfo61 },  // Inst #3191 = VMREAD32rr
  { 3192,	6,	1,	0,	0,	"VMREAD64rm", 0|(1<<MCID::UnmodeledSideEffects), 0xf0000104ULL, NULL, NULL, OperandInfo21 },  // Inst #3192 = VMREAD64rm
  { 3193,	2,	1,	0,	0,	"VMREAD64rr", 0|(1<<MCID::UnmodeledSideEffects), 0xf0000103ULL, NULL, NULL, OperandInfo63 },  // Inst #3193 = VMREAD64rr
  { 3194,	0,	0,	0,	0,	"VMRESUME", 0|(1<<MCID::UnmodeledSideEffects), 0x2000123ULL, NULL, NULL, 0 },  // Inst #3194 = VMRESUME
  { 3195,	7,	1,	0,	0,	"VMULPDYrm", 0|(1<<MCID::MayLoad), 0xab3000146ULL, NULL, NULL, OperandInfo226 },  // Inst #3195 = VMULPDYrm
  { 3196,	3,	1,	0,	0,	"VMULPDYrr", 0|(1<<MCID::Commutable), 0xab3000145ULL, NULL, NULL, OperandInfo227 },  // Inst #3196 = VMULPDYrr
  { 3197,	7,	1,	0,	0,	"VMULPDrm", 0|(1<<MCID::MayLoad), 0xab3000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3197 = VMULPDrm
  { 3198,	3,	1,	0,	0,	"VMULPDrr", 0|(1<<MCID::Commutable), 0xab3000145ULL, NULL, NULL, OperandInfo143 },  // Inst #3198 = VMULPDrr
  { 3199,	7,	1,	0,	0,	"VMULPSYrm", 0|(1<<MCID::MayLoad), 0xab2800106ULL, NULL, NULL, OperandInfo226 },  // Inst #3199 = VMULPSYrm
  { 3200,	3,	1,	0,	0,	"VMULPSYrr", 0|(1<<MCID::Commutable), 0xab2800105ULL, NULL, NULL, OperandInfo227 },  // Inst #3200 = VMULPSYrr
  { 3201,	7,	1,	0,	0,	"VMULPSrm", 0|(1<<MCID::MayLoad), 0xab2800106ULL, NULL, NULL, OperandInfo142 },  // Inst #3201 = VMULPSrm
  { 3202,	3,	1,	0,	0,	"VMULPSrr", 0|(1<<MCID::Commutable), 0xab2800105ULL, NULL, NULL, OperandInfo143 },  // Inst #3202 = VMULPSrr
  { 3203,	7,	1,	0,	0,	"VMULSDrm", 0|(1<<MCID::MayLoad), 0xab2000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #3203 = VMULSDrm
  { 3204,	7,	1,	0,	0,	"VMULSDrm_Int", 0|(1<<MCID::MayLoad), 0xab2000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #3204 = VMULSDrm_Int
  { 3205,	3,	1,	0,	0,	"VMULSDrr", 0|(1<<MCID::Commutable), 0xab2000b05ULL, NULL, NULL, OperandInfo229 },  // Inst #3205 = VMULSDrr
  { 3206,	3,	1,	0,	0,	"VMULSDrr_Int", 0, 0xab2000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #3206 = VMULSDrr_Int
  { 3207,	7,	1,	0,	0,	"VMULSSrm", 0|(1<<MCID::MayLoad), 0xab2000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #3207 = VMULSSrm
  { 3208,	7,	1,	0,	0,	"VMULSSrm_Int", 0|(1<<MCID::MayLoad), 0xab2000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #3208 = VMULSSrm_Int
  { 3209,	3,	1,	0,	0,	"VMULSSrr", 0|(1<<MCID::Commutable), 0xab2000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #3209 = VMULSSrr
  { 3210,	3,	1,	0,	0,	"VMULSSrr_Int", 0, 0xab2000c05ULL, NULL, NULL, OperandInfo143 },  // Inst #3210 = VMULSSrr_Int
  { 3211,	6,	1,	0,	0,	"VMWRITE32rm", 0|(1<<MCID::UnmodeledSideEffects), 0xf2000106ULL, NULL, NULL, OperandInfo60 },  // Inst #3211 = VMWRITE32rm
  { 3212,	2,	1,	0,	0,	"VMWRITE32rr", 0|(1<<MCID::UnmodeledSideEffects), 0xf2000105ULL, NULL, NULL, OperandInfo61 },  // Inst #3212 = VMWRITE32rr
  { 3213,	6,	1,	0,	0,	"VMWRITE64rm", 0|(1<<MCID::UnmodeledSideEffects), 0xf2000106ULL, NULL, NULL, OperandInfo62 },  // Inst #3213 = VMWRITE64rm
  { 3214,	2,	1,	0,	0,	"VMWRITE64rr", 0|(1<<MCID::UnmodeledSideEffects), 0xf2000105ULL, NULL, NULL, OperandInfo63 },  // Inst #3214 = VMWRITE64rr
  { 3215,	0,	0,	0,	0,	"VMXOFF", 0|(1<<MCID::UnmodeledSideEffects), 0x2000124ULL, NULL, NULL, 0 },  // Inst #3215 = VMXOFF
  { 3216,	5,	0,	0,	0,	"VMXON", 0|(1<<MCID::UnmodeledSideEffects), 0x18e000c1eULL, NULL, NULL, OperandInfo36 },  // Inst #3216 = VMXON
  { 3217,	7,	1,	0,	0,	"VORPDYrm", 0|(1<<MCID::MayLoad), 0xaad000046ULL, NULL, NULL, OperandInfo226 },  // Inst #3217 = VORPDYrm
  { 3218,	3,	1,	0,	0,	"VORPDYrr", 0|(1<<MCID::Commutable), 0xaad000045ULL, NULL, NULL, OperandInfo227 },  // Inst #3218 = VORPDYrr
  { 3219,	7,	1,	0,	0,	"VORPDrm", 0|(1<<MCID::UnmodeledSideEffects), 0xaad000046ULL, NULL, NULL, OperandInfo142 },  // Inst #3219 = VORPDrm
  { 3220,	3,	1,	0,	0,	"VORPDrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaad000045ULL, NULL, NULL, OperandInfo143 },  // Inst #3220 = VORPDrr
  { 3221,	7,	1,	0,	0,	"VORPSYrm", 0|(1<<MCID::MayLoad), 0xaac800006ULL, NULL, NULL, OperandInfo226 },  // Inst #3221 = VORPSYrm
  { 3222,	3,	1,	0,	0,	"VORPSYrr", 0|(1<<MCID::Commutable), 0xaac800005ULL, NULL, NULL, OperandInfo227 },  // Inst #3222 = VORPSYrr
  { 3223,	7,	1,	0,	0,	"VORPSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xaac800006ULL, NULL, NULL, OperandInfo142 },  // Inst #3223 = VORPSrm
  { 3224,	3,	1,	0,	0,	"VORPSrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaac800005ULL, NULL, NULL, OperandInfo143 },  // Inst #3224 = VORPSrr
  { 3225,	6,	1,	0,	0,	"VPABSBrm128", 0|(1<<MCID::MayLoad), 0x239804d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3225 = VPABSBrm128
  { 3226,	2,	1,	0,	0,	"VPABSBrr128", 0, 0x239804d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3226 = VPABSBrr128
  { 3227,	6,	1,	0,	0,	"VPABSDrm128", 0|(1<<MCID::MayLoad), 0x23d804d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3227 = VPABSDrm128
  { 3228,	2,	1,	0,	0,	"VPABSDrr128", 0, 0x23d804d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3228 = VPABSDrr128
  { 3229,	6,	1,	0,	0,	"VPABSWrm128", 0|(1<<MCID::MayLoad), 0x23b804d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3229 = VPABSWrm128
  { 3230,	2,	1,	0,	0,	"VPABSWrr128", 0, 0x23b804d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3230 = VPABSWrr128
  { 3231,	7,	1,	0,	0,	"VPACKSSDWrm", 0|(1<<MCID::MayLoad), 0xad7800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3231 = VPACKSSDWrm
  { 3232,	3,	1,	0,	0,	"VPACKSSDWrr", 0, 0xad7800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3232 = VPACKSSDWrr
  { 3233,	7,	1,	0,	0,	"VPACKSSWBrm", 0|(1<<MCID::MayLoad), 0xac7800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3233 = VPACKSSWBrm
  { 3234,	3,	1,	0,	0,	"VPACKSSWBrr", 0, 0xac7800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3234 = VPACKSSWBrr
  { 3235,	7,	1,	0,	0,	"VPACKUSDWrm", 0|(1<<MCID::MayLoad), 0xa57800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3235 = VPACKUSDWrm
  { 3236,	3,	1,	0,	0,	"VPACKUSDWrr", 0, 0xa57800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3236 = VPACKUSDWrr
  { 3237,	7,	1,	0,	0,	"VPACKUSWBrm", 0|(1<<MCID::MayLoad), 0xacf800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3237 = VPACKUSWBrm
  { 3238,	3,	1,	0,	0,	"VPACKUSWBrr", 0, 0xacf800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3238 = VPACKUSWBrr
  { 3239,	7,	1,	0,	0,	"VPADDBrm", 0|(1<<MCID::MayLoad), 0xbf9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3239 = VPADDBrm
  { 3240,	3,	1,	0,	0,	"VPADDBrr", 0|(1<<MCID::Commutable), 0xbf9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3240 = VPADDBrr
  { 3241,	7,	1,	0,	0,	"VPADDDrm", 0|(1<<MCID::MayLoad), 0xbfd800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3241 = VPADDDrm
  { 3242,	3,	1,	0,	0,	"VPADDDrr", 0|(1<<MCID::Commutable), 0xbfd800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3242 = VPADDDrr
  { 3243,	7,	1,	0,	0,	"VPADDQrm", 0|(1<<MCID::MayLoad), 0xba9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3243 = VPADDQrm
  { 3244,	3,	1,	0,	0,	"VPADDQrr", 0|(1<<MCID::Commutable), 0xba9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3244 = VPADDQrr
  { 3245,	7,	1,	0,	0,	"VPADDSBrm", 0|(1<<MCID::MayLoad), 0xbd9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3245 = VPADDSBrm
  { 3246,	3,	1,	0,	0,	"VPADDSBrr", 0|(1<<MCID::Commutable), 0xbd9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3246 = VPADDSBrr
  { 3247,	7,	1,	0,	0,	"VPADDSWrm", 0|(1<<MCID::MayLoad), 0xbdb800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3247 = VPADDSWrm
  { 3248,	3,	1,	0,	0,	"VPADDSWrr", 0|(1<<MCID::Commutable), 0xbdb800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3248 = VPADDSWrr
  { 3249,	7,	1,	0,	0,	"VPADDUSBrm", 0|(1<<MCID::MayLoad), 0xbb9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3249 = VPADDUSBrm
  { 3250,	3,	1,	0,	0,	"VPADDUSBrr", 0|(1<<MCID::Commutable), 0xbb9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3250 = VPADDUSBrr
  { 3251,	7,	1,	0,	0,	"VPADDUSWrm", 0|(1<<MCID::MayLoad), 0xbbb800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3251 = VPADDUSWrm
  { 3252,	3,	1,	0,	0,	"VPADDUSWrr", 0|(1<<MCID::Commutable), 0xbbb800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3252 = VPADDUSWrr
  { 3253,	7,	1,	0,	0,	"VPADDWrm", 0|(1<<MCID::MayLoad), 0xbfb800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3253 = VPADDWrm
  { 3254,	3,	1,	0,	0,	"VPADDWrr", 0|(1<<MCID::Commutable), 0xbfb800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3254 = VPADDWrr
  { 3255,	8,	1,	0,	0,	"VPALIGNR128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xa1f804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3255 = VPALIGNR128rm
  { 3256,	4,	1,	0,	0,	"VPALIGNR128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xa1f804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3256 = VPALIGNR128rr
  { 3257,	7,	1,	0,	0,	"VPANDNrm", 0|(1<<MCID::MayLoad), 0xbbf800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3257 = VPANDNrm
  { 3258,	3,	1,	0,	0,	"VPANDNrr", 0, 0xbbf800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3258 = VPANDNrr
  { 3259,	7,	1,	0,	0,	"VPANDrm", 0|(1<<MCID::MayLoad), 0xbb7800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3259 = VPANDrm
  { 3260,	3,	1,	0,	0,	"VPANDrr", 0|(1<<MCID::Commutable), 0xbb7800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3260 = VPANDrr
  { 3261,	7,	1,	0,	0,	"VPAVGBrm", 0|(1<<MCID::MayLoad), 0xbc1800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3261 = VPAVGBrm
  { 3262,	3,	1,	0,	0,	"VPAVGBrr", 0|(1<<MCID::Commutable), 0xbc1800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3262 = VPAVGBrr
  { 3263,	7,	1,	0,	0,	"VPAVGWrm", 0|(1<<MCID::MayLoad), 0xbc7800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3263 = VPAVGWrm
  { 3264,	3,	1,	0,	0,	"VPAVGWrr", 0|(1<<MCID::Commutable), 0xbc7800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3264 = VPAVGWrr
  { 3265,	8,	1,	0,	0,	"VPBLENDVBrm", 0|(1<<MCID::MayLoad), 0x1a99800e46ULL, NULL, NULL, OperandInfo236 },  // Inst #3265 = VPBLENDVBrm
  { 3266,	4,	1,	0,	0,	"VPBLENDVBrr", 0, 0x1a99800e45ULL, NULL, NULL, OperandInfo237 },  // Inst #3266 = VPBLENDVBrr
  { 3267,	8,	1,	0,	0,	"VPBLENDWrmi", 0|(1<<MCID::MayLoad), 0xa1d804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3267 = VPBLENDWrmi
  { 3268,	4,	1,	0,	0,	"VPBLENDWrri", 0, 0xa1d804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3268 = VPBLENDWrri
  { 3269,	8,	1,	0,	0,	"VPCLMULQDQrm", 0|(1<<MCID::UnmodeledSideEffects), 0xa89804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3269 = VPCLMULQDQrm
  { 3270,	4,	1,	0,	0,	"VPCLMULQDQrr", 0|(1<<MCID::UnmodeledSideEffects), 0xa89804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3270 = VPCLMULQDQrr
  { 3271,	7,	1,	0,	0,	"VPCMPEQBrm", 0|(1<<MCID::MayLoad), 0xae9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3271 = VPCMPEQBrm
  { 3272,	3,	1,	0,	0,	"VPCMPEQBrr", 0|(1<<MCID::Commutable), 0xae9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3272 = VPCMPEQBrr
  { 3273,	7,	1,	0,	0,	"VPCMPEQDrm", 0|(1<<MCID::MayLoad), 0xaed800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3273 = VPCMPEQDrm
  { 3274,	3,	1,	0,	0,	"VPCMPEQDrr", 0|(1<<MCID::Commutable), 0xaed800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3274 = VPCMPEQDrr
  { 3275,	7,	1,	0,	0,	"VPCMPEQQrm", 0|(1<<MCID::MayLoad), 0xa53800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3275 = VPCMPEQQrm
  { 3276,	3,	1,	0,	0,	"VPCMPEQQrr", 0|(1<<MCID::Commutable), 0xa53800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3276 = VPCMPEQQrr
  { 3277,	7,	1,	0,	0,	"VPCMPEQWrm", 0|(1<<MCID::MayLoad), 0xaeb800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3277 = VPCMPEQWrm
  { 3278,	3,	1,	0,	0,	"VPCMPEQWrr", 0|(1<<MCID::Commutable), 0xaeb800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3278 = VPCMPEQWrr
  { 3279,	7,	0,	0,	0,	"VPCMPESTRIArm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #3279 = VPCMPESTRIArm
  { 3280,	3,	0,	0,	0,	"VPCMPESTRIArr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #3280 = VPCMPESTRIArr
  { 3281,	7,	0,	0,	0,	"VPCMPESTRICrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #3281 = VPCMPESTRICrm
  { 3282,	3,	0,	0,	0,	"VPCMPESTRICrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #3282 = VPCMPESTRICrr
  { 3283,	7,	0,	0,	0,	"VPCMPESTRIOrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #3283 = VPCMPESTRIOrm
  { 3284,	3,	0,	0,	0,	"VPCMPESTRIOrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #3284 = VPCMPESTRIOrr
  { 3285,	7,	0,	0,	0,	"VPCMPESTRISrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #3285 = VPCMPESTRISrm
  { 3286,	3,	0,	0,	0,	"VPCMPESTRISrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #3286 = VPCMPESTRISrr
  { 3287,	7,	0,	0,	0,	"VPCMPESTRIZrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #3287 = VPCMPESTRIZrm
  { 3288,	3,	0,	0,	0,	"VPCMPESTRIZrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #3288 = VPCMPESTRIZrr
  { 3289,	7,	0,	0,	0,	"VPCMPESTRIrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo47 },  // Inst #3289 = VPCMPESTRIrm
  { 3290,	3,	0,	0,	0,	"VPCMPESTRIrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo48 },  // Inst #3290 = VPCMPESTRIrr
  { 3291,	8,	1,	0,	0,	"VPCMPESTRM128MEM", 0|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList15, ImplicitList1, OperandInfo141 },  // Inst #3291 = VPCMPESTRM128MEM
  { 3292,	4,	1,	0,	0,	"VPCMPESTRM128REG", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList15, ImplicitList1, OperandInfo83 },  // Inst #3292 = VPCMPESTRM128REG
  { 3293,	7,	0,	0,	0,	"VPCMPESTRM128rm", 0|(1<<MCID::UnmodeledSideEffects), 0x2c1804e46ULL, ImplicitList15, ImplicitList46, OperandInfo47 },  // Inst #3293 = VPCMPESTRM128rm
  { 3294,	3,	0,	0,	0,	"VPCMPESTRM128rr", 0|(1<<MCID::UnmodeledSideEffects), 0x2c1804e45ULL, ImplicitList15, ImplicitList46, OperandInfo48 },  // Inst #3294 = VPCMPESTRM128rr
  { 3295,	7,	1,	0,	0,	"VPCMPGTBrm", 0|(1<<MCID::MayLoad), 0xac9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3295 = VPCMPGTBrm
  { 3296,	3,	1,	0,	0,	"VPCMPGTBrr", 0, 0xac9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3296 = VPCMPGTBrr
  { 3297,	7,	1,	0,	0,	"VPCMPGTDrm", 0|(1<<MCID::MayLoad), 0xacd800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3297 = VPCMPGTDrm
  { 3298,	3,	1,	0,	0,	"VPCMPGTDrr", 0, 0xacd800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3298 = VPCMPGTDrr
  { 3299,	7,	1,	0,	0,	"VPCMPGTQrm", 0|(1<<MCID::MayLoad), 0xa6f800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3299 = VPCMPGTQrm
  { 3300,	3,	1,	0,	0,	"VPCMPGTQrr", 0, 0xa6f800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3300 = VPCMPGTQrr
  { 3301,	7,	1,	0,	0,	"VPCMPGTWrm", 0|(1<<MCID::MayLoad), 0xacb800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3301 = VPCMPGTWrm
  { 3302,	3,	1,	0,	0,	"VPCMPGTWrr", 0, 0xacb800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3302 = VPCMPGTWrr
  { 3303,	7,	0,	0,	0,	"VPCMPISTRIArm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #3303 = VPCMPISTRIArm
  { 3304,	3,	0,	0,	0,	"VPCMPISTRIArr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #3304 = VPCMPISTRIArr
  { 3305,	7,	0,	0,	0,	"VPCMPISTRICrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #3305 = VPCMPISTRICrm
  { 3306,	3,	0,	0,	0,	"VPCMPISTRICrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #3306 = VPCMPISTRICrr
  { 3307,	7,	0,	0,	0,	"VPCMPISTRIOrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #3307 = VPCMPISTRIOrm
  { 3308,	3,	0,	0,	0,	"VPCMPISTRIOrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #3308 = VPCMPISTRIOrr
  { 3309,	7,	0,	0,	0,	"VPCMPISTRISrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #3309 = VPCMPISTRISrm
  { 3310,	3,	0,	0,	0,	"VPCMPISTRISrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #3310 = VPCMPISTRISrr
  { 3311,	7,	0,	0,	0,	"VPCMPISTRIZrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #3311 = VPCMPISTRIZrm
  { 3312,	3,	0,	0,	0,	"VPCMPISTRIZrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #3312 = VPCMPISTRIZrr
  { 3313,	7,	0,	0,	0,	"VPCMPISTRIrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo47 },  // Inst #3313 = VPCMPISTRIrm
  { 3314,	3,	0,	0,	0,	"VPCMPISTRIrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo48 },  // Inst #3314 = VPCMPISTRIrr
  { 3315,	8,	1,	0,	0,	"VPCMPISTRM128MEM", 0|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo141 },  // Inst #3315 = VPCMPISTRM128MEM
  { 3316,	4,	1,	0,	0,	"VPCMPISTRM128REG", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo83 },  // Inst #3316 = VPCMPISTRM128REG
  { 3317,	7,	0,	0,	0,	"VPCMPISTRM128rm", 0|(1<<MCID::UnmodeledSideEffects), 0x2c5804e46ULL, NULL, ImplicitList46, OperandInfo47 },  // Inst #3317 = VPCMPISTRM128rm
  { 3318,	3,	0,	0,	0,	"VPCMPISTRM128rr", 0|(1<<MCID::UnmodeledSideEffects), 0x2c5804e45ULL, NULL, ImplicitList46, OperandInfo48 },  // Inst #3318 = VPCMPISTRM128rr
  { 3319,	8,	1,	0,	0,	"VPERM2F128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xa0d804e46ULL, NULL, NULL, OperandInfo233 },  // Inst #3319 = VPERM2F128rm
  { 3320,	4,	1,	0,	0,	"VPERM2F128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xa0d804e45ULL, NULL, NULL, OperandInfo84 },  // Inst #3320 = VPERM2F128rr
  { 3321,	7,	1,	0,	0,	"VPERMILPDYmi", 0|(1<<MCID::MayLoad), 0x20b804e46ULL, NULL, NULL, OperandInfo262 },  // Inst #3321 = VPERMILPDYmi
  { 3322,	3,	1,	0,	0,	"VPERMILPDYri", 0, 0x20b804e45ULL, NULL, NULL, OperandInfo263 },  // Inst #3322 = VPERMILPDYri
  { 3323,	7,	1,	0,	0,	"VPERMILPDYrm", 0|(1<<MCID::MayLoad), 0xa1b800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #3323 = VPERMILPDYrm
  { 3324,	3,	1,	0,	0,	"VPERMILPDYrr", 0, 0xa1b800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #3324 = VPERMILPDYrr
  { 3325,	7,	1,	0,	0,	"VPERMILPDmi", 0|(1<<MCID::MayLoad), 0x20b804e46ULL, NULL, NULL, OperandInfo47 },  // Inst #3325 = VPERMILPDmi
  { 3326,	3,	1,	0,	0,	"VPERMILPDri", 0, 0x20b804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #3326 = VPERMILPDri
  { 3327,	7,	1,	0,	0,	"VPERMILPDrm", 0|(1<<MCID::MayLoad), 0xa1b800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3327 = VPERMILPDrm
  { 3328,	3,	1,	0,	0,	"VPERMILPDrr", 0, 0xa1b800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3328 = VPERMILPDrr
  { 3329,	7,	1,	0,	0,	"VPERMILPSYmi", 0|(1<<MCID::MayLoad), 0x209804e46ULL, NULL, NULL, OperandInfo262 },  // Inst #3329 = VPERMILPSYmi
  { 3330,	3,	1,	0,	0,	"VPERMILPSYri", 0, 0x209804e45ULL, NULL, NULL, OperandInfo263 },  // Inst #3330 = VPERMILPSYri
  { 3331,	7,	1,	0,	0,	"VPERMILPSYrm", 0|(1<<MCID::MayLoad), 0xa19800d46ULL, NULL, NULL, OperandInfo226 },  // Inst #3331 = VPERMILPSYrm
  { 3332,	3,	1,	0,	0,	"VPERMILPSYrr", 0, 0xa19800d45ULL, NULL, NULL, OperandInfo227 },  // Inst #3332 = VPERMILPSYrr
  { 3333,	7,	1,	0,	0,	"VPERMILPSmi", 0|(1<<MCID::MayLoad), 0x209804e46ULL, NULL, NULL, OperandInfo47 },  // Inst #3333 = VPERMILPSmi
  { 3334,	3,	1,	0,	0,	"VPERMILPSri", 0, 0x209804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #3334 = VPERMILPSri
  { 3335,	7,	1,	0,	0,	"VPERMILPSrm", 0|(1<<MCID::MayLoad), 0xa19800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3335 = VPERMILPSrm
  { 3336,	3,	1,	0,	0,	"VPERMILPSrr", 0, 0xa19800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3336 = VPERMILPSrr
  { 3337,	7,	0,	0,	0,	"VPEXTRBmr", 0|(1<<MCID::UnmodeledSideEffects), 0x229804e44ULL, NULL, NULL, OperandInfo118 },  // Inst #3337 = VPEXTRBmr
  { 3338,	3,	1,	0,	0,	"VPEXTRBrr", 0, 0x229804e43ULL, NULL, NULL, OperandInfo119 },  // Inst #3338 = VPEXTRBrr
  { 3339,	3,	1,	0,	0,	"VPEXTRBrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x229804e43ULL, NULL, NULL, OperandInfo205 },  // Inst #3339 = VPEXTRBrr64
  { 3340,	7,	0,	0,	0,	"VPEXTRDmr", 0|(1<<MCID::MayStore), 0x22d804e44ULL, NULL, NULL, OperandInfo118 },  // Inst #3340 = VPEXTRDmr
  { 3341,	3,	1,	0,	0,	"VPEXTRDrr", 0, 0x22d804e43ULL, NULL, NULL, OperandInfo119 },  // Inst #3341 = VPEXTRDrr
  { 3342,	7,	0,	0,	0,	"VPEXTRQmr", 0|(1<<MCID::MayStore), 0x62d806e44ULL, NULL, NULL, OperandInfo118 },  // Inst #3342 = VPEXTRQmr
  { 3343,	3,	1,	0,	0,	"VPEXTRQrr", 0, 0x62d806e43ULL, NULL, NULL, OperandInfo205 },  // Inst #3343 = VPEXTRQrr
  { 3344,	7,	0,	0,	0,	"VPEXTRWmr", 0|(1<<MCID::UnmodeledSideEffects), 0x22b804e44ULL, NULL, NULL, OperandInfo118 },  // Inst #3344 = VPEXTRWmr
  { 3345,	3,	1,	0,	0,	"VPEXTRWri", 0, 0x38b804045ULL, NULL, NULL, OperandInfo119 },  // Inst #3345 = VPEXTRWri
  { 3346,	7,	1,	0,	0,	"VPHADDDrm128", 0|(1<<MCID::MayLoad), 0xa05804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3346 = VPHADDDrm128
  { 3347,	3,	1,	0,	0,	"VPHADDDrr128", 0, 0xa05804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3347 = VPHADDDrr128
  { 3348,	7,	1,	0,	0,	"VPHADDSWrm128", 0|(1<<MCID::MayLoad), 0xa07804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3348 = VPHADDSWrm128
  { 3349,	3,	1,	0,	0,	"VPHADDSWrr128", 0, 0xa07804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3349 = VPHADDSWrr128
  { 3350,	7,	1,	0,	0,	"VPHADDWrm128", 0|(1<<MCID::MayLoad), 0xa03804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3350 = VPHADDWrm128
  { 3351,	3,	1,	0,	0,	"VPHADDWrr128", 0, 0xa03804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3351 = VPHADDWrr128
  { 3352,	6,	1,	0,	0,	"VPHMINPOSUWrm128", 0|(1<<MCID::MayLoad), 0x283800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3352 = VPHMINPOSUWrm128
  { 3353,	2,	1,	0,	0,	"VPHMINPOSUWrr128", 0, 0x283800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3353 = VPHMINPOSUWrr128
  { 3354,	7,	1,	0,	0,	"VPHSUBDrm128", 0|(1<<MCID::MayLoad), 0xa0d804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3354 = VPHSUBDrm128
  { 3355,	3,	1,	0,	0,	"VPHSUBDrr128", 0, 0xa0d804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3355 = VPHSUBDrr128
  { 3356,	7,	1,	0,	0,	"VPHSUBSWrm128", 0|(1<<MCID::MayLoad), 0xa0f804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3356 = VPHSUBSWrm128
  { 3357,	3,	1,	0,	0,	"VPHSUBSWrr128", 0, 0xa0f804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3357 = VPHSUBSWrr128
  { 3358,	7,	1,	0,	0,	"VPHSUBWrm128", 0|(1<<MCID::MayLoad), 0xa0b804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3358 = VPHSUBWrm128
  { 3359,	3,	1,	0,	0,	"VPHSUBWrr128", 0, 0xa0b804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3359 = VPHSUBWrr128
  { 3360,	8,	1,	0,	0,	"VPINSRBrm", 0|(1<<MCID::MayLoad), 0xa41804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3360 = VPINSRBrm
  { 3361,	4,	1,	0,	0,	"VPINSRBrr", 0, 0xa41804e45ULL, NULL, NULL, OperandInfo264 },  // Inst #3361 = VPINSRBrr
  { 3362,	8,	1,	0,	0,	"VPINSRDrm", 0|(1<<MCID::MayLoad), 0xa45804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3362 = VPINSRDrm
  { 3363,	4,	1,	0,	0,	"VPINSRDrr", 0, 0xa45804e45ULL, NULL, NULL, OperandInfo264 },  // Inst #3363 = VPINSRDrr
  { 3364,	8,	1,	0,	0,	"VPINSRQrm", 0|(1<<MCID::MayLoad), 0xe45804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3364 = VPINSRQrm
  { 3365,	4,	1,	0,	0,	"VPINSRQrr", 0, 0xe45804e45ULL, NULL, NULL, OperandInfo265 },  // Inst #3365 = VPINSRQrr
  { 3366,	8,	1,	0,	0,	"VPINSRWrmi", 0|(1<<MCID::MayLoad), 0xb89804046ULL, NULL, NULL, OperandInfo141 },  // Inst #3366 = VPINSRWrmi
  { 3367,	4,	1,	0,	0,	"VPINSRWrr64i", 0|(1<<MCID::UnmodeledSideEffects), 0xb89804045ULL, NULL, NULL, OperandInfo265 },  // Inst #3367 = VPINSRWrr64i
  { 3368,	4,	1,	0,	0,	"VPINSRWrri", 0, 0xb89804045ULL, NULL, NULL, OperandInfo264 },  // Inst #3368 = VPINSRWrri
  { 3369,	7,	1,	0,	0,	"VPMADDUBSWrm128", 0|(1<<MCID::MayLoad), 0xa09804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3369 = VPMADDUBSWrm128
  { 3370,	3,	1,	0,	0,	"VPMADDUBSWrr128", 0, 0xa09804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3370 = VPMADDUBSWrr128
  { 3371,	7,	1,	0,	0,	"VPMADDWDrm", 0|(1<<MCID::MayLoad), 0xbeb800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3371 = VPMADDWDrm
  { 3372,	3,	1,	0,	0,	"VPMADDWDrr", 0|(1<<MCID::Commutable), 0xbeb800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3372 = VPMADDWDrr
  { 3373,	7,	1,	0,	0,	"VPMAXSBrm", 0|(1<<MCID::MayLoad), 0xa79800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3373 = VPMAXSBrm
  { 3374,	3,	1,	0,	0,	"VPMAXSBrr", 0|(1<<MCID::Commutable), 0xa79800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3374 = VPMAXSBrr
  { 3375,	7,	1,	0,	0,	"VPMAXSDrm", 0|(1<<MCID::MayLoad), 0xa7b800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3375 = VPMAXSDrm
  { 3376,	3,	1,	0,	0,	"VPMAXSDrr", 0|(1<<MCID::Commutable), 0xa7b800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3376 = VPMAXSDrr
  { 3377,	7,	1,	0,	0,	"VPMAXSWrm", 0|(1<<MCID::MayLoad), 0xbdd800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3377 = VPMAXSWrm
  { 3378,	3,	1,	0,	0,	"VPMAXSWrr", 0|(1<<MCID::Commutable), 0xbdd800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3378 = VPMAXSWrr
  { 3379,	7,	1,	0,	0,	"VPMAXUBrm", 0|(1<<MCID::MayLoad), 0xbbd800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3379 = VPMAXUBrm
  { 3380,	3,	1,	0,	0,	"VPMAXUBrr", 0|(1<<MCID::Commutable), 0xbbd800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3380 = VPMAXUBrr
  { 3381,	7,	1,	0,	0,	"VPMAXUDrm", 0|(1<<MCID::MayLoad), 0xa7f800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3381 = VPMAXUDrm
  { 3382,	3,	1,	0,	0,	"VPMAXUDrr", 0|(1<<MCID::Commutable), 0xa7f800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3382 = VPMAXUDrr
  { 3383,	7,	1,	0,	0,	"VPMAXUWrm", 0|(1<<MCID::MayLoad), 0xa7d800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3383 = VPMAXUWrm
  { 3384,	3,	1,	0,	0,	"VPMAXUWrr", 0|(1<<MCID::Commutable), 0xa7d800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3384 = VPMAXUWrr
  { 3385,	7,	1,	0,	0,	"VPMINSBrm", 0|(1<<MCID::MayLoad), 0xa71800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3385 = VPMINSBrm
  { 3386,	3,	1,	0,	0,	"VPMINSBrr", 0|(1<<MCID::Commutable), 0xa71800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3386 = VPMINSBrr
  { 3387,	7,	1,	0,	0,	"VPMINSDrm", 0|(1<<MCID::MayLoad), 0xa73800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3387 = VPMINSDrm
  { 3388,	3,	1,	0,	0,	"VPMINSDrr", 0|(1<<MCID::Commutable), 0xa73800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3388 = VPMINSDrr
  { 3389,	7,	1,	0,	0,	"VPMINSWrm", 0|(1<<MCID::MayLoad), 0xbd5800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3389 = VPMINSWrm
  { 3390,	3,	1,	0,	0,	"VPMINSWrr", 0|(1<<MCID::Commutable), 0xbd5800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3390 = VPMINSWrr
  { 3391,	7,	1,	0,	0,	"VPMINUBrm", 0|(1<<MCID::MayLoad), 0xbb5800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3391 = VPMINUBrm
  { 3392,	3,	1,	0,	0,	"VPMINUBrr", 0|(1<<MCID::Commutable), 0xbb5800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3392 = VPMINUBrr
  { 3393,	7,	1,	0,	0,	"VPMINUDrm", 0|(1<<MCID::MayLoad), 0xa77800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3393 = VPMINUDrm
  { 3394,	3,	1,	0,	0,	"VPMINUDrr", 0|(1<<MCID::Commutable), 0xa77800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3394 = VPMINUDrr
  { 3395,	7,	1,	0,	0,	"VPMINUWrm", 0|(1<<MCID::MayLoad), 0xa75800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3395 = VPMINUWrm
  { 3396,	3,	1,	0,	0,	"VPMINUWrr", 0|(1<<MCID::Commutable), 0xa75800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3396 = VPMINUWrr
  { 3397,	2,	1,	0,	0,	"VPMOVMSKBr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x3af800145ULL, NULL, NULL, OperandInfo100 },  // Inst #3397 = VPMOVMSKBr64r
  { 3398,	2,	1,	0,	0,	"VPMOVMSKBrr", 0, 0x3af800145ULL, NULL, NULL, OperandInfo101 },  // Inst #3398 = VPMOVMSKBrr
  { 3399,	6,	1,	0,	0,	"VPMOVSXBDrm", 0|(1<<MCID::MayLoad), 0x243800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3399 = VPMOVSXBDrm
  { 3400,	2,	1,	0,	0,	"VPMOVSXBDrr", 0, 0x243800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3400 = VPMOVSXBDrr
  { 3401,	6,	1,	0,	0,	"VPMOVSXBQrm", 0|(1<<MCID::MayLoad), 0x245800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3401 = VPMOVSXBQrm
  { 3402,	2,	1,	0,	0,	"VPMOVSXBQrr", 0, 0x245800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3402 = VPMOVSXBQrr
  { 3403,	6,	1,	0,	0,	"VPMOVSXBWrm", 0|(1<<MCID::MayLoad), 0x241800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3403 = VPMOVSXBWrm
  { 3404,	2,	1,	0,	0,	"VPMOVSXBWrr", 0, 0x241800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3404 = VPMOVSXBWrr
  { 3405,	6,	1,	0,	0,	"VPMOVSXDQrm", 0|(1<<MCID::MayLoad), 0x24b800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3405 = VPMOVSXDQrm
  { 3406,	2,	1,	0,	0,	"VPMOVSXDQrr", 0, 0x24b800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3406 = VPMOVSXDQrr
  { 3407,	6,	1,	0,	0,	"VPMOVSXWDrm", 0|(1<<MCID::MayLoad), 0x247800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3407 = VPMOVSXWDrm
  { 3408,	2,	1,	0,	0,	"VPMOVSXWDrr", 0, 0x247800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3408 = VPMOVSXWDrr
  { 3409,	6,	1,	0,	0,	"VPMOVSXWQrm", 0|(1<<MCID::MayLoad), 0x249800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3409 = VPMOVSXWQrm
  { 3410,	2,	1,	0,	0,	"VPMOVSXWQrr", 0, 0x249800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3410 = VPMOVSXWQrr
  { 3411,	6,	1,	0,	0,	"VPMOVZXBDrm", 0|(1<<MCID::MayLoad), 0x263800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3411 = VPMOVZXBDrm
  { 3412,	2,	1,	0,	0,	"VPMOVZXBDrr", 0, 0x263800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3412 = VPMOVZXBDrr
  { 3413,	6,	1,	0,	0,	"VPMOVZXBQrm", 0|(1<<MCID::MayLoad), 0x265800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3413 = VPMOVZXBQrm
  { 3414,	2,	1,	0,	0,	"VPMOVZXBQrr", 0, 0x265800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3414 = VPMOVZXBQrr
  { 3415,	6,	1,	0,	0,	"VPMOVZXBWrm", 0|(1<<MCID::MayLoad), 0x261800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3415 = VPMOVZXBWrm
  { 3416,	2,	1,	0,	0,	"VPMOVZXBWrr", 0, 0x261800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3416 = VPMOVZXBWrr
  { 3417,	6,	1,	0,	0,	"VPMOVZXDQrm", 0|(1<<MCID::MayLoad), 0x26b800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3417 = VPMOVZXDQrm
  { 3418,	2,	1,	0,	0,	"VPMOVZXDQrr", 0, 0x26b800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3418 = VPMOVZXDQrr
  { 3419,	6,	1,	0,	0,	"VPMOVZXWDrm", 0|(1<<MCID::MayLoad), 0x267800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3419 = VPMOVZXWDrm
  { 3420,	2,	1,	0,	0,	"VPMOVZXWDrr", 0, 0x267800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3420 = VPMOVZXWDrr
  { 3421,	6,	1,	0,	0,	"VPMOVZXWQrm", 0|(1<<MCID::MayLoad), 0x269800d46ULL, NULL, NULL, OperandInfo45 },  // Inst #3421 = VPMOVZXWQrm
  { 3422,	2,	1,	0,	0,	"VPMOVZXWQrr", 0, 0x269800d45ULL, NULL, NULL, OperandInfo46 },  // Inst #3422 = VPMOVZXWQrr
  { 3423,	7,	1,	0,	0,	"VPMULDQrm", 0|(1<<MCID::MayLoad), 0xa51800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3423 = VPMULDQrm
  { 3424,	3,	1,	0,	0,	"VPMULDQrr", 0|(1<<MCID::Commutable), 0xa51800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3424 = VPMULDQrr
  { 3425,	7,	1,	0,	0,	"VPMULHRSWrm128", 0|(1<<MCID::MayLoad), 0xa17804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3425 = VPMULHRSWrm128
  { 3426,	3,	1,	0,	0,	"VPMULHRSWrr128", 0|(1<<MCID::Commutable), 0xa17804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3426 = VPMULHRSWrr128
  { 3427,	7,	1,	0,	0,	"VPMULHUWrm", 0|(1<<MCID::MayLoad), 0xbc9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3427 = VPMULHUWrm
  { 3428,	3,	1,	0,	0,	"VPMULHUWrr", 0|(1<<MCID::Commutable), 0xbc9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3428 = VPMULHUWrr
  { 3429,	7,	1,	0,	0,	"VPMULHWrm", 0|(1<<MCID::MayLoad), 0xbcb800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3429 = VPMULHWrm
  { 3430,	3,	1,	0,	0,	"VPMULHWrr", 0|(1<<MCID::Commutable), 0xbcb800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3430 = VPMULHWrr
  { 3431,	7,	1,	0,	0,	"VPMULLDrm", 0|(1<<MCID::MayLoad), 0xa81800d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3431 = VPMULLDrm
  { 3432,	3,	1,	0,	0,	"VPMULLDrr", 0|(1<<MCID::Commutable), 0xa81800d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3432 = VPMULLDrr
  { 3433,	7,	1,	0,	0,	"VPMULLWrm", 0|(1<<MCID::MayLoad), 0xbab800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3433 = VPMULLWrm
  { 3434,	3,	1,	0,	0,	"VPMULLWrr", 0|(1<<MCID::Commutable), 0xbab800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3434 = VPMULLWrr
  { 3435,	7,	1,	0,	0,	"VPMULUDQrm", 0|(1<<MCID::MayLoad), 0xbe9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3435 = VPMULUDQrm
  { 3436,	3,	1,	0,	0,	"VPMULUDQrr", 0|(1<<MCID::Commutable), 0xbe9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3436 = VPMULUDQrr
  { 3437,	7,	1,	0,	0,	"VPORrm", 0|(1<<MCID::MayLoad), 0xbd7800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3437 = VPORrm
  { 3438,	3,	1,	0,	0,	"VPORrr", 0|(1<<MCID::Commutable), 0xbd7800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3438 = VPORrr
  { 3439,	7,	1,	0,	0,	"VPSADBWrm", 0|(1<<MCID::MayLoad), 0xbed800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3439 = VPSADBWrm
  { 3440,	3,	1,	0,	0,	"VPSADBWrr", 0|(1<<MCID::Commutable), 0xbed800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3440 = VPSADBWrr
  { 3441,	7,	1,	0,	0,	"VPSHUFBrm128", 0|(1<<MCID::MayLoad), 0xa01804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3441 = VPSHUFBrm128
  { 3442,	3,	1,	0,	0,	"VPSHUFBrr128", 0, 0xa01804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3442 = VPSHUFBrr128
  { 3443,	7,	1,	0,	0,	"VPSHUFDmi", 0|(1<<MCID::MayLoad), 0x2e1804046ULL, NULL, NULL, OperandInfo47 },  // Inst #3443 = VPSHUFDmi
  { 3444,	3,	1,	0,	0,	"VPSHUFDri", 0, 0x2e1804045ULL, NULL, NULL, OperandInfo48 },  // Inst #3444 = VPSHUFDri
  { 3445,	7,	1,	0,	0,	"VPSHUFHWmi", 0|(1<<MCID::MayLoad), 0x2e1804c06ULL, NULL, NULL, OperandInfo47 },  // Inst #3445 = VPSHUFHWmi
  { 3446,	3,	1,	0,	0,	"VPSHUFHWri", 0, 0x2e1804c05ULL, NULL, NULL, OperandInfo48 },  // Inst #3446 = VPSHUFHWri
  { 3447,	7,	1,	0,	0,	"VPSHUFLWmi", 0|(1<<MCID::MayLoad), 0x2e1804b06ULL, NULL, NULL, OperandInfo47 },  // Inst #3447 = VPSHUFLWmi
  { 3448,	3,	1,	0,	0,	"VPSHUFLWri", 0, 0x2e1804b05ULL, NULL, NULL, OperandInfo48 },  // Inst #3448 = VPSHUFLWri
  { 3449,	7,	1,	0,	0,	"VPSIGNBrm128", 0|(1<<MCID::MayLoad), 0xa11804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3449 = VPSIGNBrm128
  { 3450,	3,	1,	0,	0,	"VPSIGNBrr128", 0, 0xa11804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3450 = VPSIGNBrr128
  { 3451,	7,	1,	0,	0,	"VPSIGNDrm128", 0|(1<<MCID::MayLoad), 0xa15804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3451 = VPSIGNDrm128
  { 3452,	3,	1,	0,	0,	"VPSIGNDrr128", 0, 0xa15804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3452 = VPSIGNDrr128
  { 3453,	7,	1,	0,	0,	"VPSIGNWrm128", 0|(1<<MCID::MayLoad), 0xa13804d46ULL, NULL, NULL, OperandInfo142 },  // Inst #3453 = VPSIGNWrm128
  { 3454,	3,	1,	0,	0,	"VPSIGNWrr128", 0, 0xa13804d45ULL, NULL, NULL, OperandInfo143 },  // Inst #3454 = VPSIGNWrr128
  { 3455,	3,	1,	0,	0,	"VPSLLDQri", 0, 0xae7804157ULL, NULL, NULL, OperandInfo48 },  // Inst #3455 = VPSLLDQri
  { 3456,	3,	1,	0,	0,	"VPSLLDri", 0, 0xae5804156ULL, NULL, NULL, OperandInfo48 },  // Inst #3456 = VPSLLDri
  { 3457,	7,	1,	0,	0,	"VPSLLDrm", 0|(1<<MCID::MayLoad), 0xbe5800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3457 = VPSLLDrm
  { 3458,	3,	1,	0,	0,	"VPSLLDrr", 0, 0xbe5800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3458 = VPSLLDrr
  { 3459,	3,	1,	0,	0,	"VPSLLQri", 0, 0xae7804156ULL, NULL, NULL, OperandInfo48 },  // Inst #3459 = VPSLLQri
  { 3460,	7,	1,	0,	0,	"VPSLLQrm", 0|(1<<MCID::MayLoad), 0xbe7800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3460 = VPSLLQrm
  { 3461,	3,	1,	0,	0,	"VPSLLQrr", 0, 0xbe7800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3461 = VPSLLQrr
  { 3462,	3,	1,	0,	0,	"VPSLLWri", 0, 0xae3804156ULL, NULL, NULL, OperandInfo48 },  // Inst #3462 = VPSLLWri
  { 3463,	7,	1,	0,	0,	"VPSLLWrm", 0|(1<<MCID::MayLoad), 0xbe3800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3463 = VPSLLWrm
  { 3464,	3,	1,	0,	0,	"VPSLLWrr", 0, 0xbe3800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3464 = VPSLLWrr
  { 3465,	3,	1,	0,	0,	"VPSRADri", 0, 0xae5804154ULL, NULL, NULL, OperandInfo48 },  // Inst #3465 = VPSRADri
  { 3466,	7,	1,	0,	0,	"VPSRADrm", 0|(1<<MCID::MayLoad), 0xbc5800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3466 = VPSRADrm
  { 3467,	3,	1,	0,	0,	"VPSRADrr", 0, 0xbc5800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3467 = VPSRADrr
  { 3468,	3,	1,	0,	0,	"VPSRAWri", 0, 0xae3804154ULL, NULL, NULL, OperandInfo48 },  // Inst #3468 = VPSRAWri
  { 3469,	7,	1,	0,	0,	"VPSRAWrm", 0|(1<<MCID::MayLoad), 0xbc3800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3469 = VPSRAWrm
  { 3470,	3,	1,	0,	0,	"VPSRAWrr", 0, 0xbc3800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3470 = VPSRAWrr
  { 3471,	3,	1,	0,	0,	"VPSRLDQri", 0, 0xae7804153ULL, NULL, NULL, OperandInfo48 },  // Inst #3471 = VPSRLDQri
  { 3472,	3,	1,	0,	0,	"VPSRLDri", 0, 0xae5804152ULL, NULL, NULL, OperandInfo48 },  // Inst #3472 = VPSRLDri
  { 3473,	7,	1,	0,	0,	"VPSRLDrm", 0|(1<<MCID::MayLoad), 0xba5800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3473 = VPSRLDrm
  { 3474,	3,	1,	0,	0,	"VPSRLDrr", 0, 0xba5800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3474 = VPSRLDrr
  { 3475,	3,	1,	0,	0,	"VPSRLQri", 0, 0xae7804152ULL, NULL, NULL, OperandInfo48 },  // Inst #3475 = VPSRLQri
  { 3476,	7,	1,	0,	0,	"VPSRLQrm", 0|(1<<MCID::MayLoad), 0xba7800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3476 = VPSRLQrm
  { 3477,	3,	1,	0,	0,	"VPSRLQrr", 0, 0xba7800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3477 = VPSRLQrr
  { 3478,	3,	1,	0,	0,	"VPSRLWri", 0, 0xae3804152ULL, NULL, NULL, OperandInfo48 },  // Inst #3478 = VPSRLWri
  { 3479,	7,	1,	0,	0,	"VPSRLWrm", 0|(1<<MCID::MayLoad), 0xba3800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3479 = VPSRLWrm
  { 3480,	3,	1,	0,	0,	"VPSRLWrr", 0, 0xba3800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3480 = VPSRLWrr
  { 3481,	7,	1,	0,	0,	"VPSUBBrm", 0|(1<<MCID::MayLoad), 0xbf1800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3481 = VPSUBBrm
  { 3482,	3,	1,	0,	0,	"VPSUBBrr", 0, 0xbf1800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3482 = VPSUBBrr
  { 3483,	7,	1,	0,	0,	"VPSUBDrm", 0|(1<<MCID::MayLoad), 0xbf5800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3483 = VPSUBDrm
  { 3484,	3,	1,	0,	0,	"VPSUBDrr", 0, 0xbf5800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3484 = VPSUBDrr
  { 3485,	7,	1,	0,	0,	"VPSUBQrm", 0|(1<<MCID::MayLoad), 0xbf7800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3485 = VPSUBQrm
  { 3486,	3,	1,	0,	0,	"VPSUBQrr", 0, 0xbf7800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3486 = VPSUBQrr
  { 3487,	7,	1,	0,	0,	"VPSUBSBrm", 0|(1<<MCID::MayLoad), 0xbd1800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3487 = VPSUBSBrm
  { 3488,	3,	1,	0,	0,	"VPSUBSBrr", 0, 0xbd1800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3488 = VPSUBSBrr
  { 3489,	7,	1,	0,	0,	"VPSUBSWrm", 0|(1<<MCID::MayLoad), 0xbd3800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3489 = VPSUBSWrm
  { 3490,	3,	1,	0,	0,	"VPSUBSWrr", 0, 0xbd3800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3490 = VPSUBSWrr
  { 3491,	7,	1,	0,	0,	"VPSUBUSBrm", 0|(1<<MCID::MayLoad), 0xbb1800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3491 = VPSUBUSBrm
  { 3492,	3,	1,	0,	0,	"VPSUBUSBrr", 0, 0xbb1800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3492 = VPSUBUSBrr
  { 3493,	7,	1,	0,	0,	"VPSUBUSWrm", 0|(1<<MCID::MayLoad), 0xbb3800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3493 = VPSUBUSWrm
  { 3494,	3,	1,	0,	0,	"VPSUBUSWrr", 0, 0xbb3800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3494 = VPSUBUSWrr
  { 3495,	7,	1,	0,	0,	"VPSUBWrm", 0|(1<<MCID::MayLoad), 0xbf3800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3495 = VPSUBWrm
  { 3496,	3,	1,	0,	0,	"VPSUBWrr", 0, 0xbf3800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3496 = VPSUBWrr
  { 3497,	6,	0,	0,	0,	"VPTESTYrm", 0|(1<<MCID::MayLoad), 0x22f800d46ULL, NULL, ImplicitList1, OperandInfo238 },  // Inst #3497 = VPTESTYrm
  { 3498,	2,	0,	0,	0,	"VPTESTYrr", 0, 0x22f800d45ULL, NULL, ImplicitList1, OperandInfo242 },  // Inst #3498 = VPTESTYrr
  { 3499,	6,	0,	0,	0,	"VPTESTrm", 0|(1<<MCID::MayLoad), 0x22f800d46ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #3499 = VPTESTrm
  { 3500,	2,	0,	0,	0,	"VPTESTrr", 0, 0x22f800d45ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #3500 = VPTESTrr
  { 3501,	7,	1,	0,	0,	"VPUNPCKHBWrm", 0|(1<<MCID::MayLoad), 0xad1800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3501 = VPUNPCKHBWrm
  { 3502,	3,	1,	0,	0,	"VPUNPCKHBWrr", 0, 0xad1800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3502 = VPUNPCKHBWrr
  { 3503,	7,	1,	0,	0,	"VPUNPCKHDQrm", 0|(1<<MCID::MayLoad), 0xad5800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3503 = VPUNPCKHDQrm
  { 3504,	3,	1,	0,	0,	"VPUNPCKHDQrr", 0, 0xad5800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3504 = VPUNPCKHDQrr
  { 3505,	7,	1,	0,	0,	"VPUNPCKHQDQrm", 0|(1<<MCID::MayLoad), 0xadb800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3505 = VPUNPCKHQDQrm
  { 3506,	3,	1,	0,	0,	"VPUNPCKHQDQrr", 0, 0xadb800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3506 = VPUNPCKHQDQrr
  { 3507,	7,	1,	0,	0,	"VPUNPCKHWDrm", 0|(1<<MCID::MayLoad), 0xad3800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3507 = VPUNPCKHWDrm
  { 3508,	3,	1,	0,	0,	"VPUNPCKHWDrr", 0, 0xad3800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3508 = VPUNPCKHWDrr
  { 3509,	7,	1,	0,	0,	"VPUNPCKLBWrm", 0|(1<<MCID::MayLoad), 0xac1800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3509 = VPUNPCKLBWrm
  { 3510,	3,	1,	0,	0,	"VPUNPCKLBWrr", 0, 0xac1800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3510 = VPUNPCKLBWrr
  { 3511,	7,	1,	0,	0,	"VPUNPCKLDQrm", 0|(1<<MCID::MayLoad), 0xac5800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3511 = VPUNPCKLDQrm
  { 3512,	3,	1,	0,	0,	"VPUNPCKLDQrr", 0, 0xac5800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3512 = VPUNPCKLDQrr
  { 3513,	7,	1,	0,	0,	"VPUNPCKLQDQrm", 0|(1<<MCID::MayLoad), 0xad9800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3513 = VPUNPCKLQDQrm
  { 3514,	3,	1,	0,	0,	"VPUNPCKLQDQrr", 0, 0xad9800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3514 = VPUNPCKLQDQrr
  { 3515,	7,	1,	0,	0,	"VPUNPCKLWDrm", 0|(1<<MCID::MayLoad), 0xac3800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3515 = VPUNPCKLWDrm
  { 3516,	3,	1,	0,	0,	"VPUNPCKLWDrr", 0, 0xac3800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3516 = VPUNPCKLWDrr
  { 3517,	7,	1,	0,	0,	"VPXORrm", 0|(1<<MCID::MayLoad), 0xbdf800146ULL, NULL, NULL, OperandInfo142 },  // Inst #3517 = VPXORrm
  { 3518,	3,	1,	0,	0,	"VPXORrr", 0|(1<<MCID::Commutable), 0xbdf800145ULL, NULL, NULL, OperandInfo143 },  // Inst #3518 = VPXORrr
  { 3519,	6,	1,	0,	0,	"VRCPPSYm", 0|(1<<MCID::MayLoad), 0x2a6800106ULL, NULL, NULL, OperandInfo238 },  // Inst #3519 = VRCPPSYm
  { 3520,	6,	1,	0,	0,	"VRCPPSYm_Int", 0|(1<<MCID::MayLoad), 0x2a6800106ULL, NULL, NULL, OperandInfo238 },  // Inst #3520 = VRCPPSYm_Int
  { 3521,	2,	1,	0,	0,	"VRCPPSYr", 0, 0x2a6800105ULL, NULL, NULL, OperandInfo242 },  // Inst #3521 = VRCPPSYr
  { 3522,	2,	1,	0,	0,	"VRCPPSYr_Int", 0, 0x2a6800105ULL, NULL, NULL, OperandInfo242 },  // Inst #3522 = VRCPPSYr_Int
  { 3523,	6,	1,	0,	0,	"VRCPPSm", 0|(1<<MCID::MayLoad), 0x2a6800106ULL, NULL, NULL, OperandInfo45 },  // Inst #3523 = VRCPPSm
  { 3524,	6,	1,	0,	0,	"VRCPPSm_Int", 0|(1<<MCID::MayLoad), 0x2a6800106ULL, NULL, NULL, OperandInfo45 },  // Inst #3524 = VRCPPSm_Int
  { 3525,	2,	1,	0,	0,	"VRCPPSr", 0, 0x2a6800105ULL, NULL, NULL, OperandInfo46 },  // Inst #3525 = VRCPPSr
  { 3526,	2,	1,	0,	0,	"VRCPPSr_Int", 0, 0x2a6800105ULL, NULL, NULL, OperandInfo46 },  // Inst #3526 = VRCPPSr_Int
  { 3527,	7,	1,	0,	0,	"VRCPSSm", 0|(1<<MCID::UnmodeledSideEffects), 0xaa6000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #3527 = VRCPSSm
  { 3528,	6,	1,	0,	0,	"VRCPSSm_Int", 0|(1<<MCID::MayLoad), 0xaa6000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3528 = VRCPSSm_Int
  { 3529,	3,	1,	0,	0,	"VRCPSSr", 0|(1<<MCID::UnmodeledSideEffects), 0xaa6000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #3529 = VRCPSSr
  { 3530,	2,	1,	0,	0,	"VRCPSSr_Int", 0, 0xaa6000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #3530 = VRCPSSr_Int
  { 3531,	7,	1,	0,	0,	"VROUNDPDm", 0|(1<<MCID::MayLoad), 0x213804e46ULL, NULL, NULL, OperandInfo47 },  // Inst #3531 = VROUNDPDm
  { 3532,	7,	1,	0,	0,	"VROUNDPDm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x213804e46ULL, NULL, NULL, OperandInfo47 },  // Inst #3532 = VROUNDPDm_AVX
  { 3533,	3,	1,	0,	0,	"VROUNDPDr", 0, 0x213804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #3533 = VROUNDPDr
  { 3534,	3,	1,	0,	0,	"VROUNDPDr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x213804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #3534 = VROUNDPDr_AVX
  { 3535,	7,	1,	0,	0,	"VROUNDPSm", 0|(1<<MCID::MayLoad), 0x210004e46ULL, NULL, NULL, OperandInfo47 },  // Inst #3535 = VROUNDPSm
  { 3536,	7,	1,	0,	0,	"VROUNDPSm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x210004e46ULL, NULL, NULL, OperandInfo47 },  // Inst #3536 = VROUNDPSm_AVX
  { 3537,	3,	1,	0,	0,	"VROUNDPSr", 0, 0x211804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #3537 = VROUNDPSr
  { 3538,	3,	1,	0,	0,	"VROUNDPSr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x211804e45ULL, NULL, NULL, OperandInfo48 },  // Inst #3538 = VROUNDPSr_AVX
  { 3539,	8,	1,	0,	0,	"VROUNDSDm", 0|(1<<MCID::MayLoad), 0xa17804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3539 = VROUNDSDm
  { 3540,	8,	1,	0,	0,	"VROUNDSDm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0xa17804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3540 = VROUNDSDm_AVX
  { 3541,	4,	1,	0,	0,	"VROUNDSDr", 0, 0xa17804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3541 = VROUNDSDr
  { 3542,	4,	1,	0,	0,	"VROUNDSDr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0xa17804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3542 = VROUNDSDr_AVX
  { 3543,	8,	1,	0,	0,	"VROUNDSSm", 0|(1<<MCID::MayLoad), 0xa15804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3543 = VROUNDSSm
  { 3544,	8,	1,	0,	0,	"VROUNDSSm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0xa15804e46ULL, NULL, NULL, OperandInfo141 },  // Inst #3544 = VROUNDSSm_AVX
  { 3545,	4,	1,	0,	0,	"VROUNDSSr", 0, 0xa15804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3545 = VROUNDSSr
  { 3546,	4,	1,	0,	0,	"VROUNDSSr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0xa15804e45ULL, NULL, NULL, OperandInfo83 },  // Inst #3546 = VROUNDSSr_AVX
  { 3547,	7,	1,	0,	0,	"VROUNDYPDm", 0|(1<<MCID::MayLoad), 0x213804e46ULL, NULL, NULL, OperandInfo262 },  // Inst #3547 = VROUNDYPDm
  { 3548,	7,	1,	0,	0,	"VROUNDYPDm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x213804e46ULL, NULL, NULL, OperandInfo262 },  // Inst #3548 = VROUNDYPDm_AVX
  { 3549,	3,	1,	0,	0,	"VROUNDYPDr", 0, 0x213804e45ULL, NULL, NULL, OperandInfo263 },  // Inst #3549 = VROUNDYPDr
  { 3550,	3,	1,	0,	0,	"VROUNDYPDr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x213804e45ULL, NULL, NULL, OperandInfo263 },  // Inst #3550 = VROUNDYPDr_AVX
  { 3551,	7,	1,	0,	0,	"VROUNDYPSm", 0|(1<<MCID::MayLoad), 0x210004e46ULL, NULL, NULL, OperandInfo262 },  // Inst #3551 = VROUNDYPSm
  { 3552,	7,	1,	0,	0,	"VROUNDYPSm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x210004e46ULL, NULL, NULL, OperandInfo262 },  // Inst #3552 = VROUNDYPSm_AVX
  { 3553,	3,	1,	0,	0,	"VROUNDYPSr", 0, 0x211804e45ULL, NULL, NULL, OperandInfo263 },  // Inst #3553 = VROUNDYPSr
  { 3554,	3,	1,	0,	0,	"VROUNDYPSr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x211804e45ULL, NULL, NULL, OperandInfo263 },  // Inst #3554 = VROUNDYPSr_AVX
  { 3555,	6,	1,	0,	0,	"VRSQRTPSYm", 0|(1<<MCID::MayLoad), 0x2a4800106ULL, NULL, NULL, OperandInfo238 },  // Inst #3555 = VRSQRTPSYm
  { 3556,	6,	1,	0,	0,	"VRSQRTPSYm_Int", 0|(1<<MCID::MayLoad), 0x2a4800106ULL, NULL, NULL, OperandInfo238 },  // Inst #3556 = VRSQRTPSYm_Int
  { 3557,	2,	1,	0,	0,	"VRSQRTPSYr", 0, 0x2a4800105ULL, NULL, NULL, OperandInfo242 },  // Inst #3557 = VRSQRTPSYr
  { 3558,	2,	1,	0,	0,	"VRSQRTPSYr_Int", 0, 0x2a4800105ULL, NULL, NULL, OperandInfo242 },  // Inst #3558 = VRSQRTPSYr_Int
  { 3559,	6,	1,	0,	0,	"VRSQRTPSm", 0|(1<<MCID::MayLoad), 0x2a4800106ULL, NULL, NULL, OperandInfo45 },  // Inst #3559 = VRSQRTPSm
  { 3560,	6,	1,	0,	0,	"VRSQRTPSm_Int", 0|(1<<MCID::MayLoad), 0x2a4800106ULL, NULL, NULL, OperandInfo45 },  // Inst #3560 = VRSQRTPSm_Int
  { 3561,	2,	1,	0,	0,	"VRSQRTPSr", 0, 0x2a4800105ULL, NULL, NULL, OperandInfo46 },  // Inst #3561 = VRSQRTPSr
  { 3562,	2,	1,	0,	0,	"VRSQRTPSr_Int", 0, 0x2a4800105ULL, NULL, NULL, OperandInfo46 },  // Inst #3562 = VRSQRTPSr_Int
  { 3563,	7,	1,	0,	0,	"VRSQRTSSm", 0|(1<<MCID::UnmodeledSideEffects), 0xaa4000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #3563 = VRSQRTSSm
  { 3564,	6,	1,	0,	0,	"VRSQRTSSm_Int", 0|(1<<MCID::MayLoad), 0xaa4000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3564 = VRSQRTSSm_Int
  { 3565,	3,	1,	0,	0,	"VRSQRTSSr", 0|(1<<MCID::UnmodeledSideEffects), 0xaa4000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #3565 = VRSQRTSSr
  { 3566,	2,	1,	0,	0,	"VRSQRTSSr_Int", 0, 0xaa4000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #3566 = VRSQRTSSr_Int
  { 3567,	8,	1,	0,	0,	"VSHUFPDYrmi", 0|(1<<MCID::MayLoad), 0xb8d004146ULL, NULL, NULL, OperandInfo233 },  // Inst #3567 = VSHUFPDYrmi
  { 3568,	4,	1,	0,	0,	"VSHUFPDYrri", 0, 0xb8d004145ULL, NULL, NULL, OperandInfo84 },  // Inst #3568 = VSHUFPDYrri
  { 3569,	8,	1,	0,	0,	"VSHUFPDrmi", 0|(1<<MCID::MayLoad), 0xb8d004146ULL, NULL, NULL, OperandInfo141 },  // Inst #3569 = VSHUFPDrmi
  { 3570,	4,	1,	0,	0,	"VSHUFPDrri", 0, 0xb8d004145ULL, NULL, NULL, OperandInfo83 },  // Inst #3570 = VSHUFPDrri
  { 3571,	8,	1,	0,	0,	"VSHUFPSYrmi", 0|(1<<MCID::MayLoad), 0xb8c804106ULL, NULL, NULL, OperandInfo233 },  // Inst #3571 = VSHUFPSYrmi
  { 3572,	4,	1,	0,	0,	"VSHUFPSYrri", 0, 0xb8c804105ULL, NULL, NULL, OperandInfo84 },  // Inst #3572 = VSHUFPSYrri
  { 3573,	8,	1,	0,	0,	"VSHUFPSrmi", 0|(1<<MCID::MayLoad), 0xb8c804106ULL, NULL, NULL, OperandInfo141 },  // Inst #3573 = VSHUFPSrmi
  { 3574,	4,	1,	0,	0,	"VSHUFPSrri", 0, 0xb8c804105ULL, NULL, NULL, OperandInfo83 },  // Inst #3574 = VSHUFPSrri
  { 3575,	6,	1,	0,	0,	"VSQRTPDYm", 0|(1<<MCID::MayLoad), 0x2a3000146ULL, NULL, NULL, OperandInfo238 },  // Inst #3575 = VSQRTPDYm
  { 3576,	6,	1,	0,	0,	"VSQRTPDYm_Int", 0|(1<<MCID::MayLoad), 0x2a3000146ULL, NULL, NULL, OperandInfo238 },  // Inst #3576 = VSQRTPDYm_Int
  { 3577,	2,	1,	0,	0,	"VSQRTPDYr", 0, 0x2a3000145ULL, NULL, NULL, OperandInfo242 },  // Inst #3577 = VSQRTPDYr
  { 3578,	2,	1,	0,	0,	"VSQRTPDYr_Int", 0, 0x2a3000145ULL, NULL, NULL, OperandInfo242 },  // Inst #3578 = VSQRTPDYr_Int
  { 3579,	6,	1,	0,	0,	"VSQRTPDm", 0|(1<<MCID::MayLoad), 0x2a3000146ULL, NULL, NULL, OperandInfo45 },  // Inst #3579 = VSQRTPDm
  { 3580,	6,	1,	0,	0,	"VSQRTPDm_Int", 0|(1<<MCID::MayLoad), 0x2a3000146ULL, NULL, NULL, OperandInfo45 },  // Inst #3580 = VSQRTPDm_Int
  { 3581,	2,	1,	0,	0,	"VSQRTPDr", 0, 0x2a3000145ULL, NULL, NULL, OperandInfo46 },  // Inst #3581 = VSQRTPDr
  { 3582,	2,	1,	0,	0,	"VSQRTPDr_Int", 0, 0x2a3000145ULL, NULL, NULL, OperandInfo46 },  // Inst #3582 = VSQRTPDr_Int
  { 3583,	6,	1,	0,	0,	"VSQRTPSYm", 0|(1<<MCID::MayLoad), 0x2a2800106ULL, NULL, NULL, OperandInfo238 },  // Inst #3583 = VSQRTPSYm
  { 3584,	6,	1,	0,	0,	"VSQRTPSYm_Int", 0|(1<<MCID::MayLoad), 0x2a2800106ULL, NULL, NULL, OperandInfo238 },  // Inst #3584 = VSQRTPSYm_Int
  { 3585,	2,	1,	0,	0,	"VSQRTPSYr", 0, 0x2a2800105ULL, NULL, NULL, OperandInfo242 },  // Inst #3585 = VSQRTPSYr
  { 3586,	2,	1,	0,	0,	"VSQRTPSYr_Int", 0, 0x2a2800105ULL, NULL, NULL, OperandInfo242 },  // Inst #3586 = VSQRTPSYr_Int
  { 3587,	6,	1,	0,	0,	"VSQRTPSm", 0|(1<<MCID::MayLoad), 0x2a2800106ULL, NULL, NULL, OperandInfo45 },  // Inst #3587 = VSQRTPSm
  { 3588,	6,	1,	0,	0,	"VSQRTPSm_Int", 0|(1<<MCID::MayLoad), 0x2a2800106ULL, NULL, NULL, OperandInfo45 },  // Inst #3588 = VSQRTPSm_Int
  { 3589,	2,	1,	0,	0,	"VSQRTPSr", 0, 0x2a2800105ULL, NULL, NULL, OperandInfo46 },  // Inst #3589 = VSQRTPSr
  { 3590,	2,	1,	0,	0,	"VSQRTPSr_Int", 0, 0x2a2800105ULL, NULL, NULL, OperandInfo46 },  // Inst #3590 = VSQRTPSr_Int
  { 3591,	7,	1,	0,	0,	"VSQRTSDm", 0|(1<<MCID::UnmodeledSideEffects), 0xaa2000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #3591 = VSQRTSDm
  { 3592,	6,	1,	0,	0,	"VSQRTSDm_Int", 0|(1<<MCID::MayLoad), 0xaa2000b06ULL, NULL, NULL, OperandInfo45 },  // Inst #3592 = VSQRTSDm_Int
  { 3593,	3,	1,	0,	0,	"VSQRTSDr", 0|(1<<MCID::UnmodeledSideEffects), 0xaa2000b05ULL, NULL, NULL, OperandInfo229 },  // Inst #3593 = VSQRTSDr
  { 3594,	2,	1,	0,	0,	"VSQRTSDr_Int", 0, 0xaa2000b05ULL, NULL, NULL, OperandInfo46 },  // Inst #3594 = VSQRTSDr_Int
  { 3595,	7,	1,	0,	0,	"VSQRTSSm", 0|(1<<MCID::UnmodeledSideEffects), 0xaa2000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #3595 = VSQRTSSm
  { 3596,	6,	1,	0,	0,	"VSQRTSSm_Int", 0|(1<<MCID::MayLoad), 0xaa2000c06ULL, NULL, NULL, OperandInfo45 },  // Inst #3596 = VSQRTSSm_Int
  { 3597,	3,	1,	0,	0,	"VSQRTSSr", 0|(1<<MCID::UnmodeledSideEffects), 0xaa2000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #3597 = VSQRTSSr
  { 3598,	2,	1,	0,	0,	"VSQRTSSr_Int", 0, 0xaa2000c05ULL, NULL, NULL, OperandInfo46 },  // Inst #3598 = VSQRTSSr_Int
  { 3599,	5,	0,	0,	0,	"VSTMXCSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x35c80011bULL, NULL, NULL, OperandInfo36 },  // Inst #3599 = VSTMXCSR
  { 3600,	7,	1,	0,	0,	"VSUBPDYrm", 0|(1<<MCID::MayLoad), 0xab9000146ULL, NULL, NULL, OperandInfo226 },  // Inst #3600 = VSUBPDYrm
  { 3601,	3,	1,	0,	0,	"VSUBPDYrr", 0, 0xab9000145ULL, NULL, NULL, OperandInfo227 },  // Inst #3601 = VSUBPDYrr
  { 3602,	7,	1,	0,	0,	"VSUBPDrm", 0|(1<<MCID::MayLoad), 0xab9000146ULL, NULL, NULL, OperandInfo142 },  // Inst #3602 = VSUBPDrm
  { 3603,	3,	1,	0,	0,	"VSUBPDrr", 0, 0xab9000145ULL, NULL, NULL, OperandInfo143 },  // Inst #3603 = VSUBPDrr
  { 3604,	7,	1,	0,	0,	"VSUBPSYrm", 0|(1<<MCID::MayLoad), 0xab8800106ULL, NULL, NULL, OperandInfo226 },  // Inst #3604 = VSUBPSYrm
  { 3605,	3,	1,	0,	0,	"VSUBPSYrr", 0, 0xab8800105ULL, NULL, NULL, OperandInfo227 },  // Inst #3605 = VSUBPSYrr
  { 3606,	7,	1,	0,	0,	"VSUBPSrm", 0|(1<<MCID::MayLoad), 0xab8800106ULL, NULL, NULL, OperandInfo142 },  // Inst #3606 = VSUBPSrm
  { 3607,	3,	1,	0,	0,	"VSUBPSrr", 0, 0xab8800105ULL, NULL, NULL, OperandInfo143 },  // Inst #3607 = VSUBPSrr
  { 3608,	7,	1,	0,	0,	"VSUBSDrm", 0|(1<<MCID::MayLoad), 0xab8000b06ULL, NULL, NULL, OperandInfo228 },  // Inst #3608 = VSUBSDrm
  { 3609,	7,	1,	0,	0,	"VSUBSDrm_Int", 0|(1<<MCID::MayLoad), 0xab8000b06ULL, NULL, NULL, OperandInfo142 },  // Inst #3609 = VSUBSDrm_Int
  { 3610,	3,	1,	0,	0,	"VSUBSDrr", 0, 0xab8000b05ULL, NULL, NULL, OperandInfo229 },  // Inst #3610 = VSUBSDrr
  { 3611,	3,	1,	0,	0,	"VSUBSDrr_Int", 0, 0xab8000b05ULL, NULL, NULL, OperandInfo143 },  // Inst #3611 = VSUBSDrr_Int
  { 3612,	7,	1,	0,	0,	"VSUBSSrm", 0|(1<<MCID::MayLoad), 0xab8000c06ULL, NULL, NULL, OperandInfo230 },  // Inst #3612 = VSUBSSrm
  { 3613,	7,	1,	0,	0,	"VSUBSSrm_Int", 0|(1<<MCID::MayLoad), 0xab8000c06ULL, NULL, NULL, OperandInfo142 },  // Inst #3613 = VSUBSSrm_Int
  { 3614,	3,	1,	0,	0,	"VSUBSSrr", 0, 0xab8000c05ULL, NULL, NULL, OperandInfo231 },  // Inst #3614 = VSUBSSrr
  { 3615,	3,	1,	0,	0,	"VSUBSSrr_Int", 0, 0xab8000c05ULL, NULL, NULL, OperandInfo143 },  // Inst #3615 = VSUBSSrr_Int
  { 3616,	6,	0,	0,	0,	"VTESTPDYrm", 0|(1<<MCID::MayLoad), 0x21f800d46ULL, NULL, ImplicitList1, OperandInfo238 },  // Inst #3616 = VTESTPDYrm
  { 3617,	2,	0,	0,	0,	"VTESTPDYrr", 0, 0x21f800d45ULL, NULL, ImplicitList1, OperandInfo242 },  // Inst #3617 = VTESTPDYrr
  { 3618,	6,	0,	0,	0,	"VTESTPDrm", 0|(1<<MCID::MayLoad), 0x21f800d46ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #3618 = VTESTPDrm
  { 3619,	2,	0,	0,	0,	"VTESTPDrr", 0, 0x21f800d45ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #3619 = VTESTPDrr
  { 3620,	6,	0,	0,	0,	"VTESTPSYrm", 0|(1<<MCID::MayLoad), 0x21d800d46ULL, NULL, ImplicitList1, OperandInfo238 },  // Inst #3620 = VTESTPSYrm
  { 3621,	2,	0,	0,	0,	"VTESTPSYrr", 0, 0x21d800d45ULL, NULL, ImplicitList1, OperandInfo242 },  // Inst #3621 = VTESTPSYrr
  { 3622,	6,	0,	0,	0,	"VTESTPSrm", 0|(1<<MCID::MayLoad), 0x21d800d46ULL, NULL, ImplicitList1, OperandInfo45 },  // Inst #3622 = VTESTPSrm
  { 3623,	2,	0,	0,	0,	"VTESTPSrr", 0, 0x21d800d45ULL, NULL, ImplicitList1, OperandInfo46 },  // Inst #3623 = VTESTPSrr
  { 3624,	6,	0,	0,	0,	"VUCOMISDrm", 0|(1<<MCID::MayLoad), 0x25d000046ULL, NULL, ImplicitList1, OperandInfo104 },  // Inst #3624 = VUCOMISDrm
  { 3625,	2,	0,	0,	0,	"VUCOMISDrr", 0, 0x25d000045ULL, NULL, ImplicitList1, OperandInfo126 },  // Inst #3625 = VUCOMISDrr
  { 3626,	6,	0,	0,	0,	"VUCOMISSrm", 0|(1<<MCID::MayLoad), 0x25c800006ULL, NULL, ImplicitList1, OperandInfo102 },  // Inst #3626 = VUCOMISSrm
  { 3627,	2,	0,	0,	0,	"VUCOMISSrr", 0, 0x25c800005ULL, NULL, ImplicitList1, OperandInfo127 },  // Inst #3627 = VUCOMISSrr
  { 3628,	7,	1,	0,	0,	"VUNPCKHPDYrm", 0|(1<<MCID::MayLoad), 0xa2b000046ULL, NULL, NULL, OperandInfo226 },  // Inst #3628 = VUNPCKHPDYrm
  { 3629,	3,	1,	0,	0,	"VUNPCKHPDYrr", 0, 0xa2b000045ULL, NULL, NULL, OperandInfo227 },  // Inst #3629 = VUNPCKHPDYrr
  { 3630,	7,	1,	0,	0,	"VUNPCKHPDrm", 0|(1<<MCID::MayLoad), 0xa2b000046ULL, NULL, NULL, OperandInfo142 },  // Inst #3630 = VUNPCKHPDrm
  { 3631,	3,	1,	0,	0,	"VUNPCKHPDrr", 0, 0xa2b000045ULL, NULL, NULL, OperandInfo143 },  // Inst #3631 = VUNPCKHPDrr
  { 3632,	7,	1,	0,	0,	"VUNPCKHPSYrm", 0|(1<<MCID::MayLoad), 0xa2a800006ULL, NULL, NULL, OperandInfo226 },  // Inst #3632 = VUNPCKHPSYrm
  { 3633,	3,	1,	0,	0,	"VUNPCKHPSYrr", 0, 0xa2a800005ULL, NULL, NULL, OperandInfo227 },  // Inst #3633 = VUNPCKHPSYrr
  { 3634,	7,	1,	0,	0,	"VUNPCKHPSrm", 0|(1<<MCID::MayLoad), 0xa2a800006ULL, NULL, NULL, OperandInfo142 },  // Inst #3634 = VUNPCKHPSrm
  { 3635,	3,	1,	0,	0,	"VUNPCKHPSrr", 0, 0xa2a800005ULL, NULL, NULL, OperandInfo143 },  // Inst #3635 = VUNPCKHPSrr
  { 3636,	7,	1,	0,	0,	"VUNPCKLPDYrm", 0|(1<<MCID::MayLoad), 0xa29000046ULL, NULL, NULL, OperandInfo226 },  // Inst #3636 = VUNPCKLPDYrm
  { 3637,	3,	1,	0,	0,	"VUNPCKLPDYrr", 0, 0xa29000045ULL, NULL, NULL, OperandInfo227 },  // Inst #3637 = VUNPCKLPDYrr
  { 3638,	7,	1,	0,	0,	"VUNPCKLPDrm", 0|(1<<MCID::MayLoad), 0xa29000046ULL, NULL, NULL, OperandInfo142 },  // Inst #3638 = VUNPCKLPDrm
  { 3639,	3,	1,	0,	0,	"VUNPCKLPDrr", 0, 0xa29000045ULL, NULL, NULL, OperandInfo143 },  // Inst #3639 = VUNPCKLPDrr
  { 3640,	7,	1,	0,	0,	"VUNPCKLPSYrm", 0|(1<<MCID::MayLoad), 0xa28800006ULL, NULL, NULL, OperandInfo226 },  // Inst #3640 = VUNPCKLPSYrm
  { 3641,	3,	1,	0,	0,	"VUNPCKLPSYrr", 0, 0xa28800005ULL, NULL, NULL, OperandInfo227 },  // Inst #3641 = VUNPCKLPSYrr
  { 3642,	7,	1,	0,	0,	"VUNPCKLPSrm", 0|(1<<MCID::MayLoad), 0xa28800006ULL, NULL, NULL, OperandInfo142 },  // Inst #3642 = VUNPCKLPSrm
  { 3643,	3,	1,	0,	0,	"VUNPCKLPSrr", 0, 0xa28800005ULL, NULL, NULL, OperandInfo143 },  // Inst #3643 = VUNPCKLPSrr
  { 3644,	7,	1,	0,	0,	"VXORPDYrm", 0|(1<<MCID::MayLoad), 0xaaf000046ULL, NULL, NULL, OperandInfo226 },  // Inst #3644 = VXORPDYrm
  { 3645,	3,	1,	0,	0,	"VXORPDYrr", 0|(1<<MCID::Commutable), 0xaaf000045ULL, NULL, NULL, OperandInfo227 },  // Inst #3645 = VXORPDYrr
  { 3646,	7,	1,	0,	0,	"VXORPDrm", 0|(1<<MCID::UnmodeledSideEffects), 0xaaf000046ULL, NULL, NULL, OperandInfo142 },  // Inst #3646 = VXORPDrm
  { 3647,	3,	1,	0,	0,	"VXORPDrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaaf000045ULL, NULL, NULL, OperandInfo143 },  // Inst #3647 = VXORPDrr
  { 3648,	7,	1,	0,	0,	"VXORPSYrm", 0|(1<<MCID::MayLoad), 0xaae800006ULL, NULL, NULL, OperandInfo226 },  // Inst #3648 = VXORPSYrm
  { 3649,	3,	1,	0,	0,	"VXORPSYrr", 0|(1<<MCID::Commutable), 0xaae800005ULL, NULL, NULL, OperandInfo227 },  // Inst #3649 = VXORPSYrr
  { 3650,	7,	1,	0,	0,	"VXORPSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xaae800006ULL, NULL, NULL, OperandInfo142 },  // Inst #3650 = VXORPSrm
  { 3651,	3,	1,	0,	0,	"VXORPSrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaae800005ULL, NULL, NULL, OperandInfo143 },  // Inst #3651 = VXORPSrr
  { 3652,	0,	0,	0,	0,	"VZEROALL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x22ee000001ULL, NULL, NULL, 0 },  // Inst #3652 = VZEROALL
  { 3653,	0,	0,	0,	0,	"VZEROUPPER", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ee000001ULL, NULL, NULL, 0 },  // Inst #3653 = VZEROUPPER
  { 3654,	1,	1,	0,	0,	"V_SET0PD", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaf000160ULL, NULL, NULL, OperandInfo56 },  // Inst #3654 = V_SET0PD
  { 3655,	1,	1,	0,	0,	"V_SET0PI", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x1df800160ULL, NULL, NULL, OperandInfo56 },  // Inst #3655 = V_SET0PI
  { 3656,	1,	1,	0,	0,	"V_SET0PS", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xae800120ULL, NULL, NULL, OperandInfo56 },  // Inst #3656 = V_SET0PS
  { 3657,	1,	1,	0,	0,	"V_SETALLONES", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xed800160ULL, NULL, NULL, OperandInfo56 },  // Inst #3657 = V_SETALLONES
  { 3658,	1,	0,	0,	0,	"W64ALLOCA", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0018001ULL, ImplicitList8, ImplicitList66, OperandInfo5 },  // Inst #3658 = W64ALLOCA
  { 3659,	0,	0,	0,	0,	"WAIT", 0|(1<<MCID::UnmodeledSideEffects), 0x136000001ULL, NULL, NULL, 0 },  // Inst #3659 = WAIT
  { 3660,	0,	0,	0,	0,	"WBINVD", 0|(1<<MCID::UnmodeledSideEffects), 0x12000101ULL, NULL, NULL, 0 },  // Inst #3660 = WBINVD
  { 3661,	5,	0,	0,	0,	"WINCALL64m", 0|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Variadic), 0x1fe00001aULL, ImplicitList8, ImplicitList62, OperandInfo36 },  // Inst #3661 = WINCALL64m
  { 3662,	1,	0,	0,	0,	"WINCALL64pcrel32", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0018001ULL, ImplicitList8, ImplicitList62, OperandInfo5 },  // Inst #3662 = WINCALL64pcrel32
  { 3663,	1,	0,	0,	0,	"WINCALL64r", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x1fe000012ULL, ImplicitList8, ImplicitList62, OperandInfo70 },  // Inst #3663 = WINCALL64r
  { 3664,	0,	0,	0,	0,	"WIN_ALLOCA", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList6, ImplicitList67, 0 },  // Inst #3664 = WIN_ALLOCA
  { 3665,	0,	0,	0,	0,	"WRMSR", 0|(1<<MCID::UnmodeledSideEffects), 0x60000101ULL, NULL, NULL, 0 },  // Inst #3665 = WRMSR
  { 3666,	6,	0,	0,	0,	"XADD16rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x182000144ULL, NULL, NULL, OperandInfo12 },  // Inst #3666 = XADD16rm
  { 3667,	2,	1,	0,	0,	"XADD16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x182000143ULL, NULL, NULL, OperandInfo50 },  // Inst #3667 = XADD16rr
  { 3668,	6,	0,	0,	0,	"XADD32rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x182000104ULL, NULL, NULL, OperandInfo16 },  // Inst #3668 = XADD32rm
  { 3669,	2,	1,	0,	0,	"XADD32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x182000103ULL, NULL, NULL, OperandInfo61 },  // Inst #3669 = XADD32rr
  { 3670,	6,	0,	0,	0,	"XADD64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x182002104ULL, NULL, NULL, OperandInfo21 },  // Inst #3670 = XADD64rm
  { 3671,	2,	1,	0,	0,	"XADD64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x182002103ULL, NULL, NULL, OperandInfo63 },  // Inst #3671 = XADD64rr
  { 3672,	6,	0,	0,	0,	"XADD8rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x180000104ULL, NULL, NULL, OperandInfo26 },  // Inst #3672 = XADD8rm
  { 3673,	2,	1,	0,	0,	"XADD8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x180000103ULL, NULL, NULL, OperandInfo91 },  // Inst #3673 = XADD8rr
  { 3674,	1,	0,	0,	0,	"XCHG16ar", 0|(1<<MCID::UnmodeledSideEffects), 0x120000042ULL, NULL, NULL, OperandInfo116 },  // Inst #3674 = XCHG16ar
  { 3675,	7,	1,	0,	0,	"XCHG16rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10e000046ULL, NULL, NULL, OperandInfo14 },  // Inst #3675 = XCHG16rm
  { 3676,	3,	1,	0,	0,	"XCHG16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x10e000045ULL, NULL, NULL, OperandInfo15 },  // Inst #3676 = XCHG16rr
  { 3677,	1,	0,	0,	0,	"XCHG32ar", 0|(1<<MCID::UnmodeledSideEffects), 0x120000002ULL, NULL, NULL, OperandInfo69 },  // Inst #3677 = XCHG32ar
  { 3678,	7,	1,	0,	0,	"XCHG32rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10e000006ULL, NULL, NULL, OperandInfo18 },  // Inst #3678 = XCHG32rm
  { 3679,	3,	1,	0,	0,	"XCHG32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x10e000005ULL, NULL, NULL, OperandInfo19 },  // Inst #3679 = XCHG32rr
  { 3680,	1,	0,	0,	0,	"XCHG64ar", 0|(1<<MCID::UnmodeledSideEffects), 0x120002002ULL, NULL, NULL, OperandInfo70 },  // Inst #3680 = XCHG64ar
  { 3681,	7,	1,	0,	0,	"XCHG64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10e002006ULL, NULL, NULL, OperandInfo24 },  // Inst #3681 = XCHG64rm
  { 3682,	3,	1,	0,	0,	"XCHG64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x10e002005ULL, NULL, NULL, OperandInfo25 },  // Inst #3682 = XCHG64rr
  { 3683,	7,	1,	0,	0,	"XCHG8rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10c000006ULL, NULL, NULL, OperandInfo28 },  // Inst #3683 = XCHG8rm
  { 3684,	3,	1,	0,	0,	"XCHG8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x10c000005ULL, NULL, NULL, OperandInfo29 },  // Inst #3684 = XCHG8rr
  { 3685,	1,	0,	0,	0,	"XCH_F", 0|(1<<MCID::UnmodeledSideEffects), 0x190000402ULL, NULL, NULL, OperandInfo37 },  // Inst #3685 = XCH_F
  { 3686,	0,	0,	0,	0,	"XCRYPTCBC", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0001001ULL, ImplicitList68, ImplicitList69, 0 },  // Inst #3686 = XCRYPTCBC
  { 3687,	0,	0,	0,	0,	"XCRYPTCFB", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0001001ULL, ImplicitList68, ImplicitList69, 0 },  // Inst #3687 = XCRYPTCFB
  { 3688,	0,	0,	0,	0,	"XCRYPTCTR", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0001001ULL, ImplicitList68, ImplicitList69, 0 },  // Inst #3688 = XCRYPTCTR
  { 3689,	0,	0,	0,	0,	"XCRYPTECB", 0|(1<<MCID::UnmodeledSideEffects), 0x190001001ULL, ImplicitList68, ImplicitList69, 0 },  // Inst #3689 = XCRYPTECB
  { 3690,	0,	0,	0,	0,	"XCRYPTOFB", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0001001ULL, ImplicitList68, ImplicitList69, 0 },  // Inst #3690 = XCRYPTOFB
  { 3691,	0,	0,	0,	0,	"XGETBV", 0|(1<<MCID::UnmodeledSideEffects), 0x200012dULL, ImplicitList26, ImplicitList70, 0 },  // Inst #3691 = XGETBV
  { 3692,	0,	0,	0,	0,	"XLAT", 0|(1<<MCID::UnmodeledSideEffects), 0x1ae000001ULL, NULL, NULL, 0 },  // Inst #3692 = XLAT
  { 3693,	1,	0,	0,	0,	"XOR16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x6a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #3693 = XOR16i16
  { 3694,	6,	0,	0,	0,	"XOR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #3694 = XOR16mi
  { 3695,	6,	0,	0,	0,	"XOR16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #3695 = XOR16mi8
  { 3696,	6,	0,	0,	0,	"XOR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x62000044ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #3696 = XOR16mr
  { 3697,	3,	1,	0,	0,	"XOR16ri", 0, 0x10200c056ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #3697 = XOR16ri
  { 3698,	3,	1,	0,	0,	"XOR16ri8", 0, 0x106004056ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #3698 = XOR16ri8
  { 3699,	7,	1,	0,	0,	"XOR16rm", 0|(1<<MCID::MayLoad), 0x66000046ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #3699 = XOR16rm
  { 3700,	3,	1,	0,	0,	"XOR16rr", 0|(1<<MCID::Commutable), 0x62000043ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3700 = XOR16rr
  { 3701,	3,	1,	0,	0,	"XOR16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x66000045ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3701 = XOR16rr_REV
  { 3702,	1,	0,	0,	0,	"XOR32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x6a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #3702 = XOR32i32
  { 3703,	6,	0,	0,	0,	"XOR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #3703 = XOR32mi
  { 3704,	6,	0,	0,	0,	"XOR32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #3704 = XOR32mi8
  { 3705,	6,	0,	0,	0,	"XOR32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x62000004ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #3705 = XOR32mr
  { 3706,	3,	1,	0,	0,	"XOR32ri", 0, 0x102014016ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #3706 = XOR32ri
  { 3707,	3,	1,	0,	0,	"XOR32ri8", 0, 0x106004016ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #3707 = XOR32ri8
  { 3708,	7,	1,	0,	0,	"XOR32rm", 0|(1<<MCID::MayLoad), 0x66000006ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #3708 = XOR32rm
  { 3709,	3,	1,	0,	0,	"XOR32rr", 0|(1<<MCID::Commutable), 0x62000003ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #3709 = XOR32rr
  { 3710,	3,	1,	0,	0,	"XOR32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x66000005ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #3710 = XOR32rr_REV
  { 3711,	1,	0,	0,	0,	"XOR64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x6a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #3711 = XOR64i32
  { 3712,	6,	0,	0,	0,	"XOR64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #3712 = XOR64mi32
  { 3713,	6,	0,	0,	0,	"XOR64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601eULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #3713 = XOR64mi8
  { 3714,	6,	0,	0,	0,	"XOR64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x62002004ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #3714 = XOR64mr
  { 3715,	3,	1,	0,	0,	"XOR64ri32", 0, 0x102016016ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #3715 = XOR64ri32
  { 3716,	3,	1,	0,	0,	"XOR64ri8", 0, 0x106006016ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #3716 = XOR64ri8
  { 3717,	7,	1,	0,	0,	"XOR64rm", 0|(1<<MCID::MayLoad), 0x66002006ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #3717 = XOR64rm
  { 3718,	3,	1,	0,	0,	"XOR64rr", 0|(1<<MCID::Commutable), 0x62002003ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #3718 = XOR64rr
  { 3719,	3,	1,	0,	0,	"XOR64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x66002005ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #3719 = XOR64rr_REV
  { 3720,	1,	0,	0,	0,	"XOR8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x68004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #3720 = XOR8i8
  { 3721,	6,	0,	0,	0,	"XOR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401eULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #3721 = XOR8mi
  { 3722,	6,	0,	0,	0,	"XOR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x60000004ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #3722 = XOR8mr
  { 3723,	3,	1,	0,	0,	"XOR8ri", 0, 0x100004016ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #3723 = XOR8ri
  { 3724,	7,	1,	0,	0,	"XOR8rm", 0|(1<<MCID::MayLoad), 0x64000006ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #3724 = XOR8rm
  { 3725,	3,	1,	0,	0,	"XOR8rr", 0|(1<<MCID::Commutable), 0x60000003ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #3725 = XOR8rr
  { 3726,	3,	1,	0,	0,	"XOR8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x64000005ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #3726 = XOR8rr_REV
  { 3727,	7,	1,	0,	0,	"XORPDrm", 0|(1<<MCID::MayLoad), 0xaf000146ULL, NULL, NULL, OperandInfo30 },  // Inst #3727 = XORPDrm
  { 3728,	3,	1,	0,	0,	"XORPDrr", 0|(1<<MCID::Commutable), 0xaf000145ULL, NULL, NULL, OperandInfo31 },  // Inst #3728 = XORPDrr
  { 3729,	7,	1,	0,	0,	"XORPSrm", 0|(1<<MCID::MayLoad), 0xae800106ULL, NULL, NULL, OperandInfo30 },  // Inst #3729 = XORPSrm
  { 3730,	3,	1,	0,	0,	"XORPSrr", 0|(1<<MCID::Commutable), 0xae800105ULL, NULL, NULL, OperandInfo31 },  // Inst #3730 = XORPSrr
  { 3731,	0,	0,	0,	0,	"XSETBV", 0|(1<<MCID::UnmodeledSideEffects), 0x200012eULL, ImplicitList71, NULL, 0 },  // Inst #3731 = XSETBV
  { 3732,	0,	0,	0,	0,	"XSHA1", 0|(1<<MCID::UnmodeledSideEffects), 0x190000f01ULL, ImplicitList72, ImplicitList72, 0 },  // Inst #3732 = XSHA1
  { 3733,	0,	0,	0,	0,	"XSHA256", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000f01ULL, ImplicitList72, ImplicitList72, 0 },  // Inst #3733 = XSHA256
  { 3734,	0,	0,	0,	0,	"XSTORE", 0|(1<<MCID::UnmodeledSideEffects), 0x180001001ULL, ImplicitList73, ImplicitList74, 0 },  // Inst #3734 = XSTORE
};

static inline void InitX86MCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(X86Insts, 3735);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct X86GenInstrInfo : public TargetInstrInfoImpl {
  explicit X86GenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern MCInstrDesc X86Insts[];
X86GenInstrInfo::X86GenInstrInfo(int SO, int DO)
  : TargetInstrInfoImpl(SO, DO) {
  InitMCInstrInfo(X86Insts, 3735);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

