module top_module (
    input clk,
    input w, R, E, L,
    output Q
);
    wire q,z;
    assign z=(~E&Q)|(E&w);
    assign q=(~L&z)|(L&R);
    always@(posedge clk)
        begin
            Q<=q;
        end
    
endmodule
