// Seed: 1039946843
module module_0 (
    input reg id_1
    , id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    input reg id_6,
    output logic id_7,
    output id_8,
    input id_9,
    output logic id_10,
    output id_11,
    input logic id_12,
    input id_13,
    input logic id_14,
    output logic id_15
);
  always @(posedge id_5) id_1 <= !id_3;
  logic id_16, id_17, id_18;
  assign id_18 = 1 ? 1'b0 : 1;
  always @(posedge 1) begin
    id_6 <= id_13 !== 1'b0;
  end
endmodule
