// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_96 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_9_val,
        x_11_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_328_p2;
reg   [0:0] icmp_ln86_reg_1316;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter3_reg;
wire   [0:0] icmp_ln86_89_fu_334_p2;
reg   [0:0] icmp_ln86_89_reg_1327;
wire   [0:0] icmp_ln86_90_fu_340_p2;
reg   [0:0] icmp_ln86_90_reg_1332;
reg   [0:0] icmp_ln86_90_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_90_reg_1332_pp0_iter2_reg;
wire   [0:0] icmp_ln86_91_fu_346_p2;
reg   [0:0] icmp_ln86_91_reg_1338;
wire   [0:0] icmp_ln86_92_fu_352_p2;
reg   [0:0] icmp_ln86_92_reg_1344;
reg   [0:0] icmp_ln86_92_reg_1344_pp0_iter1_reg;
wire   [0:0] icmp_ln86_93_fu_358_p2;
reg   [0:0] icmp_ln86_93_reg_1350;
reg   [0:0] icmp_ln86_93_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_93_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_93_reg_1350_pp0_iter3_reg;
wire   [0:0] icmp_ln86_94_fu_364_p2;
reg   [0:0] icmp_ln86_94_reg_1356;
reg   [0:0] icmp_ln86_94_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_94_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_94_reg_1356_pp0_iter3_reg;
wire   [0:0] icmp_ln86_95_fu_370_p2;
reg   [0:0] icmp_ln86_95_reg_1362;
wire   [0:0] icmp_ln86_96_fu_376_p2;
reg   [0:0] icmp_ln86_96_reg_1368;
reg   [0:0] icmp_ln86_96_reg_1368_pp0_iter1_reg;
wire   [0:0] icmp_ln86_97_fu_382_p2;
reg   [0:0] icmp_ln86_97_reg_1374;
reg   [0:0] icmp_ln86_97_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_97_reg_1374_pp0_iter2_reg;
wire   [0:0] icmp_ln86_98_fu_388_p2;
reg   [0:0] icmp_ln86_98_reg_1380;
reg   [0:0] icmp_ln86_98_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_98_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_98_reg_1380_pp0_iter3_reg;
wire   [0:0] icmp_ln86_99_fu_394_p2;
reg   [0:0] icmp_ln86_99_reg_1386;
reg   [0:0] icmp_ln86_99_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_99_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_99_reg_1386_pp0_iter3_reg;
wire   [0:0] icmp_ln86_100_fu_400_p2;
reg   [0:0] icmp_ln86_100_reg_1392;
reg   [0:0] icmp_ln86_100_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_100_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_100_reg_1392_pp0_iter3_reg;
reg   [0:0] icmp_ln86_100_reg_1392_pp0_iter4_reg;
wire   [0:0] icmp_ln86_101_fu_406_p2;
reg   [0:0] icmp_ln86_101_reg_1398;
reg   [0:0] icmp_ln86_101_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_101_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_101_reg_1398_pp0_iter3_reg;
reg   [0:0] icmp_ln86_101_reg_1398_pp0_iter4_reg;
reg   [0:0] icmp_ln86_101_reg_1398_pp0_iter5_reg;
wire   [0:0] icmp_ln86_102_fu_412_p2;
reg   [0:0] icmp_ln86_102_reg_1404;
reg   [0:0] icmp_ln86_102_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_102_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_102_reg_1404_pp0_iter3_reg;
reg   [0:0] icmp_ln86_102_reg_1404_pp0_iter4_reg;
reg   [0:0] icmp_ln86_102_reg_1404_pp0_iter5_reg;
reg   [0:0] icmp_ln86_102_reg_1404_pp0_iter6_reg;
wire   [0:0] icmp_ln86_103_fu_418_p2;
reg   [0:0] icmp_ln86_103_reg_1410;
reg   [0:0] icmp_ln86_103_reg_1410_pp0_iter1_reg;
wire   [0:0] icmp_ln86_104_fu_424_p2;
reg   [0:0] icmp_ln86_104_reg_1415;
wire   [0:0] icmp_ln86_105_fu_430_p2;
reg   [0:0] icmp_ln86_105_reg_1420;
reg   [0:0] icmp_ln86_105_reg_1420_pp0_iter1_reg;
wire   [0:0] icmp_ln86_106_fu_436_p2;
reg   [0:0] icmp_ln86_106_reg_1425;
reg   [0:0] icmp_ln86_106_reg_1425_pp0_iter1_reg;
wire   [0:0] icmp_ln86_107_fu_442_p2;
reg   [0:0] icmp_ln86_107_reg_1430;
reg   [0:0] icmp_ln86_107_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_107_reg_1430_pp0_iter2_reg;
wire   [0:0] icmp_ln86_108_fu_448_p2;
reg   [0:0] icmp_ln86_108_reg_1435;
reg   [0:0] icmp_ln86_108_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_108_reg_1435_pp0_iter2_reg;
wire   [0:0] icmp_ln86_109_fu_454_p2;
reg   [0:0] icmp_ln86_109_reg_1440;
reg   [0:0] icmp_ln86_109_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_109_reg_1440_pp0_iter2_reg;
wire   [0:0] icmp_ln86_110_fu_460_p2;
reg   [0:0] icmp_ln86_110_reg_1445;
reg   [0:0] icmp_ln86_110_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_110_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_110_reg_1445_pp0_iter3_reg;
wire   [0:0] icmp_ln86_111_fu_466_p2;
reg   [0:0] icmp_ln86_111_reg_1450;
reg   [0:0] icmp_ln86_111_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_111_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_111_reg_1450_pp0_iter3_reg;
wire   [0:0] icmp_ln86_112_fu_472_p2;
reg   [0:0] icmp_ln86_112_reg_1455;
reg   [0:0] icmp_ln86_112_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_112_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_112_reg_1455_pp0_iter3_reg;
wire   [0:0] icmp_ln86_113_fu_478_p2;
reg   [0:0] icmp_ln86_113_reg_1460;
reg   [0:0] icmp_ln86_113_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_113_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_113_reg_1460_pp0_iter3_reg;
reg   [0:0] icmp_ln86_113_reg_1460_pp0_iter4_reg;
wire   [0:0] icmp_ln86_114_fu_484_p2;
reg   [0:0] icmp_ln86_114_reg_1465;
reg   [0:0] icmp_ln86_114_reg_1465_pp0_iter1_reg;
reg   [0:0] icmp_ln86_114_reg_1465_pp0_iter2_reg;
reg   [0:0] icmp_ln86_114_reg_1465_pp0_iter3_reg;
reg   [0:0] icmp_ln86_114_reg_1465_pp0_iter4_reg;
wire   [0:0] icmp_ln86_115_fu_490_p2;
reg   [0:0] icmp_ln86_115_reg_1470;
reg   [0:0] icmp_ln86_115_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_115_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_115_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_115_reg_1470_pp0_iter4_reg;
wire   [0:0] icmp_ln86_116_fu_496_p2;
reg   [0:0] icmp_ln86_116_reg_1475;
reg   [0:0] icmp_ln86_116_reg_1475_pp0_iter1_reg;
reg   [0:0] icmp_ln86_116_reg_1475_pp0_iter2_reg;
reg   [0:0] icmp_ln86_116_reg_1475_pp0_iter3_reg;
reg   [0:0] icmp_ln86_116_reg_1475_pp0_iter4_reg;
reg   [0:0] icmp_ln86_116_reg_1475_pp0_iter5_reg;
wire   [0:0] icmp_ln86_117_fu_502_p2;
reg   [0:0] icmp_ln86_117_reg_1480;
reg   [0:0] icmp_ln86_117_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_117_reg_1480_pp0_iter2_reg;
reg   [0:0] icmp_ln86_117_reg_1480_pp0_iter3_reg;
reg   [0:0] icmp_ln86_117_reg_1480_pp0_iter4_reg;
reg   [0:0] icmp_ln86_117_reg_1480_pp0_iter5_reg;
wire   [0:0] icmp_ln86_118_fu_508_p2;
reg   [0:0] icmp_ln86_118_reg_1485;
reg   [0:0] icmp_ln86_118_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_118_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_118_reg_1485_pp0_iter3_reg;
reg   [0:0] icmp_ln86_118_reg_1485_pp0_iter4_reg;
reg   [0:0] icmp_ln86_118_reg_1485_pp0_iter5_reg;
reg   [0:0] icmp_ln86_118_reg_1485_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_514_p2;
reg   [0:0] and_ln102_reg_1490;
reg   [0:0] and_ln102_reg_1490_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1490_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_525_p2;
reg   [0:0] and_ln104_reg_1500;
wire   [0:0] and_ln102_111_fu_530_p2;
reg   [0:0] and_ln102_111_reg_1506;
wire   [0:0] and_ln104_18_fu_539_p2;
reg   [0:0] and_ln104_18_reg_1513;
wire   [0:0] and_ln102_115_fu_544_p2;
reg   [0:0] and_ln102_115_reg_1518;
wire   [0:0] and_ln102_116_fu_554_p2;
reg   [0:0] and_ln102_116_reg_1524;
wire   [0:0] or_ln117_fu_570_p2;
reg   [0:0] or_ln117_reg_1530;
wire   [0:0] xor_ln104_fu_576_p2;
reg   [0:0] xor_ln104_reg_1535;
wire   [0:0] and_ln102_112_fu_581_p2;
reg   [0:0] and_ln102_112_reg_1541;
wire   [0:0] and_ln104_19_fu_590_p2;
reg   [0:0] and_ln104_19_reg_1547;
reg   [0:0] and_ln104_19_reg_1547_pp0_iter3_reg;
wire   [0:0] and_ln102_117_fu_600_p2;
reg   [0:0] and_ln102_117_reg_1553;
wire   [3:0] select_ln117_92_fu_701_p3;
reg   [3:0] select_ln117_92_reg_1558;
wire   [0:0] or_ln117_84_fu_708_p2;
reg   [0:0] or_ln117_84_reg_1563;
wire   [0:0] and_ln102_110_fu_713_p2;
reg   [0:0] and_ln102_110_reg_1569;
wire   [0:0] and_ln104_17_fu_722_p2;
reg   [0:0] and_ln104_17_reg_1575;
wire   [0:0] and_ln102_113_fu_727_p2;
reg   [0:0] and_ln102_113_reg_1581;
wire   [0:0] and_ln102_119_fu_741_p2;
reg   [0:0] and_ln102_119_reg_1587;
wire   [0:0] or_ln117_88_fu_815_p2;
reg   [0:0] or_ln117_88_reg_1593;
wire   [3:0] select_ln117_98_fu_829_p3;
reg   [3:0] select_ln117_98_reg_1598;
wire   [0:0] and_ln104_20_fu_842_p2;
reg   [0:0] and_ln104_20_reg_1603;
wire   [0:0] and_ln102_114_fu_847_p2;
reg   [0:0] and_ln102_114_reg_1608;
reg   [0:0] and_ln102_114_reg_1608_pp0_iter5_reg;
wire   [0:0] and_ln104_21_fu_856_p2;
reg   [0:0] and_ln104_21_reg_1615;
reg   [0:0] and_ln104_21_reg_1615_pp0_iter5_reg;
reg   [0:0] and_ln104_21_reg_1615_pp0_iter6_reg;
wire   [0:0] and_ln102_120_fu_871_p2;
reg   [0:0] and_ln102_120_reg_1621;
wire   [0:0] or_ln117_93_fu_954_p2;
reg   [0:0] or_ln117_93_reg_1626;
wire   [4:0] select_ln117_104_fu_966_p3;
reg   [4:0] select_ln117_104_reg_1631;
wire   [0:0] or_ln117_95_fu_974_p2;
reg   [0:0] or_ln117_95_reg_1636;
wire   [0:0] or_ln117_97_fu_980_p2;
reg   [0:0] or_ln117_97_reg_1642;
reg   [0:0] or_ln117_97_reg_1642_pp0_iter5_reg;
wire   [0:0] or_ln117_99_fu_1056_p2;
reg   [0:0] or_ln117_99_reg_1650;
wire   [4:0] select_ln117_110_fu_1069_p3;
reg   [4:0] select_ln117_110_reg_1655;
wire   [0:0] or_ln117_103_fu_1131_p2;
reg   [0:0] or_ln117_103_reg_1660;
wire   [4:0] select_ln117_114_fu_1145_p3;
reg   [4:0] select_ln117_114_reg_1665;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_43_fu_520_p2;
wire   [0:0] xor_ln104_45_fu_534_p2;
wire   [0:0] xor_ln104_49_fu_549_p2;
wire   [0:0] and_ln102_124_fu_559_p2;
wire   [0:0] and_ln102_125_fu_564_p2;
wire   [0:0] xor_ln104_46_fu_585_p2;
wire   [0:0] xor_ln104_50_fu_595_p2;
wire   [0:0] and_ln102_127_fu_613_p2;
wire   [0:0] and_ln102_123_fu_605_p2;
wire   [0:0] xor_ln117_fu_623_p2;
wire   [1:0] zext_ln117_fu_629_p1;
wire   [1:0] select_ln117_fu_633_p3;
wire   [1:0] select_ln117_87_fu_640_p3;
wire   [0:0] and_ln102_126_fu_609_p2;
wire   [2:0] zext_ln117_10_fu_647_p1;
wire   [0:0] or_ln117_80_fu_651_p2;
wire   [2:0] select_ln117_88_fu_656_p3;
wire   [0:0] or_ln117_81_fu_663_p2;
wire   [0:0] and_ln102_128_fu_618_p2;
wire   [2:0] select_ln117_89_fu_667_p3;
wire   [0:0] or_ln117_82_fu_675_p2;
wire   [2:0] select_ln117_90_fu_681_p3;
wire   [2:0] select_ln117_91_fu_689_p3;
wire   [3:0] zext_ln117_11_fu_697_p1;
wire   [0:0] xor_ln104_44_fu_717_p2;
wire   [0:0] xor_ln104_51_fu_732_p2;
wire   [0:0] and_ln102_130_fu_750_p2;
wire   [0:0] and_ln102_118_fu_737_p2;
wire   [0:0] and_ln102_129_fu_746_p2;
wire   [0:0] or_ln117_83_fu_765_p2;
wire   [0:0] and_ln102_131_fu_755_p2;
wire   [3:0] select_ln117_93_fu_770_p3;
wire   [0:0] or_ln117_85_fu_777_p2;
wire   [3:0] select_ln117_94_fu_782_p3;
wire   [0:0] or_ln117_86_fu_789_p2;
wire   [0:0] and_ln102_132_fu_760_p2;
wire   [3:0] select_ln117_95_fu_793_p3;
wire   [0:0] or_ln117_87_fu_801_p2;
wire   [3:0] select_ln117_96_fu_807_p3;
wire   [3:0] select_ln117_97_fu_821_p3;
wire   [0:0] xor_ln104_47_fu_837_p2;
wire   [0:0] xor_ln104_48_fu_851_p2;
wire   [0:0] xor_ln104_52_fu_861_p2;
wire   [0:0] and_ln102_133_fu_876_p2;
wire   [0:0] xor_ln104_53_fu_866_p2;
wire   [0:0] and_ln102_136_fu_890_p2;
wire   [0:0] and_ln102_134_fu_881_p2;
wire   [0:0] or_ln117_89_fu_900_p2;
wire   [3:0] select_ln117_99_fu_905_p3;
wire   [0:0] and_ln102_135_fu_886_p2;
wire   [4:0] zext_ln117_12_fu_912_p1;
wire   [0:0] or_ln117_90_fu_916_p2;
wire   [4:0] select_ln117_100_fu_921_p3;
wire   [0:0] or_ln117_91_fu_928_p2;
wire   [0:0] and_ln102_137_fu_895_p2;
wire   [4:0] select_ln117_101_fu_932_p3;
wire   [0:0] or_ln117_92_fu_940_p2;
wire   [4:0] select_ln117_102_fu_946_p3;
wire   [4:0] select_ln117_103_fu_958_p3;
wire   [0:0] xor_ln104_54_fu_984_p2;
wire   [0:0] and_ln102_139_fu_997_p2;
wire   [0:0] and_ln102_121_fu_989_p2;
wire   [0:0] and_ln102_138_fu_993_p2;
wire   [0:0] or_ln117_94_fu_1012_p2;
wire   [0:0] and_ln102_140_fu_1002_p2;
wire   [4:0] select_ln117_105_fu_1017_p3;
wire   [0:0] or_ln117_96_fu_1024_p2;
wire   [4:0] select_ln117_106_fu_1029_p3;
wire   [0:0] and_ln102_141_fu_1007_p2;
wire   [4:0] select_ln117_107_fu_1036_p3;
wire   [0:0] or_ln117_98_fu_1044_p2;
wire   [4:0] select_ln117_108_fu_1049_p3;
wire   [4:0] select_ln117_109_fu_1061_p3;
wire   [0:0] xor_ln104_55_fu_1077_p2;
wire   [0:0] and_ln102_142_fu_1086_p2;
wire   [0:0] and_ln102_122_fu_1082_p2;
wire   [0:0] and_ln102_143_fu_1091_p2;
wire   [0:0] or_ln117_100_fu_1101_p2;
wire   [0:0] or_ln117_101_fu_1106_p2;
wire   [0:0] and_ln102_144_fu_1096_p2;
wire   [4:0] select_ln117_111_fu_1110_p3;
wire   [0:0] or_ln117_102_fu_1117_p2;
wire   [4:0] select_ln117_112_fu_1123_p3;
wire   [4:0] select_ln117_113_fu_1137_p3;
wire   [0:0] xor_ln104_56_fu_1153_p2;
wire   [0:0] and_ln102_145_fu_1158_p2;
wire   [0:0] and_ln102_146_fu_1163_p2;
wire   [0:0] or_ln117_104_fu_1168_p2;
wire   [10:0] agg_result_fu_1180_p65;
wire   [4:0] agg_result_fu_1180_p66;
wire   [10:0] agg_result_fu_1180_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1180_p1;
wire   [4:0] agg_result_fu_1180_p3;
wire   [4:0] agg_result_fu_1180_p5;
wire   [4:0] agg_result_fu_1180_p7;
wire   [4:0] agg_result_fu_1180_p9;
wire   [4:0] agg_result_fu_1180_p11;
wire   [4:0] agg_result_fu_1180_p13;
wire   [4:0] agg_result_fu_1180_p15;
wire   [4:0] agg_result_fu_1180_p17;
wire   [4:0] agg_result_fu_1180_p19;
wire   [4:0] agg_result_fu_1180_p21;
wire   [4:0] agg_result_fu_1180_p23;
wire   [4:0] agg_result_fu_1180_p25;
wire   [4:0] agg_result_fu_1180_p27;
wire   [4:0] agg_result_fu_1180_p29;
wire   [4:0] agg_result_fu_1180_p31;
wire  signed [4:0] agg_result_fu_1180_p33;
wire  signed [4:0] agg_result_fu_1180_p35;
wire  signed [4:0] agg_result_fu_1180_p37;
wire  signed [4:0] agg_result_fu_1180_p39;
wire  signed [4:0] agg_result_fu_1180_p41;
wire  signed [4:0] agg_result_fu_1180_p43;
wire  signed [4:0] agg_result_fu_1180_p45;
wire  signed [4:0] agg_result_fu_1180_p47;
wire  signed [4:0] agg_result_fu_1180_p49;
wire  signed [4:0] agg_result_fu_1180_p51;
wire  signed [4:0] agg_result_fu_1180_p53;
wire  signed [4:0] agg_result_fu_1180_p55;
wire  signed [4:0] agg_result_fu_1180_p57;
wire  signed [4:0] agg_result_fu_1180_p59;
wire  signed [4:0] agg_result_fu_1180_p61;
wire  signed [4:0] agg_result_fu_1180_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_11_1_1_x30 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x30_U1590(
    .din0(11'd535),
    .din1(11'd164),
    .din2(11'd1948),
    .din3(11'd129),
    .din4(11'd299),
    .din5(11'd31),
    .din6(11'd1777),
    .din7(11'd38),
    .din8(11'd123),
    .din9(11'd1942),
    .din10(11'd143),
    .din11(11'd1962),
    .din12(11'd73),
    .din13(11'd313),
    .din14(11'd342),
    .din15(11'd2013),
    .din16(11'd312),
    .din17(11'd11),
    .din18(11'd37),
    .din19(11'd2047),
    .din20(11'd2007),
    .din21(11'd1809),
    .din22(11'd1519),
    .din23(11'd5),
    .din24(11'd1695),
    .din25(11'd299),
    .din26(11'd318),
    .din27(11'd1877),
    .din28(11'd1867),
    .din29(11'd247),
    .din30(11'd1945),
    .din31(11'd106),
    .def(agg_result_fu_1180_p65),
    .sel(agg_result_fu_1180_p66),
    .dout(agg_result_fu_1180_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_110_reg_1569 <= and_ln102_110_fu_713_p2;
        and_ln102_111_reg_1506 <= and_ln102_111_fu_530_p2;
        and_ln102_112_reg_1541 <= and_ln102_112_fu_581_p2;
        and_ln102_113_reg_1581 <= and_ln102_113_fu_727_p2;
        and_ln102_114_reg_1608 <= and_ln102_114_fu_847_p2;
        and_ln102_114_reg_1608_pp0_iter5_reg <= and_ln102_114_reg_1608;
        and_ln102_115_reg_1518 <= and_ln102_115_fu_544_p2;
        and_ln102_116_reg_1524 <= and_ln102_116_fu_554_p2;
        and_ln102_117_reg_1553 <= and_ln102_117_fu_600_p2;
        and_ln102_119_reg_1587 <= and_ln102_119_fu_741_p2;
        and_ln102_120_reg_1621 <= and_ln102_120_fu_871_p2;
        and_ln102_reg_1490 <= and_ln102_fu_514_p2;
        and_ln102_reg_1490_pp0_iter1_reg <= and_ln102_reg_1490;
        and_ln102_reg_1490_pp0_iter2_reg <= and_ln102_reg_1490_pp0_iter1_reg;
        and_ln104_17_reg_1575 <= and_ln104_17_fu_722_p2;
        and_ln104_18_reg_1513 <= and_ln104_18_fu_539_p2;
        and_ln104_19_reg_1547 <= and_ln104_19_fu_590_p2;
        and_ln104_19_reg_1547_pp0_iter3_reg <= and_ln104_19_reg_1547;
        and_ln104_20_reg_1603 <= and_ln104_20_fu_842_p2;
        and_ln104_21_reg_1615 <= and_ln104_21_fu_856_p2;
        and_ln104_21_reg_1615_pp0_iter5_reg <= and_ln104_21_reg_1615;
        and_ln104_21_reg_1615_pp0_iter6_reg <= and_ln104_21_reg_1615_pp0_iter5_reg;
        and_ln104_reg_1500 <= and_ln104_fu_525_p2;
        icmp_ln86_100_reg_1392 <= icmp_ln86_100_fu_400_p2;
        icmp_ln86_100_reg_1392_pp0_iter1_reg <= icmp_ln86_100_reg_1392;
        icmp_ln86_100_reg_1392_pp0_iter2_reg <= icmp_ln86_100_reg_1392_pp0_iter1_reg;
        icmp_ln86_100_reg_1392_pp0_iter3_reg <= icmp_ln86_100_reg_1392_pp0_iter2_reg;
        icmp_ln86_100_reg_1392_pp0_iter4_reg <= icmp_ln86_100_reg_1392_pp0_iter3_reg;
        icmp_ln86_101_reg_1398 <= icmp_ln86_101_fu_406_p2;
        icmp_ln86_101_reg_1398_pp0_iter1_reg <= icmp_ln86_101_reg_1398;
        icmp_ln86_101_reg_1398_pp0_iter2_reg <= icmp_ln86_101_reg_1398_pp0_iter1_reg;
        icmp_ln86_101_reg_1398_pp0_iter3_reg <= icmp_ln86_101_reg_1398_pp0_iter2_reg;
        icmp_ln86_101_reg_1398_pp0_iter4_reg <= icmp_ln86_101_reg_1398_pp0_iter3_reg;
        icmp_ln86_101_reg_1398_pp0_iter5_reg <= icmp_ln86_101_reg_1398_pp0_iter4_reg;
        icmp_ln86_102_reg_1404 <= icmp_ln86_102_fu_412_p2;
        icmp_ln86_102_reg_1404_pp0_iter1_reg <= icmp_ln86_102_reg_1404;
        icmp_ln86_102_reg_1404_pp0_iter2_reg <= icmp_ln86_102_reg_1404_pp0_iter1_reg;
        icmp_ln86_102_reg_1404_pp0_iter3_reg <= icmp_ln86_102_reg_1404_pp0_iter2_reg;
        icmp_ln86_102_reg_1404_pp0_iter4_reg <= icmp_ln86_102_reg_1404_pp0_iter3_reg;
        icmp_ln86_102_reg_1404_pp0_iter5_reg <= icmp_ln86_102_reg_1404_pp0_iter4_reg;
        icmp_ln86_102_reg_1404_pp0_iter6_reg <= icmp_ln86_102_reg_1404_pp0_iter5_reg;
        icmp_ln86_103_reg_1410 <= icmp_ln86_103_fu_418_p2;
        icmp_ln86_103_reg_1410_pp0_iter1_reg <= icmp_ln86_103_reg_1410;
        icmp_ln86_104_reg_1415 <= icmp_ln86_104_fu_424_p2;
        icmp_ln86_105_reg_1420 <= icmp_ln86_105_fu_430_p2;
        icmp_ln86_105_reg_1420_pp0_iter1_reg <= icmp_ln86_105_reg_1420;
        icmp_ln86_106_reg_1425 <= icmp_ln86_106_fu_436_p2;
        icmp_ln86_106_reg_1425_pp0_iter1_reg <= icmp_ln86_106_reg_1425;
        icmp_ln86_107_reg_1430 <= icmp_ln86_107_fu_442_p2;
        icmp_ln86_107_reg_1430_pp0_iter1_reg <= icmp_ln86_107_reg_1430;
        icmp_ln86_107_reg_1430_pp0_iter2_reg <= icmp_ln86_107_reg_1430_pp0_iter1_reg;
        icmp_ln86_108_reg_1435 <= icmp_ln86_108_fu_448_p2;
        icmp_ln86_108_reg_1435_pp0_iter1_reg <= icmp_ln86_108_reg_1435;
        icmp_ln86_108_reg_1435_pp0_iter2_reg <= icmp_ln86_108_reg_1435_pp0_iter1_reg;
        icmp_ln86_109_reg_1440 <= icmp_ln86_109_fu_454_p2;
        icmp_ln86_109_reg_1440_pp0_iter1_reg <= icmp_ln86_109_reg_1440;
        icmp_ln86_109_reg_1440_pp0_iter2_reg <= icmp_ln86_109_reg_1440_pp0_iter1_reg;
        icmp_ln86_110_reg_1445 <= icmp_ln86_110_fu_460_p2;
        icmp_ln86_110_reg_1445_pp0_iter1_reg <= icmp_ln86_110_reg_1445;
        icmp_ln86_110_reg_1445_pp0_iter2_reg <= icmp_ln86_110_reg_1445_pp0_iter1_reg;
        icmp_ln86_110_reg_1445_pp0_iter3_reg <= icmp_ln86_110_reg_1445_pp0_iter2_reg;
        icmp_ln86_111_reg_1450 <= icmp_ln86_111_fu_466_p2;
        icmp_ln86_111_reg_1450_pp0_iter1_reg <= icmp_ln86_111_reg_1450;
        icmp_ln86_111_reg_1450_pp0_iter2_reg <= icmp_ln86_111_reg_1450_pp0_iter1_reg;
        icmp_ln86_111_reg_1450_pp0_iter3_reg <= icmp_ln86_111_reg_1450_pp0_iter2_reg;
        icmp_ln86_112_reg_1455 <= icmp_ln86_112_fu_472_p2;
        icmp_ln86_112_reg_1455_pp0_iter1_reg <= icmp_ln86_112_reg_1455;
        icmp_ln86_112_reg_1455_pp0_iter2_reg <= icmp_ln86_112_reg_1455_pp0_iter1_reg;
        icmp_ln86_112_reg_1455_pp0_iter3_reg <= icmp_ln86_112_reg_1455_pp0_iter2_reg;
        icmp_ln86_113_reg_1460 <= icmp_ln86_113_fu_478_p2;
        icmp_ln86_113_reg_1460_pp0_iter1_reg <= icmp_ln86_113_reg_1460;
        icmp_ln86_113_reg_1460_pp0_iter2_reg <= icmp_ln86_113_reg_1460_pp0_iter1_reg;
        icmp_ln86_113_reg_1460_pp0_iter3_reg <= icmp_ln86_113_reg_1460_pp0_iter2_reg;
        icmp_ln86_113_reg_1460_pp0_iter4_reg <= icmp_ln86_113_reg_1460_pp0_iter3_reg;
        icmp_ln86_114_reg_1465 <= icmp_ln86_114_fu_484_p2;
        icmp_ln86_114_reg_1465_pp0_iter1_reg <= icmp_ln86_114_reg_1465;
        icmp_ln86_114_reg_1465_pp0_iter2_reg <= icmp_ln86_114_reg_1465_pp0_iter1_reg;
        icmp_ln86_114_reg_1465_pp0_iter3_reg <= icmp_ln86_114_reg_1465_pp0_iter2_reg;
        icmp_ln86_114_reg_1465_pp0_iter4_reg <= icmp_ln86_114_reg_1465_pp0_iter3_reg;
        icmp_ln86_115_reg_1470 <= icmp_ln86_115_fu_490_p2;
        icmp_ln86_115_reg_1470_pp0_iter1_reg <= icmp_ln86_115_reg_1470;
        icmp_ln86_115_reg_1470_pp0_iter2_reg <= icmp_ln86_115_reg_1470_pp0_iter1_reg;
        icmp_ln86_115_reg_1470_pp0_iter3_reg <= icmp_ln86_115_reg_1470_pp0_iter2_reg;
        icmp_ln86_115_reg_1470_pp0_iter4_reg <= icmp_ln86_115_reg_1470_pp0_iter3_reg;
        icmp_ln86_116_reg_1475 <= icmp_ln86_116_fu_496_p2;
        icmp_ln86_116_reg_1475_pp0_iter1_reg <= icmp_ln86_116_reg_1475;
        icmp_ln86_116_reg_1475_pp0_iter2_reg <= icmp_ln86_116_reg_1475_pp0_iter1_reg;
        icmp_ln86_116_reg_1475_pp0_iter3_reg <= icmp_ln86_116_reg_1475_pp0_iter2_reg;
        icmp_ln86_116_reg_1475_pp0_iter4_reg <= icmp_ln86_116_reg_1475_pp0_iter3_reg;
        icmp_ln86_116_reg_1475_pp0_iter5_reg <= icmp_ln86_116_reg_1475_pp0_iter4_reg;
        icmp_ln86_117_reg_1480 <= icmp_ln86_117_fu_502_p2;
        icmp_ln86_117_reg_1480_pp0_iter1_reg <= icmp_ln86_117_reg_1480;
        icmp_ln86_117_reg_1480_pp0_iter2_reg <= icmp_ln86_117_reg_1480_pp0_iter1_reg;
        icmp_ln86_117_reg_1480_pp0_iter3_reg <= icmp_ln86_117_reg_1480_pp0_iter2_reg;
        icmp_ln86_117_reg_1480_pp0_iter4_reg <= icmp_ln86_117_reg_1480_pp0_iter3_reg;
        icmp_ln86_117_reg_1480_pp0_iter5_reg <= icmp_ln86_117_reg_1480_pp0_iter4_reg;
        icmp_ln86_118_reg_1485 <= icmp_ln86_118_fu_508_p2;
        icmp_ln86_118_reg_1485_pp0_iter1_reg <= icmp_ln86_118_reg_1485;
        icmp_ln86_118_reg_1485_pp0_iter2_reg <= icmp_ln86_118_reg_1485_pp0_iter1_reg;
        icmp_ln86_118_reg_1485_pp0_iter3_reg <= icmp_ln86_118_reg_1485_pp0_iter2_reg;
        icmp_ln86_118_reg_1485_pp0_iter4_reg <= icmp_ln86_118_reg_1485_pp0_iter3_reg;
        icmp_ln86_118_reg_1485_pp0_iter5_reg <= icmp_ln86_118_reg_1485_pp0_iter4_reg;
        icmp_ln86_118_reg_1485_pp0_iter6_reg <= icmp_ln86_118_reg_1485_pp0_iter5_reg;
        icmp_ln86_89_reg_1327 <= icmp_ln86_89_fu_334_p2;
        icmp_ln86_90_reg_1332 <= icmp_ln86_90_fu_340_p2;
        icmp_ln86_90_reg_1332_pp0_iter1_reg <= icmp_ln86_90_reg_1332;
        icmp_ln86_90_reg_1332_pp0_iter2_reg <= icmp_ln86_90_reg_1332_pp0_iter1_reg;
        icmp_ln86_91_reg_1338 <= icmp_ln86_91_fu_346_p2;
        icmp_ln86_92_reg_1344 <= icmp_ln86_92_fu_352_p2;
        icmp_ln86_92_reg_1344_pp0_iter1_reg <= icmp_ln86_92_reg_1344;
        icmp_ln86_93_reg_1350 <= icmp_ln86_93_fu_358_p2;
        icmp_ln86_93_reg_1350_pp0_iter1_reg <= icmp_ln86_93_reg_1350;
        icmp_ln86_93_reg_1350_pp0_iter2_reg <= icmp_ln86_93_reg_1350_pp0_iter1_reg;
        icmp_ln86_93_reg_1350_pp0_iter3_reg <= icmp_ln86_93_reg_1350_pp0_iter2_reg;
        icmp_ln86_94_reg_1356 <= icmp_ln86_94_fu_364_p2;
        icmp_ln86_94_reg_1356_pp0_iter1_reg <= icmp_ln86_94_reg_1356;
        icmp_ln86_94_reg_1356_pp0_iter2_reg <= icmp_ln86_94_reg_1356_pp0_iter1_reg;
        icmp_ln86_94_reg_1356_pp0_iter3_reg <= icmp_ln86_94_reg_1356_pp0_iter2_reg;
        icmp_ln86_95_reg_1362 <= icmp_ln86_95_fu_370_p2;
        icmp_ln86_96_reg_1368 <= icmp_ln86_96_fu_376_p2;
        icmp_ln86_96_reg_1368_pp0_iter1_reg <= icmp_ln86_96_reg_1368;
        icmp_ln86_97_reg_1374 <= icmp_ln86_97_fu_382_p2;
        icmp_ln86_97_reg_1374_pp0_iter1_reg <= icmp_ln86_97_reg_1374;
        icmp_ln86_97_reg_1374_pp0_iter2_reg <= icmp_ln86_97_reg_1374_pp0_iter1_reg;
        icmp_ln86_98_reg_1380 <= icmp_ln86_98_fu_388_p2;
        icmp_ln86_98_reg_1380_pp0_iter1_reg <= icmp_ln86_98_reg_1380;
        icmp_ln86_98_reg_1380_pp0_iter2_reg <= icmp_ln86_98_reg_1380_pp0_iter1_reg;
        icmp_ln86_98_reg_1380_pp0_iter3_reg <= icmp_ln86_98_reg_1380_pp0_iter2_reg;
        icmp_ln86_99_reg_1386 <= icmp_ln86_99_fu_394_p2;
        icmp_ln86_99_reg_1386_pp0_iter1_reg <= icmp_ln86_99_reg_1386;
        icmp_ln86_99_reg_1386_pp0_iter2_reg <= icmp_ln86_99_reg_1386_pp0_iter1_reg;
        icmp_ln86_99_reg_1386_pp0_iter3_reg <= icmp_ln86_99_reg_1386_pp0_iter2_reg;
        icmp_ln86_reg_1316 <= icmp_ln86_fu_328_p2;
        icmp_ln86_reg_1316_pp0_iter1_reg <= icmp_ln86_reg_1316;
        icmp_ln86_reg_1316_pp0_iter2_reg <= icmp_ln86_reg_1316_pp0_iter1_reg;
        icmp_ln86_reg_1316_pp0_iter3_reg <= icmp_ln86_reg_1316_pp0_iter2_reg;
        or_ln117_103_reg_1660 <= or_ln117_103_fu_1131_p2;
        or_ln117_84_reg_1563 <= or_ln117_84_fu_708_p2;
        or_ln117_88_reg_1593 <= or_ln117_88_fu_815_p2;
        or_ln117_93_reg_1626 <= or_ln117_93_fu_954_p2;
        or_ln117_95_reg_1636 <= or_ln117_95_fu_974_p2;
        or_ln117_97_reg_1642 <= or_ln117_97_fu_980_p2;
        or_ln117_97_reg_1642_pp0_iter5_reg <= or_ln117_97_reg_1642;
        or_ln117_99_reg_1650 <= or_ln117_99_fu_1056_p2;
        or_ln117_reg_1530 <= or_ln117_fu_570_p2;
        select_ln117_104_reg_1631 <= select_ln117_104_fu_966_p3;
        select_ln117_110_reg_1655 <= select_ln117_110_fu_1069_p3;
        select_ln117_114_reg_1665 <= select_ln117_114_fu_1145_p3;
        select_ln117_92_reg_1558 <= select_ln117_92_fu_701_p3;
        select_ln117_98_reg_1598 <= select_ln117_98_fu_829_p3;
        xor_ln104_reg_1535 <= xor_ln104_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1180_p65 = 'bx;

assign agg_result_fu_1180_p66 = ((or_ln117_104_fu_1168_p2[0:0] == 1'b1) ? select_ln117_114_reg_1665 : 5'd31);

assign and_ln102_110_fu_713_p2 = (xor_ln104_reg_1535 & icmp_ln86_90_reg_1332_pp0_iter2_reg);

assign and_ln102_111_fu_530_p2 = (icmp_ln86_91_reg_1338 & and_ln102_reg_1490);

assign and_ln102_112_fu_581_p2 = (icmp_ln86_92_reg_1344_pp0_iter1_reg & and_ln104_reg_1500);

assign and_ln102_113_fu_727_p2 = (icmp_ln86_93_reg_1350_pp0_iter2_reg & and_ln102_110_fu_713_p2);

assign and_ln102_114_fu_847_p2 = (icmp_ln86_94_reg_1356_pp0_iter3_reg & and_ln104_17_reg_1575);

assign and_ln102_115_fu_544_p2 = (icmp_ln86_95_reg_1362 & and_ln102_111_fu_530_p2);

assign and_ln102_116_fu_554_p2 = (icmp_ln86_96_reg_1368 & and_ln104_18_fu_539_p2);

assign and_ln102_117_fu_600_p2 = (icmp_ln86_97_reg_1374_pp0_iter1_reg & and_ln102_112_fu_581_p2);

assign and_ln102_118_fu_737_p2 = (icmp_ln86_98_reg_1380_pp0_iter2_reg & and_ln104_19_reg_1547);

assign and_ln102_119_fu_741_p2 = (icmp_ln86_99_reg_1386_pp0_iter2_reg & and_ln102_113_fu_727_p2);

assign and_ln102_120_fu_871_p2 = (icmp_ln86_100_reg_1392_pp0_iter3_reg & and_ln104_20_fu_842_p2);

assign and_ln102_121_fu_989_p2 = (icmp_ln86_101_reg_1398_pp0_iter4_reg & and_ln102_114_reg_1608);

assign and_ln102_122_fu_1082_p2 = (icmp_ln86_102_reg_1404_pp0_iter5_reg & and_ln104_21_reg_1615_pp0_iter5_reg);

assign and_ln102_123_fu_605_p2 = (icmp_ln86_103_reg_1410_pp0_iter1_reg & and_ln102_115_reg_1518);

assign and_ln102_124_fu_559_p2 = (xor_ln104_49_fu_549_p2 & icmp_ln86_104_reg_1415);

assign and_ln102_125_fu_564_p2 = (and_ln102_124_fu_559_p2 & and_ln102_111_fu_530_p2);

assign and_ln102_126_fu_609_p2 = (icmp_ln86_105_reg_1420_pp0_iter1_reg & and_ln102_116_reg_1524);

assign and_ln102_127_fu_613_p2 = (xor_ln104_50_fu_595_p2 & icmp_ln86_106_reg_1425_pp0_iter1_reg);

assign and_ln102_128_fu_618_p2 = (and_ln104_18_reg_1513 & and_ln102_127_fu_613_p2);

assign and_ln102_129_fu_746_p2 = (icmp_ln86_107_reg_1430_pp0_iter2_reg & and_ln102_117_reg_1553);

assign and_ln102_130_fu_750_p2 = (xor_ln104_51_fu_732_p2 & icmp_ln86_108_reg_1435_pp0_iter2_reg);

assign and_ln102_131_fu_755_p2 = (and_ln102_130_fu_750_p2 & and_ln102_112_reg_1541);

assign and_ln102_132_fu_760_p2 = (icmp_ln86_109_reg_1440_pp0_iter2_reg & and_ln102_118_fu_737_p2);

assign and_ln102_133_fu_876_p2 = (xor_ln104_52_fu_861_p2 & icmp_ln86_110_reg_1445_pp0_iter3_reg);

assign and_ln102_134_fu_881_p2 = (and_ln104_19_reg_1547_pp0_iter3_reg & and_ln102_133_fu_876_p2);

assign and_ln102_135_fu_886_p2 = (icmp_ln86_111_reg_1450_pp0_iter3_reg & and_ln102_119_reg_1587);

assign and_ln102_136_fu_890_p2 = (xor_ln104_53_fu_866_p2 & icmp_ln86_112_reg_1455_pp0_iter3_reg);

assign and_ln102_137_fu_895_p2 = (and_ln102_136_fu_890_p2 & and_ln102_113_reg_1581);

assign and_ln102_138_fu_993_p2 = (icmp_ln86_113_reg_1460_pp0_iter4_reg & and_ln102_120_reg_1621);

assign and_ln102_139_fu_997_p2 = (xor_ln104_54_fu_984_p2 & icmp_ln86_114_reg_1465_pp0_iter4_reg);

assign and_ln102_140_fu_1002_p2 = (and_ln104_20_reg_1603 & and_ln102_139_fu_997_p2);

assign and_ln102_141_fu_1007_p2 = (icmp_ln86_115_reg_1470_pp0_iter4_reg & and_ln102_121_fu_989_p2);

assign and_ln102_142_fu_1086_p2 = (xor_ln104_55_fu_1077_p2 & icmp_ln86_116_reg_1475_pp0_iter5_reg);

assign and_ln102_143_fu_1091_p2 = (and_ln102_142_fu_1086_p2 & and_ln102_114_reg_1608_pp0_iter5_reg);

assign and_ln102_144_fu_1096_p2 = (icmp_ln86_117_reg_1480_pp0_iter5_reg & and_ln102_122_fu_1082_p2);

assign and_ln102_145_fu_1158_p2 = (xor_ln104_56_fu_1153_p2 & icmp_ln86_118_reg_1485_pp0_iter6_reg);

assign and_ln102_146_fu_1163_p2 = (and_ln104_21_reg_1615_pp0_iter6_reg & and_ln102_145_fu_1158_p2);

assign and_ln102_fu_514_p2 = (icmp_ln86_fu_328_p2 & icmp_ln86_89_fu_334_p2);

assign and_ln104_17_fu_722_p2 = (xor_ln104_reg_1535 & xor_ln104_44_fu_717_p2);

assign and_ln104_18_fu_539_p2 = (xor_ln104_45_fu_534_p2 & and_ln102_reg_1490);

assign and_ln104_19_fu_590_p2 = (xor_ln104_46_fu_585_p2 & and_ln104_reg_1500);

assign and_ln104_20_fu_842_p2 = (xor_ln104_47_fu_837_p2 & and_ln102_110_reg_1569);

assign and_ln104_21_fu_856_p2 = (xor_ln104_48_fu_851_p2 & and_ln104_17_reg_1575);

assign and_ln104_fu_525_p2 = (xor_ln104_43_fu_520_p2 & icmp_ln86_reg_1316);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1180_p67;

assign icmp_ln86_100_fu_400_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261537)) ? 1'b1 : 1'b0);

assign icmp_ln86_101_fu_406_p2 = (($signed(x_12_val_int_reg) < $signed(18'd405)) ? 1'b1 : 1'b0);

assign icmp_ln86_102_fu_412_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261665)) ? 1'b1 : 1'b0);

assign icmp_ln86_103_fu_418_p2 = (($signed(x_12_val_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_104_fu_424_p2 = (($signed(x_14_val_int_reg) < $signed(18'd56)) ? 1'b1 : 1'b0);

assign icmp_ln86_105_fu_430_p2 = (($signed(x_1_val_int_reg) < $signed(18'd811)) ? 1'b1 : 1'b0);

assign icmp_ln86_106_fu_436_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262069)) ? 1'b1 : 1'b0);

assign icmp_ln86_107_fu_442_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261992)) ? 1'b1 : 1'b0);

assign icmp_ln86_108_fu_448_p2 = (($signed(x_1_val_int_reg) < $signed(18'd568)) ? 1'b1 : 1'b0);

assign icmp_ln86_109_fu_454_p2 = (($signed(x_4_val_int_reg) < $signed(18'd609)) ? 1'b1 : 1'b0);

assign icmp_ln86_110_fu_460_p2 = (($signed(x_5_val_int_reg) < $signed(18'd262134)) ? 1'b1 : 1'b0);

assign icmp_ln86_111_fu_466_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261773)) ? 1'b1 : 1'b0);

assign icmp_ln86_112_fu_472_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261921)) ? 1'b1 : 1'b0);

assign icmp_ln86_113_fu_478_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261646)) ? 1'b1 : 1'b0);

assign icmp_ln86_114_fu_484_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261593)) ? 1'b1 : 1'b0);

assign icmp_ln86_115_fu_490_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261908)) ? 1'b1 : 1'b0);

assign icmp_ln86_116_fu_496_p2 = (($signed(x_13_val_int_reg) < $signed(18'd262080)) ? 1'b1 : 1'b0);

assign icmp_ln86_117_fu_502_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261025)) ? 1'b1 : 1'b0);

assign icmp_ln86_118_fu_508_p2 = (($signed(x_9_val_int_reg) < $signed(18'd465)) ? 1'b1 : 1'b0);

assign icmp_ln86_89_fu_334_p2 = (($signed(x_15_val_int_reg) < $signed(18'd643)) ? 1'b1 : 1'b0);

assign icmp_ln86_90_fu_340_p2 = (($signed(x_1_val_int_reg) < $signed(18'd691)) ? 1'b1 : 1'b0);

assign icmp_ln86_91_fu_346_p2 = (($signed(x_1_val_int_reg) < $signed(18'd767)) ? 1'b1 : 1'b0);

assign icmp_ln86_92_fu_352_p2 = (($signed(x_4_val_int_reg) < $signed(18'd387)) ? 1'b1 : 1'b0);

assign icmp_ln86_93_fu_358_p2 = (($signed(x_15_val_int_reg) < $signed(18'd262078)) ? 1'b1 : 1'b0);

assign icmp_ln86_94_fu_364_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261970)) ? 1'b1 : 1'b0);

assign icmp_ln86_95_fu_370_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261745)) ? 1'b1 : 1'b0);

assign icmp_ln86_96_fu_376_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261091)) ? 1'b1 : 1'b0);

assign icmp_ln86_97_fu_382_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260815)) ? 1'b1 : 1'b0);

assign icmp_ln86_98_fu_388_p2 = (($signed(x_15_val_int_reg) < $signed(18'd926)) ? 1'b1 : 1'b0);

assign icmp_ln86_99_fu_394_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261568)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_328_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261335)) ? 1'b1 : 1'b0);

assign or_ln117_100_fu_1101_p2 = (or_ln117_99_reg_1650 | and_ln102_143_fu_1091_p2);

assign or_ln117_101_fu_1106_p2 = (or_ln117_97_reg_1642_pp0_iter5_reg | and_ln102_114_reg_1608_pp0_iter5_reg);

assign or_ln117_102_fu_1117_p2 = (or_ln117_101_fu_1106_p2 | and_ln102_144_fu_1096_p2);

assign or_ln117_103_fu_1131_p2 = (or_ln117_101_fu_1106_p2 | and_ln102_122_fu_1082_p2);

assign or_ln117_104_fu_1168_p2 = (or_ln117_103_reg_1660 | and_ln102_146_fu_1163_p2);

assign or_ln117_80_fu_651_p2 = (and_ln102_126_fu_609_p2 | and_ln102_111_reg_1506);

assign or_ln117_81_fu_663_p2 = (and_ln102_116_reg_1524 | and_ln102_111_reg_1506);

assign or_ln117_82_fu_675_p2 = (or_ln117_81_fu_663_p2 | and_ln102_128_fu_618_p2);

assign or_ln117_83_fu_765_p2 = (and_ln102_reg_1490_pp0_iter2_reg | and_ln102_129_fu_746_p2);

assign or_ln117_84_fu_708_p2 = (and_ln102_reg_1490_pp0_iter1_reg | and_ln102_117_fu_600_p2);

assign or_ln117_85_fu_777_p2 = (or_ln117_84_reg_1563 | and_ln102_131_fu_755_p2);

assign or_ln117_86_fu_789_p2 = (and_ln102_reg_1490_pp0_iter2_reg | and_ln102_112_reg_1541);

assign or_ln117_87_fu_801_p2 = (or_ln117_86_fu_789_p2 | and_ln102_132_fu_760_p2);

assign or_ln117_88_fu_815_p2 = (or_ln117_86_fu_789_p2 | and_ln102_118_fu_737_p2);

assign or_ln117_89_fu_900_p2 = (or_ln117_88_reg_1593 | and_ln102_134_fu_881_p2);

assign or_ln117_90_fu_916_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_135_fu_886_p2);

assign or_ln117_91_fu_928_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_119_reg_1587);

assign or_ln117_92_fu_940_p2 = (or_ln117_91_fu_928_p2 | and_ln102_137_fu_895_p2);

assign or_ln117_93_fu_954_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_113_reg_1581);

assign or_ln117_94_fu_1012_p2 = (or_ln117_93_reg_1626 | and_ln102_138_fu_993_p2);

assign or_ln117_95_fu_974_p2 = (or_ln117_93_fu_954_p2 | and_ln102_120_fu_871_p2);

assign or_ln117_96_fu_1024_p2 = (or_ln117_95_reg_1636 | and_ln102_140_fu_1002_p2);

assign or_ln117_97_fu_980_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_110_reg_1569);

assign or_ln117_98_fu_1044_p2 = (or_ln117_97_reg_1642 | and_ln102_141_fu_1007_p2);

assign or_ln117_99_fu_1056_p2 = (or_ln117_97_reg_1642 | and_ln102_121_fu_989_p2);

assign or_ln117_fu_570_p2 = (and_ln102_125_fu_564_p2 | and_ln102_115_fu_544_p2);

assign select_ln117_100_fu_921_p3 = ((icmp_ln86_reg_1316_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_12_fu_912_p1 : 5'd16);

assign select_ln117_101_fu_932_p3 = ((or_ln117_90_fu_916_p2[0:0] == 1'b1) ? select_ln117_100_fu_921_p3 : 5'd17);

assign select_ln117_102_fu_946_p3 = ((or_ln117_91_fu_928_p2[0:0] == 1'b1) ? select_ln117_101_fu_932_p3 : 5'd18);

assign select_ln117_103_fu_958_p3 = ((or_ln117_92_fu_940_p2[0:0] == 1'b1) ? select_ln117_102_fu_946_p3 : 5'd19);

assign select_ln117_104_fu_966_p3 = ((or_ln117_93_fu_954_p2[0:0] == 1'b1) ? select_ln117_103_fu_958_p3 : 5'd20);

assign select_ln117_105_fu_1017_p3 = ((or_ln117_94_fu_1012_p2[0:0] == 1'b1) ? select_ln117_104_reg_1631 : 5'd21);

assign select_ln117_106_fu_1029_p3 = ((or_ln117_95_reg_1636[0:0] == 1'b1) ? select_ln117_105_fu_1017_p3 : 5'd22);

assign select_ln117_107_fu_1036_p3 = ((or_ln117_96_fu_1024_p2[0:0] == 1'b1) ? select_ln117_106_fu_1029_p3 : 5'd23);

assign select_ln117_108_fu_1049_p3 = ((or_ln117_97_reg_1642[0:0] == 1'b1) ? select_ln117_107_fu_1036_p3 : 5'd24);

assign select_ln117_109_fu_1061_p3 = ((or_ln117_98_fu_1044_p2[0:0] == 1'b1) ? select_ln117_108_fu_1049_p3 : 5'd25);

assign select_ln117_110_fu_1069_p3 = ((or_ln117_99_fu_1056_p2[0:0] == 1'b1) ? select_ln117_109_fu_1061_p3 : 5'd26);

assign select_ln117_111_fu_1110_p3 = ((or_ln117_100_fu_1101_p2[0:0] == 1'b1) ? select_ln117_110_reg_1655 : 5'd27);

assign select_ln117_112_fu_1123_p3 = ((or_ln117_101_fu_1106_p2[0:0] == 1'b1) ? select_ln117_111_fu_1110_p3 : 5'd28);

assign select_ln117_113_fu_1137_p3 = ((or_ln117_102_fu_1117_p2[0:0] == 1'b1) ? select_ln117_112_fu_1123_p3 : 5'd29);

assign select_ln117_114_fu_1145_p3 = ((or_ln117_103_fu_1131_p2[0:0] == 1'b1) ? select_ln117_113_fu_1137_p3 : 5'd30);

assign select_ln117_87_fu_640_p3 = ((or_ln117_reg_1530[0:0] == 1'b1) ? select_ln117_fu_633_p3 : 2'd3);

assign select_ln117_88_fu_656_p3 = ((and_ln102_111_reg_1506[0:0] == 1'b1) ? zext_ln117_10_fu_647_p1 : 3'd4);

assign select_ln117_89_fu_667_p3 = ((or_ln117_80_fu_651_p2[0:0] == 1'b1) ? select_ln117_88_fu_656_p3 : 3'd5);

assign select_ln117_90_fu_681_p3 = ((or_ln117_81_fu_663_p2[0:0] == 1'b1) ? select_ln117_89_fu_667_p3 : 3'd6);

assign select_ln117_91_fu_689_p3 = ((or_ln117_82_fu_675_p2[0:0] == 1'b1) ? select_ln117_90_fu_681_p3 : 3'd7);

assign select_ln117_92_fu_701_p3 = ((and_ln102_reg_1490_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_11_fu_697_p1 : 4'd8);

assign select_ln117_93_fu_770_p3 = ((or_ln117_83_fu_765_p2[0:0] == 1'b1) ? select_ln117_92_reg_1558 : 4'd9);

assign select_ln117_94_fu_782_p3 = ((or_ln117_84_reg_1563[0:0] == 1'b1) ? select_ln117_93_fu_770_p3 : 4'd10);

assign select_ln117_95_fu_793_p3 = ((or_ln117_85_fu_777_p2[0:0] == 1'b1) ? select_ln117_94_fu_782_p3 : 4'd11);

assign select_ln117_96_fu_807_p3 = ((or_ln117_86_fu_789_p2[0:0] == 1'b1) ? select_ln117_95_fu_793_p3 : 4'd12);

assign select_ln117_97_fu_821_p3 = ((or_ln117_87_fu_801_p2[0:0] == 1'b1) ? select_ln117_96_fu_807_p3 : 4'd13);

assign select_ln117_98_fu_829_p3 = ((or_ln117_88_fu_815_p2[0:0] == 1'b1) ? select_ln117_97_fu_821_p3 : 4'd14);

assign select_ln117_99_fu_905_p3 = ((or_ln117_89_fu_900_p2[0:0] == 1'b1) ? select_ln117_98_reg_1598 : 4'd15);

assign select_ln117_fu_633_p3 = ((and_ln102_115_reg_1518[0:0] == 1'b1) ? zext_ln117_fu_629_p1 : 2'd2);

assign xor_ln104_43_fu_520_p2 = (icmp_ln86_89_reg_1327 ^ 1'd1);

assign xor_ln104_44_fu_717_p2 = (icmp_ln86_90_reg_1332_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_45_fu_534_p2 = (icmp_ln86_91_reg_1338 ^ 1'd1);

assign xor_ln104_46_fu_585_p2 = (icmp_ln86_92_reg_1344_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_47_fu_837_p2 = (icmp_ln86_93_reg_1350_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_48_fu_851_p2 = (icmp_ln86_94_reg_1356_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_49_fu_549_p2 = (icmp_ln86_95_reg_1362 ^ 1'd1);

assign xor_ln104_50_fu_595_p2 = (icmp_ln86_96_reg_1368_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_51_fu_732_p2 = (icmp_ln86_97_reg_1374_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_52_fu_861_p2 = (icmp_ln86_98_reg_1380_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_53_fu_866_p2 = (icmp_ln86_99_reg_1386_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_54_fu_984_p2 = (icmp_ln86_100_reg_1392_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_55_fu_1077_p2 = (icmp_ln86_101_reg_1398_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_56_fu_1153_p2 = (icmp_ln86_102_reg_1404_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_576_p2 = (icmp_ln86_reg_1316_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_623_p2 = (1'd1 ^ and_ln102_123_fu_605_p2);

assign zext_ln117_10_fu_647_p1 = select_ln117_87_fu_640_p3;

assign zext_ln117_11_fu_697_p1 = select_ln117_91_fu_689_p3;

assign zext_ln117_12_fu_912_p1 = select_ln117_99_fu_905_p3;

assign zext_ln117_fu_629_p1 = xor_ln117_fu_623_p2;

endmodule //my_prj_decision_function_96
