                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.4.0 #14620 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_clk
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _CLKPrescTable
                                     12 	.globl _HSIDivFactor
                                     13 	.globl _assert_failed
                                     14 	.globl _CLK_DeInit
                                     15 	.globl _CLK_FastHaltWakeUpCmd
                                     16 	.globl _CLK_HSECmd
                                     17 	.globl _CLK_HSICmd
                                     18 	.globl _CLK_LSICmd
                                     19 	.globl _CLK_CCOCmd
                                     20 	.globl _CLK_ClockSwitchCmd
                                     21 	.globl _CLK_SlowActiveHaltWakeUpCmd
                                     22 	.globl _CLK_PeripheralClockConfig
                                     23 	.globl _CLK_ClockSwitchConfig
                                     24 	.globl _CLK_HSIPrescalerConfig
                                     25 	.globl _CLK_CCOConfig
                                     26 	.globl _CLK_ITConfig
                                     27 	.globl _CLK_SYSCLKConfig
                                     28 	.globl _CLK_SWIMConfig
                                     29 	.globl _CLK_ClockSecuritySystemEnable
                                     30 	.globl _CLK_GetSYSCLKSource
                                     31 	.globl _CLK_GetClockFreq
                                     32 	.globl _CLK_AdjustHSICalibrationValue
                                     33 	.globl _CLK_SYSCLKEmergencyClear
                                     34 	.globl _CLK_GetFlagStatus
                                     35 	.globl _CLK_GetITStatus
                                     36 	.globl _CLK_ClearITPendingBit
                                     37 ;--------------------------------------------------------
                                     38 ; ram data
                                     39 ;--------------------------------------------------------
                                     40 	.area DATA
                                     41 ;--------------------------------------------------------
                                     42 ; ram data
                                     43 ;--------------------------------------------------------
                                     44 	.area INITIALIZED
                                     45 ;--------------------------------------------------------
                                     46 ; absolute external ram data
                                     47 ;--------------------------------------------------------
                                     48 	.area DABS (ABS)
                                     49 
                                     50 ; default segment ordering for linker
                                     51 	.area HOME
                                     52 	.area GSINIT
                                     53 	.area GSFINAL
                                     54 	.area CONST
                                     55 	.area INITIALIZER
                                     56 	.area CODE
                                     57 
                                     58 ;--------------------------------------------------------
                                     59 ; global & static initialisations
                                     60 ;--------------------------------------------------------
                                     61 	.area HOME
                                     62 	.area GSINIT
                                     63 	.area GSFINAL
                                     64 	.area GSINIT
                                     65 ;--------------------------------------------------------
                                     66 ; Home
                                     67 ;--------------------------------------------------------
                                     68 	.area HOME
                                     69 	.area HOME
                                     70 ;--------------------------------------------------------
                                     71 ; code
                                     72 ;--------------------------------------------------------
                                     73 	.area CODE
                           000000    74 	Sstm8s_clk$CLK_DeInit$0 ==.
                                     75 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 72: void CLK_DeInit(void)
                                     76 ;	-----------------------------------------
                                     77 ;	 function CLK_DeInit
                                     78 ;	-----------------------------------------
      000000                         79 _CLK_DeInit:
                           000000    80 	Sstm8s_clk$CLK_DeInit$1 ==.
                           000000    81 	Sstm8s_clk$CLK_DeInit$2 ==.
                                     82 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 74: CLK->ICKR = CLK_ICKR_RESET_VALUE;
      000000 35 01 50 C0      [ 1]   83 	mov	0x50c0+0, #0x01
                           000004    84 	Sstm8s_clk$CLK_DeInit$3 ==.
                                     85 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 75: CLK->ECKR = CLK_ECKR_RESET_VALUE;
      000004 35 00 50 C1      [ 1]   86 	mov	0x50c1+0, #0x00
                           000008    87 	Sstm8s_clk$CLK_DeInit$4 ==.
                                     88 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 76: CLK->SWR  = CLK_SWR_RESET_VALUE;
      000008 35 E1 50 C4      [ 1]   89 	mov	0x50c4+0, #0xe1
                           00000C    90 	Sstm8s_clk$CLK_DeInit$5 ==.
                                     91 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 77: CLK->SWCR = CLK_SWCR_RESET_VALUE;
      00000C 35 00 50 C5      [ 1]   92 	mov	0x50c5+0, #0x00
                           000010    93 	Sstm8s_clk$CLK_DeInit$6 ==.
                                     94 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 78: CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE;
      000010 35 18 50 C6      [ 1]   95 	mov	0x50c6+0, #0x18
                           000014    96 	Sstm8s_clk$CLK_DeInit$7 ==.
                                     97 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 79: CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE;
      000014 35 FF 50 C7      [ 1]   98 	mov	0x50c7+0, #0xff
                           000018    99 	Sstm8s_clk$CLK_DeInit$8 ==.
                                    100 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 80: CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE;
      000018 35 FF 50 CA      [ 1]  101 	mov	0x50ca+0, #0xff
                           00001C   102 	Sstm8s_clk$CLK_DeInit$9 ==.
                                    103 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 81: CLK->CSSR = CLK_CSSR_RESET_VALUE;
      00001C 35 00 50 C8      [ 1]  104 	mov	0x50c8+0, #0x00
                           000020   105 	Sstm8s_clk$CLK_DeInit$10 ==.
                                    106 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 82: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      000020 35 00 50 C9      [ 1]  107 	mov	0x50c9+0, #0x00
                           000024   108 	Sstm8s_clk$CLK_DeInit$11 ==.
                                    109 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 83: while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0)
      000024                        110 00101$:
      000024 72 00 50 C9 FB   [ 2]  111 	btjt	0x50c9, #0, 00101$
                           000029   112 	Sstm8s_clk$CLK_DeInit$12 ==.
                                    113 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 85: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      000029 35 00 50 C9      [ 1]  114 	mov	0x50c9+0, #0x00
                           00002D   115 	Sstm8s_clk$CLK_DeInit$13 ==.
                                    116 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 86: CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE;
      00002D 35 00 50 CC      [ 1]  117 	mov	0x50cc+0, #0x00
                           000031   118 	Sstm8s_clk$CLK_DeInit$14 ==.
                                    119 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 87: CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE;
      000031 35 00 50 CD      [ 1]  120 	mov	0x50cd+0, #0x00
                           000035   121 	Sstm8s_clk$CLK_DeInit$15 ==.
                                    122 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 88: }
                           000035   123 	Sstm8s_clk$CLK_DeInit$16 ==.
                           000035   124 	XG$CLK_DeInit$0$0 ==.
      000035 81               [ 4]  125 	ret
                           000036   126 	Sstm8s_clk$CLK_DeInit$17 ==.
                           000036   127 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$18 ==.
                                    128 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 99: void CLK_FastHaltWakeUpCmd(FunctionalState NewState)
                                    129 ;	-----------------------------------------
                                    130 ;	 function CLK_FastHaltWakeUpCmd
                                    131 ;	-----------------------------------------
      000036                        132 _CLK_FastHaltWakeUpCmd:
                           000036   133 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$19 ==.
      000036 88               [ 1]  134 	push	a
                           000037   135 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$20 ==.
                           000037   136 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$21 ==.
                                    137 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 102: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000037 6B 01            [ 1]  138 	ld	(0x01, sp), a
      000039 27 10            [ 1]  139 	jreq	00107$
      00003B 0D 01            [ 1]  140 	tnz	(0x01, sp)
      00003D 26 0C            [ 1]  141 	jrne	00107$
      00003F 4B 66            [ 1]  142 	push	#0x66
                           000041   143 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$22 ==.
      000041 5F               [ 1]  144 	clrw	x
      000042 89               [ 2]  145 	pushw	x
                           000043   146 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$23 ==.
      000043 4B 00            [ 1]  147 	push	#0x00
                           000045   148 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$24 ==.
      000045 AEr00r0C         [ 2]  149 	ldw	x, #(___str_0+0)
      000048 CDr00r00         [ 4]  150 	call	_assert_failed
                           00004B   151 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$25 ==.
      00004B                        152 00107$:
                           00004B   153 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$26 ==.
                                    154 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
      00004B C6 50 C0         [ 1]  155 	ld	a, 0x50c0
                           00004E   156 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$27 ==.
                                    157 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 104: if (NewState != DISABLE)
      00004E 0D 01            [ 1]  158 	tnz	(0x01, sp)
      000050 27 07            [ 1]  159 	jreq	00102$
                           000052   160 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$28 ==.
                           000052   161 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$29 ==.
                                    162 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
      000052 AA 04            [ 1]  163 	or	a, #0x04
      000054 C7 50 C0         [ 1]  164 	ld	0x50c0, a
                           000057   165 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$30 ==.
      000057 20 05            [ 2]  166 	jra	00104$
      000059                        167 00102$:
                           000059   168 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$31 ==.
                           000059   169 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$32 ==.
                                    170 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 112: CLK->ICKR &= (uint8_t)(~CLK_ICKR_FHWU);
      000059 A4 FB            [ 1]  171 	and	a, #0xfb
      00005B C7 50 C0         [ 1]  172 	ld	0x50c0, a
                           00005E   173 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$33 ==.
      00005E                        174 00104$:
                           00005E   175 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$34 ==.
                                    176 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 114: }
      00005E 84               [ 1]  177 	pop	a
                           00005F   178 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$35 ==.
                           00005F   179 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$36 ==.
                           00005F   180 	XG$CLK_FastHaltWakeUpCmd$0$0 ==.
      00005F 81               [ 4]  181 	ret
                           000060   182 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$37 ==.
                           000060   183 	Sstm8s_clk$CLK_HSECmd$38 ==.
                                    184 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 121: void CLK_HSECmd(FunctionalState NewState)
                                    185 ;	-----------------------------------------
                                    186 ;	 function CLK_HSECmd
                                    187 ;	-----------------------------------------
      000060                        188 _CLK_HSECmd:
                           000060   189 	Sstm8s_clk$CLK_HSECmd$39 ==.
      000060 88               [ 1]  190 	push	a
                           000061   191 	Sstm8s_clk$CLK_HSECmd$40 ==.
                           000061   192 	Sstm8s_clk$CLK_HSECmd$41 ==.
                                    193 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 124: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000061 6B 01            [ 1]  194 	ld	(0x01, sp), a
      000063 27 10            [ 1]  195 	jreq	00107$
      000065 0D 01            [ 1]  196 	tnz	(0x01, sp)
      000067 26 0C            [ 1]  197 	jrne	00107$
      000069 4B 7C            [ 1]  198 	push	#0x7c
                           00006B   199 	Sstm8s_clk$CLK_HSECmd$42 ==.
      00006B 5F               [ 1]  200 	clrw	x
      00006C 89               [ 2]  201 	pushw	x
                           00006D   202 	Sstm8s_clk$CLK_HSECmd$43 ==.
      00006D 4B 00            [ 1]  203 	push	#0x00
                           00006F   204 	Sstm8s_clk$CLK_HSECmd$44 ==.
      00006F AEr00r0C         [ 2]  205 	ldw	x, #(___str_0+0)
      000072 CDr00r00         [ 4]  206 	call	_assert_failed
                           000075   207 	Sstm8s_clk$CLK_HSECmd$45 ==.
      000075                        208 00107$:
                           000075   209 	Sstm8s_clk$CLK_HSECmd$46 ==.
                                    210 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      000075 C6 50 C1         [ 1]  211 	ld	a, 0x50c1
                           000078   212 	Sstm8s_clk$CLK_HSECmd$47 ==.
                                    213 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 126: if (NewState != DISABLE)
      000078 0D 01            [ 1]  214 	tnz	(0x01, sp)
      00007A 27 07            [ 1]  215 	jreq	00102$
                           00007C   216 	Sstm8s_clk$CLK_HSECmd$48 ==.
                           00007C   217 	Sstm8s_clk$CLK_HSECmd$49 ==.
                                    218 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      00007C AA 01            [ 1]  219 	or	a, #0x01
      00007E C7 50 C1         [ 1]  220 	ld	0x50c1, a
                           000081   221 	Sstm8s_clk$CLK_HSECmd$50 ==.
      000081 20 05            [ 2]  222 	jra	00104$
      000083                        223 00102$:
                           000083   224 	Sstm8s_clk$CLK_HSECmd$51 ==.
                           000083   225 	Sstm8s_clk$CLK_HSECmd$52 ==.
                                    226 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 134: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      000083 A4 FE            [ 1]  227 	and	a, #0xfe
      000085 C7 50 C1         [ 1]  228 	ld	0x50c1, a
                           000088   229 	Sstm8s_clk$CLK_HSECmd$53 ==.
      000088                        230 00104$:
                           000088   231 	Sstm8s_clk$CLK_HSECmd$54 ==.
                                    232 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 136: }
      000088 84               [ 1]  233 	pop	a
                           000089   234 	Sstm8s_clk$CLK_HSECmd$55 ==.
                           000089   235 	Sstm8s_clk$CLK_HSECmd$56 ==.
                           000089   236 	XG$CLK_HSECmd$0$0 ==.
      000089 81               [ 4]  237 	ret
                           00008A   238 	Sstm8s_clk$CLK_HSECmd$57 ==.
                           00008A   239 	Sstm8s_clk$CLK_HSICmd$58 ==.
                                    240 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 143: void CLK_HSICmd(FunctionalState NewState)
                                    241 ;	-----------------------------------------
                                    242 ;	 function CLK_HSICmd
                                    243 ;	-----------------------------------------
      00008A                        244 _CLK_HSICmd:
                           00008A   245 	Sstm8s_clk$CLK_HSICmd$59 ==.
      00008A 88               [ 1]  246 	push	a
                           00008B   247 	Sstm8s_clk$CLK_HSICmd$60 ==.
                           00008B   248 	Sstm8s_clk$CLK_HSICmd$61 ==.
                                    249 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 146: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      00008B 6B 01            [ 1]  250 	ld	(0x01, sp), a
      00008D 27 10            [ 1]  251 	jreq	00107$
      00008F 0D 01            [ 1]  252 	tnz	(0x01, sp)
      000091 26 0C            [ 1]  253 	jrne	00107$
      000093 4B 92            [ 1]  254 	push	#0x92
                           000095   255 	Sstm8s_clk$CLK_HSICmd$62 ==.
      000095 5F               [ 1]  256 	clrw	x
      000096 89               [ 2]  257 	pushw	x
                           000097   258 	Sstm8s_clk$CLK_HSICmd$63 ==.
      000097 4B 00            [ 1]  259 	push	#0x00
                           000099   260 	Sstm8s_clk$CLK_HSICmd$64 ==.
      000099 AEr00r0C         [ 2]  261 	ldw	x, #(___str_0+0)
      00009C CDr00r00         [ 4]  262 	call	_assert_failed
                           00009F   263 	Sstm8s_clk$CLK_HSICmd$65 ==.
      00009F                        264 00107$:
                           00009F   265 	Sstm8s_clk$CLK_HSICmd$66 ==.
                                    266 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
      00009F C6 50 C0         [ 1]  267 	ld	a, 0x50c0
                           0000A2   268 	Sstm8s_clk$CLK_HSICmd$67 ==.
                                    269 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 148: if (NewState != DISABLE)
      0000A2 0D 01            [ 1]  270 	tnz	(0x01, sp)
      0000A4 27 07            [ 1]  271 	jreq	00102$
                           0000A6   272 	Sstm8s_clk$CLK_HSICmd$68 ==.
                           0000A6   273 	Sstm8s_clk$CLK_HSICmd$69 ==.
                                    274 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
      0000A6 AA 01            [ 1]  275 	or	a, #0x01
      0000A8 C7 50 C0         [ 1]  276 	ld	0x50c0, a
                           0000AB   277 	Sstm8s_clk$CLK_HSICmd$70 ==.
      0000AB 20 05            [ 2]  278 	jra	00104$
      0000AD                        279 00102$:
                           0000AD   280 	Sstm8s_clk$CLK_HSICmd$71 ==.
                           0000AD   281 	Sstm8s_clk$CLK_HSICmd$72 ==.
                                    282 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 156: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
      0000AD A4 FE            [ 1]  283 	and	a, #0xfe
      0000AF C7 50 C0         [ 1]  284 	ld	0x50c0, a
                           0000B2   285 	Sstm8s_clk$CLK_HSICmd$73 ==.
      0000B2                        286 00104$:
                           0000B2   287 	Sstm8s_clk$CLK_HSICmd$74 ==.
                                    288 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 158: }
      0000B2 84               [ 1]  289 	pop	a
                           0000B3   290 	Sstm8s_clk$CLK_HSICmd$75 ==.
                           0000B3   291 	Sstm8s_clk$CLK_HSICmd$76 ==.
                           0000B3   292 	XG$CLK_HSICmd$0$0 ==.
      0000B3 81               [ 4]  293 	ret
                           0000B4   294 	Sstm8s_clk$CLK_HSICmd$77 ==.
                           0000B4   295 	Sstm8s_clk$CLK_LSICmd$78 ==.
                                    296 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 166: void CLK_LSICmd(FunctionalState NewState)
                                    297 ;	-----------------------------------------
                                    298 ;	 function CLK_LSICmd
                                    299 ;	-----------------------------------------
      0000B4                        300 _CLK_LSICmd:
                           0000B4   301 	Sstm8s_clk$CLK_LSICmd$79 ==.
      0000B4 88               [ 1]  302 	push	a
                           0000B5   303 	Sstm8s_clk$CLK_LSICmd$80 ==.
                           0000B5   304 	Sstm8s_clk$CLK_LSICmd$81 ==.
                                    305 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 169: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      0000B5 6B 01            [ 1]  306 	ld	(0x01, sp), a
      0000B7 27 10            [ 1]  307 	jreq	00107$
      0000B9 0D 01            [ 1]  308 	tnz	(0x01, sp)
      0000BB 26 0C            [ 1]  309 	jrne	00107$
      0000BD 4B A9            [ 1]  310 	push	#0xa9
                           0000BF   311 	Sstm8s_clk$CLK_LSICmd$82 ==.
      0000BF 5F               [ 1]  312 	clrw	x
      0000C0 89               [ 2]  313 	pushw	x
                           0000C1   314 	Sstm8s_clk$CLK_LSICmd$83 ==.
      0000C1 4B 00            [ 1]  315 	push	#0x00
                           0000C3   316 	Sstm8s_clk$CLK_LSICmd$84 ==.
      0000C3 AEr00r0C         [ 2]  317 	ldw	x, #(___str_0+0)
      0000C6 CDr00r00         [ 4]  318 	call	_assert_failed
                           0000C9   319 	Sstm8s_clk$CLK_LSICmd$85 ==.
      0000C9                        320 00107$:
                           0000C9   321 	Sstm8s_clk$CLK_LSICmd$86 ==.
                                    322 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
      0000C9 C6 50 C0         [ 1]  323 	ld	a, 0x50c0
                           0000CC   324 	Sstm8s_clk$CLK_LSICmd$87 ==.
                                    325 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 171: if (NewState != DISABLE)
      0000CC 0D 01            [ 1]  326 	tnz	(0x01, sp)
      0000CE 27 07            [ 1]  327 	jreq	00102$
                           0000D0   328 	Sstm8s_clk$CLK_LSICmd$88 ==.
                           0000D0   329 	Sstm8s_clk$CLK_LSICmd$89 ==.
                                    330 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
      0000D0 AA 08            [ 1]  331 	or	a, #0x08
      0000D2 C7 50 C0         [ 1]  332 	ld	0x50c0, a
                           0000D5   333 	Sstm8s_clk$CLK_LSICmd$90 ==.
      0000D5 20 05            [ 2]  334 	jra	00104$
      0000D7                        335 00102$:
                           0000D7   336 	Sstm8s_clk$CLK_LSICmd$91 ==.
                           0000D7   337 	Sstm8s_clk$CLK_LSICmd$92 ==.
                                    338 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 179: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
      0000D7 A4 F7            [ 1]  339 	and	a, #0xf7
      0000D9 C7 50 C0         [ 1]  340 	ld	0x50c0, a
                           0000DC   341 	Sstm8s_clk$CLK_LSICmd$93 ==.
      0000DC                        342 00104$:
                           0000DC   343 	Sstm8s_clk$CLK_LSICmd$94 ==.
                                    344 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 181: }
      0000DC 84               [ 1]  345 	pop	a
                           0000DD   346 	Sstm8s_clk$CLK_LSICmd$95 ==.
                           0000DD   347 	Sstm8s_clk$CLK_LSICmd$96 ==.
                           0000DD   348 	XG$CLK_LSICmd$0$0 ==.
      0000DD 81               [ 4]  349 	ret
                           0000DE   350 	Sstm8s_clk$CLK_LSICmd$97 ==.
                           0000DE   351 	Sstm8s_clk$CLK_CCOCmd$98 ==.
                                    352 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 189: void CLK_CCOCmd(FunctionalState NewState)
                                    353 ;	-----------------------------------------
                                    354 ;	 function CLK_CCOCmd
                                    355 ;	-----------------------------------------
      0000DE                        356 _CLK_CCOCmd:
                           0000DE   357 	Sstm8s_clk$CLK_CCOCmd$99 ==.
      0000DE 88               [ 1]  358 	push	a
                           0000DF   359 	Sstm8s_clk$CLK_CCOCmd$100 ==.
                           0000DF   360 	Sstm8s_clk$CLK_CCOCmd$101 ==.
                                    361 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 192: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      0000DF 6B 01            [ 1]  362 	ld	(0x01, sp), a
      0000E1 27 10            [ 1]  363 	jreq	00107$
      0000E3 0D 01            [ 1]  364 	tnz	(0x01, sp)
      0000E5 26 0C            [ 1]  365 	jrne	00107$
      0000E7 4B C0            [ 1]  366 	push	#0xc0
                           0000E9   367 	Sstm8s_clk$CLK_CCOCmd$102 ==.
      0000E9 5F               [ 1]  368 	clrw	x
      0000EA 89               [ 2]  369 	pushw	x
                           0000EB   370 	Sstm8s_clk$CLK_CCOCmd$103 ==.
      0000EB 4B 00            [ 1]  371 	push	#0x00
                           0000ED   372 	Sstm8s_clk$CLK_CCOCmd$104 ==.
      0000ED AEr00r0C         [ 2]  373 	ldw	x, #(___str_0+0)
      0000F0 CDr00r00         [ 4]  374 	call	_assert_failed
                           0000F3   375 	Sstm8s_clk$CLK_CCOCmd$105 ==.
      0000F3                        376 00107$:
                           0000F3   377 	Sstm8s_clk$CLK_CCOCmd$106 ==.
                                    378 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
      0000F3 C6 50 C9         [ 1]  379 	ld	a, 0x50c9
                           0000F6   380 	Sstm8s_clk$CLK_CCOCmd$107 ==.
                                    381 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 194: if (NewState != DISABLE)
      0000F6 0D 01            [ 1]  382 	tnz	(0x01, sp)
      0000F8 27 07            [ 1]  383 	jreq	00102$
                           0000FA   384 	Sstm8s_clk$CLK_CCOCmd$108 ==.
                           0000FA   385 	Sstm8s_clk$CLK_CCOCmd$109 ==.
                                    386 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
      0000FA AA 01            [ 1]  387 	or	a, #0x01
      0000FC C7 50 C9         [ 1]  388 	ld	0x50c9, a
                           0000FF   389 	Sstm8s_clk$CLK_CCOCmd$110 ==.
      0000FF 20 05            [ 2]  390 	jra	00104$
      000101                        391 00102$:
                           000101   392 	Sstm8s_clk$CLK_CCOCmd$111 ==.
                           000101   393 	Sstm8s_clk$CLK_CCOCmd$112 ==.
                                    394 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 202: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOEN);
      000101 A4 FE            [ 1]  395 	and	a, #0xfe
      000103 C7 50 C9         [ 1]  396 	ld	0x50c9, a
                           000106   397 	Sstm8s_clk$CLK_CCOCmd$113 ==.
      000106                        398 00104$:
                           000106   399 	Sstm8s_clk$CLK_CCOCmd$114 ==.
                                    400 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 204: }
      000106 84               [ 1]  401 	pop	a
                           000107   402 	Sstm8s_clk$CLK_CCOCmd$115 ==.
                           000107   403 	Sstm8s_clk$CLK_CCOCmd$116 ==.
                           000107   404 	XG$CLK_CCOCmd$0$0 ==.
      000107 81               [ 4]  405 	ret
                           000108   406 	Sstm8s_clk$CLK_CCOCmd$117 ==.
                           000108   407 	Sstm8s_clk$CLK_ClockSwitchCmd$118 ==.
                                    408 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 213: void CLK_ClockSwitchCmd(FunctionalState NewState)
                                    409 ;	-----------------------------------------
                                    410 ;	 function CLK_ClockSwitchCmd
                                    411 ;	-----------------------------------------
      000108                        412 _CLK_ClockSwitchCmd:
                           000108   413 	Sstm8s_clk$CLK_ClockSwitchCmd$119 ==.
      000108 88               [ 1]  414 	push	a
                           000109   415 	Sstm8s_clk$CLK_ClockSwitchCmd$120 ==.
                           000109   416 	Sstm8s_clk$CLK_ClockSwitchCmd$121 ==.
                                    417 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 216: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000109 6B 01            [ 1]  418 	ld	(0x01, sp), a
      00010B 27 10            [ 1]  419 	jreq	00107$
      00010D 0D 01            [ 1]  420 	tnz	(0x01, sp)
      00010F 26 0C            [ 1]  421 	jrne	00107$
      000111 4B D8            [ 1]  422 	push	#0xd8
                           000113   423 	Sstm8s_clk$CLK_ClockSwitchCmd$122 ==.
      000113 5F               [ 1]  424 	clrw	x
      000114 89               [ 2]  425 	pushw	x
                           000115   426 	Sstm8s_clk$CLK_ClockSwitchCmd$123 ==.
      000115 4B 00            [ 1]  427 	push	#0x00
                           000117   428 	Sstm8s_clk$CLK_ClockSwitchCmd$124 ==.
      000117 AEr00r0C         [ 2]  429 	ldw	x, #(___str_0+0)
      00011A CDr00r00         [ 4]  430 	call	_assert_failed
                           00011D   431 	Sstm8s_clk$CLK_ClockSwitchCmd$125 ==.
      00011D                        432 00107$:
                           00011D   433 	Sstm8s_clk$CLK_ClockSwitchCmd$126 ==.
                                    434 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
      00011D C6 50 C5         [ 1]  435 	ld	a, 0x50c5
                           000120   436 	Sstm8s_clk$CLK_ClockSwitchCmd$127 ==.
                                    437 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 218: if (NewState != DISABLE )
      000120 0D 01            [ 1]  438 	tnz	(0x01, sp)
      000122 27 07            [ 1]  439 	jreq	00102$
                           000124   440 	Sstm8s_clk$CLK_ClockSwitchCmd$128 ==.
                           000124   441 	Sstm8s_clk$CLK_ClockSwitchCmd$129 ==.
                                    442 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
      000124 AA 02            [ 1]  443 	or	a, #0x02
      000126 C7 50 C5         [ 1]  444 	ld	0x50c5, a
                           000129   445 	Sstm8s_clk$CLK_ClockSwitchCmd$130 ==.
      000129 20 05            [ 2]  446 	jra	00104$
      00012B                        447 00102$:
                           00012B   448 	Sstm8s_clk$CLK_ClockSwitchCmd$131 ==.
                           00012B   449 	Sstm8s_clk$CLK_ClockSwitchCmd$132 ==.
                                    450 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 226: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWEN);
      00012B A4 FD            [ 1]  451 	and	a, #0xfd
      00012D C7 50 C5         [ 1]  452 	ld	0x50c5, a
                           000130   453 	Sstm8s_clk$CLK_ClockSwitchCmd$133 ==.
      000130                        454 00104$:
                           000130   455 	Sstm8s_clk$CLK_ClockSwitchCmd$134 ==.
                                    456 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 228: }
      000130 84               [ 1]  457 	pop	a
                           000131   458 	Sstm8s_clk$CLK_ClockSwitchCmd$135 ==.
                           000131   459 	Sstm8s_clk$CLK_ClockSwitchCmd$136 ==.
                           000131   460 	XG$CLK_ClockSwitchCmd$0$0 ==.
      000131 81               [ 4]  461 	ret
                           000132   462 	Sstm8s_clk$CLK_ClockSwitchCmd$137 ==.
                           000132   463 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$138 ==.
                                    464 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 238: void CLK_SlowActiveHaltWakeUpCmd(FunctionalState NewState)
                                    465 ;	-----------------------------------------
                                    466 ;	 function CLK_SlowActiveHaltWakeUpCmd
                                    467 ;	-----------------------------------------
      000132                        468 _CLK_SlowActiveHaltWakeUpCmd:
                           000132   469 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139 ==.
      000132 88               [ 1]  470 	push	a
                           000133   471 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$140 ==.
                           000133   472 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$141 ==.
                                    473 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 241: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000133 6B 01            [ 1]  474 	ld	(0x01, sp), a
      000135 27 10            [ 1]  475 	jreq	00107$
      000137 0D 01            [ 1]  476 	tnz	(0x01, sp)
      000139 26 0C            [ 1]  477 	jrne	00107$
      00013B 4B F1            [ 1]  478 	push	#0xf1
                           00013D   479 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$142 ==.
      00013D 5F               [ 1]  480 	clrw	x
      00013E 89               [ 2]  481 	pushw	x
                           00013F   482 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$143 ==.
      00013F 4B 00            [ 1]  483 	push	#0x00
                           000141   484 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$144 ==.
      000141 AEr00r0C         [ 2]  485 	ldw	x, #(___str_0+0)
      000144 CDr00r00         [ 4]  486 	call	_assert_failed
                           000147   487 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$145 ==.
      000147                        488 00107$:
                           000147   489 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$146 ==.
                                    490 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
      000147 C6 50 C0         [ 1]  491 	ld	a, 0x50c0
                           00014A   492 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$147 ==.
                                    493 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 243: if (NewState != DISABLE)
      00014A 0D 01            [ 1]  494 	tnz	(0x01, sp)
      00014C 27 07            [ 1]  495 	jreq	00102$
                           00014E   496 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$148 ==.
                           00014E   497 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$149 ==.
                                    498 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
      00014E AA 20            [ 1]  499 	or	a, #0x20
      000150 C7 50 C0         [ 1]  500 	ld	0x50c0, a
                           000153   501 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$150 ==.
      000153 20 05            [ 2]  502 	jra	00104$
      000155                        503 00102$:
                           000155   504 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$151 ==.
                           000155   505 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$152 ==.
                                    506 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 251: CLK->ICKR &= (uint8_t)(~CLK_ICKR_SWUAH);
      000155 A4 DF            [ 1]  507 	and	a, #0xdf
      000157 C7 50 C0         [ 1]  508 	ld	0x50c0, a
                           00015A   509 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$153 ==.
      00015A                        510 00104$:
                           00015A   511 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$154 ==.
                                    512 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 253: }
      00015A 84               [ 1]  513 	pop	a
                           00015B   514 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$155 ==.
                           00015B   515 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$156 ==.
                           00015B   516 	XG$CLK_SlowActiveHaltWakeUpCmd$0$0 ==.
      00015B 81               [ 4]  517 	ret
                           00015C   518 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$157 ==.
                           00015C   519 	Sstm8s_clk$CLK_PeripheralClockConfig$158 ==.
                                    520 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 263: void CLK_PeripheralClockConfig(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState)
                                    521 ;	-----------------------------------------
                                    522 ;	 function CLK_PeripheralClockConfig
                                    523 ;	-----------------------------------------
      00015C                        524 _CLK_PeripheralClockConfig:
                           00015C   525 	Sstm8s_clk$CLK_PeripheralClockConfig$159 ==.
      00015C 52 03            [ 2]  526 	sub	sp, #3
                           00015E   527 	Sstm8s_clk$CLK_PeripheralClockConfig$160 ==.
      00015E 6B 03            [ 1]  528 	ld	(0x03, sp), a
                           000160   529 	Sstm8s_clk$CLK_PeripheralClockConfig$161 ==.
                                    530 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 266: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      000160 0D 06            [ 1]  531 	tnz	(0x06, sp)
      000162 27 10            [ 1]  532 	jreq	00113$
      000164 0D 06            [ 1]  533 	tnz	(0x06, sp)
      000166 26 0C            [ 1]  534 	jrne	00113$
      000168 4B 0A            [ 1]  535 	push	#0x0a
                           00016A   536 	Sstm8s_clk$CLK_PeripheralClockConfig$162 ==.
      00016A 4B 01            [ 1]  537 	push	#0x01
                           00016C   538 	Sstm8s_clk$CLK_PeripheralClockConfig$163 ==.
      00016C 5F               [ 1]  539 	clrw	x
      00016D 89               [ 2]  540 	pushw	x
                           00016E   541 	Sstm8s_clk$CLK_PeripheralClockConfig$164 ==.
      00016E AEr00r0C         [ 2]  542 	ldw	x, #(___str_0+0)
      000171 CDr00r00         [ 4]  543 	call	_assert_failed
                           000174   544 	Sstm8s_clk$CLK_PeripheralClockConfig$165 ==.
      000174                        545 00113$:
                           000174   546 	Sstm8s_clk$CLK_PeripheralClockConfig$166 ==.
                                    547 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 267: assert_param(IS_CLK_PERIPHERAL_OK(CLK_Peripheral));
      000174 0D 03            [ 1]  548 	tnz	(0x03, sp)
      000176 27 64            [ 1]  549 	jreq	00118$
      000178 7B 03            [ 1]  550 	ld	a, (0x03, sp)
      00017A 4A               [ 1]  551 	dec	a
      00017B 27 5F            [ 1]  552 	jreq	00118$
                           00017D   553 	Sstm8s_clk$CLK_PeripheralClockConfig$167 ==.
      00017D 7B 03            [ 1]  554 	ld	a, (0x03, sp)
      00017F A0 03            [ 1]  555 	sub	a, #0x03
      000181 26 02            [ 1]  556 	jrne	00298$
      000183 4C               [ 1]  557 	inc	a
      000184 21                     558 	.byte 0x21
      000185                        559 00298$:
      000185 4F               [ 1]  560 	clr	a
      000186                        561 00299$:
                           000186   562 	Sstm8s_clk$CLK_PeripheralClockConfig$168 ==.
      000186 4D               [ 1]  563 	tnz	a
      000187 26 53            [ 1]  564 	jrne	00118$
      000189 4D               [ 1]  565 	tnz	a
      00018A 26 50            [ 1]  566 	jrne	00118$
      00018C 4D               [ 1]  567 	tnz	a
      00018D 26 4D            [ 1]  568 	jrne	00118$
      00018F 7B 03            [ 1]  569 	ld	a, (0x03, sp)
      000191 A0 04            [ 1]  570 	sub	a, #0x04
      000193 26 04            [ 1]  571 	jrne	00304$
      000195 4C               [ 1]  572 	inc	a
      000196 97               [ 1]  573 	ld	xl, a
      000197 20 02            [ 2]  574 	jra	00305$
      000199                        575 00304$:
      000199 4F               [ 1]  576 	clr	a
      00019A 97               [ 1]  577 	ld	xl, a
      00019B                        578 00305$:
                           00019B   579 	Sstm8s_clk$CLK_PeripheralClockConfig$169 ==.
      00019B 9F               [ 1]  580 	ld	a, xl
      00019C 4D               [ 1]  581 	tnz	a
      00019D 26 3D            [ 1]  582 	jrne	00118$
      00019F 7B 03            [ 1]  583 	ld	a, (0x03, sp)
      0001A1 A0 05            [ 1]  584 	sub	a, #0x05
      0001A3 26 02            [ 1]  585 	jrne	00308$
      0001A5 4C               [ 1]  586 	inc	a
      0001A6 21                     587 	.byte 0x21
      0001A7                        588 00308$:
      0001A7 4F               [ 1]  589 	clr	a
      0001A8                        590 00309$:
                           0001A8   591 	Sstm8s_clk$CLK_PeripheralClockConfig$170 ==.
      0001A8 4D               [ 1]  592 	tnz	a
      0001A9 26 31            [ 1]  593 	jrne	00118$
      0001AB 4D               [ 1]  594 	tnz	a
      0001AC 26 2E            [ 1]  595 	jrne	00118$
      0001AE 9F               [ 1]  596 	ld	a, xl
      0001AF 4D               [ 1]  597 	tnz	a
      0001B0 26 2A            [ 1]  598 	jrne	00118$
      0001B2 7B 03            [ 1]  599 	ld	a, (0x03, sp)
      0001B4 A1 06            [ 1]  600 	cp	a, #0x06
      0001B6 27 24            [ 1]  601 	jreq	00118$
                           0001B8   602 	Sstm8s_clk$CLK_PeripheralClockConfig$171 ==.
      0001B8 7B 03            [ 1]  603 	ld	a, (0x03, sp)
      0001BA A1 07            [ 1]  604 	cp	a, #0x07
      0001BC 27 1E            [ 1]  605 	jreq	00118$
                           0001BE   606 	Sstm8s_clk$CLK_PeripheralClockConfig$172 ==.
      0001BE 7B 03            [ 1]  607 	ld	a, (0x03, sp)
      0001C0 A1 17            [ 1]  608 	cp	a, #0x17
      0001C2 27 18            [ 1]  609 	jreq	00118$
                           0001C4   610 	Sstm8s_clk$CLK_PeripheralClockConfig$173 ==.
      0001C4 7B 03            [ 1]  611 	ld	a, (0x03, sp)
      0001C6 A1 13            [ 1]  612 	cp	a, #0x13
      0001C8 27 12            [ 1]  613 	jreq	00118$
                           0001CA   614 	Sstm8s_clk$CLK_PeripheralClockConfig$174 ==.
      0001CA 7B 03            [ 1]  615 	ld	a, (0x03, sp)
      0001CC A1 12            [ 1]  616 	cp	a, #0x12
      0001CE 27 0C            [ 1]  617 	jreq	00118$
                           0001D0   618 	Sstm8s_clk$CLK_PeripheralClockConfig$175 ==.
      0001D0 4B 0B            [ 1]  619 	push	#0x0b
                           0001D2   620 	Sstm8s_clk$CLK_PeripheralClockConfig$176 ==.
      0001D2 4B 01            [ 1]  621 	push	#0x01
                           0001D4   622 	Sstm8s_clk$CLK_PeripheralClockConfig$177 ==.
      0001D4 5F               [ 1]  623 	clrw	x
      0001D5 89               [ 2]  624 	pushw	x
                           0001D6   625 	Sstm8s_clk$CLK_PeripheralClockConfig$178 ==.
      0001D6 AEr00r0C         [ 2]  626 	ldw	x, #(___str_0+0)
      0001D9 CDr00r00         [ 4]  627 	call	_assert_failed
                           0001DC   628 	Sstm8s_clk$CLK_PeripheralClockConfig$179 ==.
      0001DC                        629 00118$:
                           0001DC   630 	Sstm8s_clk$CLK_PeripheralClockConfig$180 ==.
                                    631 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      0001DC 7B 03            [ 1]  632 	ld	a, (0x03, sp)
      0001DE A4 0F            [ 1]  633 	and	a, #0x0f
      0001E0 88               [ 1]  634 	push	a
                           0001E1   635 	Sstm8s_clk$CLK_PeripheralClockConfig$181 ==.
      0001E1 A6 01            [ 1]  636 	ld	a, #0x01
      0001E3 6B 02            [ 1]  637 	ld	(0x02, sp), a
      0001E5 84               [ 1]  638 	pop	a
                           0001E6   639 	Sstm8s_clk$CLK_PeripheralClockConfig$182 ==.
      0001E6 4D               [ 1]  640 	tnz	a
      0001E7 27 05            [ 1]  641 	jreq	00329$
      0001E9                        642 00328$:
      0001E9 08 01            [ 1]  643 	sll	(0x01, sp)
      0001EB 4A               [ 1]  644 	dec	a
      0001EC 26 FB            [ 1]  645 	jrne	00328$
      0001EE                        646 00329$:
                           0001EE   647 	Sstm8s_clk$CLK_PeripheralClockConfig$183 ==.
                                    648 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      0001EE 7B 01            [ 1]  649 	ld	a, (0x01, sp)
      0001F0 43               [ 1]  650 	cpl	a
      0001F1 6B 02            [ 1]  651 	ld	(0x02, sp), a
                           0001F3   652 	Sstm8s_clk$CLK_PeripheralClockConfig$184 ==.
                                    653 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 269: if (((uint8_t)CLK_Peripheral & (uint8_t)0x10) == 0x00)
      0001F3 7B 03            [ 1]  654 	ld	a, (0x03, sp)
      0001F5 A5 10            [ 1]  655 	bcp	a, #0x10
      0001F7 26 15            [ 1]  656 	jrne	00108$
                           0001F9   657 	Sstm8s_clk$CLK_PeripheralClockConfig$185 ==.
                                    658 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      0001F9 C6 50 C7         [ 1]  659 	ld	a, 0x50c7
                           0001FC   660 	Sstm8s_clk$CLK_PeripheralClockConfig$186 ==.
                           0001FC   661 	Sstm8s_clk$CLK_PeripheralClockConfig$187 ==.
                                    662 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 271: if (NewState != DISABLE)
      0001FC 0D 06            [ 1]  663 	tnz	(0x06, sp)
      0001FE 27 07            [ 1]  664 	jreq	00102$
                           000200   665 	Sstm8s_clk$CLK_PeripheralClockConfig$188 ==.
                           000200   666 	Sstm8s_clk$CLK_PeripheralClockConfig$189 ==.
                                    667 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      000200 1A 01            [ 1]  668 	or	a, (0x01, sp)
      000202 C7 50 C7         [ 1]  669 	ld	0x50c7, a
                           000205   670 	Sstm8s_clk$CLK_PeripheralClockConfig$190 ==.
      000205 20 1A            [ 2]  671 	jra	00110$
      000207                        672 00102$:
                           000207   673 	Sstm8s_clk$CLK_PeripheralClockConfig$191 ==.
                           000207   674 	Sstm8s_clk$CLK_PeripheralClockConfig$192 ==.
                                    675 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      000207 14 02            [ 1]  676 	and	a, (0x02, sp)
      000209 C7 50 C7         [ 1]  677 	ld	0x50c7, a
                           00020C   678 	Sstm8s_clk$CLK_PeripheralClockConfig$193 ==.
      00020C 20 13            [ 2]  679 	jra	00110$
      00020E                        680 00108$:
                           00020E   681 	Sstm8s_clk$CLK_PeripheralClockConfig$194 ==.
                                    682 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      00020E C6 50 CA         [ 1]  683 	ld	a, 0x50ca
                           000211   684 	Sstm8s_clk$CLK_PeripheralClockConfig$195 ==.
                           000211   685 	Sstm8s_clk$CLK_PeripheralClockConfig$196 ==.
                                    686 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 284: if (NewState != DISABLE)
      000211 0D 06            [ 1]  687 	tnz	(0x06, sp)
      000213 27 07            [ 1]  688 	jreq	00105$
                           000215   689 	Sstm8s_clk$CLK_PeripheralClockConfig$197 ==.
                           000215   690 	Sstm8s_clk$CLK_PeripheralClockConfig$198 ==.
                                    691 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      000215 1A 01            [ 1]  692 	or	a, (0x01, sp)
      000217 C7 50 CA         [ 1]  693 	ld	0x50ca, a
                           00021A   694 	Sstm8s_clk$CLK_PeripheralClockConfig$199 ==.
      00021A 20 05            [ 2]  695 	jra	00110$
      00021C                        696 00105$:
                           00021C   697 	Sstm8s_clk$CLK_PeripheralClockConfig$200 ==.
                           00021C   698 	Sstm8s_clk$CLK_PeripheralClockConfig$201 ==.
                                    699 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 292: CLK->PCKENR2 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
      00021C 14 02            [ 1]  700 	and	a, (0x02, sp)
      00021E C7 50 CA         [ 1]  701 	ld	0x50ca, a
                           000221   702 	Sstm8s_clk$CLK_PeripheralClockConfig$202 ==.
      000221                        703 00110$:
                           000221   704 	Sstm8s_clk$CLK_PeripheralClockConfig$203 ==.
                                    705 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 295: }
      000221 5B 03            [ 2]  706 	addw	sp, #3
                           000223   707 	Sstm8s_clk$CLK_PeripheralClockConfig$204 ==.
      000223 85               [ 2]  708 	popw	x
                           000224   709 	Sstm8s_clk$CLK_PeripheralClockConfig$205 ==.
      000224 84               [ 1]  710 	pop	a
                           000225   711 	Sstm8s_clk$CLK_PeripheralClockConfig$206 ==.
      000225 FC               [ 2]  712 	jp	(x)
                           000226   713 	Sstm8s_clk$CLK_PeripheralClockConfig$207 ==.
                           000226   714 	Sstm8s_clk$CLK_ClockSwitchConfig$208 ==.
                                    715 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 309: ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
                                    716 ;	-----------------------------------------
                                    717 ;	 function CLK_ClockSwitchConfig
                                    718 ;	-----------------------------------------
      000226                        719 _CLK_ClockSwitchConfig:
                           000226   720 	Sstm8s_clk$CLK_ClockSwitchConfig$209 ==.
      000226 88               [ 1]  721 	push	a
                           000227   722 	Sstm8s_clk$CLK_ClockSwitchConfig$210 ==.
      000227 6B 01            [ 1]  723 	ld	(0x01, sp), a
                           000229   724 	Sstm8s_clk$CLK_ClockSwitchConfig$211 ==.
                                    725 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 316: assert_param(IS_CLK_SOURCE_OK(CLK_NewClock));
      000229 7B 04            [ 1]  726 	ld	a, (0x04, sp)
      00022B A1 E1            [ 1]  727 	cp	a, #0xe1
      00022D 27 18            [ 1]  728 	jreq	00140$
                           00022F   729 	Sstm8s_clk$CLK_ClockSwitchConfig$212 ==.
      00022F 7B 04            [ 1]  730 	ld	a, (0x04, sp)
      000231 A1 D2            [ 1]  731 	cp	a, #0xd2
      000233 27 12            [ 1]  732 	jreq	00140$
                           000235   733 	Sstm8s_clk$CLK_ClockSwitchConfig$213 ==.
      000235 7B 04            [ 1]  734 	ld	a, (0x04, sp)
      000237 A1 B4            [ 1]  735 	cp	a, #0xb4
      000239 27 0C            [ 1]  736 	jreq	00140$
                           00023B   737 	Sstm8s_clk$CLK_ClockSwitchConfig$214 ==.
      00023B 4B 3C            [ 1]  738 	push	#0x3c
                           00023D   739 	Sstm8s_clk$CLK_ClockSwitchConfig$215 ==.
      00023D 4B 01            [ 1]  740 	push	#0x01
                           00023F   741 	Sstm8s_clk$CLK_ClockSwitchConfig$216 ==.
      00023F 5F               [ 1]  742 	clrw	x
      000240 89               [ 2]  743 	pushw	x
                           000241   744 	Sstm8s_clk$CLK_ClockSwitchConfig$217 ==.
      000241 AEr00r0C         [ 2]  745 	ldw	x, #(___str_0+0)
      000244 CDr00r00         [ 4]  746 	call	_assert_failed
                           000247   747 	Sstm8s_clk$CLK_ClockSwitchConfig$218 ==.
      000247                        748 00140$:
                           000247   749 	Sstm8s_clk$CLK_ClockSwitchConfig$219 ==.
                                    750 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 317: assert_param(IS_CLK_SWITCHMODE_OK(CLK_SwitchMode));
      000247 0D 01            [ 1]  751 	tnz	(0x01, sp)
      000249 27 10            [ 1]  752 	jreq	00148$
      00024B 0D 01            [ 1]  753 	tnz	(0x01, sp)
      00024D 26 0C            [ 1]  754 	jrne	00148$
      00024F 4B 3D            [ 1]  755 	push	#0x3d
                           000251   756 	Sstm8s_clk$CLK_ClockSwitchConfig$220 ==.
      000251 4B 01            [ 1]  757 	push	#0x01
                           000253   758 	Sstm8s_clk$CLK_ClockSwitchConfig$221 ==.
      000253 5F               [ 1]  759 	clrw	x
      000254 89               [ 2]  760 	pushw	x
                           000255   761 	Sstm8s_clk$CLK_ClockSwitchConfig$222 ==.
      000255 AEr00r0C         [ 2]  762 	ldw	x, #(___str_0+0)
      000258 CDr00r00         [ 4]  763 	call	_assert_failed
                           00025B   764 	Sstm8s_clk$CLK_ClockSwitchConfig$223 ==.
      00025B                        765 00148$:
                           00025B   766 	Sstm8s_clk$CLK_ClockSwitchConfig$224 ==.
                                    767 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 318: assert_param(IS_FUNCTIONALSTATE_OK(ITState));
      00025B 0D 05            [ 1]  768 	tnz	(0x05, sp)
      00025D 27 10            [ 1]  769 	jreq	00153$
      00025F 0D 05            [ 1]  770 	tnz	(0x05, sp)
      000261 26 0C            [ 1]  771 	jrne	00153$
      000263 4B 3E            [ 1]  772 	push	#0x3e
                           000265   773 	Sstm8s_clk$CLK_ClockSwitchConfig$225 ==.
      000265 4B 01            [ 1]  774 	push	#0x01
                           000267   775 	Sstm8s_clk$CLK_ClockSwitchConfig$226 ==.
      000267 5F               [ 1]  776 	clrw	x
      000268 89               [ 2]  777 	pushw	x
                           000269   778 	Sstm8s_clk$CLK_ClockSwitchConfig$227 ==.
      000269 AEr00r0C         [ 2]  779 	ldw	x, #(___str_0+0)
      00026C CDr00r00         [ 4]  780 	call	_assert_failed
                           00026F   781 	Sstm8s_clk$CLK_ClockSwitchConfig$228 ==.
      00026F                        782 00153$:
                           00026F   783 	Sstm8s_clk$CLK_ClockSwitchConfig$229 ==.
                                    784 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 319: assert_param(IS_CLK_CURRENTCLOCKSTATE_OK(CLK_CurrentClockState));
      00026F 0D 06            [ 1]  785 	tnz	(0x06, sp)
      000271 27 10            [ 1]  786 	jreq	00158$
      000273 0D 06            [ 1]  787 	tnz	(0x06, sp)
      000275 26 0C            [ 1]  788 	jrne	00158$
      000277 4B 3F            [ 1]  789 	push	#0x3f
                           000279   790 	Sstm8s_clk$CLK_ClockSwitchConfig$230 ==.
      000279 4B 01            [ 1]  791 	push	#0x01
                           00027B   792 	Sstm8s_clk$CLK_ClockSwitchConfig$231 ==.
      00027B 5F               [ 1]  793 	clrw	x
      00027C 89               [ 2]  794 	pushw	x
                           00027D   795 	Sstm8s_clk$CLK_ClockSwitchConfig$232 ==.
      00027D AEr00r0C         [ 2]  796 	ldw	x, #(___str_0+0)
      000280 CDr00r00         [ 4]  797 	call	_assert_failed
                           000283   798 	Sstm8s_clk$CLK_ClockSwitchConfig$233 ==.
      000283                        799 00158$:
                           000283   800 	Sstm8s_clk$CLK_ClockSwitchConfig$234 ==.
                                    801 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 322: clock_master = (CLK_Source_TypeDef)CLK->CMSR;
      000283 C6 50 C3         [ 1]  802 	ld	a, 0x50c3
      000286 90 97            [ 1]  803 	ld	yl, a
                           000288   804 	Sstm8s_clk$CLK_ClockSwitchConfig$235 ==.
                                    805 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      000288 C6 50 C5         [ 1]  806 	ld	a, 0x50c5
                           00028B   807 	Sstm8s_clk$CLK_ClockSwitchConfig$236 ==.
                                    808 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 325: if (CLK_SwitchMode == CLK_SWITCHMODE_AUTO)
      00028B 0D 01            [ 1]  809 	tnz	(0x01, sp)
      00028D 27 36            [ 1]  810 	jreq	00122$
                           00028F   811 	Sstm8s_clk$CLK_ClockSwitchConfig$237 ==.
                           00028F   812 	Sstm8s_clk$CLK_ClockSwitchConfig$238 ==.
                                    813 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      00028F AA 02            [ 1]  814 	or	a, #0x02
      000291 C7 50 C5         [ 1]  815 	ld	0x50c5, a
                           000294   816 	Sstm8s_clk$CLK_ClockSwitchConfig$239 ==.
      000294 C6 50 C5         [ 1]  817 	ld	a, 0x50c5
                           000297   818 	Sstm8s_clk$CLK_ClockSwitchConfig$240 ==.
                                    819 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 331: if (ITState != DISABLE)
      000297 0D 05            [ 1]  820 	tnz	(0x05, sp)
      000299 27 07            [ 1]  821 	jreq	00102$
                           00029B   822 	Sstm8s_clk$CLK_ClockSwitchConfig$241 ==.
                           00029B   823 	Sstm8s_clk$CLK_ClockSwitchConfig$242 ==.
                                    824 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 333: CLK->SWCR |= CLK_SWCR_SWIEN;
      00029B AA 04            [ 1]  825 	or	a, #0x04
      00029D C7 50 C5         [ 1]  826 	ld	0x50c5, a
                           0002A0   827 	Sstm8s_clk$CLK_ClockSwitchConfig$243 ==.
      0002A0 20 05            [ 2]  828 	jra	00103$
      0002A2                        829 00102$:
                           0002A2   830 	Sstm8s_clk$CLK_ClockSwitchConfig$244 ==.
                           0002A2   831 	Sstm8s_clk$CLK_ClockSwitchConfig$245 ==.
                                    832 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 337: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      0002A2 A4 FB            [ 1]  833 	and	a, #0xfb
      0002A4 C7 50 C5         [ 1]  834 	ld	0x50c5, a
                           0002A7   835 	Sstm8s_clk$CLK_ClockSwitchConfig$246 ==.
      0002A7                        836 00103$:
                           0002A7   837 	Sstm8s_clk$CLK_ClockSwitchConfig$247 ==.
                                    838 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 341: CLK->SWR = (uint8_t)CLK_NewClock;
      0002A7 AE 50 C4         [ 2]  839 	ldw	x, #0x50c4
      0002AA 7B 04            [ 1]  840 	ld	a, (0x04, sp)
      0002AC F7               [ 1]  841 	ld	(x), a
                           0002AD   842 	Sstm8s_clk$CLK_ClockSwitchConfig$248 ==.
                           0002AD   843 	Sstm8s_clk$CLK_ClockSwitchConfig$249 ==.
                                    844 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 344: while((((CLK->SWCR & CLK_SWCR_SWBSY) != 0 )&& (DownCounter != 0)))
      0002AD 5F               [ 1]  845 	clrw	x
      0002AE 5A               [ 2]  846 	decw	x
      0002AF                        847 00105$:
      0002AF 72 01 50 C5 06   [ 2]  848 	btjf	0x50c5, #0, 00107$
      0002B4 5D               [ 2]  849 	tnzw	x
      0002B5 27 03            [ 1]  850 	jreq	00107$
                           0002B7   851 	Sstm8s_clk$CLK_ClockSwitchConfig$250 ==.
                           0002B7   852 	Sstm8s_clk$CLK_ClockSwitchConfig$251 ==.
                                    853 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 346: DownCounter--;
      0002B7 5A               [ 2]  854 	decw	x
                           0002B8   855 	Sstm8s_clk$CLK_ClockSwitchConfig$252 ==.
      0002B8 20 F5            [ 2]  856 	jra	00105$
      0002BA                        857 00107$:
                           0002BA   858 	Sstm8s_clk$CLK_ClockSwitchConfig$253 ==.
                                    859 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 349: if(DownCounter != 0)
      0002BA 5D               [ 2]  860 	tnzw	x
      0002BB 27 05            [ 1]  861 	jreq	00109$
                           0002BD   862 	Sstm8s_clk$CLK_ClockSwitchConfig$254 ==.
                           0002BD   863 	Sstm8s_clk$CLK_ClockSwitchConfig$255 ==.
                                    864 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 351: Swif = SUCCESS;
      0002BD A6 01            [ 1]  865 	ld	a, #0x01
      0002BF 97               [ 1]  866 	ld	xl, a
                           0002C0   867 	Sstm8s_clk$CLK_ClockSwitchConfig$256 ==.
      0002C0 20 32            [ 2]  868 	jra	00123$
      0002C2                        869 00109$:
                           0002C2   870 	Sstm8s_clk$CLK_ClockSwitchConfig$257 ==.
                           0002C2   871 	Sstm8s_clk$CLK_ClockSwitchConfig$258 ==.
                                    872 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 355: Swif = ERROR;
      0002C2 5F               [ 1]  873 	clrw	x
                           0002C3   874 	Sstm8s_clk$CLK_ClockSwitchConfig$259 ==.
      0002C3 20 2F            [ 2]  875 	jra	00123$
      0002C5                        876 00122$:
                           0002C5   877 	Sstm8s_clk$CLK_ClockSwitchConfig$260 ==.
                           0002C5   878 	Sstm8s_clk$CLK_ClockSwitchConfig$261 ==.
                                    879 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 361: if (ITState != DISABLE)
      0002C5 0D 05            [ 1]  880 	tnz	(0x05, sp)
      0002C7 27 07            [ 1]  881 	jreq	00112$
                           0002C9   882 	Sstm8s_clk$CLK_ClockSwitchConfig$262 ==.
                           0002C9   883 	Sstm8s_clk$CLK_ClockSwitchConfig$263 ==.
                                    884 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 363: CLK->SWCR |= CLK_SWCR_SWIEN;
      0002C9 AA 04            [ 1]  885 	or	a, #0x04
      0002CB C7 50 C5         [ 1]  886 	ld	0x50c5, a
                           0002CE   887 	Sstm8s_clk$CLK_ClockSwitchConfig$264 ==.
      0002CE 20 05            [ 2]  888 	jra	00113$
      0002D0                        889 00112$:
                           0002D0   890 	Sstm8s_clk$CLK_ClockSwitchConfig$265 ==.
                           0002D0   891 	Sstm8s_clk$CLK_ClockSwitchConfig$266 ==.
                                    892 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 367: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      0002D0 A4 FB            [ 1]  893 	and	a, #0xfb
      0002D2 C7 50 C5         [ 1]  894 	ld	0x50c5, a
                           0002D5   895 	Sstm8s_clk$CLK_ClockSwitchConfig$267 ==.
      0002D5                        896 00113$:
                           0002D5   897 	Sstm8s_clk$CLK_ClockSwitchConfig$268 ==.
                                    898 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 371: CLK->SWR = (uint8_t)CLK_NewClock;
      0002D5 AE 50 C4         [ 2]  899 	ldw	x, #0x50c4
      0002D8 7B 04            [ 1]  900 	ld	a, (0x04, sp)
      0002DA F7               [ 1]  901 	ld	(x), a
                           0002DB   902 	Sstm8s_clk$CLK_ClockSwitchConfig$269 ==.
                           0002DB   903 	Sstm8s_clk$CLK_ClockSwitchConfig$270 ==.
                                    904 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 374: while((((CLK->SWCR & CLK_SWCR_SWIF) != 0 ) && (DownCounter != 0)))
      0002DB 5F               [ 1]  905 	clrw	x
      0002DC 5A               [ 2]  906 	decw	x
      0002DD                        907 00115$:
      0002DD 72 07 50 C5 06   [ 2]  908 	btjf	0x50c5, #3, 00117$
      0002E2 5D               [ 2]  909 	tnzw	x
      0002E3 27 03            [ 1]  910 	jreq	00117$
                           0002E5   911 	Sstm8s_clk$CLK_ClockSwitchConfig$271 ==.
                           0002E5   912 	Sstm8s_clk$CLK_ClockSwitchConfig$272 ==.
                                    913 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 376: DownCounter--;
      0002E5 5A               [ 2]  914 	decw	x
                           0002E6   915 	Sstm8s_clk$CLK_ClockSwitchConfig$273 ==.
      0002E6 20 F5            [ 2]  916 	jra	00115$
      0002E8                        917 00117$:
                           0002E8   918 	Sstm8s_clk$CLK_ClockSwitchConfig$274 ==.
                                    919 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 379: if(DownCounter != 0)
      0002E8 5D               [ 2]  920 	tnzw	x
      0002E9 27 08            [ 1]  921 	jreq	00119$
                           0002EB   922 	Sstm8s_clk$CLK_ClockSwitchConfig$275 ==.
                           0002EB   923 	Sstm8s_clk$CLK_ClockSwitchConfig$276 ==.
                                    924 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 382: CLK->SWCR |= CLK_SWCR_SWEN;
      0002EB 72 12 50 C5      [ 1]  925 	bset	0x50c5, #1
                           0002EF   926 	Sstm8s_clk$CLK_ClockSwitchConfig$277 ==.
                                    927 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 383: Swif = SUCCESS;
      0002EF A6 01            [ 1]  928 	ld	a, #0x01
      0002F1 97               [ 1]  929 	ld	xl, a
                           0002F2   930 	Sstm8s_clk$CLK_ClockSwitchConfig$278 ==.
                           0002F2   931 	Sstm8s_clk$CLK_ClockSwitchConfig$279 ==.
                           0002F2   932 	Sstm8s_clk$CLK_ClockSwitchConfig$280 ==.
                                    933 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 387: Swif = ERROR;
                           0002F2   934 	Sstm8s_clk$CLK_ClockSwitchConfig$281 ==.
      0002F2 21                     935 	.byte 0x21
      0002F3                        936 00119$:
      0002F3 5F               [ 1]  937 	clrw	x
      0002F4                        938 00123$:
                           0002F4   939 	Sstm8s_clk$CLK_ClockSwitchConfig$282 ==.
                                    940 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 390: if(Swif != ERROR)
      0002F4 9F               [ 1]  941 	ld	a, xl
      0002F5 4D               [ 1]  942 	tnz	a
      0002F6 27 2E            [ 1]  943 	jreq	00136$
                           0002F8   944 	Sstm8s_clk$CLK_ClockSwitchConfig$283 ==.
                           0002F8   945 	Sstm8s_clk$CLK_ClockSwitchConfig$284 ==.
                                    946 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 393: if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSI))
      0002F8 0D 06            [ 1]  947 	tnz	(0x06, sp)
      0002FA 26 0C            [ 1]  948 	jrne	00132$
      0002FC 90 9F            [ 1]  949 	ld	a, yl
      0002FE A1 E1            [ 1]  950 	cp	a, #0xe1
      000300 26 06            [ 1]  951 	jrne	00132$
                           000302   952 	Sstm8s_clk$CLK_ClockSwitchConfig$285 ==.
                           000302   953 	Sstm8s_clk$CLK_ClockSwitchConfig$286 ==.
                           000302   954 	Sstm8s_clk$CLK_ClockSwitchConfig$287 ==.
                                    955 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 395: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
      000302 72 11 50 C0      [ 1]  956 	bres	0x50c0, #0
                           000306   957 	Sstm8s_clk$CLK_ClockSwitchConfig$288 ==.
      000306 20 1E            [ 2]  958 	jra	00136$
      000308                        959 00132$:
                           000308   960 	Sstm8s_clk$CLK_ClockSwitchConfig$289 ==.
                                    961 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 397: else if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_LSI))
      000308 0D 06            [ 1]  962 	tnz	(0x06, sp)
      00030A 26 0C            [ 1]  963 	jrne	00128$
      00030C 90 9F            [ 1]  964 	ld	a, yl
      00030E A1 D2            [ 1]  965 	cp	a, #0xd2
      000310 26 06            [ 1]  966 	jrne	00128$
                           000312   967 	Sstm8s_clk$CLK_ClockSwitchConfig$290 ==.
                           000312   968 	Sstm8s_clk$CLK_ClockSwitchConfig$291 ==.
                           000312   969 	Sstm8s_clk$CLK_ClockSwitchConfig$292 ==.
                                    970 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 399: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
      000312 72 17 50 C0      [ 1]  971 	bres	0x50c0, #3
                           000316   972 	Sstm8s_clk$CLK_ClockSwitchConfig$293 ==.
      000316 20 0E            [ 2]  973 	jra	00136$
      000318                        974 00128$:
                           000318   975 	Sstm8s_clk$CLK_ClockSwitchConfig$294 ==.
                                    976 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 401: else if ((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSE))
      000318 0D 06            [ 1]  977 	tnz	(0x06, sp)
      00031A 26 0A            [ 1]  978 	jrne	00136$
      00031C 90 9F            [ 1]  979 	ld	a, yl
      00031E A1 B4            [ 1]  980 	cp	a, #0xb4
      000320 26 04            [ 1]  981 	jrne	00136$
                           000322   982 	Sstm8s_clk$CLK_ClockSwitchConfig$295 ==.
                           000322   983 	Sstm8s_clk$CLK_ClockSwitchConfig$296 ==.
                           000322   984 	Sstm8s_clk$CLK_ClockSwitchConfig$297 ==.
                                    985 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 403: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      000322 72 11 50 C1      [ 1]  986 	bres	0x50c1, #0
                           000326   987 	Sstm8s_clk$CLK_ClockSwitchConfig$298 ==.
      000326                        988 00136$:
                           000326   989 	Sstm8s_clk$CLK_ClockSwitchConfig$299 ==.
                                    990 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 406: return(Swif);
      000326 9F               [ 1]  991 	ld	a, xl
                           000327   992 	Sstm8s_clk$CLK_ClockSwitchConfig$300 ==.
                                    993 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 407: }
      000327 1E 02            [ 2]  994 	ldw	x, (2, sp)
      000329 5B 06            [ 2]  995 	addw	sp, #6
                           00032B   996 	Sstm8s_clk$CLK_ClockSwitchConfig$301 ==.
      00032B FC               [ 2]  997 	jp	(x)
                           00032C   998 	Sstm8s_clk$CLK_ClockSwitchConfig$302 ==.
                           00032C   999 	Sstm8s_clk$CLK_HSIPrescalerConfig$303 ==.
                                   1000 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 415: void CLK_HSIPrescalerConfig(CLK_Prescaler_TypeDef HSIPrescaler)
                                   1001 ;	-----------------------------------------
                                   1002 ;	 function CLK_HSIPrescalerConfig
                                   1003 ;	-----------------------------------------
      00032C                       1004 _CLK_HSIPrescalerConfig:
                           00032C  1005 	Sstm8s_clk$CLK_HSIPrescalerConfig$304 ==.
      00032C 88               [ 1] 1006 	push	a
                           00032D  1007 	Sstm8s_clk$CLK_HSIPrescalerConfig$305 ==.
                           00032D  1008 	Sstm8s_clk$CLK_HSIPrescalerConfig$306 ==.
                                   1009 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 418: assert_param(IS_CLK_HSIPRESCALER_OK(HSIPrescaler));
      00032D 6B 01            [ 1] 1010 	ld	(0x01, sp), a
      00032F 27 1E            [ 1] 1011 	jreq	00104$
      000331 7B 01            [ 1] 1012 	ld	a, (0x01, sp)
      000333 A1 08            [ 1] 1013 	cp	a, #0x08
      000335 27 18            [ 1] 1014 	jreq	00104$
                           000337  1015 	Sstm8s_clk$CLK_HSIPrescalerConfig$307 ==.
      000337 7B 01            [ 1] 1016 	ld	a, (0x01, sp)
      000339 A1 10            [ 1] 1017 	cp	a, #0x10
      00033B 27 12            [ 1] 1018 	jreq	00104$
                           00033D  1019 	Sstm8s_clk$CLK_HSIPrescalerConfig$308 ==.
      00033D 7B 01            [ 1] 1020 	ld	a, (0x01, sp)
      00033F A1 18            [ 1] 1021 	cp	a, #0x18
      000341 27 0C            [ 1] 1022 	jreq	00104$
                           000343  1023 	Sstm8s_clk$CLK_HSIPrescalerConfig$309 ==.
      000343 4B A2            [ 1] 1024 	push	#0xa2
                           000345  1025 	Sstm8s_clk$CLK_HSIPrescalerConfig$310 ==.
      000345 4B 01            [ 1] 1026 	push	#0x01
                           000347  1027 	Sstm8s_clk$CLK_HSIPrescalerConfig$311 ==.
      000347 5F               [ 1] 1028 	clrw	x
      000348 89               [ 2] 1029 	pushw	x
                           000349  1030 	Sstm8s_clk$CLK_HSIPrescalerConfig$312 ==.
      000349 AEr00r0C         [ 2] 1031 	ldw	x, #(___str_0+0)
      00034C CDr00r00         [ 4] 1032 	call	_assert_failed
                           00034F  1033 	Sstm8s_clk$CLK_HSIPrescalerConfig$313 ==.
      00034F                       1034 00104$:
                           00034F  1035 	Sstm8s_clk$CLK_HSIPrescalerConfig$314 ==.
                                   1036 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 421: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      00034F C6 50 C6         [ 1] 1037 	ld	a, 0x50c6
      000352 A4 E7            [ 1] 1038 	and	a, #0xe7
      000354 C7 50 C6         [ 1] 1039 	ld	0x50c6, a
                           000357  1040 	Sstm8s_clk$CLK_HSIPrescalerConfig$315 ==.
                                   1041 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 424: CLK->CKDIVR |= (uint8_t)HSIPrescaler;
      000357 C6 50 C6         [ 1] 1042 	ld	a, 0x50c6
      00035A 1A 01            [ 1] 1043 	or	a, (0x01, sp)
      00035C C7 50 C6         [ 1] 1044 	ld	0x50c6, a
                           00035F  1045 	Sstm8s_clk$CLK_HSIPrescalerConfig$316 ==.
                                   1046 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 425: }
      00035F 84               [ 1] 1047 	pop	a
                           000360  1048 	Sstm8s_clk$CLK_HSIPrescalerConfig$317 ==.
                           000360  1049 	Sstm8s_clk$CLK_HSIPrescalerConfig$318 ==.
                           000360  1050 	XG$CLK_HSIPrescalerConfig$0$0 ==.
      000360 81               [ 4] 1051 	ret
                           000361  1052 	Sstm8s_clk$CLK_HSIPrescalerConfig$319 ==.
                           000361  1053 	Sstm8s_clk$CLK_CCOConfig$320 ==.
                                   1054 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 436: void CLK_CCOConfig(CLK_Output_TypeDef CLK_CCO)
                                   1055 ;	-----------------------------------------
                                   1056 ;	 function CLK_CCOConfig
                                   1057 ;	-----------------------------------------
      000361                       1058 _CLK_CCOConfig:
                           000361  1059 	Sstm8s_clk$CLK_CCOConfig$321 ==.
      000361 88               [ 1] 1060 	push	a
                           000362  1061 	Sstm8s_clk$CLK_CCOConfig$322 ==.
                           000362  1062 	Sstm8s_clk$CLK_CCOConfig$323 ==.
                                   1063 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 439: assert_param(IS_CLK_OUTPUT_OK(CLK_CCO));
      000362 4D               [ 1] 1064 	tnz	a
      000363 27 3E            [ 1] 1065 	jreq	00104$
      000365 A1 04            [ 1] 1066 	cp	a, #0x04
      000367 27 3A            [ 1] 1067 	jreq	00104$
                           000369  1068 	Sstm8s_clk$CLK_CCOConfig$324 ==.
      000369 A1 02            [ 1] 1069 	cp	a, #0x02
      00036B 27 36            [ 1] 1070 	jreq	00104$
                           00036D  1071 	Sstm8s_clk$CLK_CCOConfig$325 ==.
      00036D A1 08            [ 1] 1072 	cp	a, #0x08
      00036F 27 32            [ 1] 1073 	jreq	00104$
                           000371  1074 	Sstm8s_clk$CLK_CCOConfig$326 ==.
      000371 A1 0A            [ 1] 1075 	cp	a, #0x0a
      000373 27 2E            [ 1] 1076 	jreq	00104$
                           000375  1077 	Sstm8s_clk$CLK_CCOConfig$327 ==.
      000375 A1 0C            [ 1] 1078 	cp	a, #0x0c
      000377 27 2A            [ 1] 1079 	jreq	00104$
                           000379  1080 	Sstm8s_clk$CLK_CCOConfig$328 ==.
      000379 A1 0E            [ 1] 1081 	cp	a, #0x0e
      00037B 27 26            [ 1] 1082 	jreq	00104$
                           00037D  1083 	Sstm8s_clk$CLK_CCOConfig$329 ==.
      00037D A1 10            [ 1] 1084 	cp	a, #0x10
      00037F 27 22            [ 1] 1085 	jreq	00104$
                           000381  1086 	Sstm8s_clk$CLK_CCOConfig$330 ==.
      000381 A1 12            [ 1] 1087 	cp	a, #0x12
      000383 27 1E            [ 1] 1088 	jreq	00104$
                           000385  1089 	Sstm8s_clk$CLK_CCOConfig$331 ==.
      000385 A1 14            [ 1] 1090 	cp	a, #0x14
      000387 27 1A            [ 1] 1091 	jreq	00104$
                           000389  1092 	Sstm8s_clk$CLK_CCOConfig$332 ==.
      000389 A1 16            [ 1] 1093 	cp	a, #0x16
      00038B 27 16            [ 1] 1094 	jreq	00104$
                           00038D  1095 	Sstm8s_clk$CLK_CCOConfig$333 ==.
      00038D A1 18            [ 1] 1096 	cp	a, #0x18
      00038F 27 12            [ 1] 1097 	jreq	00104$
                           000391  1098 	Sstm8s_clk$CLK_CCOConfig$334 ==.
      000391 A1 1A            [ 1] 1099 	cp	a, #0x1a
      000393 27 0E            [ 1] 1100 	jreq	00104$
                           000395  1101 	Sstm8s_clk$CLK_CCOConfig$335 ==.
      000395 88               [ 1] 1102 	push	a
                           000396  1103 	Sstm8s_clk$CLK_CCOConfig$336 ==.
      000396 4B B7            [ 1] 1104 	push	#0xb7
                           000398  1105 	Sstm8s_clk$CLK_CCOConfig$337 ==.
      000398 4B 01            [ 1] 1106 	push	#0x01
                           00039A  1107 	Sstm8s_clk$CLK_CCOConfig$338 ==.
      00039A 5F               [ 1] 1108 	clrw	x
      00039B 89               [ 2] 1109 	pushw	x
                           00039C  1110 	Sstm8s_clk$CLK_CCOConfig$339 ==.
      00039C AEr00r0C         [ 2] 1111 	ldw	x, #(___str_0+0)
      00039F CDr00r00         [ 4] 1112 	call	_assert_failed
                           0003A2  1113 	Sstm8s_clk$CLK_CCOConfig$340 ==.
      0003A2 84               [ 1] 1114 	pop	a
                           0003A3  1115 	Sstm8s_clk$CLK_CCOConfig$341 ==.
      0003A3                       1116 00104$:
                           0003A3  1117 	Sstm8s_clk$CLK_CCOConfig$342 ==.
                                   1118 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 442: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOSEL);
      0003A3 AE 50 C9         [ 2] 1119 	ldw	x, #0x50c9
      0003A6 88               [ 1] 1120 	push	a
                           0003A7  1121 	Sstm8s_clk$CLK_CCOConfig$343 ==.
      0003A7 F6               [ 1] 1122 	ld	a, (x)
                           0003A8  1123 	Sstm8s_clk$CLK_CCOConfig$345 ==.
      0003A8 A4 E1            [ 1] 1124 	and	a, #0xe1
      0003AA 6B 02            [ 1] 1125 	ld	(0x02, sp), a
      0003AC 84               [ 1] 1126 	pop	a
                           0003AD  1127 	Sstm8s_clk$CLK_CCOConfig$346 ==.
      0003AD AE 50 C9         [ 2] 1128 	ldw	x, #0x50c9
      0003B0 88               [ 1] 1129 	push	a
                           0003B1  1130 	Sstm8s_clk$CLK_CCOConfig$347 ==.
      0003B1 7B 02            [ 1] 1131 	ld	a, (0x02, sp)
      0003B3 F7               [ 1] 1132 	ld	(x), a
      0003B4 84               [ 1] 1133 	pop	a
                           0003B5  1134 	Sstm8s_clk$CLK_CCOConfig$348 ==.
                           0003B5  1135 	Sstm8s_clk$CLK_CCOConfig$349 ==.
                                   1136 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 445: CLK->CCOR |= (uint8_t)CLK_CCO;
      0003B5 AE 50 C9         [ 2] 1137 	ldw	x, #0x50c9
      0003B8 88               [ 1] 1138 	push	a
                           0003B9  1139 	Sstm8s_clk$CLK_CCOConfig$350 ==.
      0003B9 F6               [ 1] 1140 	ld	a, (x)
      0003BA 6B 02            [ 1] 1141 	ld	(0x02, sp), a
      0003BC 84               [ 1] 1142 	pop	a
                           0003BD  1143 	Sstm8s_clk$CLK_CCOConfig$351 ==.
      0003BD 1A 01            [ 1] 1144 	or	a, (0x01, sp)
      0003BF C7 50 C9         [ 1] 1145 	ld	0x50c9, a
                           0003C2  1146 	Sstm8s_clk$CLK_CCOConfig$352 ==.
                                   1147 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 448: CLK->CCOR |= CLK_CCOR_CCOEN;
      0003C2 72 10 50 C9      [ 1] 1148 	bset	0x50c9, #0
                           0003C6  1149 	Sstm8s_clk$CLK_CCOConfig$353 ==.
                                   1150 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 449: }
      0003C6 84               [ 1] 1151 	pop	a
                           0003C7  1152 	Sstm8s_clk$CLK_CCOConfig$354 ==.
                           0003C7  1153 	Sstm8s_clk$CLK_CCOConfig$355 ==.
                           0003C7  1154 	XG$CLK_CCOConfig$0$0 ==.
      0003C7 81               [ 4] 1155 	ret
                           0003C8  1156 	Sstm8s_clk$CLK_CCOConfig$356 ==.
                           0003C8  1157 	Sstm8s_clk$CLK_ITConfig$357 ==.
                                   1158 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 459: void CLK_ITConfig(CLK_IT_TypeDef CLK_IT, FunctionalState NewState)
                                   1159 ;	-----------------------------------------
                                   1160 ;	 function CLK_ITConfig
                                   1161 ;	-----------------------------------------
      0003C8                       1162 _CLK_ITConfig:
                           0003C8  1163 	Sstm8s_clk$CLK_ITConfig$358 ==.
                           0003C8  1164 	Sstm8s_clk$CLK_ITConfig$359 ==.
                                   1165 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 462: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
      0003C8 0D 03            [ 1] 1166 	tnz	(0x03, sp)
      0003CA 27 12            [ 1] 1167 	jreq	00115$
      0003CC 0D 03            [ 1] 1168 	tnz	(0x03, sp)
      0003CE 26 0E            [ 1] 1169 	jrne	00115$
      0003D0 88               [ 1] 1170 	push	a
                           0003D1  1171 	Sstm8s_clk$CLK_ITConfig$360 ==.
      0003D1 4B CE            [ 1] 1172 	push	#0xce
                           0003D3  1173 	Sstm8s_clk$CLK_ITConfig$361 ==.
      0003D3 4B 01            [ 1] 1174 	push	#0x01
                           0003D5  1175 	Sstm8s_clk$CLK_ITConfig$362 ==.
      0003D5 5F               [ 1] 1176 	clrw	x
      0003D6 89               [ 2] 1177 	pushw	x
                           0003D7  1178 	Sstm8s_clk$CLK_ITConfig$363 ==.
      0003D7 AEr00r0C         [ 2] 1179 	ldw	x, #(___str_0+0)
      0003DA CDr00r00         [ 4] 1180 	call	_assert_failed
                           0003DD  1181 	Sstm8s_clk$CLK_ITConfig$364 ==.
      0003DD 84               [ 1] 1182 	pop	a
                           0003DE  1183 	Sstm8s_clk$CLK_ITConfig$365 ==.
      0003DE                       1184 00115$:
                           0003DE  1185 	Sstm8s_clk$CLK_ITConfig$366 ==.
                                   1186 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 463: assert_param(IS_CLK_IT_OK(CLK_IT));
      0003DE A1 0C            [ 1] 1187 	cp	a, #0x0c
      0003E0 26 06            [ 1] 1188 	jrne	00190$
      0003E2 41               [ 1] 1189 	exg	a, xl
      0003E3 A6 01            [ 1] 1190 	ld	a, #0x01
      0003E5 41               [ 1] 1191 	exg	a, xl
      0003E6 20 03            [ 2] 1192 	jra	00191$
      0003E8                       1193 00190$:
      0003E8 41               [ 1] 1194 	exg	a, xl
      0003E9 4F               [ 1] 1195 	clr	a
      0003EA 41               [ 1] 1196 	exg	a, xl
      0003EB                       1197 00191$:
                           0003EB  1198 	Sstm8s_clk$CLK_ITConfig$367 ==.
      0003EB A0 1C            [ 1] 1199 	sub	a, #0x1c
      0003ED 26 04            [ 1] 1200 	jrne	00193$
      0003EF 4C               [ 1] 1201 	inc	a
      0003F0 95               [ 1] 1202 	ld	xh, a
      0003F1 20 02            [ 2] 1203 	jra	00194$
      0003F3                       1204 00193$:
      0003F3 4F               [ 1] 1205 	clr	a
      0003F4 95               [ 1] 1206 	ld	xh, a
      0003F5                       1207 00194$:
                           0003F5  1208 	Sstm8s_clk$CLK_ITConfig$368 ==.
      0003F5 9F               [ 1] 1209 	ld	a, xl
      0003F6 4D               [ 1] 1210 	tnz	a
      0003F7 26 14            [ 1] 1211 	jrne	00120$
      0003F9 9E               [ 1] 1212 	ld	a, xh
      0003FA 4D               [ 1] 1213 	tnz	a
      0003FB 26 10            [ 1] 1214 	jrne	00120$
      0003FD 89               [ 2] 1215 	pushw	x
                           0003FE  1216 	Sstm8s_clk$CLK_ITConfig$369 ==.
      0003FE 4B CF            [ 1] 1217 	push	#0xcf
                           000400  1218 	Sstm8s_clk$CLK_ITConfig$370 ==.
      000400 4B 01            [ 1] 1219 	push	#0x01
                           000402  1220 	Sstm8s_clk$CLK_ITConfig$371 ==.
      000402 4B 00            [ 1] 1221 	push	#0x00
                           000404  1222 	Sstm8s_clk$CLK_ITConfig$372 ==.
      000404 4B 00            [ 1] 1223 	push	#0x00
                           000406  1224 	Sstm8s_clk$CLK_ITConfig$373 ==.
      000406 AEr00r0C         [ 2] 1225 	ldw	x, #(___str_0+0)
      000409 CDr00r00         [ 4] 1226 	call	_assert_failed
                           00040C  1227 	Sstm8s_clk$CLK_ITConfig$374 ==.
      00040C 85               [ 2] 1228 	popw	x
                           00040D  1229 	Sstm8s_clk$CLK_ITConfig$375 ==.
      00040D                       1230 00120$:
                           00040D  1231 	Sstm8s_clk$CLK_ITConfig$376 ==.
                                   1232 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 465: if (NewState != DISABLE)
      00040D 0D 03            [ 1] 1233 	tnz	(0x03, sp)
      00040F 27 1C            [ 1] 1234 	jreq	00110$
                           000411  1235 	Sstm8s_clk$CLK_ITConfig$377 ==.
                           000411  1236 	Sstm8s_clk$CLK_ITConfig$378 ==.
                                   1237 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 467: switch (CLK_IT)
      000411 9F               [ 1] 1238 	ld	a, xl
      000412 4D               [ 1] 1239 	tnz	a
      000413 26 0E            [ 1] 1240 	jrne	00102$
      000415 9E               [ 1] 1241 	ld	a, xh
      000416 4D               [ 1] 1242 	tnz	a
      000417 27 2E            [ 1] 1243 	jreq	00112$
                           000419  1244 	Sstm8s_clk$CLK_ITConfig$379 ==.
                           000419  1245 	Sstm8s_clk$CLK_ITConfig$380 ==.
                                   1246 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 470: CLK->SWCR |= CLK_SWCR_SWIEN;
      000419 C6 50 C5         [ 1] 1247 	ld	a, 0x50c5
      00041C AA 04            [ 1] 1248 	or	a, #0x04
      00041E C7 50 C5         [ 1] 1249 	ld	0x50c5, a
                           000421  1250 	Sstm8s_clk$CLK_ITConfig$381 ==.
                                   1251 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 471: break;
      000421 20 24            [ 2] 1252 	jra	00112$
                           000423  1253 	Sstm8s_clk$CLK_ITConfig$382 ==.
                                   1254 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 472: case CLK_IT_CSSD: /* Enable the clock security system detection interrupt */
      000423                       1255 00102$:
                           000423  1256 	Sstm8s_clk$CLK_ITConfig$383 ==.
                                   1257 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 473: CLK->CSSR |= CLK_CSSR_CSSDIE;
      000423 C6 50 C8         [ 1] 1258 	ld	a, 0x50c8
      000426 AA 04            [ 1] 1259 	or	a, #0x04
      000428 C7 50 C8         [ 1] 1260 	ld	0x50c8, a
                           00042B  1261 	Sstm8s_clk$CLK_ITConfig$384 ==.
                                   1262 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 474: break;
      00042B 20 1A            [ 2] 1263 	jra	00112$
                           00042D  1264 	Sstm8s_clk$CLK_ITConfig$385 ==.
                           00042D  1265 	Sstm8s_clk$CLK_ITConfig$386 ==.
                                   1266 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 477: }
      00042D                       1267 00110$:
                           00042D  1268 	Sstm8s_clk$CLK_ITConfig$387 ==.
                           00042D  1269 	Sstm8s_clk$CLK_ITConfig$388 ==.
                                   1270 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 481: switch (CLK_IT)
      00042D 9F               [ 1] 1271 	ld	a, xl
      00042E 4D               [ 1] 1272 	tnz	a
      00042F 26 0E            [ 1] 1273 	jrne	00106$
      000431 9E               [ 1] 1274 	ld	a, xh
      000432 4D               [ 1] 1275 	tnz	a
      000433 27 12            [ 1] 1276 	jreq	00112$
                           000435  1277 	Sstm8s_clk$CLK_ITConfig$389 ==.
                           000435  1278 	Sstm8s_clk$CLK_ITConfig$390 ==.
                                   1279 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 484: CLK->SWCR  &= (uint8_t)(~CLK_SWCR_SWIEN);
      000435 C6 50 C5         [ 1] 1280 	ld	a, 0x50c5
      000438 A4 FB            [ 1] 1281 	and	a, #0xfb
      00043A C7 50 C5         [ 1] 1282 	ld	0x50c5, a
                           00043D  1283 	Sstm8s_clk$CLK_ITConfig$391 ==.
                                   1284 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 485: break;
      00043D 20 08            [ 2] 1285 	jra	00112$
                           00043F  1286 	Sstm8s_clk$CLK_ITConfig$392 ==.
                                   1287 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 486: case CLK_IT_CSSD: /* Disable the clock security system detection interrupt */
      00043F                       1288 00106$:
                           00043F  1289 	Sstm8s_clk$CLK_ITConfig$393 ==.
                                   1290 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 487: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSDIE);
      00043F C6 50 C8         [ 1] 1291 	ld	a, 0x50c8
      000442 A4 FB            [ 1] 1292 	and	a, #0xfb
      000444 C7 50 C8         [ 1] 1293 	ld	0x50c8, a
                           000447  1294 	Sstm8s_clk$CLK_ITConfig$394 ==.
                           000447  1295 	Sstm8s_clk$CLK_ITConfig$395 ==.
                                   1296 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 491: }
      000447                       1297 00112$:
                           000447  1298 	Sstm8s_clk$CLK_ITConfig$396 ==.
                                   1299 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 493: }
      000447 85               [ 2] 1300 	popw	x
                           000448  1301 	Sstm8s_clk$CLK_ITConfig$397 ==.
      000448 84               [ 1] 1302 	pop	a
                           000449  1303 	Sstm8s_clk$CLK_ITConfig$398 ==.
      000449 FC               [ 2] 1304 	jp	(x)
                           00044A  1305 	Sstm8s_clk$CLK_ITConfig$399 ==.
                           00044A  1306 	Sstm8s_clk$CLK_SYSCLKConfig$400 ==.
                                   1307 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 500: void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler)
                                   1308 ;	-----------------------------------------
                                   1309 ;	 function CLK_SYSCLKConfig
                                   1310 ;	-----------------------------------------
      00044A                       1311 _CLK_SYSCLKConfig:
                           00044A  1312 	Sstm8s_clk$CLK_SYSCLKConfig$401 ==.
      00044A 88               [ 1] 1313 	push	a
                           00044B  1314 	Sstm8s_clk$CLK_SYSCLKConfig$402 ==.
                           00044B  1315 	Sstm8s_clk$CLK_SYSCLKConfig$403 ==.
                                   1316 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 503: assert_param(IS_CLK_PRESCALER_OK(CLK_Prescaler));
      00044B 95               [ 1] 1317 	ld	xh, a
      00044C 4D               [ 1] 1318 	tnz	a
      00044D 27 4A            [ 1] 1319 	jreq	00107$
      00044F 9E               [ 1] 1320 	ld	a, xh
      000450 A1 08            [ 1] 1321 	cp	a, #0x08
      000452 27 45            [ 1] 1322 	jreq	00107$
                           000454  1323 	Sstm8s_clk$CLK_SYSCLKConfig$404 ==.
      000454 9E               [ 1] 1324 	ld	a, xh
      000455 A1 10            [ 1] 1325 	cp	a, #0x10
      000457 27 40            [ 1] 1326 	jreq	00107$
                           000459  1327 	Sstm8s_clk$CLK_SYSCLKConfig$405 ==.
      000459 9E               [ 1] 1328 	ld	a, xh
      00045A A1 18            [ 1] 1329 	cp	a, #0x18
      00045C 27 3B            [ 1] 1330 	jreq	00107$
                           00045E  1331 	Sstm8s_clk$CLK_SYSCLKConfig$406 ==.
      00045E 9E               [ 1] 1332 	ld	a, xh
      00045F A1 80            [ 1] 1333 	cp	a, #0x80
      000461 27 36            [ 1] 1334 	jreq	00107$
                           000463  1335 	Sstm8s_clk$CLK_SYSCLKConfig$407 ==.
      000463 9E               [ 1] 1336 	ld	a, xh
      000464 A1 81            [ 1] 1337 	cp	a, #0x81
      000466 27 31            [ 1] 1338 	jreq	00107$
                           000468  1339 	Sstm8s_clk$CLK_SYSCLKConfig$408 ==.
      000468 9E               [ 1] 1340 	ld	a, xh
      000469 A1 82            [ 1] 1341 	cp	a, #0x82
      00046B 27 2C            [ 1] 1342 	jreq	00107$
                           00046D  1343 	Sstm8s_clk$CLK_SYSCLKConfig$409 ==.
      00046D 9E               [ 1] 1344 	ld	a, xh
      00046E A1 83            [ 1] 1345 	cp	a, #0x83
      000470 27 27            [ 1] 1346 	jreq	00107$
                           000472  1347 	Sstm8s_clk$CLK_SYSCLKConfig$410 ==.
      000472 9E               [ 1] 1348 	ld	a, xh
      000473 A1 84            [ 1] 1349 	cp	a, #0x84
      000475 27 22            [ 1] 1350 	jreq	00107$
                           000477  1351 	Sstm8s_clk$CLK_SYSCLKConfig$411 ==.
      000477 9E               [ 1] 1352 	ld	a, xh
      000478 A1 85            [ 1] 1353 	cp	a, #0x85
      00047A 27 1D            [ 1] 1354 	jreq	00107$
                           00047C  1355 	Sstm8s_clk$CLK_SYSCLKConfig$412 ==.
      00047C 9E               [ 1] 1356 	ld	a, xh
      00047D A1 86            [ 1] 1357 	cp	a, #0x86
      00047F 27 18            [ 1] 1358 	jreq	00107$
                           000481  1359 	Sstm8s_clk$CLK_SYSCLKConfig$413 ==.
      000481 9E               [ 1] 1360 	ld	a, xh
      000482 A1 87            [ 1] 1361 	cp	a, #0x87
      000484 27 13            [ 1] 1362 	jreq	00107$
                           000486  1363 	Sstm8s_clk$CLK_SYSCLKConfig$414 ==.
      000486 89               [ 2] 1364 	pushw	x
                           000487  1365 	Sstm8s_clk$CLK_SYSCLKConfig$415 ==.
      000487 4B F7            [ 1] 1366 	push	#0xf7
                           000489  1367 	Sstm8s_clk$CLK_SYSCLKConfig$416 ==.
      000489 4B 01            [ 1] 1368 	push	#0x01
                           00048B  1369 	Sstm8s_clk$CLK_SYSCLKConfig$417 ==.
      00048B 4B 00            [ 1] 1370 	push	#0x00
                           00048D  1371 	Sstm8s_clk$CLK_SYSCLKConfig$418 ==.
      00048D 4B 00            [ 1] 1372 	push	#0x00
                           00048F  1373 	Sstm8s_clk$CLK_SYSCLKConfig$419 ==.
      00048F AEr00r0C         [ 2] 1374 	ldw	x, #(___str_0+0)
      000492 CDr00r00         [ 4] 1375 	call	_assert_failed
                           000495  1376 	Sstm8s_clk$CLK_SYSCLKConfig$420 ==.
      000495 02               [ 1] 1377 	rlwa	x
      000496 84               [ 1] 1378 	pop	a
                           000497  1379 	Sstm8s_clk$CLK_SYSCLKConfig$421 ==.
      000497 01               [ 1] 1380 	rrwa	x
      000498 84               [ 1] 1381 	pop	a
                           000499  1382 	Sstm8s_clk$CLK_SYSCLKConfig$422 ==.
      000499                       1383 00107$:
                           000499  1384 	Sstm8s_clk$CLK_SYSCLKConfig$423 ==.
                                   1385 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      000499 C6 50 C6         [ 1] 1386 	ld	a, 0x50c6
                           00049C  1387 	Sstm8s_clk$CLK_SYSCLKConfig$424 ==.
                                   1388 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 505: if (((uint8_t)CLK_Prescaler & (uint8_t)0x80) == 0x00) /* Bit7 = 0 means HSI divider */
      00049C 5D               [ 2] 1389 	tnzw	x
      00049D 2B 14            [ 1] 1390 	jrmi	00102$
                           00049F  1391 	Sstm8s_clk$CLK_SYSCLKConfig$425 ==.
                           00049F  1392 	Sstm8s_clk$CLK_SYSCLKConfig$426 ==.
                                   1393 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      00049F A4 E7            [ 1] 1394 	and	a, #0xe7
      0004A1 C7 50 C6         [ 1] 1395 	ld	0x50c6, a
                           0004A4  1396 	Sstm8s_clk$CLK_SYSCLKConfig$427 ==.
                                   1397 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 508: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_HSIDIV);
      0004A4 C6 50 C6         [ 1] 1398 	ld	a, 0x50c6
      0004A7 6B 01            [ 1] 1399 	ld	(0x01, sp), a
      0004A9 9E               [ 1] 1400 	ld	a, xh
      0004AA A4 18            [ 1] 1401 	and	a, #0x18
      0004AC 1A 01            [ 1] 1402 	or	a, (0x01, sp)
      0004AE C7 50 C6         [ 1] 1403 	ld	0x50c6, a
                           0004B1  1404 	Sstm8s_clk$CLK_SYSCLKConfig$428 ==.
      0004B1 20 12            [ 2] 1405 	jra	00104$
      0004B3                       1406 00102$:
                           0004B3  1407 	Sstm8s_clk$CLK_SYSCLKConfig$429 ==.
                           0004B3  1408 	Sstm8s_clk$CLK_SYSCLKConfig$430 ==.
                                   1409 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 512: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_CPUDIV);
      0004B3 A4 F8            [ 1] 1410 	and	a, #0xf8
      0004B5 C7 50 C6         [ 1] 1411 	ld	0x50c6, a
                           0004B8  1412 	Sstm8s_clk$CLK_SYSCLKConfig$431 ==.
                                   1413 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 513: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_CPUDIV);
      0004B8 C6 50 C6         [ 1] 1414 	ld	a, 0x50c6
      0004BB 6B 01            [ 1] 1415 	ld	(0x01, sp), a
      0004BD 9E               [ 1] 1416 	ld	a, xh
      0004BE A4 07            [ 1] 1417 	and	a, #0x07
      0004C0 1A 01            [ 1] 1418 	or	a, (0x01, sp)
      0004C2 C7 50 C6         [ 1] 1419 	ld	0x50c6, a
                           0004C5  1420 	Sstm8s_clk$CLK_SYSCLKConfig$432 ==.
      0004C5                       1421 00104$:
                           0004C5  1422 	Sstm8s_clk$CLK_SYSCLKConfig$433 ==.
                                   1423 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 515: }
      0004C5 84               [ 1] 1424 	pop	a
                           0004C6  1425 	Sstm8s_clk$CLK_SYSCLKConfig$434 ==.
                           0004C6  1426 	Sstm8s_clk$CLK_SYSCLKConfig$435 ==.
                           0004C6  1427 	XG$CLK_SYSCLKConfig$0$0 ==.
      0004C6 81               [ 4] 1428 	ret
                           0004C7  1429 	Sstm8s_clk$CLK_SYSCLKConfig$436 ==.
                           0004C7  1430 	Sstm8s_clk$CLK_SWIMConfig$437 ==.
                                   1431 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 523: void CLK_SWIMConfig(CLK_SWIMDivider_TypeDef CLK_SWIMDivider)
                                   1432 ;	-----------------------------------------
                                   1433 ;	 function CLK_SWIMConfig
                                   1434 ;	-----------------------------------------
      0004C7                       1435 _CLK_SWIMConfig:
                           0004C7  1436 	Sstm8s_clk$CLK_SWIMConfig$438 ==.
      0004C7 88               [ 1] 1437 	push	a
                           0004C8  1438 	Sstm8s_clk$CLK_SWIMConfig$439 ==.
                           0004C8  1439 	Sstm8s_clk$CLK_SWIMConfig$440 ==.
                                   1440 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 526: assert_param(IS_CLK_SWIMDIVIDER_OK(CLK_SWIMDivider));
      0004C8 6B 01            [ 1] 1441 	ld	(0x01, sp), a
      0004CA 27 10            [ 1] 1442 	jreq	00107$
      0004CC 0D 01            [ 1] 1443 	tnz	(0x01, sp)
      0004CE 26 0C            [ 1] 1444 	jrne	00107$
      0004D0 4B 0E            [ 1] 1445 	push	#0x0e
                           0004D2  1446 	Sstm8s_clk$CLK_SWIMConfig$441 ==.
      0004D2 4B 02            [ 1] 1447 	push	#0x02
                           0004D4  1448 	Sstm8s_clk$CLK_SWIMConfig$442 ==.
      0004D4 5F               [ 1] 1449 	clrw	x
      0004D5 89               [ 2] 1450 	pushw	x
                           0004D6  1451 	Sstm8s_clk$CLK_SWIMConfig$443 ==.
      0004D6 AEr00r0C         [ 2] 1452 	ldw	x, #(___str_0+0)
      0004D9 CDr00r00         [ 4] 1453 	call	_assert_failed
                           0004DC  1454 	Sstm8s_clk$CLK_SWIMConfig$444 ==.
      0004DC                       1455 00107$:
                           0004DC  1456 	Sstm8s_clk$CLK_SWIMConfig$445 ==.
                                   1457 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
      0004DC C6 50 CD         [ 1] 1458 	ld	a, 0x50cd
                           0004DF  1459 	Sstm8s_clk$CLK_SWIMConfig$446 ==.
                                   1460 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 528: if (CLK_SWIMDivider != CLK_SWIMDIVIDER_2)
      0004DF 0D 01            [ 1] 1461 	tnz	(0x01, sp)
      0004E1 27 07            [ 1] 1462 	jreq	00102$
                           0004E3  1463 	Sstm8s_clk$CLK_SWIMConfig$447 ==.
                           0004E3  1464 	Sstm8s_clk$CLK_SWIMConfig$448 ==.
                                   1465 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
      0004E3 AA 01            [ 1] 1466 	or	a, #0x01
      0004E5 C7 50 CD         [ 1] 1467 	ld	0x50cd, a
                           0004E8  1468 	Sstm8s_clk$CLK_SWIMConfig$449 ==.
      0004E8 20 05            [ 2] 1469 	jra	00104$
      0004EA                       1470 00102$:
                           0004EA  1471 	Sstm8s_clk$CLK_SWIMConfig$450 ==.
                           0004EA  1472 	Sstm8s_clk$CLK_SWIMConfig$451 ==.
                                   1473 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 536: CLK->SWIMCCR &= (uint8_t)(~CLK_SWIMCCR_SWIMDIV);
      0004EA A4 FE            [ 1] 1474 	and	a, #0xfe
      0004EC C7 50 CD         [ 1] 1475 	ld	0x50cd, a
                           0004EF  1476 	Sstm8s_clk$CLK_SWIMConfig$452 ==.
      0004EF                       1477 00104$:
                           0004EF  1478 	Sstm8s_clk$CLK_SWIMConfig$453 ==.
                                   1479 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 538: }
      0004EF 84               [ 1] 1480 	pop	a
                           0004F0  1481 	Sstm8s_clk$CLK_SWIMConfig$454 ==.
                           0004F0  1482 	Sstm8s_clk$CLK_SWIMConfig$455 ==.
                           0004F0  1483 	XG$CLK_SWIMConfig$0$0 ==.
      0004F0 81               [ 4] 1484 	ret
                           0004F1  1485 	Sstm8s_clk$CLK_SWIMConfig$456 ==.
                           0004F1  1486 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$457 ==.
                                   1487 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 547: void CLK_ClockSecuritySystemEnable(void)
                                   1488 ;	-----------------------------------------
                                   1489 ;	 function CLK_ClockSecuritySystemEnable
                                   1490 ;	-----------------------------------------
      0004F1                       1491 _CLK_ClockSecuritySystemEnable:
                           0004F1  1492 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$458 ==.
                           0004F1  1493 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$459 ==.
                                   1494 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 550: CLK->CSSR |= CLK_CSSR_CSSEN;
      0004F1 72 10 50 C8      [ 1] 1495 	bset	0x50c8, #0
                           0004F5  1496 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$460 ==.
                                   1497 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 551: }
                           0004F5  1498 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$461 ==.
                           0004F5  1499 	XG$CLK_ClockSecuritySystemEnable$0$0 ==.
      0004F5 81               [ 4] 1500 	ret
                           0004F6  1501 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$462 ==.
                           0004F6  1502 	Sstm8s_clk$CLK_GetSYSCLKSource$463 ==.
                                   1503 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 559: CLK_Source_TypeDef CLK_GetSYSCLKSource(void)
                                   1504 ;	-----------------------------------------
                                   1505 ;	 function CLK_GetSYSCLKSource
                                   1506 ;	-----------------------------------------
      0004F6                       1507 _CLK_GetSYSCLKSource:
                           0004F6  1508 	Sstm8s_clk$CLK_GetSYSCLKSource$464 ==.
                           0004F6  1509 	Sstm8s_clk$CLK_GetSYSCLKSource$465 ==.
                                   1510 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 561: return((CLK_Source_TypeDef)CLK->CMSR);
      0004F6 C6 50 C3         [ 1] 1511 	ld	a, 0x50c3
                           0004F9  1512 	Sstm8s_clk$CLK_GetSYSCLKSource$466 ==.
                                   1513 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 562: }
                           0004F9  1514 	Sstm8s_clk$CLK_GetSYSCLKSource$467 ==.
                           0004F9  1515 	XG$CLK_GetSYSCLKSource$0$0 ==.
      0004F9 81               [ 4] 1516 	ret
                           0004FA  1517 	Sstm8s_clk$CLK_GetSYSCLKSource$468 ==.
                           0004FA  1518 	Sstm8s_clk$CLK_GetClockFreq$469 ==.
                                   1519 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 569: uint32_t CLK_GetClockFreq(void)
                                   1520 ;	-----------------------------------------
                                   1521 ;	 function CLK_GetClockFreq
                                   1522 ;	-----------------------------------------
      0004FA                       1523 _CLK_GetClockFreq:
                           0004FA  1524 	Sstm8s_clk$CLK_GetClockFreq$470 ==.
      0004FA 52 04            [ 2] 1525 	sub	sp, #4
                           0004FC  1526 	Sstm8s_clk$CLK_GetClockFreq$471 ==.
                           0004FC  1527 	Sstm8s_clk$CLK_GetClockFreq$472 ==.
                                   1528 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 576: clocksource = (CLK_Source_TypeDef)CLK->CMSR;
      0004FC C6 50 C3         [ 1] 1529 	ld	a, 0x50c3
                           0004FF  1530 	Sstm8s_clk$CLK_GetClockFreq$473 ==.
                                   1531 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 578: if (clocksource == CLK_SOURCE_HSI)
      0004FF 6B 04            [ 1] 1532 	ld	(0x04, sp), a
      000501 A1 E1            [ 1] 1533 	cp	a, #0xe1
      000503 26 23            [ 1] 1534 	jrne	00105$
                           000505  1535 	Sstm8s_clk$CLK_GetClockFreq$474 ==.
                           000505  1536 	Sstm8s_clk$CLK_GetClockFreq$475 ==.
                           000505  1537 	Sstm8s_clk$CLK_GetClockFreq$476 ==.
                                   1538 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 580: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
      000505 C6 50 C6         [ 1] 1539 	ld	a, 0x50c6
      000508 A4 18            [ 1] 1540 	and	a, #0x18
                           00050A  1541 	Sstm8s_clk$CLK_GetClockFreq$477 ==.
                                   1542 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 581: tmp = (uint8_t)(tmp >> 3);
      00050A 44               [ 1] 1543 	srl	a
      00050B 44               [ 1] 1544 	srl	a
      00050C 44               [ 1] 1545 	srl	a
                           00050D  1546 	Sstm8s_clk$CLK_GetClockFreq$478 ==.
                                   1547 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 582: presc = HSIDivFactor[tmp];
      00050D 5F               [ 1] 1548 	clrw	x
      00050E 97               [ 1] 1549 	ld	xl, a
      00050F D6u00u00         [ 1] 1550 	ld	a, (_HSIDivFactor+0, x)
                           000512  1551 	Sstm8s_clk$CLK_GetClockFreq$479 ==.
                                   1552 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 583: clockfrequency = HSI_VALUE / presc;
      000512 5F               [ 1] 1553 	clrw	x
      000513 0F 01            [ 1] 1554 	clr	(0x01, sp)
                           000515  1555 	Sstm8s_clk$CLK_GetClockFreq$480 ==.
      000515 88               [ 1] 1556 	push	a
                           000516  1557 	Sstm8s_clk$CLK_GetClockFreq$481 ==.
      000516 89               [ 2] 1558 	pushw	x
                           000517  1559 	Sstm8s_clk$CLK_GetClockFreq$482 ==.
      000517 4F               [ 1] 1560 	clr	a
      000518 88               [ 1] 1561 	push	a
                           000519  1562 	Sstm8s_clk$CLK_GetClockFreq$483 ==.
      000519 4B 00            [ 1] 1563 	push	#0x00
                           00051B  1564 	Sstm8s_clk$CLK_GetClockFreq$484 ==.
      00051B 4B 24            [ 1] 1565 	push	#0x24
                           00051D  1566 	Sstm8s_clk$CLK_GetClockFreq$485 ==.
      00051D 4B F4            [ 1] 1567 	push	#0xf4
                           00051F  1568 	Sstm8s_clk$CLK_GetClockFreq$486 ==.
      00051F 4B 00            [ 1] 1569 	push	#0x00
                           000521  1570 	Sstm8s_clk$CLK_GetClockFreq$487 ==.
      000521 CDr00r00         [ 4] 1571 	call	__divulong
      000524 5B 08            [ 2] 1572 	addw	sp, #8
                           000526  1573 	Sstm8s_clk$CLK_GetClockFreq$488 ==.
      000526 20 16            [ 2] 1574 	jra	00106$
      000528                       1575 00105$:
                           000528  1576 	Sstm8s_clk$CLK_GetClockFreq$489 ==.
                                   1577 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 585: else if ( clocksource == CLK_SOURCE_LSI)
      000528 7B 04            [ 1] 1578 	ld	a, (0x04, sp)
      00052A A1 D2            [ 1] 1579 	cp	a, #0xd2
      00052C 26 09            [ 1] 1580 	jrne	00102$
                           00052E  1581 	Sstm8s_clk$CLK_GetClockFreq$490 ==.
                           00052E  1582 	Sstm8s_clk$CLK_GetClockFreq$491 ==.
                           00052E  1583 	Sstm8s_clk$CLK_GetClockFreq$492 ==.
                                   1584 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 587: clockfrequency = LSI_VALUE;
      00052E AE F4 00         [ 2] 1585 	ldw	x, #0xf400
      000531 90 AE 00 01      [ 2] 1586 	ldw	y, #0x0001
                           000535  1587 	Sstm8s_clk$CLK_GetClockFreq$493 ==.
      000535 20 07            [ 2] 1588 	jra	00106$
      000537                       1589 00102$:
                           000537  1590 	Sstm8s_clk$CLK_GetClockFreq$494 ==.
                           000537  1591 	Sstm8s_clk$CLK_GetClockFreq$495 ==.
                                   1592 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 591: clockfrequency = HSE_VALUE;
      000537 AE 1B 00         [ 2] 1593 	ldw	x, #0x1b00
      00053A 90 AE 00 B7      [ 2] 1594 	ldw	y, #0x00b7
                           00053E  1595 	Sstm8s_clk$CLK_GetClockFreq$496 ==.
      00053E                       1596 00106$:
                           00053E  1597 	Sstm8s_clk$CLK_GetClockFreq$497 ==.
                                   1598 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 594: return((uint32_t)clockfrequency);
                           00053E  1599 	Sstm8s_clk$CLK_GetClockFreq$498 ==.
                                   1600 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 595: }
      00053E 5B 04            [ 2] 1601 	addw	sp, #4
                           000540  1602 	Sstm8s_clk$CLK_GetClockFreq$499 ==.
                           000540  1603 	Sstm8s_clk$CLK_GetClockFreq$500 ==.
                           000540  1604 	XG$CLK_GetClockFreq$0$0 ==.
      000540 81               [ 4] 1605 	ret
                           000541  1606 	Sstm8s_clk$CLK_GetClockFreq$501 ==.
                           000541  1607 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$502 ==.
                                   1608 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 604: void CLK_AdjustHSICalibrationValue(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue)
                                   1609 ;	-----------------------------------------
                                   1610 ;	 function CLK_AdjustHSICalibrationValue
                                   1611 ;	-----------------------------------------
      000541                       1612 _CLK_AdjustHSICalibrationValue:
                           000541  1613 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$503 ==.
      000541 88               [ 1] 1614 	push	a
                           000542  1615 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$504 ==.
                           000542  1616 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$505 ==.
                                   1617 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 607: assert_param(IS_CLK_HSITRIMVALUE_OK(CLK_HSICalibrationValue));
      000542 4D               [ 1] 1618 	tnz	a
      000543 27 2A            [ 1] 1619 	jreq	00104$
      000545 A1 01            [ 1] 1620 	cp	a, #0x01
      000547 27 26            [ 1] 1621 	jreq	00104$
                           000549  1622 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$506 ==.
      000549 A1 02            [ 1] 1623 	cp	a, #0x02
      00054B 27 22            [ 1] 1624 	jreq	00104$
                           00054D  1625 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$507 ==.
      00054D A1 03            [ 1] 1626 	cp	a, #0x03
      00054F 27 1E            [ 1] 1627 	jreq	00104$
                           000551  1628 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$508 ==.
      000551 A1 04            [ 1] 1629 	cp	a, #0x04
      000553 27 1A            [ 1] 1630 	jreq	00104$
                           000555  1631 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$509 ==.
      000555 A1 05            [ 1] 1632 	cp	a, #0x05
      000557 27 16            [ 1] 1633 	jreq	00104$
                           000559  1634 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$510 ==.
      000559 A1 06            [ 1] 1635 	cp	a, #0x06
      00055B 27 12            [ 1] 1636 	jreq	00104$
                           00055D  1637 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$511 ==.
      00055D A1 07            [ 1] 1638 	cp	a, #0x07
      00055F 27 0E            [ 1] 1639 	jreq	00104$
                           000561  1640 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$512 ==.
      000561 88               [ 1] 1641 	push	a
                           000562  1642 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$513 ==.
      000562 4B 5F            [ 1] 1643 	push	#0x5f
                           000564  1644 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$514 ==.
      000564 4B 02            [ 1] 1645 	push	#0x02
                           000566  1646 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$515 ==.
      000566 5F               [ 1] 1647 	clrw	x
      000567 89               [ 2] 1648 	pushw	x
                           000568  1649 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$516 ==.
      000568 AEr00r0C         [ 2] 1650 	ldw	x, #(___str_0+0)
      00056B CDr00r00         [ 4] 1651 	call	_assert_failed
                           00056E  1652 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$517 ==.
      00056E 84               [ 1] 1653 	pop	a
                           00056F  1654 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$518 ==.
      00056F                       1655 00104$:
                           00056F  1656 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$519 ==.
                                   1657 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 610: CLK->HSITRIMR = (uint8_t)( (uint8_t)(CLK->HSITRIMR & (uint8_t)(~CLK_HSITRIMR_HSITRIM))|((uint8_t)CLK_HSICalibrationValue));
      00056F AE 50 CC         [ 2] 1658 	ldw	x, #0x50cc
      000572 88               [ 1] 1659 	push	a
                           000573  1660 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$520 ==.
      000573 F6               [ 1] 1661 	ld	a, (x)
                           000574  1662 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$522 ==.
      000574 A4 F8            [ 1] 1663 	and	a, #0xf8
      000576 6B 02            [ 1] 1664 	ld	(0x02, sp), a
      000578 84               [ 1] 1665 	pop	a
                           000579  1666 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$523 ==.
      000579 1A 01            [ 1] 1667 	or	a, (0x01, sp)
      00057B C7 50 CC         [ 1] 1668 	ld	0x50cc, a
                           00057E  1669 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$524 ==.
                                   1670 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 611: }
      00057E 84               [ 1] 1671 	pop	a
                           00057F  1672 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$525 ==.
                           00057F  1673 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$526 ==.
                           00057F  1674 	XG$CLK_AdjustHSICalibrationValue$0$0 ==.
      00057F 81               [ 4] 1675 	ret
                           000580  1676 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$527 ==.
                           000580  1677 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$528 ==.
                                   1678 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 622: void CLK_SYSCLKEmergencyClear(void)
                                   1679 ;	-----------------------------------------
                                   1680 ;	 function CLK_SYSCLKEmergencyClear
                                   1681 ;	-----------------------------------------
      000580                       1682 _CLK_SYSCLKEmergencyClear:
                           000580  1683 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$529 ==.
                           000580  1684 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$530 ==.
                                   1685 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 624: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWBSY);
      000580 72 11 50 C5      [ 1] 1686 	bres	0x50c5, #0
                           000584  1687 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$531 ==.
                                   1688 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 625: }
                           000584  1689 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$532 ==.
                           000584  1690 	XG$CLK_SYSCLKEmergencyClear$0$0 ==.
      000584 81               [ 4] 1691 	ret
                           000585  1692 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$533 ==.
                           000585  1693 	Sstm8s_clk$CLK_GetFlagStatus$534 ==.
                                   1694 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 634: FlagStatus CLK_GetFlagStatus(CLK_Flag_TypeDef CLK_FLAG)
                                   1695 ;	-----------------------------------------
                                   1696 ;	 function CLK_GetFlagStatus
                                   1697 ;	-----------------------------------------
      000585                       1698 _CLK_GetFlagStatus:
                           000585  1699 	Sstm8s_clk$CLK_GetFlagStatus$535 ==.
                           000585  1700 	Sstm8s_clk$CLK_GetFlagStatus$536 ==.
                                   1701 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 641: assert_param(IS_CLK_FLAG_OK(CLK_FLAG));
      000585 90 93            [ 1] 1702 	ldw	y, x
      000587 A3 01 10         [ 2] 1703 	cpw	x, #0x0110
      00058A 27 3C            [ 1] 1704 	jreq	00119$
                           00058C  1705 	Sstm8s_clk$CLK_GetFlagStatus$537 ==.
      00058C A3 01 02         [ 2] 1706 	cpw	x, #0x0102
      00058F 27 37            [ 1] 1707 	jreq	00119$
                           000591  1708 	Sstm8s_clk$CLK_GetFlagStatus$538 ==.
      000591 A3 02 02         [ 2] 1709 	cpw	x, #0x0202
      000594 27 32            [ 1] 1710 	jreq	00119$
                           000596  1711 	Sstm8s_clk$CLK_GetFlagStatus$539 ==.
      000596 A3 03 08         [ 2] 1712 	cpw	x, #0x0308
      000599 27 2D            [ 1] 1713 	jreq	00119$
                           00059B  1714 	Sstm8s_clk$CLK_GetFlagStatus$540 ==.
      00059B A3 03 01         [ 2] 1715 	cpw	x, #0x0301
      00059E 27 28            [ 1] 1716 	jreq	00119$
                           0005A0  1717 	Sstm8s_clk$CLK_GetFlagStatus$541 ==.
      0005A0 A3 04 08         [ 2] 1718 	cpw	x, #0x0408
      0005A3 27 23            [ 1] 1719 	jreq	00119$
                           0005A5  1720 	Sstm8s_clk$CLK_GetFlagStatus$542 ==.
      0005A5 A3 04 02         [ 2] 1721 	cpw	x, #0x0402
      0005A8 27 1E            [ 1] 1722 	jreq	00119$
                           0005AA  1723 	Sstm8s_clk$CLK_GetFlagStatus$543 ==.
      0005AA A3 05 04         [ 2] 1724 	cpw	x, #0x0504
      0005AD 27 19            [ 1] 1725 	jreq	00119$
                           0005AF  1726 	Sstm8s_clk$CLK_GetFlagStatus$544 ==.
      0005AF A3 05 02         [ 2] 1727 	cpw	x, #0x0502
      0005B2 27 14            [ 1] 1728 	jreq	00119$
                           0005B4  1729 	Sstm8s_clk$CLK_GetFlagStatus$545 ==.
      0005B4 89               [ 2] 1730 	pushw	x
                           0005B5  1731 	Sstm8s_clk$CLK_GetFlagStatus$546 ==.
      0005B5 90 89            [ 2] 1732 	pushw	y
                           0005B7  1733 	Sstm8s_clk$CLK_GetFlagStatus$547 ==.
      0005B7 4B 81            [ 1] 1734 	push	#0x81
                           0005B9  1735 	Sstm8s_clk$CLK_GetFlagStatus$548 ==.
      0005B9 4B 02            [ 1] 1736 	push	#0x02
                           0005BB  1737 	Sstm8s_clk$CLK_GetFlagStatus$549 ==.
      0005BB 4B 00            [ 1] 1738 	push	#0x00
                           0005BD  1739 	Sstm8s_clk$CLK_GetFlagStatus$550 ==.
      0005BD 4B 00            [ 1] 1740 	push	#0x00
                           0005BF  1741 	Sstm8s_clk$CLK_GetFlagStatus$551 ==.
      0005BF AEr00r0C         [ 2] 1742 	ldw	x, #(___str_0+0)
      0005C2 CDr00r00         [ 4] 1743 	call	_assert_failed
                           0005C5  1744 	Sstm8s_clk$CLK_GetFlagStatus$552 ==.
      0005C5 90 85            [ 2] 1745 	popw	y
                           0005C7  1746 	Sstm8s_clk$CLK_GetFlagStatus$553 ==.
      0005C7 85               [ 2] 1747 	popw	x
                           0005C8  1748 	Sstm8s_clk$CLK_GetFlagStatus$554 ==.
      0005C8                       1749 00119$:
                           0005C8  1750 	Sstm8s_clk$CLK_GetFlagStatus$555 ==.
                                   1751 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 644: statusreg = (uint16_t)((uint16_t)CLK_FLAG & (uint16_t)0xFF00);
      0005C8 4F               [ 1] 1752 	clr	a
                           0005C9  1753 	Sstm8s_clk$CLK_GetFlagStatus$556 ==.
                                   1754 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 647: if (statusreg == 0x0100) /* The flag to check is in ICKRregister */
      0005C9 97               [ 1] 1755 	ld	xl, a
      0005CA A3 01 00         [ 2] 1756 	cpw	x, #0x0100
      0005CD 26 05            [ 1] 1757 	jrne	00111$
                           0005CF  1758 	Sstm8s_clk$CLK_GetFlagStatus$557 ==.
                           0005CF  1759 	Sstm8s_clk$CLK_GetFlagStatus$558 ==.
                           0005CF  1760 	Sstm8s_clk$CLK_GetFlagStatus$559 ==.
                                   1761 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 649: tmpreg = CLK->ICKR;
      0005CF C6 50 C0         [ 1] 1762 	ld	a, 0x50c0
                           0005D2  1763 	Sstm8s_clk$CLK_GetFlagStatus$560 ==.
      0005D2 20 21            [ 2] 1764 	jra	00112$
      0005D4                       1765 00111$:
                           0005D4  1766 	Sstm8s_clk$CLK_GetFlagStatus$561 ==.
                                   1767 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 651: else if (statusreg == 0x0200) /* The flag to check is in ECKRregister */
      0005D4 A3 02 00         [ 2] 1768 	cpw	x, #0x0200
      0005D7 26 05            [ 1] 1769 	jrne	00108$
                           0005D9  1770 	Sstm8s_clk$CLK_GetFlagStatus$562 ==.
                           0005D9  1771 	Sstm8s_clk$CLK_GetFlagStatus$563 ==.
                           0005D9  1772 	Sstm8s_clk$CLK_GetFlagStatus$564 ==.
                                   1773 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 653: tmpreg = CLK->ECKR;
      0005D9 C6 50 C1         [ 1] 1774 	ld	a, 0x50c1
                           0005DC  1775 	Sstm8s_clk$CLK_GetFlagStatus$565 ==.
      0005DC 20 17            [ 2] 1776 	jra	00112$
      0005DE                       1777 00108$:
                           0005DE  1778 	Sstm8s_clk$CLK_GetFlagStatus$566 ==.
                                   1779 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 655: else if (statusreg == 0x0300) /* The flag to check is in SWIC register */
      0005DE A3 03 00         [ 2] 1780 	cpw	x, #0x0300
      0005E1 26 05            [ 1] 1781 	jrne	00105$
                           0005E3  1782 	Sstm8s_clk$CLK_GetFlagStatus$567 ==.
                           0005E3  1783 	Sstm8s_clk$CLK_GetFlagStatus$568 ==.
                           0005E3  1784 	Sstm8s_clk$CLK_GetFlagStatus$569 ==.
                                   1785 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 657: tmpreg = CLK->SWCR;
      0005E3 C6 50 C5         [ 1] 1786 	ld	a, 0x50c5
                           0005E6  1787 	Sstm8s_clk$CLK_GetFlagStatus$570 ==.
      0005E6 20 0D            [ 2] 1788 	jra	00112$
      0005E8                       1789 00105$:
                           0005E8  1790 	Sstm8s_clk$CLK_GetFlagStatus$571 ==.
                                   1791 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 659: else if (statusreg == 0x0400) /* The flag to check is in CSS register */
      0005E8 A3 04 00         [ 2] 1792 	cpw	x, #0x0400
      0005EB 26 05            [ 1] 1793 	jrne	00102$
                           0005ED  1794 	Sstm8s_clk$CLK_GetFlagStatus$572 ==.
                           0005ED  1795 	Sstm8s_clk$CLK_GetFlagStatus$573 ==.
                           0005ED  1796 	Sstm8s_clk$CLK_GetFlagStatus$574 ==.
                                   1797 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 661: tmpreg = CLK->CSSR;
      0005ED C6 50 C8         [ 1] 1798 	ld	a, 0x50c8
                           0005F0  1799 	Sstm8s_clk$CLK_GetFlagStatus$575 ==.
      0005F0 20 03            [ 2] 1800 	jra	00112$
      0005F2                       1801 00102$:
                           0005F2  1802 	Sstm8s_clk$CLK_GetFlagStatus$576 ==.
                           0005F2  1803 	Sstm8s_clk$CLK_GetFlagStatus$577 ==.
                                   1804 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 665: tmpreg = CLK->CCOR;
      0005F2 C6 50 C9         [ 1] 1805 	ld	a, 0x50c9
                           0005F5  1806 	Sstm8s_clk$CLK_GetFlagStatus$578 ==.
      0005F5                       1807 00112$:
                           0005F5  1808 	Sstm8s_clk$CLK_GetFlagStatus$579 ==.
                                   1809 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 668: if ((tmpreg & (uint8_t)CLK_FLAG) != (uint8_t)RESET)
      0005F5 93               [ 1] 1810 	ldw	x, y
      0005F6 89               [ 2] 1811 	pushw	x
                           0005F7  1812 	Sstm8s_clk$CLK_GetFlagStatus$580 ==.
      0005F7 14 02            [ 1] 1813 	and	a, (2, sp)
      0005F9 85               [ 2] 1814 	popw	x
                           0005FA  1815 	Sstm8s_clk$CLK_GetFlagStatus$581 ==.
      0005FA 4D               [ 1] 1816 	tnz	a
      0005FB 27 03            [ 1] 1817 	jreq	00114$
                           0005FD  1818 	Sstm8s_clk$CLK_GetFlagStatus$582 ==.
                           0005FD  1819 	Sstm8s_clk$CLK_GetFlagStatus$583 ==.
                                   1820 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 670: bitstatus = SET;
      0005FD A6 01            [ 1] 1821 	ld	a, #0x01
                           0005FF  1822 	Sstm8s_clk$CLK_GetFlagStatus$584 ==.
      0005FF 81               [ 4] 1823 	ret
      000600                       1824 00114$:
                           000600  1825 	Sstm8s_clk$CLK_GetFlagStatus$585 ==.
                           000600  1826 	Sstm8s_clk$CLK_GetFlagStatus$586 ==.
                                   1827 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 674: bitstatus = RESET;
      000600 4F               [ 1] 1828 	clr	a
                           000601  1829 	Sstm8s_clk$CLK_GetFlagStatus$587 ==.
                           000601  1830 	Sstm8s_clk$CLK_GetFlagStatus$588 ==.
                                   1831 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 678: return((FlagStatus)bitstatus);
                           000601  1832 	Sstm8s_clk$CLK_GetFlagStatus$589 ==.
                                   1833 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 679: }
                           000601  1834 	Sstm8s_clk$CLK_GetFlagStatus$590 ==.
                           000601  1835 	XG$CLK_GetFlagStatus$0$0 ==.
      000601 81               [ 4] 1836 	ret
                           000602  1837 	Sstm8s_clk$CLK_GetFlagStatus$591 ==.
                           000602  1838 	Sstm8s_clk$CLK_GetITStatus$592 ==.
                                   1839 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 687: ITStatus CLK_GetITStatus(CLK_IT_TypeDef CLK_IT)
                                   1840 ;	-----------------------------------------
                                   1841 ;	 function CLK_GetITStatus
                                   1842 ;	-----------------------------------------
      000602                       1843 _CLK_GetITStatus:
                           000602  1844 	Sstm8s_clk$CLK_GetITStatus$593 ==.
      000602 88               [ 1] 1845 	push	a
                           000603  1846 	Sstm8s_clk$CLK_GetITStatus$594 ==.
                           000603  1847 	Sstm8s_clk$CLK_GetITStatus$595 ==.
                                   1848 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 692: assert_param(IS_CLK_IT_OK(CLK_IT));
      000603 6B 01            [ 1] 1849 	ld	(0x01, sp), a
      000605 A0 1C            [ 1] 1850 	sub	a, #0x1c
      000607 26 02            [ 1] 1851 	jrne	00153$
      000609 4C               [ 1] 1852 	inc	a
      00060A 21                    1853 	.byte 0x21
      00060B                       1854 00153$:
      00060B 4F               [ 1] 1855 	clr	a
      00060C                       1856 00154$:
                           00060C  1857 	Sstm8s_clk$CLK_GetITStatus$596 ==.
      00060C 88               [ 1] 1858 	push	a
                           00060D  1859 	Sstm8s_clk$CLK_GetITStatus$597 ==.
      00060D 7B 02            [ 1] 1860 	ld	a, (0x02, sp)
      00060F A1 0C            [ 1] 1861 	cp	a, #0x0c
      000611 84               [ 1] 1862 	pop	a
                           000612  1863 	Sstm8s_clk$CLK_GetITStatus$598 ==.
      000612 27 11            [ 1] 1864 	jreq	00113$
                           000614  1865 	Sstm8s_clk$CLK_GetITStatus$599 ==.
      000614 4D               [ 1] 1866 	tnz	a
      000615 26 0E            [ 1] 1867 	jrne	00113$
      000617 88               [ 1] 1868 	push	a
                           000618  1869 	Sstm8s_clk$CLK_GetITStatus$600 ==.
      000618 4B B4            [ 1] 1870 	push	#0xb4
                           00061A  1871 	Sstm8s_clk$CLK_GetITStatus$601 ==.
      00061A 4B 02            [ 1] 1872 	push	#0x02
                           00061C  1873 	Sstm8s_clk$CLK_GetITStatus$602 ==.
      00061C 5F               [ 1] 1874 	clrw	x
      00061D 89               [ 2] 1875 	pushw	x
                           00061E  1876 	Sstm8s_clk$CLK_GetITStatus$603 ==.
      00061E AEr00r0C         [ 2] 1877 	ldw	x, #(___str_0+0)
      000621 CDr00r00         [ 4] 1878 	call	_assert_failed
                           000624  1879 	Sstm8s_clk$CLK_GetITStatus$604 ==.
      000624 84               [ 1] 1880 	pop	a
                           000625  1881 	Sstm8s_clk$CLK_GetITStatus$605 ==.
      000625                       1882 00113$:
                           000625  1883 	Sstm8s_clk$CLK_GetITStatus$606 ==.
                                   1884 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 694: if (CLK_IT == CLK_IT_SWIF)
      000625 4D               [ 1] 1885 	tnz	a
      000626 27 0F            [ 1] 1886 	jreq	00108$
                           000628  1887 	Sstm8s_clk$CLK_GetITStatus$607 ==.
                           000628  1888 	Sstm8s_clk$CLK_GetITStatus$608 ==.
                                   1889 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 697: if ((CLK->SWCR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
      000628 C6 50 C5         [ 1] 1890 	ld	a, 0x50c5
      00062B 14 01            [ 1] 1891 	and	a, (0x01, sp)
                           00062D  1892 	Sstm8s_clk$CLK_GetITStatus$609 ==.
                           00062D  1893 	Sstm8s_clk$CLK_GetITStatus$610 ==.
                           00062D  1894 	Sstm8s_clk$CLK_GetITStatus$611 ==.
                                   1895 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 699: bitstatus = SET;
      00062D A0 0C            [ 1] 1896 	sub	a, #0x0c
      00062F 26 03            [ 1] 1897 	jrne	00102$
      000631 4C               [ 1] 1898 	inc	a
                           000632  1899 	Sstm8s_clk$CLK_GetITStatus$612 ==.
      000632 20 0F            [ 2] 1900 	jra	00109$
      000634                       1901 00102$:
                           000634  1902 	Sstm8s_clk$CLK_GetITStatus$613 ==.
                           000634  1903 	Sstm8s_clk$CLK_GetITStatus$614 ==.
                                   1904 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 703: bitstatus = RESET;
      000634 4F               [ 1] 1905 	clr	a
                           000635  1906 	Sstm8s_clk$CLK_GetITStatus$615 ==.
      000635 20 0C            [ 2] 1907 	jra	00109$
      000637                       1908 00108$:
                           000637  1909 	Sstm8s_clk$CLK_GetITStatus$616 ==.
                           000637  1910 	Sstm8s_clk$CLK_GetITStatus$617 ==.
                                   1911 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 709: if ((CLK->CSSR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
      000637 C6 50 C8         [ 1] 1912 	ld	a, 0x50c8
      00063A 14 01            [ 1] 1913 	and	a, (0x01, sp)
                           00063C  1914 	Sstm8s_clk$CLK_GetITStatus$618 ==.
                           00063C  1915 	Sstm8s_clk$CLK_GetITStatus$619 ==.
                           00063C  1916 	Sstm8s_clk$CLK_GetITStatus$620 ==.
                                   1917 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 711: bitstatus = SET;
      00063C A0 0C            [ 1] 1918 	sub	a, #0x0c
      00063E 26 02            [ 1] 1919 	jrne	00105$
      000640 4C               [ 1] 1920 	inc	a
                           000641  1921 	Sstm8s_clk$CLK_GetITStatus$621 ==.
                           000641  1922 	Sstm8s_clk$CLK_GetITStatus$622 ==.
                           000641  1923 	Sstm8s_clk$CLK_GetITStatus$623 ==.
                                   1924 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 715: bitstatus = RESET;
                           000641  1925 	Sstm8s_clk$CLK_GetITStatus$624 ==.
      000641 21                    1926 	.byte 0x21
      000642                       1927 00105$:
      000642 4F               [ 1] 1928 	clr	a
      000643                       1929 00109$:
                           000643  1930 	Sstm8s_clk$CLK_GetITStatus$625 ==.
                                   1931 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 720: return bitstatus;
                           000643  1932 	Sstm8s_clk$CLK_GetITStatus$626 ==.
                                   1933 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 721: }
      000643 5B 01            [ 2] 1934 	addw	sp, #1
                           000645  1935 	Sstm8s_clk$CLK_GetITStatus$627 ==.
                           000645  1936 	Sstm8s_clk$CLK_GetITStatus$628 ==.
                           000645  1937 	XG$CLK_GetITStatus$0$0 ==.
      000645 81               [ 4] 1938 	ret
                           000646  1939 	Sstm8s_clk$CLK_GetITStatus$629 ==.
                           000646  1940 	Sstm8s_clk$CLK_ClearITPendingBit$630 ==.
                                   1941 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 729: void CLK_ClearITPendingBit(CLK_IT_TypeDef CLK_IT)
                                   1942 ;	-----------------------------------------
                                   1943 ;	 function CLK_ClearITPendingBit
                                   1944 ;	-----------------------------------------
      000646                       1945 _CLK_ClearITPendingBit:
                           000646  1946 	Sstm8s_clk$CLK_ClearITPendingBit$631 ==.
                           000646  1947 	Sstm8s_clk$CLK_ClearITPendingBit$632 ==.
                                   1948 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 732: assert_param(IS_CLK_IT_OK(CLK_IT));
      000646 97               [ 1] 1949 	ld	xl, a
      000647 A0 0C            [ 1] 1950 	sub	a, #0x0c
      000649 26 02            [ 1] 1951 	jrne	00133$
      00064B 4C               [ 1] 1952 	inc	a
      00064C 21                    1953 	.byte 0x21
      00064D                       1954 00133$:
      00064D 4F               [ 1] 1955 	clr	a
      00064E                       1956 00134$:
                           00064E  1957 	Sstm8s_clk$CLK_ClearITPendingBit$633 ==.
      00064E 4D               [ 1] 1958 	tnz	a
      00064F 26 15            [ 1] 1959 	jrne	00107$
      000651 88               [ 1] 1960 	push	a
                           000652  1961 	Sstm8s_clk$CLK_ClearITPendingBit$634 ==.
      000652 9F               [ 1] 1962 	ld	a, xl
      000653 A1 1C            [ 1] 1963 	cp	a, #0x1c
      000655 84               [ 1] 1964 	pop	a
                           000656  1965 	Sstm8s_clk$CLK_ClearITPendingBit$635 ==.
      000656 27 0E            [ 1] 1966 	jreq	00107$
                           000658  1967 	Sstm8s_clk$CLK_ClearITPendingBit$636 ==.
      000658 88               [ 1] 1968 	push	a
                           000659  1969 	Sstm8s_clk$CLK_ClearITPendingBit$637 ==.
      000659 4B DC            [ 1] 1970 	push	#0xdc
                           00065B  1971 	Sstm8s_clk$CLK_ClearITPendingBit$638 ==.
      00065B 4B 02            [ 1] 1972 	push	#0x02
                           00065D  1973 	Sstm8s_clk$CLK_ClearITPendingBit$639 ==.
      00065D 5F               [ 1] 1974 	clrw	x
      00065E 89               [ 2] 1975 	pushw	x
                           00065F  1976 	Sstm8s_clk$CLK_ClearITPendingBit$640 ==.
      00065F AEr00r0C         [ 2] 1977 	ldw	x, #(___str_0+0)
      000662 CDr00r00         [ 4] 1978 	call	_assert_failed
                           000665  1979 	Sstm8s_clk$CLK_ClearITPendingBit$641 ==.
      000665 84               [ 1] 1980 	pop	a
                           000666  1981 	Sstm8s_clk$CLK_ClearITPendingBit$642 ==.
      000666                       1982 00107$:
                           000666  1983 	Sstm8s_clk$CLK_ClearITPendingBit$643 ==.
                                   1984 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 734: if (CLK_IT == (uint8_t)CLK_IT_CSSD)
      000666 4D               [ 1] 1985 	tnz	a
      000667 27 05            [ 1] 1986 	jreq	00102$
                           000669  1987 	Sstm8s_clk$CLK_ClearITPendingBit$644 ==.
                           000669  1988 	Sstm8s_clk$CLK_ClearITPendingBit$645 ==.
                                   1989 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 737: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSD);
      000669 72 17 50 C8      [ 1] 1990 	bres	0x50c8, #3
                           00066D  1991 	Sstm8s_clk$CLK_ClearITPendingBit$646 ==.
      00066D 81               [ 4] 1992 	ret
      00066E                       1993 00102$:
                           00066E  1994 	Sstm8s_clk$CLK_ClearITPendingBit$647 ==.
                           00066E  1995 	Sstm8s_clk$CLK_ClearITPendingBit$648 ==.
                                   1996 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 742: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIF);
      00066E 72 17 50 C5      [ 1] 1997 	bres	0x50c5, #3
                           000672  1998 	Sstm8s_clk$CLK_ClearITPendingBit$649 ==.
                           000672  1999 	Sstm8s_clk$CLK_ClearITPendingBit$650 ==.
                                   2000 ;	./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c: 745: }
                           000672  2001 	Sstm8s_clk$CLK_ClearITPendingBit$651 ==.
                           000672  2002 	XG$CLK_ClearITPendingBit$0$0 ==.
      000672 81               [ 4] 2003 	ret
                           000673  2004 	Sstm8s_clk$CLK_ClearITPendingBit$652 ==.
                                   2005 	.area CODE
                                   2006 	.area CONST
                           000000  2007 G$HSIDivFactor$0_0$0 == .
      000000                       2008 _HSIDivFactor:
      000000 01                    2009 	.db #0x01	; 1
      000001 02                    2010 	.db #0x02	; 2
      000002 04                    2011 	.db #0x04	; 4
      000003 08                    2012 	.db #0x08	; 8
                           000004  2013 G$CLKPrescTable$0_0$0 == .
      000004                       2014 _CLKPrescTable:
      000004 01                    2015 	.db #0x01	; 1
      000005 02                    2016 	.db #0x02	; 2
      000006 04                    2017 	.db #0x04	; 4
      000007 08                    2018 	.db #0x08	; 8
      000008 0A                    2019 	.db #0x0a	; 10
      000009 10                    2020 	.db #0x10	; 16
      00000A 14                    2021 	.db #0x14	; 20
      00000B 28                    2022 	.db #0x28	; 40
                           00000C  2023 Fstm8s_clk$__str_0$0_0$0 == .
                                   2024 	.area CONST
      00000C                       2025 ___str_0:
      00000C 2E 2F 53 54 4D 38 53  2026 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/s"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73
      000048 74 6D 38 73 5F 63 6C  2027 	.ascii "tm8s_clk.c"
             6B 2E 63
      000052 00                    2028 	.db 0x00
                                   2029 	.area CODE
                                   2030 	.area INITIALIZER
                                   2031 	.area CABS (ABS)
                                   2032 
                                   2033 	.area .debug_line (NOLOAD)
      000000 00 00 09 DE           2034 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       2035 Ldebug_line_start:
      000004 00 02                 2036 	.dw	2
      000006 00 00 00 B4           2037 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    2038 	.db	1
      00000B 01                    2039 	.db	1
      00000C FB                    2040 	.db	-5
      00000D 0F                    2041 	.db	15
      00000E 0A                    2042 	.db	10
      00000F 00                    2043 	.db	0
      000010 01                    2044 	.db	1
      000011 01                    2045 	.db	1
      000012 01                    2046 	.db	1
      000013 01                    2047 	.db	1
      000014 00                    2048 	.db	0
      000015 00                    2049 	.db	0
      000016 00                    2050 	.db	0
      000017 01                    2051 	.db	1
      000018 44 3A 5C 5C 53 6F 66  2052 	.ascii "D:\\Software\\Work\\SDCC\\bin\\..\\include\\stm8"
             74 77 61 72 65 5C 5C
             57 6F 72 6B 5C 5C 53
             44 43 43 5C 08 69 6E
             5C 5C 2E 2E 5C 5C 69
             6E 63 6C 75 64 65 5C
             5C 73 74 6D 38
      000047 00                    2053 	.db	0
      000048 44 3A 5C 5C 53 6F 66  2054 	.ascii "D:\\Software\\Work\\SDCC\\bin\\..\\include"
             74 77 61 72 65 5C 5C
             57 6F 72 6B 5C 5C 53
             44 43 43 5C 08 69 6E
             5C 5C 2E 2E 5C 5C 69
             6E 63 6C 75 64 65
      000071 00                    2055 	.db	0
      000072 00                    2056 	.db	0
      000073 2E 2F 53 54 4D 38 53  2057 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73 74 6D 38
             73 5F 63 6C 6B 2E 63
      0000B9 00                    2058 	.db	0
      0000BA 00                    2059 	.uleb128	0
      0000BB 00                    2060 	.uleb128	0
      0000BC 00                    2061 	.uleb128	0
      0000BD 00                    2062 	.db	0
      0000BE                       2063 Ldebug_line_stmt:
      0000BE 00                    2064 	.db	0
      0000BF 05                    2065 	.uleb128	5
      0000C0 02                    2066 	.db	2
      0000C1 00 00r00r00           2067 	.dw	0,(Sstm8s_clk$CLK_DeInit$0)
      0000C5 03                    2068 	.db	3
      0000C6 C7 00                 2069 	.sleb128	71
      0000C8 01                    2070 	.db	1
      0000C9 00                    2071 	.db	0
      0000CA 05                    2072 	.uleb128	5
      0000CB 02                    2073 	.db	2
      0000CC 00 00r00r00           2074 	.dw	0,(Sstm8s_clk$CLK_DeInit$2)
      0000D0 03                    2075 	.db	3
      0000D1 02                    2076 	.sleb128	2
      0000D2 01                    2077 	.db	1
      0000D3 00                    2078 	.db	0
      0000D4 05                    2079 	.uleb128	5
      0000D5 02                    2080 	.db	2
      0000D6 00 00r00r04           2081 	.dw	0,(Sstm8s_clk$CLK_DeInit$3)
      0000DA 03                    2082 	.db	3
      0000DB 01                    2083 	.sleb128	1
      0000DC 01                    2084 	.db	1
      0000DD 00                    2085 	.db	0
      0000DE 05                    2086 	.uleb128	5
      0000DF 02                    2087 	.db	2
      0000E0 00 00r00r08           2088 	.dw	0,(Sstm8s_clk$CLK_DeInit$4)
      0000E4 03                    2089 	.db	3
      0000E5 01                    2090 	.sleb128	1
      0000E6 01                    2091 	.db	1
      0000E7 00                    2092 	.db	0
      0000E8 05                    2093 	.uleb128	5
      0000E9 02                    2094 	.db	2
      0000EA 00 00r00r0C           2095 	.dw	0,(Sstm8s_clk$CLK_DeInit$5)
      0000EE 03                    2096 	.db	3
      0000EF 01                    2097 	.sleb128	1
      0000F0 01                    2098 	.db	1
      0000F1 00                    2099 	.db	0
      0000F2 05                    2100 	.uleb128	5
      0000F3 02                    2101 	.db	2
      0000F4 00 00r00r10           2102 	.dw	0,(Sstm8s_clk$CLK_DeInit$6)
      0000F8 03                    2103 	.db	3
      0000F9 01                    2104 	.sleb128	1
      0000FA 01                    2105 	.db	1
      0000FB 00                    2106 	.db	0
      0000FC 05                    2107 	.uleb128	5
      0000FD 02                    2108 	.db	2
      0000FE 00 00r00r14           2109 	.dw	0,(Sstm8s_clk$CLK_DeInit$7)
      000102 03                    2110 	.db	3
      000103 01                    2111 	.sleb128	1
      000104 01                    2112 	.db	1
      000105 00                    2113 	.db	0
      000106 05                    2114 	.uleb128	5
      000107 02                    2115 	.db	2
      000108 00 00r00r18           2116 	.dw	0,(Sstm8s_clk$CLK_DeInit$8)
      00010C 03                    2117 	.db	3
      00010D 01                    2118 	.sleb128	1
      00010E 01                    2119 	.db	1
      00010F 00                    2120 	.db	0
      000110 05                    2121 	.uleb128	5
      000111 02                    2122 	.db	2
      000112 00 00r00r1C           2123 	.dw	0,(Sstm8s_clk$CLK_DeInit$9)
      000116 03                    2124 	.db	3
      000117 01                    2125 	.sleb128	1
      000118 01                    2126 	.db	1
      000119 00                    2127 	.db	0
      00011A 05                    2128 	.uleb128	5
      00011B 02                    2129 	.db	2
      00011C 00 00r00r20           2130 	.dw	0,(Sstm8s_clk$CLK_DeInit$10)
      000120 03                    2131 	.db	3
      000121 01                    2132 	.sleb128	1
      000122 01                    2133 	.db	1
      000123 00                    2134 	.db	0
      000124 05                    2135 	.uleb128	5
      000125 02                    2136 	.db	2
      000126 00 00r00r24           2137 	.dw	0,(Sstm8s_clk$CLK_DeInit$11)
      00012A 03                    2138 	.db	3
      00012B 01                    2139 	.sleb128	1
      00012C 01                    2140 	.db	1
      00012D 00                    2141 	.db	0
      00012E 05                    2142 	.uleb128	5
      00012F 02                    2143 	.db	2
      000130 00 00r00r29           2144 	.dw	0,(Sstm8s_clk$CLK_DeInit$12)
      000134 03                    2145 	.db	3
      000135 02                    2146 	.sleb128	2
      000136 01                    2147 	.db	1
      000137 00                    2148 	.db	0
      000138 05                    2149 	.uleb128	5
      000139 02                    2150 	.db	2
      00013A 00 00r00r2D           2151 	.dw	0,(Sstm8s_clk$CLK_DeInit$13)
      00013E 03                    2152 	.db	3
      00013F 01                    2153 	.sleb128	1
      000140 01                    2154 	.db	1
      000141 00                    2155 	.db	0
      000142 05                    2156 	.uleb128	5
      000143 02                    2157 	.db	2
      000144 00 00r00r31           2158 	.dw	0,(Sstm8s_clk$CLK_DeInit$14)
      000148 03                    2159 	.db	3
      000149 01                    2160 	.sleb128	1
      00014A 01                    2161 	.db	1
      00014B 00                    2162 	.db	0
      00014C 05                    2163 	.uleb128	5
      00014D 02                    2164 	.db	2
      00014E 00 00r00r35           2165 	.dw	0,(Sstm8s_clk$CLK_DeInit$15)
      000152 03                    2166 	.db	3
      000153 01                    2167 	.sleb128	1
      000154 01                    2168 	.db	1
      000155 09                    2169 	.db	9
      000156 00 01                 2170 	.dw	1+Sstm8s_clk$CLK_DeInit$16-Sstm8s_clk$CLK_DeInit$15
      000158 00                    2171 	.db	0
      000159 01                    2172 	.uleb128	1
      00015A 01                    2173 	.db	1
      00015B 00                    2174 	.db	0
      00015C 05                    2175 	.uleb128	5
      00015D 02                    2176 	.db	2
      00015E 00 00r00r36           2177 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$18)
      000162 03                    2178 	.db	3
      000163 E2 00                 2179 	.sleb128	98
      000165 01                    2180 	.db	1
      000166 00                    2181 	.db	0
      000167 05                    2182 	.uleb128	5
      000168 02                    2183 	.db	2
      000169 00 00r00r37           2184 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$21)
      00016D 03                    2185 	.db	3
      00016E 03                    2186 	.sleb128	3
      00016F 01                    2187 	.db	1
      000170 00                    2188 	.db	0
      000171 05                    2189 	.uleb128	5
      000172 02                    2190 	.db	2
      000173 00 00r00r4B           2191 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$26)
      000177 03                    2192 	.db	3
      000178 05                    2193 	.sleb128	5
      000179 01                    2194 	.db	1
      00017A 00                    2195 	.db	0
      00017B 05                    2196 	.uleb128	5
      00017C 02                    2197 	.db	2
      00017D 00 00r00r4E           2198 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$27)
      000181 03                    2199 	.db	3
      000182 7D                    2200 	.sleb128	-3
      000183 01                    2201 	.db	1
      000184 00                    2202 	.db	0
      000185 05                    2203 	.uleb128	5
      000186 02                    2204 	.db	2
      000187 00 00r00r52           2205 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$29)
      00018B 03                    2206 	.db	3
      00018C 03                    2207 	.sleb128	3
      00018D 01                    2208 	.db	1
      00018E 00                    2209 	.db	0
      00018F 05                    2210 	.uleb128	5
      000190 02                    2211 	.db	2
      000191 00 00r00r59           2212 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$32)
      000195 03                    2213 	.db	3
      000196 05                    2214 	.sleb128	5
      000197 01                    2215 	.db	1
      000198 00                    2216 	.db	0
      000199 05                    2217 	.uleb128	5
      00019A 02                    2218 	.db	2
      00019B 00 00r00r5E           2219 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$34)
      00019F 03                    2220 	.db	3
      0001A0 02                    2221 	.sleb128	2
      0001A1 01                    2222 	.db	1
      0001A2 09                    2223 	.db	9
      0001A3 00 02                 2224 	.dw	1+Sstm8s_clk$CLK_FastHaltWakeUpCmd$36-Sstm8s_clk$CLK_FastHaltWakeUpCmd$34
      0001A5 00                    2225 	.db	0
      0001A6 01                    2226 	.uleb128	1
      0001A7 01                    2227 	.db	1
      0001A8 00                    2228 	.db	0
      0001A9 05                    2229 	.uleb128	5
      0001AA 02                    2230 	.db	2
      0001AB 00 00r00r60           2231 	.dw	0,(Sstm8s_clk$CLK_HSECmd$38)
      0001AF 03                    2232 	.db	3
      0001B0 F8 00                 2233 	.sleb128	120
      0001B2 01                    2234 	.db	1
      0001B3 00                    2235 	.db	0
      0001B4 05                    2236 	.uleb128	5
      0001B5 02                    2237 	.db	2
      0001B6 00 00r00r61           2238 	.dw	0,(Sstm8s_clk$CLK_HSECmd$41)
      0001BA 03                    2239 	.db	3
      0001BB 03                    2240 	.sleb128	3
      0001BC 01                    2241 	.db	1
      0001BD 00                    2242 	.db	0
      0001BE 05                    2243 	.uleb128	5
      0001BF 02                    2244 	.db	2
      0001C0 00 00r00r75           2245 	.dw	0,(Sstm8s_clk$CLK_HSECmd$46)
      0001C4 03                    2246 	.db	3
      0001C5 05                    2247 	.sleb128	5
      0001C6 01                    2248 	.db	1
      0001C7 00                    2249 	.db	0
      0001C8 05                    2250 	.uleb128	5
      0001C9 02                    2251 	.db	2
      0001CA 00 00r00r78           2252 	.dw	0,(Sstm8s_clk$CLK_HSECmd$47)
      0001CE 03                    2253 	.db	3
      0001CF 7D                    2254 	.sleb128	-3
      0001D0 01                    2255 	.db	1
      0001D1 00                    2256 	.db	0
      0001D2 05                    2257 	.uleb128	5
      0001D3 02                    2258 	.db	2
      0001D4 00 00r00r7C           2259 	.dw	0,(Sstm8s_clk$CLK_HSECmd$49)
      0001D8 03                    2260 	.db	3
      0001D9 03                    2261 	.sleb128	3
      0001DA 01                    2262 	.db	1
      0001DB 00                    2263 	.db	0
      0001DC 05                    2264 	.uleb128	5
      0001DD 02                    2265 	.db	2
      0001DE 00 00r00r83           2266 	.dw	0,(Sstm8s_clk$CLK_HSECmd$52)
      0001E2 03                    2267 	.db	3
      0001E3 05                    2268 	.sleb128	5
      0001E4 01                    2269 	.db	1
      0001E5 00                    2270 	.db	0
      0001E6 05                    2271 	.uleb128	5
      0001E7 02                    2272 	.db	2
      0001E8 00 00r00r88           2273 	.dw	0,(Sstm8s_clk$CLK_HSECmd$54)
      0001EC 03                    2274 	.db	3
      0001ED 02                    2275 	.sleb128	2
      0001EE 01                    2276 	.db	1
      0001EF 09                    2277 	.db	9
      0001F0 00 02                 2278 	.dw	1+Sstm8s_clk$CLK_HSECmd$56-Sstm8s_clk$CLK_HSECmd$54
      0001F2 00                    2279 	.db	0
      0001F3 01                    2280 	.uleb128	1
      0001F4 01                    2281 	.db	1
      0001F5 00                    2282 	.db	0
      0001F6 05                    2283 	.uleb128	5
      0001F7 02                    2284 	.db	2
      0001F8 00 00r00r8A           2285 	.dw	0,(Sstm8s_clk$CLK_HSICmd$58)
      0001FC 03                    2286 	.db	3
      0001FD 8E 01                 2287 	.sleb128	142
      0001FF 01                    2288 	.db	1
      000200 00                    2289 	.db	0
      000201 05                    2290 	.uleb128	5
      000202 02                    2291 	.db	2
      000203 00 00r00r8B           2292 	.dw	0,(Sstm8s_clk$CLK_HSICmd$61)
      000207 03                    2293 	.db	3
      000208 03                    2294 	.sleb128	3
      000209 01                    2295 	.db	1
      00020A 00                    2296 	.db	0
      00020B 05                    2297 	.uleb128	5
      00020C 02                    2298 	.db	2
      00020D 00 00r00r9F           2299 	.dw	0,(Sstm8s_clk$CLK_HSICmd$66)
      000211 03                    2300 	.db	3
      000212 05                    2301 	.sleb128	5
      000213 01                    2302 	.db	1
      000214 00                    2303 	.db	0
      000215 05                    2304 	.uleb128	5
      000216 02                    2305 	.db	2
      000217 00 00r00rA2           2306 	.dw	0,(Sstm8s_clk$CLK_HSICmd$67)
      00021B 03                    2307 	.db	3
      00021C 7D                    2308 	.sleb128	-3
      00021D 01                    2309 	.db	1
      00021E 00                    2310 	.db	0
      00021F 05                    2311 	.uleb128	5
      000220 02                    2312 	.db	2
      000221 00 00r00rA6           2313 	.dw	0,(Sstm8s_clk$CLK_HSICmd$69)
      000225 03                    2314 	.db	3
      000226 03                    2315 	.sleb128	3
      000227 01                    2316 	.db	1
      000228 00                    2317 	.db	0
      000229 05                    2318 	.uleb128	5
      00022A 02                    2319 	.db	2
      00022B 00 00r00rAD           2320 	.dw	0,(Sstm8s_clk$CLK_HSICmd$72)
      00022F 03                    2321 	.db	3
      000230 05                    2322 	.sleb128	5
      000231 01                    2323 	.db	1
      000232 00                    2324 	.db	0
      000233 05                    2325 	.uleb128	5
      000234 02                    2326 	.db	2
      000235 00 00r00rB2           2327 	.dw	0,(Sstm8s_clk$CLK_HSICmd$74)
      000239 03                    2328 	.db	3
      00023A 02                    2329 	.sleb128	2
      00023B 01                    2330 	.db	1
      00023C 09                    2331 	.db	9
      00023D 00 02                 2332 	.dw	1+Sstm8s_clk$CLK_HSICmd$76-Sstm8s_clk$CLK_HSICmd$74
      00023F 00                    2333 	.db	0
      000240 01                    2334 	.uleb128	1
      000241 01                    2335 	.db	1
      000242 00                    2336 	.db	0
      000243 05                    2337 	.uleb128	5
      000244 02                    2338 	.db	2
      000245 00 00r00rB4           2339 	.dw	0,(Sstm8s_clk$CLK_LSICmd$78)
      000249 03                    2340 	.db	3
      00024A A5 01                 2341 	.sleb128	165
      00024C 01                    2342 	.db	1
      00024D 00                    2343 	.db	0
      00024E 05                    2344 	.uleb128	5
      00024F 02                    2345 	.db	2
      000250 00 00r00rB5           2346 	.dw	0,(Sstm8s_clk$CLK_LSICmd$81)
      000254 03                    2347 	.db	3
      000255 03                    2348 	.sleb128	3
      000256 01                    2349 	.db	1
      000257 00                    2350 	.db	0
      000258 05                    2351 	.uleb128	5
      000259 02                    2352 	.db	2
      00025A 00 00r00rC9           2353 	.dw	0,(Sstm8s_clk$CLK_LSICmd$86)
      00025E 03                    2354 	.db	3
      00025F 05                    2355 	.sleb128	5
      000260 01                    2356 	.db	1
      000261 00                    2357 	.db	0
      000262 05                    2358 	.uleb128	5
      000263 02                    2359 	.db	2
      000264 00 00r00rCC           2360 	.dw	0,(Sstm8s_clk$CLK_LSICmd$87)
      000268 03                    2361 	.db	3
      000269 7D                    2362 	.sleb128	-3
      00026A 01                    2363 	.db	1
      00026B 00                    2364 	.db	0
      00026C 05                    2365 	.uleb128	5
      00026D 02                    2366 	.db	2
      00026E 00 00r00rD0           2367 	.dw	0,(Sstm8s_clk$CLK_LSICmd$89)
      000272 03                    2368 	.db	3
      000273 03                    2369 	.sleb128	3
      000274 01                    2370 	.db	1
      000275 00                    2371 	.db	0
      000276 05                    2372 	.uleb128	5
      000277 02                    2373 	.db	2
      000278 00 00r00rD7           2374 	.dw	0,(Sstm8s_clk$CLK_LSICmd$92)
      00027C 03                    2375 	.db	3
      00027D 05                    2376 	.sleb128	5
      00027E 01                    2377 	.db	1
      00027F 00                    2378 	.db	0
      000280 05                    2379 	.uleb128	5
      000281 02                    2380 	.db	2
      000282 00 00r00rDC           2381 	.dw	0,(Sstm8s_clk$CLK_LSICmd$94)
      000286 03                    2382 	.db	3
      000287 02                    2383 	.sleb128	2
      000288 01                    2384 	.db	1
      000289 09                    2385 	.db	9
      00028A 00 02                 2386 	.dw	1+Sstm8s_clk$CLK_LSICmd$96-Sstm8s_clk$CLK_LSICmd$94
      00028C 00                    2387 	.db	0
      00028D 01                    2388 	.uleb128	1
      00028E 01                    2389 	.db	1
      00028F 00                    2390 	.db	0
      000290 05                    2391 	.uleb128	5
      000291 02                    2392 	.db	2
      000292 00 00r00rDE           2393 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$98)
      000296 03                    2394 	.db	3
      000297 BC 01                 2395 	.sleb128	188
      000299 01                    2396 	.db	1
      00029A 00                    2397 	.db	0
      00029B 05                    2398 	.uleb128	5
      00029C 02                    2399 	.db	2
      00029D 00 00r00rDF           2400 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$101)
      0002A1 03                    2401 	.db	3
      0002A2 03                    2402 	.sleb128	3
      0002A3 01                    2403 	.db	1
      0002A4 00                    2404 	.db	0
      0002A5 05                    2405 	.uleb128	5
      0002A6 02                    2406 	.db	2
      0002A7 00 00r00rF3           2407 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$106)
      0002AB 03                    2408 	.db	3
      0002AC 05                    2409 	.sleb128	5
      0002AD 01                    2410 	.db	1
      0002AE 00                    2411 	.db	0
      0002AF 05                    2412 	.uleb128	5
      0002B0 02                    2413 	.db	2
      0002B1 00 00r00rF6           2414 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$107)
      0002B5 03                    2415 	.db	3
      0002B6 7D                    2416 	.sleb128	-3
      0002B7 01                    2417 	.db	1
      0002B8 00                    2418 	.db	0
      0002B9 05                    2419 	.uleb128	5
      0002BA 02                    2420 	.db	2
      0002BB 00 00r00rFA           2421 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$109)
      0002BF 03                    2422 	.db	3
      0002C0 03                    2423 	.sleb128	3
      0002C1 01                    2424 	.db	1
      0002C2 00                    2425 	.db	0
      0002C3 05                    2426 	.uleb128	5
      0002C4 02                    2427 	.db	2
      0002C5 00 00r01r01           2428 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$112)
      0002C9 03                    2429 	.db	3
      0002CA 05                    2430 	.sleb128	5
      0002CB 01                    2431 	.db	1
      0002CC 00                    2432 	.db	0
      0002CD 05                    2433 	.uleb128	5
      0002CE 02                    2434 	.db	2
      0002CF 00 00r01r06           2435 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$114)
      0002D3 03                    2436 	.db	3
      0002D4 02                    2437 	.sleb128	2
      0002D5 01                    2438 	.db	1
      0002D6 09                    2439 	.db	9
      0002D7 00 02                 2440 	.dw	1+Sstm8s_clk$CLK_CCOCmd$116-Sstm8s_clk$CLK_CCOCmd$114
      0002D9 00                    2441 	.db	0
      0002DA 01                    2442 	.uleb128	1
      0002DB 01                    2443 	.db	1
      0002DC 00                    2444 	.db	0
      0002DD 05                    2445 	.uleb128	5
      0002DE 02                    2446 	.db	2
      0002DF 00 00r01r08           2447 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$118)
      0002E3 03                    2448 	.db	3
      0002E4 D4 01                 2449 	.sleb128	212
      0002E6 01                    2450 	.db	1
      0002E7 00                    2451 	.db	0
      0002E8 05                    2452 	.uleb128	5
      0002E9 02                    2453 	.db	2
      0002EA 00 00r01r09           2454 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$121)
      0002EE 03                    2455 	.db	3
      0002EF 03                    2456 	.sleb128	3
      0002F0 01                    2457 	.db	1
      0002F1 00                    2458 	.db	0
      0002F2 05                    2459 	.uleb128	5
      0002F3 02                    2460 	.db	2
      0002F4 00 00r01r1D           2461 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$126)
      0002F8 03                    2462 	.db	3
      0002F9 05                    2463 	.sleb128	5
      0002FA 01                    2464 	.db	1
      0002FB 00                    2465 	.db	0
      0002FC 05                    2466 	.uleb128	5
      0002FD 02                    2467 	.db	2
      0002FE 00 00r01r20           2468 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$127)
      000302 03                    2469 	.db	3
      000303 7D                    2470 	.sleb128	-3
      000304 01                    2471 	.db	1
      000305 00                    2472 	.db	0
      000306 05                    2473 	.uleb128	5
      000307 02                    2474 	.db	2
      000308 00 00r01r24           2475 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$129)
      00030C 03                    2476 	.db	3
      00030D 03                    2477 	.sleb128	3
      00030E 01                    2478 	.db	1
      00030F 00                    2479 	.db	0
      000310 05                    2480 	.uleb128	5
      000311 02                    2481 	.db	2
      000312 00 00r01r2B           2482 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$132)
      000316 03                    2483 	.db	3
      000317 05                    2484 	.sleb128	5
      000318 01                    2485 	.db	1
      000319 00                    2486 	.db	0
      00031A 05                    2487 	.uleb128	5
      00031B 02                    2488 	.db	2
      00031C 00 00r01r30           2489 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$134)
      000320 03                    2490 	.db	3
      000321 02                    2491 	.sleb128	2
      000322 01                    2492 	.db	1
      000323 09                    2493 	.db	9
      000324 00 02                 2494 	.dw	1+Sstm8s_clk$CLK_ClockSwitchCmd$136-Sstm8s_clk$CLK_ClockSwitchCmd$134
      000326 00                    2495 	.db	0
      000327 01                    2496 	.uleb128	1
      000328 01                    2497 	.db	1
      000329 00                    2498 	.db	0
      00032A 05                    2499 	.uleb128	5
      00032B 02                    2500 	.db	2
      00032C 00 00r01r32           2501 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$138)
      000330 03                    2502 	.db	3
      000331 ED 01                 2503 	.sleb128	237
      000333 01                    2504 	.db	1
      000334 00                    2505 	.db	0
      000335 05                    2506 	.uleb128	5
      000336 02                    2507 	.db	2
      000337 00 00r01r33           2508 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$141)
      00033B 03                    2509 	.db	3
      00033C 03                    2510 	.sleb128	3
      00033D 01                    2511 	.db	1
      00033E 00                    2512 	.db	0
      00033F 05                    2513 	.uleb128	5
      000340 02                    2514 	.db	2
      000341 00 00r01r47           2515 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$146)
      000345 03                    2516 	.db	3
      000346 05                    2517 	.sleb128	5
      000347 01                    2518 	.db	1
      000348 00                    2519 	.db	0
      000349 05                    2520 	.uleb128	5
      00034A 02                    2521 	.db	2
      00034B 00 00r01r4A           2522 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$147)
      00034F 03                    2523 	.db	3
      000350 7D                    2524 	.sleb128	-3
      000351 01                    2525 	.db	1
      000352 00                    2526 	.db	0
      000353 05                    2527 	.uleb128	5
      000354 02                    2528 	.db	2
      000355 00 00r01r4E           2529 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$149)
      000359 03                    2530 	.db	3
      00035A 03                    2531 	.sleb128	3
      00035B 01                    2532 	.db	1
      00035C 00                    2533 	.db	0
      00035D 05                    2534 	.uleb128	5
      00035E 02                    2535 	.db	2
      00035F 00 00r01r55           2536 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$152)
      000363 03                    2537 	.db	3
      000364 05                    2538 	.sleb128	5
      000365 01                    2539 	.db	1
      000366 00                    2540 	.db	0
      000367 05                    2541 	.uleb128	5
      000368 02                    2542 	.db	2
      000369 00 00r01r5A           2543 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$154)
      00036D 03                    2544 	.db	3
      00036E 02                    2545 	.sleb128	2
      00036F 01                    2546 	.db	1
      000370 09                    2547 	.db	9
      000371 00 02                 2548 	.dw	1+Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$156-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$154
      000373 00                    2549 	.db	0
      000374 01                    2550 	.uleb128	1
      000375 01                    2551 	.db	1
      000376 00                    2552 	.db	0
      000377 05                    2553 	.uleb128	5
      000378 02                    2554 	.db	2
      000379 00 00r01r5C           2555 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$158)
      00037D 03                    2556 	.db	3
      00037E 86 02                 2557 	.sleb128	262
      000380 01                    2558 	.db	1
      000381 00                    2559 	.db	0
      000382 05                    2560 	.uleb128	5
      000383 02                    2561 	.db	2
      000384 00 00r01r60           2562 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$161)
      000388 03                    2563 	.db	3
      000389 03                    2564 	.sleb128	3
      00038A 01                    2565 	.db	1
      00038B 00                    2566 	.db	0
      00038C 05                    2567 	.uleb128	5
      00038D 02                    2568 	.db	2
      00038E 00 00r01r74           2569 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$166)
      000392 03                    2570 	.db	3
      000393 01                    2571 	.sleb128	1
      000394 01                    2572 	.db	1
      000395 00                    2573 	.db	0
      000396 05                    2574 	.uleb128	5
      000397 02                    2575 	.db	2
      000398 00 00r01rDC           2576 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$180)
      00039C 03                    2577 	.db	3
      00039D 07                    2578 	.sleb128	7
      00039E 01                    2579 	.db	1
      00039F 00                    2580 	.db	0
      0003A0 05                    2581 	.uleb128	5
      0003A1 02                    2582 	.db	2
      0003A2 00 00r01rEE           2583 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$183)
      0003A6 03                    2584 	.db	3
      0003A7 05                    2585 	.sleb128	5
      0003A8 01                    2586 	.db	1
      0003A9 00                    2587 	.db	0
      0003AA 05                    2588 	.uleb128	5
      0003AB 02                    2589 	.db	2
      0003AC 00 00r01rF3           2590 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$184)
      0003B0 03                    2591 	.db	3
      0003B1 76                    2592 	.sleb128	-10
      0003B2 01                    2593 	.db	1
      0003B3 00                    2594 	.db	0
      0003B4 05                    2595 	.uleb128	5
      0003B5 02                    2596 	.db	2
      0003B6 00 00r01rF9           2597 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$185)
      0003BA 03                    2598 	.db	3
      0003BB 05                    2599 	.sleb128	5
      0003BC 01                    2600 	.db	1
      0003BD 00                    2601 	.db	0
      0003BE 05                    2602 	.uleb128	5
      0003BF 02                    2603 	.db	2
      0003C0 00 00r01rFC           2604 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$187)
      0003C4 03                    2605 	.db	3
      0003C5 7D                    2606 	.sleb128	-3
      0003C6 01                    2607 	.db	1
      0003C7 00                    2608 	.db	0
      0003C8 05                    2609 	.uleb128	5
      0003C9 02                    2610 	.db	2
      0003CA 00 00r02r00           2611 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$189)
      0003CE 03                    2612 	.db	3
      0003CF 03                    2613 	.sleb128	3
      0003D0 01                    2614 	.db	1
      0003D1 00                    2615 	.db	0
      0003D2 05                    2616 	.uleb128	5
      0003D3 02                    2617 	.db	2
      0003D4 00 00r02r07           2618 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$192)
      0003D8 03                    2619 	.db	3
      0003D9 05                    2620 	.sleb128	5
      0003DA 01                    2621 	.db	1
      0003DB 00                    2622 	.db	0
      0003DC 05                    2623 	.uleb128	5
      0003DD 02                    2624 	.db	2
      0003DE 00 00r02r0E           2625 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$194)
      0003E2 03                    2626 	.db	3
      0003E3 08                    2627 	.sleb128	8
      0003E4 01                    2628 	.db	1
      0003E5 00                    2629 	.db	0
      0003E6 05                    2630 	.uleb128	5
      0003E7 02                    2631 	.db	2
      0003E8 00 00r02r11           2632 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$196)
      0003EC 03                    2633 	.db	3
      0003ED 7D                    2634 	.sleb128	-3
      0003EE 01                    2635 	.db	1
      0003EF 00                    2636 	.db	0
      0003F0 05                    2637 	.uleb128	5
      0003F1 02                    2638 	.db	2
      0003F2 00 00r02r15           2639 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$198)
      0003F6 03                    2640 	.db	3
      0003F7 03                    2641 	.sleb128	3
      0003F8 01                    2642 	.db	1
      0003F9 00                    2643 	.db	0
      0003FA 05                    2644 	.uleb128	5
      0003FB 02                    2645 	.db	2
      0003FC 00 00r02r1C           2646 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$201)
      000400 03                    2647 	.db	3
      000401 05                    2648 	.sleb128	5
      000402 01                    2649 	.db	1
      000403 00                    2650 	.db	0
      000404 05                    2651 	.uleb128	5
      000405 02                    2652 	.db	2
      000406 00 00r02r21           2653 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$203)
      00040A 03                    2654 	.db	3
      00040B 03                    2655 	.sleb128	3
      00040C 01                    2656 	.db	1
      00040D 00                    2657 	.db	0
      00040E 05                    2658 	.uleb128	5
      00040F 02                    2659 	.db	2
      000410 00 00r02r26           2660 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$208)
      000414 03                    2661 	.db	3
      000415 0E                    2662 	.sleb128	14
      000416 01                    2663 	.db	1
      000417 00                    2664 	.db	0
      000418 05                    2665 	.uleb128	5
      000419 02                    2666 	.db	2
      00041A 00 00r02r29           2667 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$211)
      00041E 03                    2668 	.db	3
      00041F 07                    2669 	.sleb128	7
      000420 01                    2670 	.db	1
      000421 00                    2671 	.db	0
      000422 05                    2672 	.uleb128	5
      000423 02                    2673 	.db	2
      000424 00 00r02r47           2674 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$219)
      000428 03                    2675 	.db	3
      000429 01                    2676 	.sleb128	1
      00042A 01                    2677 	.db	1
      00042B 00                    2678 	.db	0
      00042C 05                    2679 	.uleb128	5
      00042D 02                    2680 	.db	2
      00042E 00 00r02r5B           2681 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$224)
      000432 03                    2682 	.db	3
      000433 01                    2683 	.sleb128	1
      000434 01                    2684 	.db	1
      000435 00                    2685 	.db	0
      000436 05                    2686 	.uleb128	5
      000437 02                    2687 	.db	2
      000438 00 00r02r6F           2688 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$229)
      00043C 03                    2689 	.db	3
      00043D 01                    2690 	.sleb128	1
      00043E 01                    2691 	.db	1
      00043F 00                    2692 	.db	0
      000440 05                    2693 	.uleb128	5
      000441 02                    2694 	.db	2
      000442 00 00r02r83           2695 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$234)
      000446 03                    2696 	.db	3
      000447 03                    2697 	.sleb128	3
      000448 01                    2698 	.db	1
      000449 00                    2699 	.db	0
      00044A 05                    2700 	.uleb128	5
      00044B 02                    2701 	.db	2
      00044C 00 00r02r88           2702 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$235)
      000450 03                    2703 	.db	3
      000451 06                    2704 	.sleb128	6
      000452 01                    2705 	.db	1
      000453 00                    2706 	.db	0
      000454 05                    2707 	.uleb128	5
      000455 02                    2708 	.db	2
      000456 00 00r02r8B           2709 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$236)
      00045A 03                    2710 	.db	3
      00045B 7D                    2711 	.sleb128	-3
      00045C 01                    2712 	.db	1
      00045D 00                    2713 	.db	0
      00045E 05                    2714 	.uleb128	5
      00045F 02                    2715 	.db	2
      000460 00 00r02r8F           2716 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$238)
      000464 03                    2717 	.db	3
      000465 03                    2718 	.sleb128	3
      000466 01                    2719 	.db	1
      000467 00                    2720 	.db	0
      000468 05                    2721 	.uleb128	5
      000469 02                    2722 	.db	2
      00046A 00 00r02r97           2723 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$240)
      00046E 03                    2724 	.db	3
      00046F 03                    2725 	.sleb128	3
      000470 01                    2726 	.db	1
      000471 00                    2727 	.db	0
      000472 05                    2728 	.uleb128	5
      000473 02                    2729 	.db	2
      000474 00 00r02r9B           2730 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$242)
      000478 03                    2731 	.db	3
      000479 02                    2732 	.sleb128	2
      00047A 01                    2733 	.db	1
      00047B 00                    2734 	.db	0
      00047C 05                    2735 	.uleb128	5
      00047D 02                    2736 	.db	2
      00047E 00 00r02rA2           2737 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$245)
      000482 03                    2738 	.db	3
      000483 04                    2739 	.sleb128	4
      000484 01                    2740 	.db	1
      000485 00                    2741 	.db	0
      000486 05                    2742 	.uleb128	5
      000487 02                    2743 	.db	2
      000488 00 00r02rA7           2744 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$247)
      00048C 03                    2745 	.db	3
      00048D 04                    2746 	.sleb128	4
      00048E 01                    2747 	.db	1
      00048F 00                    2748 	.db	0
      000490 05                    2749 	.uleb128	5
      000491 02                    2750 	.db	2
      000492 00 00r02rAD           2751 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$249)
      000496 03                    2752 	.db	3
      000497 03                    2753 	.sleb128	3
      000498 01                    2754 	.db	1
      000499 00                    2755 	.db	0
      00049A 05                    2756 	.uleb128	5
      00049B 02                    2757 	.db	2
      00049C 00 00r02rB7           2758 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$251)
      0004A0 03                    2759 	.db	3
      0004A1 02                    2760 	.sleb128	2
      0004A2 01                    2761 	.db	1
      0004A3 00                    2762 	.db	0
      0004A4 05                    2763 	.uleb128	5
      0004A5 02                    2764 	.db	2
      0004A6 00 00r02rBA           2765 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$253)
      0004AA 03                    2766 	.db	3
      0004AB 03                    2767 	.sleb128	3
      0004AC 01                    2768 	.db	1
      0004AD 00                    2769 	.db	0
      0004AE 05                    2770 	.uleb128	5
      0004AF 02                    2771 	.db	2
      0004B0 00 00r02rBD           2772 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$255)
      0004B4 03                    2773 	.db	3
      0004B5 02                    2774 	.sleb128	2
      0004B6 01                    2775 	.db	1
      0004B7 00                    2776 	.db	0
      0004B8 05                    2777 	.uleb128	5
      0004B9 02                    2778 	.db	2
      0004BA 00 00r02rC2           2779 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$258)
      0004BE 03                    2780 	.db	3
      0004BF 04                    2781 	.sleb128	4
      0004C0 01                    2782 	.db	1
      0004C1 00                    2783 	.db	0
      0004C2 05                    2784 	.uleb128	5
      0004C3 02                    2785 	.db	2
      0004C4 00 00r02rC5           2786 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$261)
      0004C8 03                    2787 	.db	3
      0004C9 06                    2788 	.sleb128	6
      0004CA 01                    2789 	.db	1
      0004CB 00                    2790 	.db	0
      0004CC 05                    2791 	.uleb128	5
      0004CD 02                    2792 	.db	2
      0004CE 00 00r02rC9           2793 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$263)
      0004D2 03                    2794 	.db	3
      0004D3 02                    2795 	.sleb128	2
      0004D4 01                    2796 	.db	1
      0004D5 00                    2797 	.db	0
      0004D6 05                    2798 	.uleb128	5
      0004D7 02                    2799 	.db	2
      0004D8 00 00r02rD0           2800 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$266)
      0004DC 03                    2801 	.db	3
      0004DD 04                    2802 	.sleb128	4
      0004DE 01                    2803 	.db	1
      0004DF 00                    2804 	.db	0
      0004E0 05                    2805 	.uleb128	5
      0004E1 02                    2806 	.db	2
      0004E2 00 00r02rD5           2807 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$268)
      0004E6 03                    2808 	.db	3
      0004E7 04                    2809 	.sleb128	4
      0004E8 01                    2810 	.db	1
      0004E9 00                    2811 	.db	0
      0004EA 05                    2812 	.uleb128	5
      0004EB 02                    2813 	.db	2
      0004EC 00 00r02rDB           2814 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$270)
      0004F0 03                    2815 	.db	3
      0004F1 03                    2816 	.sleb128	3
      0004F2 01                    2817 	.db	1
      0004F3 00                    2818 	.db	0
      0004F4 05                    2819 	.uleb128	5
      0004F5 02                    2820 	.db	2
      0004F6 00 00r02rE5           2821 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$272)
      0004FA 03                    2822 	.db	3
      0004FB 02                    2823 	.sleb128	2
      0004FC 01                    2824 	.db	1
      0004FD 00                    2825 	.db	0
      0004FE 05                    2826 	.uleb128	5
      0004FF 02                    2827 	.db	2
      000500 00 00r02rE8           2828 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$274)
      000504 03                    2829 	.db	3
      000505 03                    2830 	.sleb128	3
      000506 01                    2831 	.db	1
      000507 00                    2832 	.db	0
      000508 05                    2833 	.uleb128	5
      000509 02                    2834 	.db	2
      00050A 00 00r02rEB           2835 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$276)
      00050E 03                    2836 	.db	3
      00050F 03                    2837 	.sleb128	3
      000510 01                    2838 	.db	1
      000511 00                    2839 	.db	0
      000512 05                    2840 	.uleb128	5
      000513 02                    2841 	.db	2
      000514 00 00r02rEF           2842 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$277)
      000518 03                    2843 	.db	3
      000519 01                    2844 	.sleb128	1
      00051A 01                    2845 	.db	1
      00051B 00                    2846 	.db	0
      00051C 05                    2847 	.uleb128	5
      00051D 02                    2848 	.db	2
      00051E 00 00r02rF2           2849 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$280)
      000522 03                    2850 	.db	3
      000523 04                    2851 	.sleb128	4
      000524 01                    2852 	.db	1
      000525 00                    2853 	.db	0
      000526 05                    2854 	.uleb128	5
      000527 02                    2855 	.db	2
      000528 00 00r02rF4           2856 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$282)
      00052C 03                    2857 	.db	3
      00052D 03                    2858 	.sleb128	3
      00052E 01                    2859 	.db	1
      00052F 00                    2860 	.db	0
      000530 05                    2861 	.uleb128	5
      000531 02                    2862 	.db	2
      000532 00 00r02rF8           2863 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$284)
      000536 03                    2864 	.db	3
      000537 03                    2865 	.sleb128	3
      000538 01                    2866 	.db	1
      000539 00                    2867 	.db	0
      00053A 05                    2868 	.uleb128	5
      00053B 02                    2869 	.db	2
      00053C 00 00r03r02           2870 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$287)
      000540 03                    2871 	.db	3
      000541 02                    2872 	.sleb128	2
      000542 01                    2873 	.db	1
      000543 00                    2874 	.db	0
      000544 05                    2875 	.uleb128	5
      000545 02                    2876 	.db	2
      000546 00 00r03r08           2877 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$289)
      00054A 03                    2878 	.db	3
      00054B 02                    2879 	.sleb128	2
      00054C 01                    2880 	.db	1
      00054D 00                    2881 	.db	0
      00054E 05                    2882 	.uleb128	5
      00054F 02                    2883 	.db	2
      000550 00 00r03r12           2884 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$292)
      000554 03                    2885 	.db	3
      000555 02                    2886 	.sleb128	2
      000556 01                    2887 	.db	1
      000557 00                    2888 	.db	0
      000558 05                    2889 	.uleb128	5
      000559 02                    2890 	.db	2
      00055A 00 00r03r18           2891 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$294)
      00055E 03                    2892 	.db	3
      00055F 02                    2893 	.sleb128	2
      000560 01                    2894 	.db	1
      000561 00                    2895 	.db	0
      000562 05                    2896 	.uleb128	5
      000563 02                    2897 	.db	2
      000564 00 00r03r22           2898 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$297)
      000568 03                    2899 	.db	3
      000569 02                    2900 	.sleb128	2
      00056A 01                    2901 	.db	1
      00056B 00                    2902 	.db	0
      00056C 05                    2903 	.uleb128	5
      00056D 02                    2904 	.db	2
      00056E 00 00r03r26           2905 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$299)
      000572 03                    2906 	.db	3
      000573 03                    2907 	.sleb128	3
      000574 01                    2908 	.db	1
      000575 00                    2909 	.db	0
      000576 05                    2910 	.uleb128	5
      000577 02                    2911 	.db	2
      000578 00 00r03r27           2912 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$300)
      00057C 03                    2913 	.db	3
      00057D 01                    2914 	.sleb128	1
      00057E 01                    2915 	.db	1
      00057F 00                    2916 	.db	0
      000580 05                    2917 	.uleb128	5
      000581 02                    2918 	.db	2
      000582 00 00r03r2C           2919 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$303)
      000586 03                    2920 	.db	3
      000587 08                    2921 	.sleb128	8
      000588 01                    2922 	.db	1
      000589 00                    2923 	.db	0
      00058A 05                    2924 	.uleb128	5
      00058B 02                    2925 	.db	2
      00058C 00 00r03r2D           2926 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$306)
      000590 03                    2927 	.db	3
      000591 03                    2928 	.sleb128	3
      000592 01                    2929 	.db	1
      000593 00                    2930 	.db	0
      000594 05                    2931 	.uleb128	5
      000595 02                    2932 	.db	2
      000596 00 00r03r4F           2933 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$314)
      00059A 03                    2934 	.db	3
      00059B 03                    2935 	.sleb128	3
      00059C 01                    2936 	.db	1
      00059D 00                    2937 	.db	0
      00059E 05                    2938 	.uleb128	5
      00059F 02                    2939 	.db	2
      0005A0 00 00r03r57           2940 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$315)
      0005A4 03                    2941 	.db	3
      0005A5 03                    2942 	.sleb128	3
      0005A6 01                    2943 	.db	1
      0005A7 00                    2944 	.db	0
      0005A8 05                    2945 	.uleb128	5
      0005A9 02                    2946 	.db	2
      0005AA 00 00r03r5F           2947 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$316)
      0005AE 03                    2948 	.db	3
      0005AF 01                    2949 	.sleb128	1
      0005B0 01                    2950 	.db	1
      0005B1 09                    2951 	.db	9
      0005B2 00 02                 2952 	.dw	1+Sstm8s_clk$CLK_HSIPrescalerConfig$318-Sstm8s_clk$CLK_HSIPrescalerConfig$316
      0005B4 00                    2953 	.db	0
      0005B5 01                    2954 	.uleb128	1
      0005B6 01                    2955 	.db	1
      0005B7 00                    2956 	.db	0
      0005B8 05                    2957 	.uleb128	5
      0005B9 02                    2958 	.db	2
      0005BA 00 00r03r61           2959 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$320)
      0005BE 03                    2960 	.db	3
      0005BF B3 03                 2961 	.sleb128	435
      0005C1 01                    2962 	.db	1
      0005C2 00                    2963 	.db	0
      0005C3 05                    2964 	.uleb128	5
      0005C4 02                    2965 	.db	2
      0005C5 00 00r03r62           2966 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$323)
      0005C9 03                    2967 	.db	3
      0005CA 03                    2968 	.sleb128	3
      0005CB 01                    2969 	.db	1
      0005CC 00                    2970 	.db	0
      0005CD 05                    2971 	.uleb128	5
      0005CE 02                    2972 	.db	2
      0005CF 00 00r03rA3           2973 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$342)
      0005D3 03                    2974 	.db	3
      0005D4 03                    2975 	.sleb128	3
      0005D5 01                    2976 	.db	1
      0005D6 00                    2977 	.db	0
      0005D7 05                    2978 	.uleb128	5
      0005D8 02                    2979 	.db	2
      0005D9 00 00r03rB5           2980 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$349)
      0005DD 03                    2981 	.db	3
      0005DE 03                    2982 	.sleb128	3
      0005DF 01                    2983 	.db	1
      0005E0 00                    2984 	.db	0
      0005E1 05                    2985 	.uleb128	5
      0005E2 02                    2986 	.db	2
      0005E3 00 00r03rC2           2987 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$352)
      0005E7 03                    2988 	.db	3
      0005E8 03                    2989 	.sleb128	3
      0005E9 01                    2990 	.db	1
      0005EA 00                    2991 	.db	0
      0005EB 05                    2992 	.uleb128	5
      0005EC 02                    2993 	.db	2
      0005ED 00 00r03rC6           2994 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$353)
      0005F1 03                    2995 	.db	3
      0005F2 01                    2996 	.sleb128	1
      0005F3 01                    2997 	.db	1
      0005F4 09                    2998 	.db	9
      0005F5 00 02                 2999 	.dw	1+Sstm8s_clk$CLK_CCOConfig$355-Sstm8s_clk$CLK_CCOConfig$353
      0005F7 00                    3000 	.db	0
      0005F8 01                    3001 	.uleb128	1
      0005F9 01                    3002 	.db	1
      0005FA 00                    3003 	.db	0
      0005FB 05                    3004 	.uleb128	5
      0005FC 02                    3005 	.db	2
      0005FD 00 00r03rC8           3006 	.dw	0,(Sstm8s_clk$CLK_ITConfig$357)
      000601 03                    3007 	.db	3
      000602 CA 03                 3008 	.sleb128	458
      000604 01                    3009 	.db	1
      000605 00                    3010 	.db	0
      000606 05                    3011 	.uleb128	5
      000607 02                    3012 	.db	2
      000608 00 00r03rC8           3013 	.dw	0,(Sstm8s_clk$CLK_ITConfig$359)
      00060C 03                    3014 	.db	3
      00060D 03                    3015 	.sleb128	3
      00060E 01                    3016 	.db	1
      00060F 00                    3017 	.db	0
      000610 05                    3018 	.uleb128	5
      000611 02                    3019 	.db	2
      000612 00 00r03rDE           3020 	.dw	0,(Sstm8s_clk$CLK_ITConfig$366)
      000616 03                    3021 	.db	3
      000617 01                    3022 	.sleb128	1
      000618 01                    3023 	.db	1
      000619 00                    3024 	.db	0
      00061A 05                    3025 	.uleb128	5
      00061B 02                    3026 	.db	2
      00061C 00 00r04r0D           3027 	.dw	0,(Sstm8s_clk$CLK_ITConfig$376)
      000620 03                    3028 	.db	3
      000621 02                    3029 	.sleb128	2
      000622 01                    3030 	.db	1
      000623 00                    3031 	.db	0
      000624 05                    3032 	.uleb128	5
      000625 02                    3033 	.db	2
      000626 00 00r04r11           3034 	.dw	0,(Sstm8s_clk$CLK_ITConfig$378)
      00062A 03                    3035 	.db	3
      00062B 02                    3036 	.sleb128	2
      00062C 01                    3037 	.db	1
      00062D 00                    3038 	.db	0
      00062E 05                    3039 	.uleb128	5
      00062F 02                    3040 	.db	2
      000630 00 00r04r19           3041 	.dw	0,(Sstm8s_clk$CLK_ITConfig$380)
      000634 03                    3042 	.db	3
      000635 03                    3043 	.sleb128	3
      000636 01                    3044 	.db	1
      000637 00                    3045 	.db	0
      000638 05                    3046 	.uleb128	5
      000639 02                    3047 	.db	2
      00063A 00 00r04r21           3048 	.dw	0,(Sstm8s_clk$CLK_ITConfig$381)
      00063E 03                    3049 	.db	3
      00063F 01                    3050 	.sleb128	1
      000640 01                    3051 	.db	1
      000641 00                    3052 	.db	0
      000642 05                    3053 	.uleb128	5
      000643 02                    3054 	.db	2
      000644 00 00r04r23           3055 	.dw	0,(Sstm8s_clk$CLK_ITConfig$382)
      000648 03                    3056 	.db	3
      000649 01                    3057 	.sleb128	1
      00064A 01                    3058 	.db	1
      00064B 00                    3059 	.db	0
      00064C 05                    3060 	.uleb128	5
      00064D 02                    3061 	.db	2
      00064E 00 00r04r23           3062 	.dw	0,(Sstm8s_clk$CLK_ITConfig$383)
      000652 03                    3063 	.db	3
      000653 01                    3064 	.sleb128	1
      000654 01                    3065 	.db	1
      000655 00                    3066 	.db	0
      000656 05                    3067 	.uleb128	5
      000657 02                    3068 	.db	2
      000658 00 00r04r2B           3069 	.dw	0,(Sstm8s_clk$CLK_ITConfig$384)
      00065C 03                    3070 	.db	3
      00065D 01                    3071 	.sleb128	1
      00065E 01                    3072 	.db	1
      00065F 00                    3073 	.db	0
      000660 05                    3074 	.uleb128	5
      000661 02                    3075 	.db	2
      000662 00 00r04r2D           3076 	.dw	0,(Sstm8s_clk$CLK_ITConfig$386)
      000666 03                    3077 	.db	3
      000667 03                    3078 	.sleb128	3
      000668 01                    3079 	.db	1
      000669 00                    3080 	.db	0
      00066A 05                    3081 	.uleb128	5
      00066B 02                    3082 	.db	2
      00066C 00 00r04r2D           3083 	.dw	0,(Sstm8s_clk$CLK_ITConfig$388)
      000670 03                    3084 	.db	3
      000671 04                    3085 	.sleb128	4
      000672 01                    3086 	.db	1
      000673 00                    3087 	.db	0
      000674 05                    3088 	.uleb128	5
      000675 02                    3089 	.db	2
      000676 00 00r04r35           3090 	.dw	0,(Sstm8s_clk$CLK_ITConfig$390)
      00067A 03                    3091 	.db	3
      00067B 03                    3092 	.sleb128	3
      00067C 01                    3093 	.db	1
      00067D 00                    3094 	.db	0
      00067E 05                    3095 	.uleb128	5
      00067F 02                    3096 	.db	2
      000680 00 00r04r3D           3097 	.dw	0,(Sstm8s_clk$CLK_ITConfig$391)
      000684 03                    3098 	.db	3
      000685 01                    3099 	.sleb128	1
      000686 01                    3100 	.db	1
      000687 00                    3101 	.db	0
      000688 05                    3102 	.uleb128	5
      000689 02                    3103 	.db	2
      00068A 00 00r04r3F           3104 	.dw	0,(Sstm8s_clk$CLK_ITConfig$392)
      00068E 03                    3105 	.db	3
      00068F 01                    3106 	.sleb128	1
      000690 01                    3107 	.db	1
      000691 00                    3108 	.db	0
      000692 05                    3109 	.uleb128	5
      000693 02                    3110 	.db	2
      000694 00 00r04r3F           3111 	.dw	0,(Sstm8s_clk$CLK_ITConfig$393)
      000698 03                    3112 	.db	3
      000699 01                    3113 	.sleb128	1
      00069A 01                    3114 	.db	1
      00069B 00                    3115 	.db	0
      00069C 05                    3116 	.uleb128	5
      00069D 02                    3117 	.db	2
      00069E 00 00r04r47           3118 	.dw	0,(Sstm8s_clk$CLK_ITConfig$395)
      0006A2 03                    3119 	.db	3
      0006A3 04                    3120 	.sleb128	4
      0006A4 01                    3121 	.db	1
      0006A5 00                    3122 	.db	0
      0006A6 05                    3123 	.uleb128	5
      0006A7 02                    3124 	.db	2
      0006A8 00 00r04r47           3125 	.dw	0,(Sstm8s_clk$CLK_ITConfig$396)
      0006AC 03                    3126 	.db	3
      0006AD 02                    3127 	.sleb128	2
      0006AE 01                    3128 	.db	1
      0006AF 00                    3129 	.db	0
      0006B0 05                    3130 	.uleb128	5
      0006B1 02                    3131 	.db	2
      0006B2 00 00r04r4A           3132 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$400)
      0006B6 03                    3133 	.db	3
      0006B7 07                    3134 	.sleb128	7
      0006B8 01                    3135 	.db	1
      0006B9 00                    3136 	.db	0
      0006BA 05                    3137 	.uleb128	5
      0006BB 02                    3138 	.db	2
      0006BC 00 00r04r4B           3139 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$403)
      0006C0 03                    3140 	.db	3
      0006C1 03                    3141 	.sleb128	3
      0006C2 01                    3142 	.db	1
      0006C3 00                    3143 	.db	0
      0006C4 05                    3144 	.uleb128	5
      0006C5 02                    3145 	.db	2
      0006C6 00 00r04r99           3146 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$423)
      0006CA 03                    3147 	.db	3
      0006CB 04                    3148 	.sleb128	4
      0006CC 01                    3149 	.db	1
      0006CD 00                    3150 	.db	0
      0006CE 05                    3151 	.uleb128	5
      0006CF 02                    3152 	.db	2
      0006D0 00 00r04r9C           3153 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$424)
      0006D4 03                    3154 	.db	3
      0006D5 7E                    3155 	.sleb128	-2
      0006D6 01                    3156 	.db	1
      0006D7 00                    3157 	.db	0
      0006D8 05                    3158 	.uleb128	5
      0006D9 02                    3159 	.db	2
      0006DA 00 00r04r9F           3160 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$426)
      0006DE 03                    3161 	.db	3
      0006DF 02                    3162 	.sleb128	2
      0006E0 01                    3163 	.db	1
      0006E1 00                    3164 	.db	0
      0006E2 05                    3165 	.uleb128	5
      0006E3 02                    3166 	.db	2
      0006E4 00 00r04rA4           3167 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$427)
      0006E8 03                    3168 	.db	3
      0006E9 01                    3169 	.sleb128	1
      0006EA 01                    3170 	.db	1
      0006EB 00                    3171 	.db	0
      0006EC 05                    3172 	.uleb128	5
      0006ED 02                    3173 	.db	2
      0006EE 00 00r04rB3           3174 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$430)
      0006F2 03                    3175 	.db	3
      0006F3 04                    3176 	.sleb128	4
      0006F4 01                    3177 	.db	1
      0006F5 00                    3178 	.db	0
      0006F6 05                    3179 	.uleb128	5
      0006F7 02                    3180 	.db	2
      0006F8 00 00r04rB8           3181 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$431)
      0006FC 03                    3182 	.db	3
      0006FD 01                    3183 	.sleb128	1
      0006FE 01                    3184 	.db	1
      0006FF 00                    3185 	.db	0
      000700 05                    3186 	.uleb128	5
      000701 02                    3187 	.db	2
      000702 00 00r04rC5           3188 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$433)
      000706 03                    3189 	.db	3
      000707 02                    3190 	.sleb128	2
      000708 01                    3191 	.db	1
      000709 09                    3192 	.db	9
      00070A 00 02                 3193 	.dw	1+Sstm8s_clk$CLK_SYSCLKConfig$435-Sstm8s_clk$CLK_SYSCLKConfig$433
      00070C 00                    3194 	.db	0
      00070D 01                    3195 	.uleb128	1
      00070E 01                    3196 	.db	1
      00070F 00                    3197 	.db	0
      000710 05                    3198 	.uleb128	5
      000711 02                    3199 	.db	2
      000712 00 00r04rC7           3200 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$437)
      000716 03                    3201 	.db	3
      000717 8A 04                 3202 	.sleb128	522
      000719 01                    3203 	.db	1
      00071A 00                    3204 	.db	0
      00071B 05                    3205 	.uleb128	5
      00071C 02                    3206 	.db	2
      00071D 00 00r04rC8           3207 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$440)
      000721 03                    3208 	.db	3
      000722 03                    3209 	.sleb128	3
      000723 01                    3210 	.db	1
      000724 00                    3211 	.db	0
      000725 05                    3212 	.uleb128	5
      000726 02                    3213 	.db	2
      000727 00 00r04rDC           3214 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$445)
      00072B 03                    3215 	.db	3
      00072C 05                    3216 	.sleb128	5
      00072D 01                    3217 	.db	1
      00072E 00                    3218 	.db	0
      00072F 05                    3219 	.uleb128	5
      000730 02                    3220 	.db	2
      000731 00 00r04rDF           3221 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$446)
      000735 03                    3222 	.db	3
      000736 7D                    3223 	.sleb128	-3
      000737 01                    3224 	.db	1
      000738 00                    3225 	.db	0
      000739 05                    3226 	.uleb128	5
      00073A 02                    3227 	.db	2
      00073B 00 00r04rE3           3228 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$448)
      00073F 03                    3229 	.db	3
      000740 03                    3230 	.sleb128	3
      000741 01                    3231 	.db	1
      000742 00                    3232 	.db	0
      000743 05                    3233 	.uleb128	5
      000744 02                    3234 	.db	2
      000745 00 00r04rEA           3235 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$451)
      000749 03                    3236 	.db	3
      00074A 05                    3237 	.sleb128	5
      00074B 01                    3238 	.db	1
      00074C 00                    3239 	.db	0
      00074D 05                    3240 	.uleb128	5
      00074E 02                    3241 	.db	2
      00074F 00 00r04rEF           3242 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$453)
      000753 03                    3243 	.db	3
      000754 02                    3244 	.sleb128	2
      000755 01                    3245 	.db	1
      000756 09                    3246 	.db	9
      000757 00 02                 3247 	.dw	1+Sstm8s_clk$CLK_SWIMConfig$455-Sstm8s_clk$CLK_SWIMConfig$453
      000759 00                    3248 	.db	0
      00075A 01                    3249 	.uleb128	1
      00075B 01                    3250 	.db	1
      00075C 00                    3251 	.db	0
      00075D 05                    3252 	.uleb128	5
      00075E 02                    3253 	.db	2
      00075F 00 00r04rF1           3254 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$457)
      000763 03                    3255 	.db	3
      000764 A2 04                 3256 	.sleb128	546
      000766 01                    3257 	.db	1
      000767 00                    3258 	.db	0
      000768 05                    3259 	.uleb128	5
      000769 02                    3260 	.db	2
      00076A 00 00r04rF1           3261 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$459)
      00076E 03                    3262 	.db	3
      00076F 03                    3263 	.sleb128	3
      000770 01                    3264 	.db	1
      000771 00                    3265 	.db	0
      000772 05                    3266 	.uleb128	5
      000773 02                    3267 	.db	2
      000774 00 00r04rF5           3268 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$460)
      000778 03                    3269 	.db	3
      000779 01                    3270 	.sleb128	1
      00077A 01                    3271 	.db	1
      00077B 09                    3272 	.db	9
      00077C 00 01                 3273 	.dw	1+Sstm8s_clk$CLK_ClockSecuritySystemEnable$461-Sstm8s_clk$CLK_ClockSecuritySystemEnable$460
      00077E 00                    3274 	.db	0
      00077F 01                    3275 	.uleb128	1
      000780 01                    3276 	.db	1
      000781 00                    3277 	.db	0
      000782 05                    3278 	.uleb128	5
      000783 02                    3279 	.db	2
      000784 00 00r04rF6           3280 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$463)
      000788 03                    3281 	.db	3
      000789 AE 04                 3282 	.sleb128	558
      00078B 01                    3283 	.db	1
      00078C 00                    3284 	.db	0
      00078D 05                    3285 	.uleb128	5
      00078E 02                    3286 	.db	2
      00078F 00 00r04rF6           3287 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$465)
      000793 03                    3288 	.db	3
      000794 02                    3289 	.sleb128	2
      000795 01                    3290 	.db	1
      000796 00                    3291 	.db	0
      000797 05                    3292 	.uleb128	5
      000798 02                    3293 	.db	2
      000799 00 00r04rF9           3294 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$466)
      00079D 03                    3295 	.db	3
      00079E 01                    3296 	.sleb128	1
      00079F 01                    3297 	.db	1
      0007A0 09                    3298 	.db	9
      0007A1 00 01                 3299 	.dw	1+Sstm8s_clk$CLK_GetSYSCLKSource$467-Sstm8s_clk$CLK_GetSYSCLKSource$466
      0007A3 00                    3300 	.db	0
      0007A4 01                    3301 	.uleb128	1
      0007A5 01                    3302 	.db	1
      0007A6 00                    3303 	.db	0
      0007A7 05                    3304 	.uleb128	5
      0007A8 02                    3305 	.db	2
      0007A9 00 00r04rFA           3306 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$469)
      0007AD 03                    3307 	.db	3
      0007AE B8 04                 3308 	.sleb128	568
      0007B0 01                    3309 	.db	1
      0007B1 00                    3310 	.db	0
      0007B2 05                    3311 	.uleb128	5
      0007B3 02                    3312 	.db	2
      0007B4 00 00r04rFC           3313 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$472)
      0007B8 03                    3314 	.db	3
      0007B9 07                    3315 	.sleb128	7
      0007BA 01                    3316 	.db	1
      0007BB 00                    3317 	.db	0
      0007BC 05                    3318 	.uleb128	5
      0007BD 02                    3319 	.db	2
      0007BE 00 00r04rFF           3320 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$473)
      0007C2 03                    3321 	.db	3
      0007C3 02                    3322 	.sleb128	2
      0007C4 01                    3323 	.db	1
      0007C5 00                    3324 	.db	0
      0007C6 05                    3325 	.uleb128	5
      0007C7 02                    3326 	.db	2
      0007C8 00 00r05r05           3327 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$476)
      0007CC 03                    3328 	.db	3
      0007CD 02                    3329 	.sleb128	2
      0007CE 01                    3330 	.db	1
      0007CF 00                    3331 	.db	0
      0007D0 05                    3332 	.uleb128	5
      0007D1 02                    3333 	.db	2
      0007D2 00 00r05r0A           3334 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$477)
      0007D6 03                    3335 	.db	3
      0007D7 01                    3336 	.sleb128	1
      0007D8 01                    3337 	.db	1
      0007D9 00                    3338 	.db	0
      0007DA 05                    3339 	.uleb128	5
      0007DB 02                    3340 	.db	2
      0007DC 00 00r05r0D           3341 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$478)
      0007E0 03                    3342 	.db	3
      0007E1 01                    3343 	.sleb128	1
      0007E2 01                    3344 	.db	1
      0007E3 00                    3345 	.db	0
      0007E4 05                    3346 	.uleb128	5
      0007E5 02                    3347 	.db	2
      0007E6 00 00r05r12           3348 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$479)
      0007EA 03                    3349 	.db	3
      0007EB 01                    3350 	.sleb128	1
      0007EC 01                    3351 	.db	1
      0007ED 00                    3352 	.db	0
      0007EE 05                    3353 	.uleb128	5
      0007EF 02                    3354 	.db	2
      0007F0 00 00r05r28           3355 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$489)
      0007F4 03                    3356 	.db	3
      0007F5 02                    3357 	.sleb128	2
      0007F6 01                    3358 	.db	1
      0007F7 00                    3359 	.db	0
      0007F8 05                    3360 	.uleb128	5
      0007F9 02                    3361 	.db	2
      0007FA 00 00r05r2E           3362 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$492)
      0007FE 03                    3363 	.db	3
      0007FF 02                    3364 	.sleb128	2
      000800 01                    3365 	.db	1
      000801 00                    3366 	.db	0
      000802 05                    3367 	.uleb128	5
      000803 02                    3368 	.db	2
      000804 00 00r05r37           3369 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$495)
      000808 03                    3370 	.db	3
      000809 04                    3371 	.sleb128	4
      00080A 01                    3372 	.db	1
      00080B 00                    3373 	.db	0
      00080C 05                    3374 	.uleb128	5
      00080D 02                    3375 	.db	2
      00080E 00 00r05r3E           3376 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$497)
      000812 03                    3377 	.db	3
      000813 03                    3378 	.sleb128	3
      000814 01                    3379 	.db	1
      000815 00                    3380 	.db	0
      000816 05                    3381 	.uleb128	5
      000817 02                    3382 	.db	2
      000818 00 00r05r3E           3383 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$498)
      00081C 03                    3384 	.db	3
      00081D 01                    3385 	.sleb128	1
      00081E 01                    3386 	.db	1
      00081F 09                    3387 	.db	9
      000820 00 03                 3388 	.dw	1+Sstm8s_clk$CLK_GetClockFreq$500-Sstm8s_clk$CLK_GetClockFreq$498
      000822 00                    3389 	.db	0
      000823 01                    3390 	.uleb128	1
      000824 01                    3391 	.db	1
      000825 00                    3392 	.db	0
      000826 05                    3393 	.uleb128	5
      000827 02                    3394 	.db	2
      000828 00 00r05r41           3395 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$502)
      00082C 03                    3396 	.db	3
      00082D DB 04                 3397 	.sleb128	603
      00082F 01                    3398 	.db	1
      000830 00                    3399 	.db	0
      000831 05                    3400 	.uleb128	5
      000832 02                    3401 	.db	2
      000833 00 00r05r42           3402 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$505)
      000837 03                    3403 	.db	3
      000838 03                    3404 	.sleb128	3
      000839 01                    3405 	.db	1
      00083A 00                    3406 	.db	0
      00083B 05                    3407 	.uleb128	5
      00083C 02                    3408 	.db	2
      00083D 00 00r05r6F           3409 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$519)
      000841 03                    3410 	.db	3
      000842 03                    3411 	.sleb128	3
      000843 01                    3412 	.db	1
      000844 00                    3413 	.db	0
      000845 05                    3414 	.uleb128	5
      000846 02                    3415 	.db	2
      000847 00 00r05r7E           3416 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$524)
      00084B 03                    3417 	.db	3
      00084C 01                    3418 	.sleb128	1
      00084D 01                    3419 	.db	1
      00084E 09                    3420 	.db	9
      00084F 00 02                 3421 	.dw	1+Sstm8s_clk$CLK_AdjustHSICalibrationValue$526-Sstm8s_clk$CLK_AdjustHSICalibrationValue$524
      000851 00                    3422 	.db	0
      000852 01                    3423 	.uleb128	1
      000853 01                    3424 	.db	1
      000854 00                    3425 	.db	0
      000855 05                    3426 	.uleb128	5
      000856 02                    3427 	.db	2
      000857 00 00r05r80           3428 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$528)
      00085B 03                    3429 	.db	3
      00085C ED 04                 3430 	.sleb128	621
      00085E 01                    3431 	.db	1
      00085F 00                    3432 	.db	0
      000860 05                    3433 	.uleb128	5
      000861 02                    3434 	.db	2
      000862 00 00r05r80           3435 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$530)
      000866 03                    3436 	.db	3
      000867 02                    3437 	.sleb128	2
      000868 01                    3438 	.db	1
      000869 00                    3439 	.db	0
      00086A 05                    3440 	.uleb128	5
      00086B 02                    3441 	.db	2
      00086C 00 00r05r84           3442 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$531)
      000870 03                    3443 	.db	3
      000871 01                    3444 	.sleb128	1
      000872 01                    3445 	.db	1
      000873 09                    3446 	.db	9
      000874 00 01                 3447 	.dw	1+Sstm8s_clk$CLK_SYSCLKEmergencyClear$532-Sstm8s_clk$CLK_SYSCLKEmergencyClear$531
      000876 00                    3448 	.db	0
      000877 01                    3449 	.uleb128	1
      000878 01                    3450 	.db	1
      000879 00                    3451 	.db	0
      00087A 05                    3452 	.uleb128	5
      00087B 02                    3453 	.db	2
      00087C 00 00r05r85           3454 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$534)
      000880 03                    3455 	.db	3
      000881 F9 04                 3456 	.sleb128	633
      000883 01                    3457 	.db	1
      000884 00                    3458 	.db	0
      000885 05                    3459 	.uleb128	5
      000886 02                    3460 	.db	2
      000887 00 00r05r85           3461 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$536)
      00088B 03                    3462 	.db	3
      00088C 07                    3463 	.sleb128	7
      00088D 01                    3464 	.db	1
      00088E 00                    3465 	.db	0
      00088F 05                    3466 	.uleb128	5
      000890 02                    3467 	.db	2
      000891 00 00r05rC8           3468 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$555)
      000895 03                    3469 	.db	3
      000896 03                    3470 	.sleb128	3
      000897 01                    3471 	.db	1
      000898 00                    3472 	.db	0
      000899 05                    3473 	.uleb128	5
      00089A 02                    3474 	.db	2
      00089B 00 00r05rC9           3475 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$556)
      00089F 03                    3476 	.db	3
      0008A0 03                    3477 	.sleb128	3
      0008A1 01                    3478 	.db	1
      0008A2 00                    3479 	.db	0
      0008A3 05                    3480 	.uleb128	5
      0008A4 02                    3481 	.db	2
      0008A5 00 00r05rCF           3482 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$559)
      0008A9 03                    3483 	.db	3
      0008AA 02                    3484 	.sleb128	2
      0008AB 01                    3485 	.db	1
      0008AC 00                    3486 	.db	0
      0008AD 05                    3487 	.uleb128	5
      0008AE 02                    3488 	.db	2
      0008AF 00 00r05rD4           3489 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$561)
      0008B3 03                    3490 	.db	3
      0008B4 02                    3491 	.sleb128	2
      0008B5 01                    3492 	.db	1
      0008B6 00                    3493 	.db	0
      0008B7 05                    3494 	.uleb128	5
      0008B8 02                    3495 	.db	2
      0008B9 00 00r05rD9           3496 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$564)
      0008BD 03                    3497 	.db	3
      0008BE 02                    3498 	.sleb128	2
      0008BF 01                    3499 	.db	1
      0008C0 00                    3500 	.db	0
      0008C1 05                    3501 	.uleb128	5
      0008C2 02                    3502 	.db	2
      0008C3 00 00r05rDE           3503 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$566)
      0008C7 03                    3504 	.db	3
      0008C8 02                    3505 	.sleb128	2
      0008C9 01                    3506 	.db	1
      0008CA 00                    3507 	.db	0
      0008CB 05                    3508 	.uleb128	5
      0008CC 02                    3509 	.db	2
      0008CD 00 00r05rE3           3510 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$569)
      0008D1 03                    3511 	.db	3
      0008D2 02                    3512 	.sleb128	2
      0008D3 01                    3513 	.db	1
      0008D4 00                    3514 	.db	0
      0008D5 05                    3515 	.uleb128	5
      0008D6 02                    3516 	.db	2
      0008D7 00 00r05rE8           3517 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$571)
      0008DB 03                    3518 	.db	3
      0008DC 02                    3519 	.sleb128	2
      0008DD 01                    3520 	.db	1
      0008DE 00                    3521 	.db	0
      0008DF 05                    3522 	.uleb128	5
      0008E0 02                    3523 	.db	2
      0008E1 00 00r05rED           3524 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$574)
      0008E5 03                    3525 	.db	3
      0008E6 02                    3526 	.sleb128	2
      0008E7 01                    3527 	.db	1
      0008E8 00                    3528 	.db	0
      0008E9 05                    3529 	.uleb128	5
      0008EA 02                    3530 	.db	2
      0008EB 00 00r05rF2           3531 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$577)
      0008EF 03                    3532 	.db	3
      0008F0 04                    3533 	.sleb128	4
      0008F1 01                    3534 	.db	1
      0008F2 00                    3535 	.db	0
      0008F3 05                    3536 	.uleb128	5
      0008F4 02                    3537 	.db	2
      0008F5 00 00r05rF5           3538 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$579)
      0008F9 03                    3539 	.db	3
      0008FA 03                    3540 	.sleb128	3
      0008FB 01                    3541 	.db	1
      0008FC 00                    3542 	.db	0
      0008FD 05                    3543 	.uleb128	5
      0008FE 02                    3544 	.db	2
      0008FF 00 00r05rFD           3545 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$583)
      000903 03                    3546 	.db	3
      000904 02                    3547 	.sleb128	2
      000905 01                    3548 	.db	1
      000906 00                    3549 	.db	0
      000907 05                    3550 	.uleb128	5
      000908 02                    3551 	.db	2
      000909 00 00r06r00           3552 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$586)
      00090D 03                    3553 	.db	3
      00090E 04                    3554 	.sleb128	4
      00090F 01                    3555 	.db	1
      000910 00                    3556 	.db	0
      000911 05                    3557 	.uleb128	5
      000912 02                    3558 	.db	2
      000913 00 00r06r01           3559 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$588)
      000917 03                    3560 	.db	3
      000918 04                    3561 	.sleb128	4
      000919 01                    3562 	.db	1
      00091A 00                    3563 	.db	0
      00091B 05                    3564 	.uleb128	5
      00091C 02                    3565 	.db	2
      00091D 00 00r06r01           3566 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$589)
      000921 03                    3567 	.db	3
      000922 01                    3568 	.sleb128	1
      000923 01                    3569 	.db	1
      000924 09                    3570 	.db	9
      000925 00 01                 3571 	.dw	1+Sstm8s_clk$CLK_GetFlagStatus$590-Sstm8s_clk$CLK_GetFlagStatus$589
      000927 00                    3572 	.db	0
      000928 01                    3573 	.uleb128	1
      000929 01                    3574 	.db	1
      00092A 00                    3575 	.db	0
      00092B 05                    3576 	.uleb128	5
      00092C 02                    3577 	.db	2
      00092D 00 00r06r02           3578 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$592)
      000931 03                    3579 	.db	3
      000932 AE 05                 3580 	.sleb128	686
      000934 01                    3581 	.db	1
      000935 00                    3582 	.db	0
      000936 05                    3583 	.uleb128	5
      000937 02                    3584 	.db	2
      000938 00 00r06r03           3585 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$595)
      00093C 03                    3586 	.db	3
      00093D 05                    3587 	.sleb128	5
      00093E 01                    3588 	.db	1
      00093F 00                    3589 	.db	0
      000940 05                    3590 	.uleb128	5
      000941 02                    3591 	.db	2
      000942 00 00r06r25           3592 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$606)
      000946 03                    3593 	.db	3
      000947 02                    3594 	.sleb128	2
      000948 01                    3595 	.db	1
      000949 00                    3596 	.db	0
      00094A 05                    3597 	.uleb128	5
      00094B 02                    3598 	.db	2
      00094C 00 00r06r28           3599 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$608)
      000950 03                    3600 	.db	3
      000951 03                    3601 	.sleb128	3
      000952 01                    3602 	.db	1
      000953 00                    3603 	.db	0
      000954 05                    3604 	.uleb128	5
      000955 02                    3605 	.db	2
      000956 00 00r06r2D           3606 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$611)
      00095A 03                    3607 	.db	3
      00095B 02                    3608 	.sleb128	2
      00095C 01                    3609 	.db	1
      00095D 00                    3610 	.db	0
      00095E 05                    3611 	.uleb128	5
      00095F 02                    3612 	.db	2
      000960 00 00r06r34           3613 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$614)
      000964 03                    3614 	.db	3
      000965 04                    3615 	.sleb128	4
      000966 01                    3616 	.db	1
      000967 00                    3617 	.db	0
      000968 05                    3618 	.uleb128	5
      000969 02                    3619 	.db	2
      00096A 00 00r06r37           3620 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$617)
      00096E 03                    3621 	.db	3
      00096F 06                    3622 	.sleb128	6
      000970 01                    3623 	.db	1
      000971 00                    3624 	.db	0
      000972 05                    3625 	.uleb128	5
      000973 02                    3626 	.db	2
      000974 00 00r06r3C           3627 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$620)
      000978 03                    3628 	.db	3
      000979 02                    3629 	.sleb128	2
      00097A 01                    3630 	.db	1
      00097B 00                    3631 	.db	0
      00097C 05                    3632 	.uleb128	5
      00097D 02                    3633 	.db	2
      00097E 00 00r06r41           3634 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$623)
      000982 03                    3635 	.db	3
      000983 04                    3636 	.sleb128	4
      000984 01                    3637 	.db	1
      000985 00                    3638 	.db	0
      000986 05                    3639 	.uleb128	5
      000987 02                    3640 	.db	2
      000988 00 00r06r43           3641 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$625)
      00098C 03                    3642 	.db	3
      00098D 05                    3643 	.sleb128	5
      00098E 01                    3644 	.db	1
      00098F 00                    3645 	.db	0
      000990 05                    3646 	.uleb128	5
      000991 02                    3647 	.db	2
      000992 00 00r06r43           3648 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$626)
      000996 03                    3649 	.db	3
      000997 01                    3650 	.sleb128	1
      000998 01                    3651 	.db	1
      000999 09                    3652 	.db	9
      00099A 00 03                 3653 	.dw	1+Sstm8s_clk$CLK_GetITStatus$628-Sstm8s_clk$CLK_GetITStatus$626
      00099C 00                    3654 	.db	0
      00099D 01                    3655 	.uleb128	1
      00099E 01                    3656 	.db	1
      00099F 00                    3657 	.db	0
      0009A0 05                    3658 	.uleb128	5
      0009A1 02                    3659 	.db	2
      0009A2 00 00r06r46           3660 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$630)
      0009A6 03                    3661 	.db	3
      0009A7 D8 05                 3662 	.sleb128	728
      0009A9 01                    3663 	.db	1
      0009AA 00                    3664 	.db	0
      0009AB 05                    3665 	.uleb128	5
      0009AC 02                    3666 	.db	2
      0009AD 00 00r06r46           3667 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$632)
      0009B1 03                    3668 	.db	3
      0009B2 03                    3669 	.sleb128	3
      0009B3 01                    3670 	.db	1
      0009B4 00                    3671 	.db	0
      0009B5 05                    3672 	.uleb128	5
      0009B6 02                    3673 	.db	2
      0009B7 00 00r06r66           3674 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$643)
      0009BB 03                    3675 	.db	3
      0009BC 02                    3676 	.sleb128	2
      0009BD 01                    3677 	.db	1
      0009BE 00                    3678 	.db	0
      0009BF 05                    3679 	.uleb128	5
      0009C0 02                    3680 	.db	2
      0009C1 00 00r06r69           3681 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$645)
      0009C5 03                    3682 	.db	3
      0009C6 03                    3683 	.sleb128	3
      0009C7 01                    3684 	.db	1
      0009C8 00                    3685 	.db	0
      0009C9 05                    3686 	.uleb128	5
      0009CA 02                    3687 	.db	2
      0009CB 00 00r06r6E           3688 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$648)
      0009CF 03                    3689 	.db	3
      0009D0 05                    3690 	.sleb128	5
      0009D1 01                    3691 	.db	1
      0009D2 00                    3692 	.db	0
      0009D3 05                    3693 	.uleb128	5
      0009D4 02                    3694 	.db	2
      0009D5 00 00r06r72           3695 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$650)
      0009D9 03                    3696 	.db	3
      0009DA 03                    3697 	.sleb128	3
      0009DB 01                    3698 	.db	1
      0009DC 09                    3699 	.db	9
      0009DD 00 01                 3700 	.dw	1+Sstm8s_clk$CLK_ClearITPendingBit$651-Sstm8s_clk$CLK_ClearITPendingBit$650
      0009DF 00                    3701 	.db	0
      0009E0 01                    3702 	.uleb128	1
      0009E1 01                    3703 	.db	1
      0009E2                       3704 Ldebug_line_end:
                                   3705 
                                   3706 	.area .debug_loc (NOLOAD)
      000000                       3707 Ldebug_loc_start:
      000000 00 00r06r66           3708 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$642)
      000004 00 00r06r73           3709 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$652)
      000008 00 02                 3710 	.dw	2
      00000A 78                    3711 	.db	120
      00000B 01                    3712 	.sleb128	1
      00000C 00 00r06r65           3713 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$641)
      000010 00 00r06r66           3714 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$642)
      000014 00 02                 3715 	.dw	2
      000016 78                    3716 	.db	120
      000017 02                    3717 	.sleb128	2
      000018 00 00r06r5F           3718 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$640)
      00001C 00 00r06r65           3719 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$641)
      000020 00 02                 3720 	.dw	2
      000022 78                    3721 	.db	120
      000023 06                    3722 	.sleb128	6
      000024 00 00r06r5D           3723 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$639)
      000028 00 00r06r5F           3724 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$640)
      00002C 00 02                 3725 	.dw	2
      00002E 78                    3726 	.db	120
      00002F 04                    3727 	.sleb128	4
      000030 00 00r06r5B           3728 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$638)
      000034 00 00r06r5D           3729 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$639)
      000038 00 02                 3730 	.dw	2
      00003A 78                    3731 	.db	120
      00003B 03                    3732 	.sleb128	3
      00003C 00 00r06r59           3733 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$637)
      000040 00 00r06r5B           3734 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$638)
      000044 00 02                 3735 	.dw	2
      000046 78                    3736 	.db	120
      000047 02                    3737 	.sleb128	2
      000048 00 00r06r58           3738 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$636)
      00004C 00 00r06r59           3739 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$637)
      000050 00 02                 3740 	.dw	2
      000052 78                    3741 	.db	120
      000053 01                    3742 	.sleb128	1
      000054 00 00r06r56           3743 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$635)
      000058 00 00r06r58           3744 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$636)
      00005C 00 02                 3745 	.dw	2
      00005E 78                    3746 	.db	120
      00005F 01                    3747 	.sleb128	1
      000060 00 00r06r52           3748 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$634)
      000064 00 00r06r56           3749 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$635)
      000068 00 02                 3750 	.dw	2
      00006A 78                    3751 	.db	120
      00006B 02                    3752 	.sleb128	2
      00006C 00 00r06r4E           3753 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$633)
      000070 00 00r06r52           3754 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$634)
      000074 00 02                 3755 	.dw	2
      000076 78                    3756 	.db	120
      000077 01                    3757 	.sleb128	1
      000078 00 00r06r46           3758 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$631)
      00007C 00 00r06r4E           3759 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$633)
      000080 00 02                 3760 	.dw	2
      000082 78                    3761 	.db	120
      000083 01                    3762 	.sleb128	1
      000084 00 00 00 00           3763 	.dw	0,0
      000088 00 00 00 00           3764 	.dw	0,0
      00008C 00 00r06r45           3765 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$627)
      000090 00 00r06r46           3766 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$629)
      000094 00 02                 3767 	.dw	2
      000096 78                    3768 	.db	120
      000097 01                    3769 	.sleb128	1
      000098 00 00r06r3C           3770 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$618)
      00009C 00 00r06r45           3771 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$627)
      0000A0 00 02                 3772 	.dw	2
      0000A2 78                    3773 	.db	120
      0000A3 02                    3774 	.sleb128	2
      0000A4 00 00r06r2D           3775 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$609)
      0000A8 00 00r06r3C           3776 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$618)
      0000AC 00 02                 3777 	.dw	2
      0000AE 78                    3778 	.db	120
      0000AF 02                    3779 	.sleb128	2
      0000B0 00 00r06r25           3780 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$605)
      0000B4 00 00r06r2D           3781 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$609)
      0000B8 00 02                 3782 	.dw	2
      0000BA 78                    3783 	.db	120
      0000BB 02                    3784 	.sleb128	2
      0000BC 00 00r06r24           3785 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$604)
      0000C0 00 00r06r25           3786 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$605)
      0000C4 00 02                 3787 	.dw	2
      0000C6 78                    3788 	.db	120
      0000C7 03                    3789 	.sleb128	3
      0000C8 00 00r06r1E           3790 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$603)
      0000CC 00 00r06r24           3791 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$604)
      0000D0 00 02                 3792 	.dw	2
      0000D2 78                    3793 	.db	120
      0000D3 07                    3794 	.sleb128	7
      0000D4 00 00r06r1C           3795 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$602)
      0000D8 00 00r06r1E           3796 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$603)
      0000DC 00 02                 3797 	.dw	2
      0000DE 78                    3798 	.db	120
      0000DF 05                    3799 	.sleb128	5
      0000E0 00 00r06r1A           3800 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$601)
      0000E4 00 00r06r1C           3801 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$602)
      0000E8 00 02                 3802 	.dw	2
      0000EA 78                    3803 	.db	120
      0000EB 04                    3804 	.sleb128	4
      0000EC 00 00r06r18           3805 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$600)
      0000F0 00 00r06r1A           3806 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$601)
      0000F4 00 02                 3807 	.dw	2
      0000F6 78                    3808 	.db	120
      0000F7 03                    3809 	.sleb128	3
      0000F8 00 00r06r14           3810 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$599)
      0000FC 00 00r06r18           3811 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$600)
      000100 00 02                 3812 	.dw	2
      000102 78                    3813 	.db	120
      000103 02                    3814 	.sleb128	2
      000104 00 00r06r12           3815 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$598)
      000108 00 00r06r14           3816 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$599)
      00010C 00 02                 3817 	.dw	2
      00010E 78                    3818 	.db	120
      00010F 02                    3819 	.sleb128	2
      000110 00 00r06r0D           3820 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$597)
      000114 00 00r06r12           3821 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$598)
      000118 00 02                 3822 	.dw	2
      00011A 78                    3823 	.db	120
      00011B 03                    3824 	.sleb128	3
      00011C 00 00r06r0C           3825 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$596)
      000120 00 00r06r0D           3826 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$597)
      000124 00 02                 3827 	.dw	2
      000126 78                    3828 	.db	120
      000127 02                    3829 	.sleb128	2
      000128 00 00r06r03           3830 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$594)
      00012C 00 00r06r0C           3831 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$596)
      000130 00 02                 3832 	.dw	2
      000132 78                    3833 	.db	120
      000133 02                    3834 	.sleb128	2
      000134 00 00r06r02           3835 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$593)
      000138 00 00r06r03           3836 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$594)
      00013C 00 02                 3837 	.dw	2
      00013E 78                    3838 	.db	120
      00013F 01                    3839 	.sleb128	1
      000140 00 00 00 00           3840 	.dw	0,0
      000144 00 00 00 00           3841 	.dw	0,0
      000148 00 00r05rFA           3842 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$581)
      00014C 00 00r06r02           3843 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$591)
      000150 00 02                 3844 	.dw	2
      000152 78                    3845 	.db	120
      000153 01                    3846 	.sleb128	1
      000154 00 00r05rF7           3847 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$580)
      000158 00 00r05rFA           3848 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$581)
      00015C 00 02                 3849 	.dw	2
      00015E 78                    3850 	.db	120
      00015F 03                    3851 	.sleb128	3
      000160 00 00r05rED           3852 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$572)
      000164 00 00r05rF7           3853 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$580)
      000168 00 02                 3854 	.dw	2
      00016A 78                    3855 	.db	120
      00016B 01                    3856 	.sleb128	1
      00016C 00 00r05rE3           3857 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$567)
      000170 00 00r05rED           3858 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$572)
      000174 00 02                 3859 	.dw	2
      000176 78                    3860 	.db	120
      000177 01                    3861 	.sleb128	1
      000178 00 00r05rD9           3862 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$562)
      00017C 00 00r05rE3           3863 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$567)
      000180 00 02                 3864 	.dw	2
      000182 78                    3865 	.db	120
      000183 01                    3866 	.sleb128	1
      000184 00 00r05rCF           3867 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$557)
      000188 00 00r05rD9           3868 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$562)
      00018C 00 02                 3869 	.dw	2
      00018E 78                    3870 	.db	120
      00018F 01                    3871 	.sleb128	1
      000190 00 00r05rC8           3872 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$554)
      000194 00 00r05rCF           3873 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$557)
      000198 00 02                 3874 	.dw	2
      00019A 78                    3875 	.db	120
      00019B 01                    3876 	.sleb128	1
      00019C 00 00r05rC7           3877 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$553)
      0001A0 00 00r05rC8           3878 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$554)
      0001A4 00 02                 3879 	.dw	2
      0001A6 78                    3880 	.db	120
      0001A7 03                    3881 	.sleb128	3
      0001A8 00 00r05rC5           3882 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$552)
      0001AC 00 00r05rC7           3883 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$553)
      0001B0 00 02                 3884 	.dw	2
      0001B2 78                    3885 	.db	120
      0001B3 05                    3886 	.sleb128	5
      0001B4 00 00r05rBF           3887 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$551)
      0001B8 00 00r05rC5           3888 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$552)
      0001BC 00 02                 3889 	.dw	2
      0001BE 78                    3890 	.db	120
      0001BF 09                    3891 	.sleb128	9
      0001C0 00 00r05rBD           3892 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$550)
      0001C4 00 00r05rBF           3893 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$551)
      0001C8 00 02                 3894 	.dw	2
      0001CA 78                    3895 	.db	120
      0001CB 08                    3896 	.sleb128	8
      0001CC 00 00r05rBB           3897 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$549)
      0001D0 00 00r05rBD           3898 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$550)
      0001D4 00 02                 3899 	.dw	2
      0001D6 78                    3900 	.db	120
      0001D7 07                    3901 	.sleb128	7
      0001D8 00 00r05rB9           3902 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$548)
      0001DC 00 00r05rBB           3903 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$549)
      0001E0 00 02                 3904 	.dw	2
      0001E2 78                    3905 	.db	120
      0001E3 06                    3906 	.sleb128	6
      0001E4 00 00r05rB7           3907 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$547)
      0001E8 00 00r05rB9           3908 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$548)
      0001EC 00 02                 3909 	.dw	2
      0001EE 78                    3910 	.db	120
      0001EF 05                    3911 	.sleb128	5
      0001F0 00 00r05rB5           3912 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$546)
      0001F4 00 00r05rB7           3913 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$547)
      0001F8 00 02                 3914 	.dw	2
      0001FA 78                    3915 	.db	120
      0001FB 03                    3916 	.sleb128	3
      0001FC 00 00r05rB4           3917 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$545)
      000200 00 00r05rB5           3918 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$546)
      000204 00 02                 3919 	.dw	2
      000206 78                    3920 	.db	120
      000207 01                    3921 	.sleb128	1
      000208 00 00r05rAF           3922 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$544)
      00020C 00 00r05rB4           3923 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$545)
      000210 00 02                 3924 	.dw	2
      000212 78                    3925 	.db	120
      000213 01                    3926 	.sleb128	1
      000214 00 00r05rAA           3927 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$543)
      000218 00 00r05rAF           3928 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$544)
      00021C 00 02                 3929 	.dw	2
      00021E 78                    3930 	.db	120
      00021F 01                    3931 	.sleb128	1
      000220 00 00r05rA5           3932 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$542)
      000224 00 00r05rAA           3933 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$543)
      000228 00 02                 3934 	.dw	2
      00022A 78                    3935 	.db	120
      00022B 01                    3936 	.sleb128	1
      00022C 00 00r05rA0           3937 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$541)
      000230 00 00r05rA5           3938 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$542)
      000234 00 02                 3939 	.dw	2
      000236 78                    3940 	.db	120
      000237 01                    3941 	.sleb128	1
      000238 00 00r05r9B           3942 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$540)
      00023C 00 00r05rA0           3943 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$541)
      000240 00 02                 3944 	.dw	2
      000242 78                    3945 	.db	120
      000243 01                    3946 	.sleb128	1
      000244 00 00r05r96           3947 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$539)
      000248 00 00r05r9B           3948 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$540)
      00024C 00 02                 3949 	.dw	2
      00024E 78                    3950 	.db	120
      00024F 01                    3951 	.sleb128	1
      000250 00 00r05r91           3952 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$538)
      000254 00 00r05r96           3953 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$539)
      000258 00 02                 3954 	.dw	2
      00025A 78                    3955 	.db	120
      00025B 01                    3956 	.sleb128	1
      00025C 00 00r05r8C           3957 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$537)
      000260 00 00r05r91           3958 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$538)
      000264 00 02                 3959 	.dw	2
      000266 78                    3960 	.db	120
      000267 01                    3961 	.sleb128	1
      000268 00 00r05r85           3962 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$535)
      00026C 00 00r05r8C           3963 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$537)
      000270 00 02                 3964 	.dw	2
      000272 78                    3965 	.db	120
      000273 01                    3966 	.sleb128	1
      000274 00 00 00 00           3967 	.dw	0,0
      000278 00 00 00 00           3968 	.dw	0,0
      00027C 00 00r05r80           3969 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$529)
      000280 00 00r05r85           3970 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$533)
      000284 00 02                 3971 	.dw	2
      000286 78                    3972 	.db	120
      000287 01                    3973 	.sleb128	1
      000288 00 00 00 00           3974 	.dw	0,0
      00028C 00 00 00 00           3975 	.dw	0,0
      000290 00 00r05r7F           3976 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$525)
      000294 00 00r05r80           3977 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$527)
      000298 00 02                 3978 	.dw	2
      00029A 78                    3979 	.db	120
      00029B 01                    3980 	.sleb128	1
      00029C 00 00r05r79           3981 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$523)
      0002A0 00 00r05r7F           3982 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$525)
      0002A4 00 02                 3983 	.dw	2
      0002A6 78                    3984 	.db	120
      0002A7 02                    3985 	.sleb128	2
      0002A8 00 00r05r74           3986 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$522)
      0002AC 00 00r05r79           3987 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$523)
      0002B0 00 02                 3988 	.dw	2
      0002B2 78                    3989 	.db	120
      0002B3 03                    3990 	.sleb128	3
      0002B4 00 00r00r00           3991 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$521)
      0002B8 00 00r05r74           3992 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$522)
      0002BC 00 02                 3993 	.dw	2
      0002BE 78                    3994 	.db	120
      0002BF 02                    3995 	.sleb128	2
      0002C0 00 00r05r73           3996 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$520)
      0002C4 00 00r00r00           3997 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$521)
      0002C8 00 02                 3998 	.dw	2
      0002CA 78                    3999 	.db	120
      0002CB 03                    4000 	.sleb128	3
      0002CC 00 00r05r6F           4001 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$518)
      0002D0 00 00r05r73           4002 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$520)
      0002D4 00 02                 4003 	.dw	2
      0002D6 78                    4004 	.db	120
      0002D7 02                    4005 	.sleb128	2
      0002D8 00 00r05r6E           4006 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$517)
      0002DC 00 00r05r6F           4007 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$518)
      0002E0 00 02                 4008 	.dw	2
      0002E2 78                    4009 	.db	120
      0002E3 03                    4010 	.sleb128	3
      0002E4 00 00r05r68           4011 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$516)
      0002E8 00 00r05r6E           4012 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$517)
      0002EC 00 02                 4013 	.dw	2
      0002EE 78                    4014 	.db	120
      0002EF 07                    4015 	.sleb128	7
      0002F0 00 00r05r66           4016 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$515)
      0002F4 00 00r05r68           4017 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$516)
      0002F8 00 02                 4018 	.dw	2
      0002FA 78                    4019 	.db	120
      0002FB 05                    4020 	.sleb128	5
      0002FC 00 00r05r64           4021 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$514)
      000300 00 00r05r66           4022 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$515)
      000304 00 02                 4023 	.dw	2
      000306 78                    4024 	.db	120
      000307 04                    4025 	.sleb128	4
      000308 00 00r05r62           4026 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$513)
      00030C 00 00r05r64           4027 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$514)
      000310 00 02                 4028 	.dw	2
      000312 78                    4029 	.db	120
      000313 03                    4030 	.sleb128	3
      000314 00 00r05r61           4031 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$512)
      000318 00 00r05r62           4032 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$513)
      00031C 00 02                 4033 	.dw	2
      00031E 78                    4034 	.db	120
      00031F 02                    4035 	.sleb128	2
      000320 00 00r05r5D           4036 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$511)
      000324 00 00r05r61           4037 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$512)
      000328 00 02                 4038 	.dw	2
      00032A 78                    4039 	.db	120
      00032B 02                    4040 	.sleb128	2
      00032C 00 00r05r59           4041 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$510)
      000330 00 00r05r5D           4042 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$511)
      000334 00 02                 4043 	.dw	2
      000336 78                    4044 	.db	120
      000337 02                    4045 	.sleb128	2
      000338 00 00r05r55           4046 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$509)
      00033C 00 00r05r59           4047 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$510)
      000340 00 02                 4048 	.dw	2
      000342 78                    4049 	.db	120
      000343 02                    4050 	.sleb128	2
      000344 00 00r05r51           4051 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$508)
      000348 00 00r05r55           4052 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$509)
      00034C 00 02                 4053 	.dw	2
      00034E 78                    4054 	.db	120
      00034F 02                    4055 	.sleb128	2
      000350 00 00r05r4D           4056 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$507)
      000354 00 00r05r51           4057 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$508)
      000358 00 02                 4058 	.dw	2
      00035A 78                    4059 	.db	120
      00035B 02                    4060 	.sleb128	2
      00035C 00 00r05r49           4061 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$506)
      000360 00 00r05r4D           4062 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$507)
      000364 00 02                 4063 	.dw	2
      000366 78                    4064 	.db	120
      000367 02                    4065 	.sleb128	2
      000368 00 00r05r42           4066 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$504)
      00036C 00 00r05r49           4067 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$506)
      000370 00 02                 4068 	.dw	2
      000372 78                    4069 	.db	120
      000373 02                    4070 	.sleb128	2
      000374 00 00r05r41           4071 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$503)
      000378 00 00r05r42           4072 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$504)
      00037C 00 02                 4073 	.dw	2
      00037E 78                    4074 	.db	120
      00037F 01                    4075 	.sleb128	1
      000380 00 00 00 00           4076 	.dw	0,0
      000384 00 00 00 00           4077 	.dw	0,0
      000388 00 00r05r40           4078 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$499)
      00038C 00 00r05r41           4079 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$501)
      000390 00 02                 4080 	.dw	2
      000392 78                    4081 	.db	120
      000393 01                    4082 	.sleb128	1
      000394 00 00r05r2E           4083 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$490)
      000398 00 00r05r40           4084 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$499)
      00039C 00 02                 4085 	.dw	2
      00039E 78                    4086 	.db	120
      00039F 05                    4087 	.sleb128	5
      0003A0 00 00r05r26           4088 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$488)
      0003A4 00 00r05r2E           4089 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$490)
      0003A8 00 02                 4090 	.dw	2
      0003AA 78                    4091 	.db	120
      0003AB 05                    4092 	.sleb128	5
      0003AC 00 00r05r21           4093 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$487)
      0003B0 00 00r05r26           4094 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$488)
      0003B4 00 02                 4095 	.dw	2
      0003B6 78                    4096 	.db	120
      0003B7 0D                    4097 	.sleb128	13
      0003B8 00 00r05r1F           4098 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$486)
      0003BC 00 00r05r21           4099 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$487)
      0003C0 00 02                 4100 	.dw	2
      0003C2 78                    4101 	.db	120
      0003C3 0C                    4102 	.sleb128	12
      0003C4 00 00r05r1D           4103 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$485)
      0003C8 00 00r05r1F           4104 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$486)
      0003CC 00 02                 4105 	.dw	2
      0003CE 78                    4106 	.db	120
      0003CF 0B                    4107 	.sleb128	11
      0003D0 00 00r05r1B           4108 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$484)
      0003D4 00 00r05r1D           4109 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$485)
      0003D8 00 02                 4110 	.dw	2
      0003DA 78                    4111 	.db	120
      0003DB 0A                    4112 	.sleb128	10
      0003DC 00 00r05r19           4113 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$483)
      0003E0 00 00r05r1B           4114 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$484)
      0003E4 00 02                 4115 	.dw	2
      0003E6 78                    4116 	.db	120
      0003E7 09                    4117 	.sleb128	9
      0003E8 00 00r05r17           4118 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$482)
      0003EC 00 00r05r19           4119 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$483)
      0003F0 00 02                 4120 	.dw	2
      0003F2 78                    4121 	.db	120
      0003F3 08                    4122 	.sleb128	8
      0003F4 00 00r05r16           4123 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$481)
      0003F8 00 00r05r17           4124 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$482)
      0003FC 00 02                 4125 	.dw	2
      0003FE 78                    4126 	.db	120
      0003FF 06                    4127 	.sleb128	6
      000400 00 00r05r05           4128 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$474)
      000404 00 00r05r16           4129 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$481)
      000408 00 02                 4130 	.dw	2
      00040A 78                    4131 	.db	120
      00040B 05                    4132 	.sleb128	5
      00040C 00 00r04rFC           4133 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$471)
      000410 00 00r05r05           4134 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$474)
      000414 00 02                 4135 	.dw	2
      000416 78                    4136 	.db	120
      000417 05                    4137 	.sleb128	5
      000418 00 00r04rFA           4138 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$470)
      00041C 00 00r04rFC           4139 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$471)
      000420 00 02                 4140 	.dw	2
      000422 78                    4141 	.db	120
      000423 01                    4142 	.sleb128	1
      000424 00 00 00 00           4143 	.dw	0,0
      000428 00 00 00 00           4144 	.dw	0,0
      00042C 00 00r04rF6           4145 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$464)
      000430 00 00r04rFA           4146 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$468)
      000434 00 02                 4147 	.dw	2
      000436 78                    4148 	.db	120
      000437 01                    4149 	.sleb128	1
      000438 00 00 00 00           4150 	.dw	0,0
      00043C 00 00 00 00           4151 	.dw	0,0
      000440 00 00r04rF1           4152 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$458)
      000444 00 00r04rF6           4153 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$462)
      000448 00 02                 4154 	.dw	2
      00044A 78                    4155 	.db	120
      00044B 01                    4156 	.sleb128	1
      00044C 00 00 00 00           4157 	.dw	0,0
      000450 00 00 00 00           4158 	.dw	0,0
      000454 00 00r04rF0           4159 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$454)
      000458 00 00r04rF1           4160 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$456)
      00045C 00 02                 4161 	.dw	2
      00045E 78                    4162 	.db	120
      00045F 01                    4163 	.sleb128	1
      000460 00 00r04rDC           4164 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$444)
      000464 00 00r04rF0           4165 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$454)
      000468 00 02                 4166 	.dw	2
      00046A 78                    4167 	.db	120
      00046B 02                    4168 	.sleb128	2
      00046C 00 00r04rD6           4169 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$443)
      000470 00 00r04rDC           4170 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$444)
      000474 00 02                 4171 	.dw	2
      000476 78                    4172 	.db	120
      000477 06                    4173 	.sleb128	6
      000478 00 00r04rD4           4174 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$442)
      00047C 00 00r04rD6           4175 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$443)
      000480 00 02                 4176 	.dw	2
      000482 78                    4177 	.db	120
      000483 04                    4178 	.sleb128	4
      000484 00 00r04rD2           4179 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$441)
      000488 00 00r04rD4           4180 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$442)
      00048C 00 02                 4181 	.dw	2
      00048E 78                    4182 	.db	120
      00048F 03                    4183 	.sleb128	3
      000490 00 00r04rC8           4184 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$439)
      000494 00 00r04rD2           4185 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$441)
      000498 00 02                 4186 	.dw	2
      00049A 78                    4187 	.db	120
      00049B 02                    4188 	.sleb128	2
      00049C 00 00r04rC7           4189 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$438)
      0004A0 00 00r04rC8           4190 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$439)
      0004A4 00 02                 4191 	.dw	2
      0004A6 78                    4192 	.db	120
      0004A7 01                    4193 	.sleb128	1
      0004A8 00 00 00 00           4194 	.dw	0,0
      0004AC 00 00 00 00           4195 	.dw	0,0
      0004B0 00 00r04rC6           4196 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$434)
      0004B4 00 00r04rC7           4197 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$436)
      0004B8 00 02                 4198 	.dw	2
      0004BA 78                    4199 	.db	120
      0004BB 01                    4200 	.sleb128	1
      0004BC 00 00r04r99           4201 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$422)
      0004C0 00 00r04rC6           4202 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$434)
      0004C4 00 02                 4203 	.dw	2
      0004C6 78                    4204 	.db	120
      0004C7 02                    4205 	.sleb128	2
      0004C8 00 00r04r97           4206 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$421)
      0004CC 00 00r04r99           4207 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$422)
      0004D0 00 02                 4208 	.dw	2
      0004D2 78                    4209 	.db	120
      0004D3 03                    4210 	.sleb128	3
      0004D4 00 00r04r95           4211 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$420)
      0004D8 00 00r04r97           4212 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$421)
      0004DC 00 02                 4213 	.dw	2
      0004DE 78                    4214 	.db	120
      0004DF 04                    4215 	.sleb128	4
      0004E0 00 00r04r8F           4216 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$419)
      0004E4 00 00r04r95           4217 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$420)
      0004E8 00 02                 4218 	.dw	2
      0004EA 78                    4219 	.db	120
      0004EB 08                    4220 	.sleb128	8
      0004EC 00 00r04r8D           4221 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$418)
      0004F0 00 00r04r8F           4222 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$419)
      0004F4 00 02                 4223 	.dw	2
      0004F6 78                    4224 	.db	120
      0004F7 07                    4225 	.sleb128	7
      0004F8 00 00r04r8B           4226 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$417)
      0004FC 00 00r04r8D           4227 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$418)
      000500 00 02                 4228 	.dw	2
      000502 78                    4229 	.db	120
      000503 06                    4230 	.sleb128	6
      000504 00 00r04r89           4231 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$416)
      000508 00 00r04r8B           4232 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$417)
      00050C 00 02                 4233 	.dw	2
      00050E 78                    4234 	.db	120
      00050F 05                    4235 	.sleb128	5
      000510 00 00r04r87           4236 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$415)
      000514 00 00r04r89           4237 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$416)
      000518 00 02                 4238 	.dw	2
      00051A 78                    4239 	.db	120
      00051B 04                    4240 	.sleb128	4
      00051C 00 00r04r86           4241 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$414)
      000520 00 00r04r87           4242 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$415)
      000524 00 02                 4243 	.dw	2
      000526 78                    4244 	.db	120
      000527 02                    4245 	.sleb128	2
      000528 00 00r04r81           4246 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$413)
      00052C 00 00r04r86           4247 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$414)
      000530 00 02                 4248 	.dw	2
      000532 78                    4249 	.db	120
      000533 02                    4250 	.sleb128	2
      000534 00 00r04r7C           4251 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$412)
      000538 00 00r04r81           4252 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$413)
      00053C 00 02                 4253 	.dw	2
      00053E 78                    4254 	.db	120
      00053F 02                    4255 	.sleb128	2
      000540 00 00r04r77           4256 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$411)
      000544 00 00r04r7C           4257 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$412)
      000548 00 02                 4258 	.dw	2
      00054A 78                    4259 	.db	120
      00054B 02                    4260 	.sleb128	2
      00054C 00 00r04r72           4261 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$410)
      000550 00 00r04r77           4262 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$411)
      000554 00 02                 4263 	.dw	2
      000556 78                    4264 	.db	120
      000557 02                    4265 	.sleb128	2
      000558 00 00r04r6D           4266 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$409)
      00055C 00 00r04r72           4267 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$410)
      000560 00 02                 4268 	.dw	2
      000562 78                    4269 	.db	120
      000563 02                    4270 	.sleb128	2
      000564 00 00r04r68           4271 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$408)
      000568 00 00r04r6D           4272 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$409)
      00056C 00 02                 4273 	.dw	2
      00056E 78                    4274 	.db	120
      00056F 02                    4275 	.sleb128	2
      000570 00 00r04r63           4276 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$407)
      000574 00 00r04r68           4277 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$408)
      000578 00 02                 4278 	.dw	2
      00057A 78                    4279 	.db	120
      00057B 02                    4280 	.sleb128	2
      00057C 00 00r04r5E           4281 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$406)
      000580 00 00r04r63           4282 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$407)
      000584 00 02                 4283 	.dw	2
      000586 78                    4284 	.db	120
      000587 02                    4285 	.sleb128	2
      000588 00 00r04r59           4286 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$405)
      00058C 00 00r04r5E           4287 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$406)
      000590 00 02                 4288 	.dw	2
      000592 78                    4289 	.db	120
      000593 02                    4290 	.sleb128	2
      000594 00 00r04r54           4291 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$404)
      000598 00 00r04r59           4292 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$405)
      00059C 00 02                 4293 	.dw	2
      00059E 78                    4294 	.db	120
      00059F 02                    4295 	.sleb128	2
      0005A0 00 00r04r4B           4296 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$402)
      0005A4 00 00r04r54           4297 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$404)
      0005A8 00 02                 4298 	.dw	2
      0005AA 78                    4299 	.db	120
      0005AB 02                    4300 	.sleb128	2
      0005AC 00 00r04r4A           4301 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$401)
      0005B0 00 00r04r4B           4302 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$402)
      0005B4 00 02                 4303 	.dw	2
      0005B6 78                    4304 	.db	120
      0005B7 01                    4305 	.sleb128	1
      0005B8 00 00r04r49           4306 	.dw	0,(Sstm8s_clk$CLK_ITConfig$398)
      0005BC 00 00r04r4A           4307 	.dw	0,(Sstm8s_clk$CLK_ITConfig$399)
      0005C0 00 02                 4308 	.dw	2
      0005C2 78                    4309 	.db	120
      0005C3 7E                    4310 	.sleb128	-2
      0005C4 00 00r04r48           4311 	.dw	0,(Sstm8s_clk$CLK_ITConfig$397)
      0005C8 00 00r04r49           4312 	.dw	0,(Sstm8s_clk$CLK_ITConfig$398)
      0005CC 00 02                 4313 	.dw	2
      0005CE 78                    4314 	.db	120
      0005CF 7F                    4315 	.sleb128	-1
      0005D0 00 00r04r0D           4316 	.dw	0,(Sstm8s_clk$CLK_ITConfig$375)
      0005D4 00 00r04r48           4317 	.dw	0,(Sstm8s_clk$CLK_ITConfig$397)
      0005D8 00 02                 4318 	.dw	2
      0005DA 78                    4319 	.db	120
      0005DB 01                    4320 	.sleb128	1
      0005DC 00 00r04r0C           4321 	.dw	0,(Sstm8s_clk$CLK_ITConfig$374)
      0005E0 00 00r04r0D           4322 	.dw	0,(Sstm8s_clk$CLK_ITConfig$375)
      0005E4 00 02                 4323 	.dw	2
      0005E6 78                    4324 	.db	120
      0005E7 03                    4325 	.sleb128	3
      0005E8 00 00r04r06           4326 	.dw	0,(Sstm8s_clk$CLK_ITConfig$373)
      0005EC 00 00r04r0C           4327 	.dw	0,(Sstm8s_clk$CLK_ITConfig$374)
      0005F0 00 02                 4328 	.dw	2
      0005F2 78                    4329 	.db	120
      0005F3 07                    4330 	.sleb128	7
      0005F4 00 00r04r04           4331 	.dw	0,(Sstm8s_clk$CLK_ITConfig$372)
      0005F8 00 00r04r06           4332 	.dw	0,(Sstm8s_clk$CLK_ITConfig$373)
      0005FC 00 02                 4333 	.dw	2
      0005FE 78                    4334 	.db	120
      0005FF 06                    4335 	.sleb128	6
      000600 00 00r04r02           4336 	.dw	0,(Sstm8s_clk$CLK_ITConfig$371)
      000604 00 00r04r04           4337 	.dw	0,(Sstm8s_clk$CLK_ITConfig$372)
      000608 00 02                 4338 	.dw	2
      00060A 78                    4339 	.db	120
      00060B 05                    4340 	.sleb128	5
      00060C 00 00r04r00           4341 	.dw	0,(Sstm8s_clk$CLK_ITConfig$370)
      000610 00 00r04r02           4342 	.dw	0,(Sstm8s_clk$CLK_ITConfig$371)
      000614 00 02                 4343 	.dw	2
      000616 78                    4344 	.db	120
      000617 04                    4345 	.sleb128	4
      000618 00 00r03rFE           4346 	.dw	0,(Sstm8s_clk$CLK_ITConfig$369)
      00061C 00 00r04r00           4347 	.dw	0,(Sstm8s_clk$CLK_ITConfig$370)
      000620 00 02                 4348 	.dw	2
      000622 78                    4349 	.db	120
      000623 03                    4350 	.sleb128	3
      000624 00 00r03rF5           4351 	.dw	0,(Sstm8s_clk$CLK_ITConfig$368)
      000628 00 00r03rFE           4352 	.dw	0,(Sstm8s_clk$CLK_ITConfig$369)
      00062C 00 02                 4353 	.dw	2
      00062E 78                    4354 	.db	120
      00062F 01                    4355 	.sleb128	1
      000630 00 00r03rEB           4356 	.dw	0,(Sstm8s_clk$CLK_ITConfig$367)
      000634 00 00r03rF5           4357 	.dw	0,(Sstm8s_clk$CLK_ITConfig$368)
      000638 00 02                 4358 	.dw	2
      00063A 78                    4359 	.db	120
      00063B 01                    4360 	.sleb128	1
      00063C 00 00r03rDE           4361 	.dw	0,(Sstm8s_clk$CLK_ITConfig$365)
      000640 00 00r03rEB           4362 	.dw	0,(Sstm8s_clk$CLK_ITConfig$367)
      000644 00 02                 4363 	.dw	2
      000646 78                    4364 	.db	120
      000647 01                    4365 	.sleb128	1
      000648 00 00r03rDD           4366 	.dw	0,(Sstm8s_clk$CLK_ITConfig$364)
      00064C 00 00r03rDE           4367 	.dw	0,(Sstm8s_clk$CLK_ITConfig$365)
      000650 00 02                 4368 	.dw	2
      000652 78                    4369 	.db	120
      000653 02                    4370 	.sleb128	2
      000654 00 00r03rD7           4371 	.dw	0,(Sstm8s_clk$CLK_ITConfig$363)
      000658 00 00r03rDD           4372 	.dw	0,(Sstm8s_clk$CLK_ITConfig$364)
      00065C 00 02                 4373 	.dw	2
      00065E 78                    4374 	.db	120
      00065F 06                    4375 	.sleb128	6
      000660 00 00r03rD5           4376 	.dw	0,(Sstm8s_clk$CLK_ITConfig$362)
      000664 00 00r03rD7           4377 	.dw	0,(Sstm8s_clk$CLK_ITConfig$363)
      000668 00 02                 4378 	.dw	2
      00066A 78                    4379 	.db	120
      00066B 04                    4380 	.sleb128	4
      00066C 00 00r03rD3           4381 	.dw	0,(Sstm8s_clk$CLK_ITConfig$361)
      000670 00 00r03rD5           4382 	.dw	0,(Sstm8s_clk$CLK_ITConfig$362)
      000674 00 02                 4383 	.dw	2
      000676 78                    4384 	.db	120
      000677 03                    4385 	.sleb128	3
      000678 00 00r03rD1           4386 	.dw	0,(Sstm8s_clk$CLK_ITConfig$360)
      00067C 00 00r03rD3           4387 	.dw	0,(Sstm8s_clk$CLK_ITConfig$361)
      000680 00 02                 4388 	.dw	2
      000682 78                    4389 	.db	120
      000683 02                    4390 	.sleb128	2
      000684 00 00r03rC8           4391 	.dw	0,(Sstm8s_clk$CLK_ITConfig$358)
      000688 00 00r03rD1           4392 	.dw	0,(Sstm8s_clk$CLK_ITConfig$360)
      00068C 00 02                 4393 	.dw	2
      00068E 78                    4394 	.db	120
      00068F 01                    4395 	.sleb128	1
      000690 00 00 00 00           4396 	.dw	0,0
      000694 00 00 00 00           4397 	.dw	0,0
      000698 00 00r03rC7           4398 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$354)
      00069C 00 00r03rC8           4399 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$356)
      0006A0 00 02                 4400 	.dw	2
      0006A2 78                    4401 	.db	120
      0006A3 01                    4402 	.sleb128	1
      0006A4 00 00r03rBD           4403 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$351)
      0006A8 00 00r03rC7           4404 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$354)
      0006AC 00 02                 4405 	.dw	2
      0006AE 78                    4406 	.db	120
      0006AF 02                    4407 	.sleb128	2
      0006B0 00 00r03rB9           4408 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$350)
      0006B4 00 00r03rBD           4409 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$351)
      0006B8 00 02                 4410 	.dw	2
      0006BA 78                    4411 	.db	120
      0006BB 03                    4412 	.sleb128	3
      0006BC 00 00r03rB5           4413 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$348)
      0006C0 00 00r03rB9           4414 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$350)
      0006C4 00 02                 4415 	.dw	2
      0006C6 78                    4416 	.db	120
      0006C7 02                    4417 	.sleb128	2
      0006C8 00 00r03rB1           4418 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$347)
      0006CC 00 00r03rB5           4419 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$348)
      0006D0 00 02                 4420 	.dw	2
      0006D2 78                    4421 	.db	120
      0006D3 03                    4422 	.sleb128	3
      0006D4 00 00r03rAD           4423 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$346)
      0006D8 00 00r03rB1           4424 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$347)
      0006DC 00 02                 4425 	.dw	2
      0006DE 78                    4426 	.db	120
      0006DF 02                    4427 	.sleb128	2
      0006E0 00 00r03rA8           4428 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$345)
      0006E4 00 00r03rAD           4429 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$346)
      0006E8 00 02                 4430 	.dw	2
      0006EA 78                    4431 	.db	120
      0006EB 03                    4432 	.sleb128	3
      0006EC 00 00r00r00           4433 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$344)
      0006F0 00 00r03rA8           4434 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$345)
      0006F4 00 02                 4435 	.dw	2
      0006F6 78                    4436 	.db	120
      0006F7 02                    4437 	.sleb128	2
      0006F8 00 00r03rA7           4438 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$343)
      0006FC 00 00r00r00           4439 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$344)
      000700 00 02                 4440 	.dw	2
      000702 78                    4441 	.db	120
      000703 03                    4442 	.sleb128	3
      000704 00 00r03rA3           4443 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$341)
      000708 00 00r03rA7           4444 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$343)
      00070C 00 02                 4445 	.dw	2
      00070E 78                    4446 	.db	120
      00070F 02                    4447 	.sleb128	2
      000710 00 00r03rA2           4448 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$340)
      000714 00 00r03rA3           4449 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$341)
      000718 00 02                 4450 	.dw	2
      00071A 78                    4451 	.db	120
      00071B 03                    4452 	.sleb128	3
      00071C 00 00r03r9C           4453 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$339)
      000720 00 00r03rA2           4454 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$340)
      000724 00 02                 4455 	.dw	2
      000726 78                    4456 	.db	120
      000727 07                    4457 	.sleb128	7
      000728 00 00r03r9A           4458 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$338)
      00072C 00 00r03r9C           4459 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$339)
      000730 00 02                 4460 	.dw	2
      000732 78                    4461 	.db	120
      000733 05                    4462 	.sleb128	5
      000734 00 00r03r98           4463 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$337)
      000738 00 00r03r9A           4464 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$338)
      00073C 00 02                 4465 	.dw	2
      00073E 78                    4466 	.db	120
      00073F 04                    4467 	.sleb128	4
      000740 00 00r03r96           4468 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$336)
      000744 00 00r03r98           4469 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$337)
      000748 00 02                 4470 	.dw	2
      00074A 78                    4471 	.db	120
      00074B 03                    4472 	.sleb128	3
      00074C 00 00r03r95           4473 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$335)
      000750 00 00r03r96           4474 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$336)
      000754 00 02                 4475 	.dw	2
      000756 78                    4476 	.db	120
      000757 02                    4477 	.sleb128	2
      000758 00 00r03r91           4478 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$334)
      00075C 00 00r03r95           4479 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$335)
      000760 00 02                 4480 	.dw	2
      000762 78                    4481 	.db	120
      000763 02                    4482 	.sleb128	2
      000764 00 00r03r8D           4483 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$333)
      000768 00 00r03r91           4484 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$334)
      00076C 00 02                 4485 	.dw	2
      00076E 78                    4486 	.db	120
      00076F 02                    4487 	.sleb128	2
      000770 00 00r03r89           4488 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$332)
      000774 00 00r03r8D           4489 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$333)
      000778 00 02                 4490 	.dw	2
      00077A 78                    4491 	.db	120
      00077B 02                    4492 	.sleb128	2
      00077C 00 00r03r85           4493 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$331)
      000780 00 00r03r89           4494 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$332)
      000784 00 02                 4495 	.dw	2
      000786 78                    4496 	.db	120
      000787 02                    4497 	.sleb128	2
      000788 00 00r03r81           4498 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$330)
      00078C 00 00r03r85           4499 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$331)
      000790 00 02                 4500 	.dw	2
      000792 78                    4501 	.db	120
      000793 02                    4502 	.sleb128	2
      000794 00 00r03r7D           4503 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$329)
      000798 00 00r03r81           4504 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$330)
      00079C 00 02                 4505 	.dw	2
      00079E 78                    4506 	.db	120
      00079F 02                    4507 	.sleb128	2
      0007A0 00 00r03r79           4508 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$328)
      0007A4 00 00r03r7D           4509 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$329)
      0007A8 00 02                 4510 	.dw	2
      0007AA 78                    4511 	.db	120
      0007AB 02                    4512 	.sleb128	2
      0007AC 00 00r03r75           4513 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$327)
      0007B0 00 00r03r79           4514 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$328)
      0007B4 00 02                 4515 	.dw	2
      0007B6 78                    4516 	.db	120
      0007B7 02                    4517 	.sleb128	2
      0007B8 00 00r03r71           4518 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$326)
      0007BC 00 00r03r75           4519 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$327)
      0007C0 00 02                 4520 	.dw	2
      0007C2 78                    4521 	.db	120
      0007C3 02                    4522 	.sleb128	2
      0007C4 00 00r03r6D           4523 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$325)
      0007C8 00 00r03r71           4524 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$326)
      0007CC 00 02                 4525 	.dw	2
      0007CE 78                    4526 	.db	120
      0007CF 02                    4527 	.sleb128	2
      0007D0 00 00r03r69           4528 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$324)
      0007D4 00 00r03r6D           4529 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$325)
      0007D8 00 02                 4530 	.dw	2
      0007DA 78                    4531 	.db	120
      0007DB 02                    4532 	.sleb128	2
      0007DC 00 00r03r62           4533 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$322)
      0007E0 00 00r03r69           4534 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$324)
      0007E4 00 02                 4535 	.dw	2
      0007E6 78                    4536 	.db	120
      0007E7 02                    4537 	.sleb128	2
      0007E8 00 00r03r61           4538 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$321)
      0007EC 00 00r03r62           4539 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$322)
      0007F0 00 02                 4540 	.dw	2
      0007F2 78                    4541 	.db	120
      0007F3 01                    4542 	.sleb128	1
      0007F4 00 00 00 00           4543 	.dw	0,0
      0007F8 00 00 00 00           4544 	.dw	0,0
      0007FC 00 00r03r60           4545 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$317)
      000800 00 00r03r61           4546 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$319)
      000804 00 02                 4547 	.dw	2
      000806 78                    4548 	.db	120
      000807 01                    4549 	.sleb128	1
      000808 00 00r03r4F           4550 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$313)
      00080C 00 00r03r60           4551 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$317)
      000810 00 02                 4552 	.dw	2
      000812 78                    4553 	.db	120
      000813 02                    4554 	.sleb128	2
      000814 00 00r03r49           4555 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$312)
      000818 00 00r03r4F           4556 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$313)
      00081C 00 02                 4557 	.dw	2
      00081E 78                    4558 	.db	120
      00081F 06                    4559 	.sleb128	6
      000820 00 00r03r47           4560 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$311)
      000824 00 00r03r49           4561 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$312)
      000828 00 02                 4562 	.dw	2
      00082A 78                    4563 	.db	120
      00082B 04                    4564 	.sleb128	4
      00082C 00 00r03r45           4565 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$310)
      000830 00 00r03r47           4566 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$311)
      000834 00 02                 4567 	.dw	2
      000836 78                    4568 	.db	120
      000837 03                    4569 	.sleb128	3
      000838 00 00r03r43           4570 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$309)
      00083C 00 00r03r45           4571 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$310)
      000840 00 02                 4572 	.dw	2
      000842 78                    4573 	.db	120
      000843 02                    4574 	.sleb128	2
      000844 00 00r03r3D           4575 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$308)
      000848 00 00r03r43           4576 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$309)
      00084C 00 02                 4577 	.dw	2
      00084E 78                    4578 	.db	120
      00084F 02                    4579 	.sleb128	2
      000850 00 00r03r37           4580 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$307)
      000854 00 00r03r3D           4581 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$308)
      000858 00 02                 4582 	.dw	2
      00085A 78                    4583 	.db	120
      00085B 02                    4584 	.sleb128	2
      00085C 00 00r03r2D           4585 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$305)
      000860 00 00r03r37           4586 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$307)
      000864 00 02                 4587 	.dw	2
      000866 78                    4588 	.db	120
      000867 02                    4589 	.sleb128	2
      000868 00 00r03r2C           4590 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$304)
      00086C 00 00r03r2D           4591 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$305)
      000870 00 02                 4592 	.dw	2
      000872 78                    4593 	.db	120
      000873 01                    4594 	.sleb128	1
      000874 00 00r03r2B           4595 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$301)
      000878 00 00r03r2C           4596 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$302)
      00087C 00 02                 4597 	.dw	2
      00087E 78                    4598 	.db	120
      00087F 7C                    4599 	.sleb128	-4
      000880 00 00r03r22           4600 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$295)
      000884 00 00r03r2B           4601 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$301)
      000888 00 02                 4602 	.dw	2
      00088A 78                    4603 	.db	120
      00088B 02                    4604 	.sleb128	2
      00088C 00 00r03r12           4605 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$290)
      000890 00 00r03r22           4606 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$295)
      000894 00 02                 4607 	.dw	2
      000896 78                    4608 	.db	120
      000897 02                    4609 	.sleb128	2
      000898 00 00r03r02           4610 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$285)
      00089C 00 00r03r12           4611 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$290)
      0008A0 00 02                 4612 	.dw	2
      0008A2 78                    4613 	.db	120
      0008A3 02                    4614 	.sleb128	2
      0008A4 00 00r02r83           4615 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$233)
      0008A8 00 00r03r02           4616 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$285)
      0008AC 00 02                 4617 	.dw	2
      0008AE 78                    4618 	.db	120
      0008AF 02                    4619 	.sleb128	2
      0008B0 00 00r02r7D           4620 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$232)
      0008B4 00 00r02r83           4621 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$233)
      0008B8 00 02                 4622 	.dw	2
      0008BA 78                    4623 	.db	120
      0008BB 06                    4624 	.sleb128	6
      0008BC 00 00r02r7B           4625 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$231)
      0008C0 00 00r02r7D           4626 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$232)
      0008C4 00 02                 4627 	.dw	2
      0008C6 78                    4628 	.db	120
      0008C7 04                    4629 	.sleb128	4
      0008C8 00 00r02r79           4630 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$230)
      0008CC 00 00r02r7B           4631 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$231)
      0008D0 00 02                 4632 	.dw	2
      0008D2 78                    4633 	.db	120
      0008D3 03                    4634 	.sleb128	3
      0008D4 00 00r02r6F           4635 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$228)
      0008D8 00 00r02r79           4636 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$230)
      0008DC 00 02                 4637 	.dw	2
      0008DE 78                    4638 	.db	120
      0008DF 02                    4639 	.sleb128	2
      0008E0 00 00r02r69           4640 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$227)
      0008E4 00 00r02r6F           4641 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$228)
      0008E8 00 02                 4642 	.dw	2
      0008EA 78                    4643 	.db	120
      0008EB 06                    4644 	.sleb128	6
      0008EC 00 00r02r67           4645 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$226)
      0008F0 00 00r02r69           4646 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$227)
      0008F4 00 02                 4647 	.dw	2
      0008F6 78                    4648 	.db	120
      0008F7 04                    4649 	.sleb128	4
      0008F8 00 00r02r65           4650 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$225)
      0008FC 00 00r02r67           4651 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$226)
      000900 00 02                 4652 	.dw	2
      000902 78                    4653 	.db	120
      000903 03                    4654 	.sleb128	3
      000904 00 00r02r5B           4655 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$223)
      000908 00 00r02r65           4656 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$225)
      00090C 00 02                 4657 	.dw	2
      00090E 78                    4658 	.db	120
      00090F 02                    4659 	.sleb128	2
      000910 00 00r02r55           4660 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$222)
      000914 00 00r02r5B           4661 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$223)
      000918 00 02                 4662 	.dw	2
      00091A 78                    4663 	.db	120
      00091B 06                    4664 	.sleb128	6
      00091C 00 00r02r53           4665 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$221)
      000920 00 00r02r55           4666 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$222)
      000924 00 02                 4667 	.dw	2
      000926 78                    4668 	.db	120
      000927 04                    4669 	.sleb128	4
      000928 00 00r02r51           4670 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$220)
      00092C 00 00r02r53           4671 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$221)
      000930 00 02                 4672 	.dw	2
      000932 78                    4673 	.db	120
      000933 03                    4674 	.sleb128	3
      000934 00 00r02r47           4675 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$218)
      000938 00 00r02r51           4676 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$220)
      00093C 00 02                 4677 	.dw	2
      00093E 78                    4678 	.db	120
      00093F 02                    4679 	.sleb128	2
      000940 00 00r02r41           4680 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$217)
      000944 00 00r02r47           4681 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$218)
      000948 00 02                 4682 	.dw	2
      00094A 78                    4683 	.db	120
      00094B 06                    4684 	.sleb128	6
      00094C 00 00r02r3F           4685 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$216)
      000950 00 00r02r41           4686 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$217)
      000954 00 02                 4687 	.dw	2
      000956 78                    4688 	.db	120
      000957 04                    4689 	.sleb128	4
      000958 00 00r02r3D           4690 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      00095C 00 00r02r3F           4691 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$216)
      000960 00 02                 4692 	.dw	2
      000962 78                    4693 	.db	120
      000963 03                    4694 	.sleb128	3
      000964 00 00r02r3B           4695 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$214)
      000968 00 00r02r3D           4696 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      00096C 00 02                 4697 	.dw	2
      00096E 78                    4698 	.db	120
      00096F 02                    4699 	.sleb128	2
      000970 00 00r02r35           4700 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$213)
      000974 00 00r02r3B           4701 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$214)
      000978 00 02                 4702 	.dw	2
      00097A 78                    4703 	.db	120
      00097B 02                    4704 	.sleb128	2
      00097C 00 00r02r2F           4705 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$212)
      000980 00 00r02r35           4706 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$213)
      000984 00 02                 4707 	.dw	2
      000986 78                    4708 	.db	120
      000987 02                    4709 	.sleb128	2
      000988 00 00r02r27           4710 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$210)
      00098C 00 00r02r2F           4711 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$212)
      000990 00 02                 4712 	.dw	2
      000992 78                    4713 	.db	120
      000993 02                    4714 	.sleb128	2
      000994 00 00r02r26           4715 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)
      000998 00 00r02r27           4716 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$210)
      00099C 00 02                 4717 	.dw	2
      00099E 78                    4718 	.db	120
      00099F 01                    4719 	.sleb128	1
      0009A0 00 00r02r25           4720 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$206)
      0009A4 00 00r02r26           4721 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$207)
      0009A8 00 02                 4722 	.dw	2
      0009AA 78                    4723 	.db	120
      0009AB 7E                    4724 	.sleb128	-2
      0009AC 00 00r02r24           4725 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$205)
      0009B0 00 00r02r25           4726 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$206)
      0009B4 00 02                 4727 	.dw	2
      0009B6 78                    4728 	.db	120
      0009B7 7F                    4729 	.sleb128	-1
      0009B8 00 00r02r23           4730 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$204)
      0009BC 00 00r02r24           4731 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$205)
      0009C0 00 02                 4732 	.dw	2
      0009C2 78                    4733 	.db	120
      0009C3 01                    4734 	.sleb128	1
      0009C4 00 00r01rE6           4735 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$182)
      0009C8 00 00r02r23           4736 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$204)
      0009CC 00 02                 4737 	.dw	2
      0009CE 78                    4738 	.db	120
      0009CF 04                    4739 	.sleb128	4
      0009D0 00 00r01rE1           4740 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$181)
      0009D4 00 00r01rE6           4741 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$182)
      0009D8 00 02                 4742 	.dw	2
      0009DA 78                    4743 	.db	120
      0009DB 05                    4744 	.sleb128	5
      0009DC 00 00r01rDC           4745 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$179)
      0009E0 00 00r01rE1           4746 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$181)
      0009E4 00 02                 4747 	.dw	2
      0009E6 78                    4748 	.db	120
      0009E7 04                    4749 	.sleb128	4
      0009E8 00 00r01rD6           4750 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$178)
      0009EC 00 00r01rDC           4751 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$179)
      0009F0 00 02                 4752 	.dw	2
      0009F2 78                    4753 	.db	120
      0009F3 08                    4754 	.sleb128	8
      0009F4 00 00r01rD4           4755 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$177)
      0009F8 00 00r01rD6           4756 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$178)
      0009FC 00 02                 4757 	.dw	2
      0009FE 78                    4758 	.db	120
      0009FF 06                    4759 	.sleb128	6
      000A00 00 00r01rD2           4760 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$176)
      000A04 00 00r01rD4           4761 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$177)
      000A08 00 02                 4762 	.dw	2
      000A0A 78                    4763 	.db	120
      000A0B 05                    4764 	.sleb128	5
      000A0C 00 00r01rD0           4765 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$175)
      000A10 00 00r01rD2           4766 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$176)
      000A14 00 02                 4767 	.dw	2
      000A16 78                    4768 	.db	120
      000A17 04                    4769 	.sleb128	4
      000A18 00 00r01rCA           4770 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$174)
      000A1C 00 00r01rD0           4771 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$175)
      000A20 00 02                 4772 	.dw	2
      000A22 78                    4773 	.db	120
      000A23 04                    4774 	.sleb128	4
      000A24 00 00r01rC4           4775 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$173)
      000A28 00 00r01rCA           4776 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$174)
      000A2C 00 02                 4777 	.dw	2
      000A2E 78                    4778 	.db	120
      000A2F 04                    4779 	.sleb128	4
      000A30 00 00r01rBE           4780 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$172)
      000A34 00 00r01rC4           4781 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$173)
      000A38 00 02                 4782 	.dw	2
      000A3A 78                    4783 	.db	120
      000A3B 04                    4784 	.sleb128	4
      000A3C 00 00r01rB8           4785 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$171)
      000A40 00 00r01rBE           4786 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$172)
      000A44 00 02                 4787 	.dw	2
      000A46 78                    4788 	.db	120
      000A47 04                    4789 	.sleb128	4
      000A48 00 00r01rA8           4790 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$170)
      000A4C 00 00r01rB8           4791 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$171)
      000A50 00 02                 4792 	.dw	2
      000A52 78                    4793 	.db	120
      000A53 04                    4794 	.sleb128	4
      000A54 00 00r01r9B           4795 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$169)
      000A58 00 00r01rA8           4796 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$170)
      000A5C 00 02                 4797 	.dw	2
      000A5E 78                    4798 	.db	120
      000A5F 04                    4799 	.sleb128	4
      000A60 00 00r01r86           4800 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$168)
      000A64 00 00r01r9B           4801 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$169)
      000A68 00 02                 4802 	.dw	2
      000A6A 78                    4803 	.db	120
      000A6B 04                    4804 	.sleb128	4
      000A6C 00 00r01r7D           4805 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$167)
      000A70 00 00r01r86           4806 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$168)
      000A74 00 02                 4807 	.dw	2
      000A76 78                    4808 	.db	120
      000A77 04                    4809 	.sleb128	4
      000A78 00 00r01r74           4810 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$165)
      000A7C 00 00r01r7D           4811 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$167)
      000A80 00 02                 4812 	.dw	2
      000A82 78                    4813 	.db	120
      000A83 04                    4814 	.sleb128	4
      000A84 00 00r01r6E           4815 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$164)
      000A88 00 00r01r74           4816 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$165)
      000A8C 00 02                 4817 	.dw	2
      000A8E 78                    4818 	.db	120
      000A8F 08                    4819 	.sleb128	8
      000A90 00 00r01r6C           4820 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$163)
      000A94 00 00r01r6E           4821 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$164)
      000A98 00 02                 4822 	.dw	2
      000A9A 78                    4823 	.db	120
      000A9B 06                    4824 	.sleb128	6
      000A9C 00 00r01r6A           4825 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$162)
      000AA0 00 00r01r6C           4826 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$163)
      000AA4 00 02                 4827 	.dw	2
      000AA6 78                    4828 	.db	120
      000AA7 05                    4829 	.sleb128	5
      000AA8 00 00r01r5E           4830 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$160)
      000AAC 00 00r01r6A           4831 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$162)
      000AB0 00 02                 4832 	.dw	2
      000AB2 78                    4833 	.db	120
      000AB3 04                    4834 	.sleb128	4
      000AB4 00 00r01r5C           4835 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$159)
      000AB8 00 00r01r5E           4836 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$160)
      000ABC 00 02                 4837 	.dw	2
      000ABE 78                    4838 	.db	120
      000ABF 01                    4839 	.sleb128	1
      000AC0 00 00 00 00           4840 	.dw	0,0
      000AC4 00 00 00 00           4841 	.dw	0,0
      000AC8 00 00r01r5B           4842 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$155)
      000ACC 00 00r01r5C           4843 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$157)
      000AD0 00 02                 4844 	.dw	2
      000AD2 78                    4845 	.db	120
      000AD3 01                    4846 	.sleb128	1
      000AD4 00 00r01r47           4847 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$145)
      000AD8 00 00r01r5B           4848 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$155)
      000ADC 00 02                 4849 	.dw	2
      000ADE 78                    4850 	.db	120
      000ADF 02                    4851 	.sleb128	2
      000AE0 00 00r01r41           4852 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$144)
      000AE4 00 00r01r47           4853 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$145)
      000AE8 00 02                 4854 	.dw	2
      000AEA 78                    4855 	.db	120
      000AEB 06                    4856 	.sleb128	6
      000AEC 00 00r01r3F           4857 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$143)
      000AF0 00 00r01r41           4858 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$144)
      000AF4 00 02                 4859 	.dw	2
      000AF6 78                    4860 	.db	120
      000AF7 05                    4861 	.sleb128	5
      000AF8 00 00r01r3D           4862 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$142)
      000AFC 00 00r01r3F           4863 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$143)
      000B00 00 02                 4864 	.dw	2
      000B02 78                    4865 	.db	120
      000B03 03                    4866 	.sleb128	3
      000B04 00 00r01r33           4867 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$140)
      000B08 00 00r01r3D           4868 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$142)
      000B0C 00 02                 4869 	.dw	2
      000B0E 78                    4870 	.db	120
      000B0F 02                    4871 	.sleb128	2
      000B10 00 00r01r32           4872 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139)
      000B14 00 00r01r33           4873 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$140)
      000B18 00 02                 4874 	.dw	2
      000B1A 78                    4875 	.db	120
      000B1B 01                    4876 	.sleb128	1
      000B1C 00 00 00 00           4877 	.dw	0,0
      000B20 00 00 00 00           4878 	.dw	0,0
      000B24 00 00r01r31           4879 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$135)
      000B28 00 00r01r32           4880 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$137)
      000B2C 00 02                 4881 	.dw	2
      000B2E 78                    4882 	.db	120
      000B2F 01                    4883 	.sleb128	1
      000B30 00 00r01r1D           4884 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$125)
      000B34 00 00r01r31           4885 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$135)
      000B38 00 02                 4886 	.dw	2
      000B3A 78                    4887 	.db	120
      000B3B 02                    4888 	.sleb128	2
      000B3C 00 00r01r17           4889 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$124)
      000B40 00 00r01r1D           4890 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$125)
      000B44 00 02                 4891 	.dw	2
      000B46 78                    4892 	.db	120
      000B47 06                    4893 	.sleb128	6
      000B48 00 00r01r15           4894 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$123)
      000B4C 00 00r01r17           4895 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$124)
      000B50 00 02                 4896 	.dw	2
      000B52 78                    4897 	.db	120
      000B53 05                    4898 	.sleb128	5
      000B54 00 00r01r13           4899 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$122)
      000B58 00 00r01r15           4900 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$123)
      000B5C 00 02                 4901 	.dw	2
      000B5E 78                    4902 	.db	120
      000B5F 03                    4903 	.sleb128	3
      000B60 00 00r01r09           4904 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$120)
      000B64 00 00r01r13           4905 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$122)
      000B68 00 02                 4906 	.dw	2
      000B6A 78                    4907 	.db	120
      000B6B 02                    4908 	.sleb128	2
      000B6C 00 00r01r08           4909 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$119)
      000B70 00 00r01r09           4910 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$120)
      000B74 00 02                 4911 	.dw	2
      000B76 78                    4912 	.db	120
      000B77 01                    4913 	.sleb128	1
      000B78 00 00 00 00           4914 	.dw	0,0
      000B7C 00 00 00 00           4915 	.dw	0,0
      000B80 00 00r01r07           4916 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$115)
      000B84 00 00r01r08           4917 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$117)
      000B88 00 02                 4918 	.dw	2
      000B8A 78                    4919 	.db	120
      000B8B 01                    4920 	.sleb128	1
      000B8C 00 00r00rF3           4921 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$105)
      000B90 00 00r01r07           4922 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$115)
      000B94 00 02                 4923 	.dw	2
      000B96 78                    4924 	.db	120
      000B97 02                    4925 	.sleb128	2
      000B98 00 00r00rED           4926 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$104)
      000B9C 00 00r00rF3           4927 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$105)
      000BA0 00 02                 4928 	.dw	2
      000BA2 78                    4929 	.db	120
      000BA3 06                    4930 	.sleb128	6
      000BA4 00 00r00rEB           4931 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$103)
      000BA8 00 00r00rED           4932 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$104)
      000BAC 00 02                 4933 	.dw	2
      000BAE 78                    4934 	.db	120
      000BAF 05                    4935 	.sleb128	5
      000BB0 00 00r00rE9           4936 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$102)
      000BB4 00 00r00rEB           4937 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$103)
      000BB8 00 02                 4938 	.dw	2
      000BBA 78                    4939 	.db	120
      000BBB 03                    4940 	.sleb128	3
      000BBC 00 00r00rDF           4941 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$100)
      000BC0 00 00r00rE9           4942 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$102)
      000BC4 00 02                 4943 	.dw	2
      000BC6 78                    4944 	.db	120
      000BC7 02                    4945 	.sleb128	2
      000BC8 00 00r00rDE           4946 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$99)
      000BCC 00 00r00rDF           4947 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$100)
      000BD0 00 02                 4948 	.dw	2
      000BD2 78                    4949 	.db	120
      000BD3 01                    4950 	.sleb128	1
      000BD4 00 00 00 00           4951 	.dw	0,0
      000BD8 00 00 00 00           4952 	.dw	0,0
      000BDC 00 00r00rDD           4953 	.dw	0,(Sstm8s_clk$CLK_LSICmd$95)
      000BE0 00 00r00rDE           4954 	.dw	0,(Sstm8s_clk$CLK_LSICmd$97)
      000BE4 00 02                 4955 	.dw	2
      000BE6 78                    4956 	.db	120
      000BE7 01                    4957 	.sleb128	1
      000BE8 00 00r00rC9           4958 	.dw	0,(Sstm8s_clk$CLK_LSICmd$85)
      000BEC 00 00r00rDD           4959 	.dw	0,(Sstm8s_clk$CLK_LSICmd$95)
      000BF0 00 02                 4960 	.dw	2
      000BF2 78                    4961 	.db	120
      000BF3 02                    4962 	.sleb128	2
      000BF4 00 00r00rC3           4963 	.dw	0,(Sstm8s_clk$CLK_LSICmd$84)
      000BF8 00 00r00rC9           4964 	.dw	0,(Sstm8s_clk$CLK_LSICmd$85)
      000BFC 00 02                 4965 	.dw	2
      000BFE 78                    4966 	.db	120
      000BFF 06                    4967 	.sleb128	6
      000C00 00 00r00rC1           4968 	.dw	0,(Sstm8s_clk$CLK_LSICmd$83)
      000C04 00 00r00rC3           4969 	.dw	0,(Sstm8s_clk$CLK_LSICmd$84)
      000C08 00 02                 4970 	.dw	2
      000C0A 78                    4971 	.db	120
      000C0B 05                    4972 	.sleb128	5
      000C0C 00 00r00rBF           4973 	.dw	0,(Sstm8s_clk$CLK_LSICmd$82)
      000C10 00 00r00rC1           4974 	.dw	0,(Sstm8s_clk$CLK_LSICmd$83)
      000C14 00 02                 4975 	.dw	2
      000C16 78                    4976 	.db	120
      000C17 03                    4977 	.sleb128	3
      000C18 00 00r00rB5           4978 	.dw	0,(Sstm8s_clk$CLK_LSICmd$80)
      000C1C 00 00r00rBF           4979 	.dw	0,(Sstm8s_clk$CLK_LSICmd$82)
      000C20 00 02                 4980 	.dw	2
      000C22 78                    4981 	.db	120
      000C23 02                    4982 	.sleb128	2
      000C24 00 00r00rB4           4983 	.dw	0,(Sstm8s_clk$CLK_LSICmd$79)
      000C28 00 00r00rB5           4984 	.dw	0,(Sstm8s_clk$CLK_LSICmd$80)
      000C2C 00 02                 4985 	.dw	2
      000C2E 78                    4986 	.db	120
      000C2F 01                    4987 	.sleb128	1
      000C30 00 00 00 00           4988 	.dw	0,0
      000C34 00 00 00 00           4989 	.dw	0,0
      000C38 00 00r00rB3           4990 	.dw	0,(Sstm8s_clk$CLK_HSICmd$75)
      000C3C 00 00r00rB4           4991 	.dw	0,(Sstm8s_clk$CLK_HSICmd$77)
      000C40 00 02                 4992 	.dw	2
      000C42 78                    4993 	.db	120
      000C43 01                    4994 	.sleb128	1
      000C44 00 00r00r9F           4995 	.dw	0,(Sstm8s_clk$CLK_HSICmd$65)
      000C48 00 00r00rB3           4996 	.dw	0,(Sstm8s_clk$CLK_HSICmd$75)
      000C4C 00 02                 4997 	.dw	2
      000C4E 78                    4998 	.db	120
      000C4F 02                    4999 	.sleb128	2
      000C50 00 00r00r99           5000 	.dw	0,(Sstm8s_clk$CLK_HSICmd$64)
      000C54 00 00r00r9F           5001 	.dw	0,(Sstm8s_clk$CLK_HSICmd$65)
      000C58 00 02                 5002 	.dw	2
      000C5A 78                    5003 	.db	120
      000C5B 06                    5004 	.sleb128	6
      000C5C 00 00r00r97           5005 	.dw	0,(Sstm8s_clk$CLK_HSICmd$63)
      000C60 00 00r00r99           5006 	.dw	0,(Sstm8s_clk$CLK_HSICmd$64)
      000C64 00 02                 5007 	.dw	2
      000C66 78                    5008 	.db	120
      000C67 05                    5009 	.sleb128	5
      000C68 00 00r00r95           5010 	.dw	0,(Sstm8s_clk$CLK_HSICmd$62)
      000C6C 00 00r00r97           5011 	.dw	0,(Sstm8s_clk$CLK_HSICmd$63)
      000C70 00 02                 5012 	.dw	2
      000C72 78                    5013 	.db	120
      000C73 03                    5014 	.sleb128	3
      000C74 00 00r00r8B           5015 	.dw	0,(Sstm8s_clk$CLK_HSICmd$60)
      000C78 00 00r00r95           5016 	.dw	0,(Sstm8s_clk$CLK_HSICmd$62)
      000C7C 00 02                 5017 	.dw	2
      000C7E 78                    5018 	.db	120
      000C7F 02                    5019 	.sleb128	2
      000C80 00 00r00r8A           5020 	.dw	0,(Sstm8s_clk$CLK_HSICmd$59)
      000C84 00 00r00r8B           5021 	.dw	0,(Sstm8s_clk$CLK_HSICmd$60)
      000C88 00 02                 5022 	.dw	2
      000C8A 78                    5023 	.db	120
      000C8B 01                    5024 	.sleb128	1
      000C8C 00 00 00 00           5025 	.dw	0,0
      000C90 00 00 00 00           5026 	.dw	0,0
      000C94 00 00r00r89           5027 	.dw	0,(Sstm8s_clk$CLK_HSECmd$55)
      000C98 00 00r00r8A           5028 	.dw	0,(Sstm8s_clk$CLK_HSECmd$57)
      000C9C 00 02                 5029 	.dw	2
      000C9E 78                    5030 	.db	120
      000C9F 01                    5031 	.sleb128	1
      000CA0 00 00r00r75           5032 	.dw	0,(Sstm8s_clk$CLK_HSECmd$45)
      000CA4 00 00r00r89           5033 	.dw	0,(Sstm8s_clk$CLK_HSECmd$55)
      000CA8 00 02                 5034 	.dw	2
      000CAA 78                    5035 	.db	120
      000CAB 02                    5036 	.sleb128	2
      000CAC 00 00r00r6F           5037 	.dw	0,(Sstm8s_clk$CLK_HSECmd$44)
      000CB0 00 00r00r75           5038 	.dw	0,(Sstm8s_clk$CLK_HSECmd$45)
      000CB4 00 02                 5039 	.dw	2
      000CB6 78                    5040 	.db	120
      000CB7 06                    5041 	.sleb128	6
      000CB8 00 00r00r6D           5042 	.dw	0,(Sstm8s_clk$CLK_HSECmd$43)
      000CBC 00 00r00r6F           5043 	.dw	0,(Sstm8s_clk$CLK_HSECmd$44)
      000CC0 00 02                 5044 	.dw	2
      000CC2 78                    5045 	.db	120
      000CC3 05                    5046 	.sleb128	5
      000CC4 00 00r00r6B           5047 	.dw	0,(Sstm8s_clk$CLK_HSECmd$42)
      000CC8 00 00r00r6D           5048 	.dw	0,(Sstm8s_clk$CLK_HSECmd$43)
      000CCC 00 02                 5049 	.dw	2
      000CCE 78                    5050 	.db	120
      000CCF 03                    5051 	.sleb128	3
      000CD0 00 00r00r61           5052 	.dw	0,(Sstm8s_clk$CLK_HSECmd$40)
      000CD4 00 00r00r6B           5053 	.dw	0,(Sstm8s_clk$CLK_HSECmd$42)
      000CD8 00 02                 5054 	.dw	2
      000CDA 78                    5055 	.db	120
      000CDB 02                    5056 	.sleb128	2
      000CDC 00 00r00r60           5057 	.dw	0,(Sstm8s_clk$CLK_HSECmd$39)
      000CE0 00 00r00r61           5058 	.dw	0,(Sstm8s_clk$CLK_HSECmd$40)
      000CE4 00 02                 5059 	.dw	2
      000CE6 78                    5060 	.db	120
      000CE7 01                    5061 	.sleb128	1
      000CE8 00 00 00 00           5062 	.dw	0,0
      000CEC 00 00 00 00           5063 	.dw	0,0
      000CF0 00 00r00r5F           5064 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$35)
      000CF4 00 00r00r60           5065 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$37)
      000CF8 00 02                 5066 	.dw	2
      000CFA 78                    5067 	.db	120
      000CFB 01                    5068 	.sleb128	1
      000CFC 00 00r00r4B           5069 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$25)
      000D00 00 00r00r5F           5070 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$35)
      000D04 00 02                 5071 	.dw	2
      000D06 78                    5072 	.db	120
      000D07 02                    5073 	.sleb128	2
      000D08 00 00r00r45           5074 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$24)
      000D0C 00 00r00r4B           5075 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$25)
      000D10 00 02                 5076 	.dw	2
      000D12 78                    5077 	.db	120
      000D13 06                    5078 	.sleb128	6
      000D14 00 00r00r43           5079 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$23)
      000D18 00 00r00r45           5080 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$24)
      000D1C 00 02                 5081 	.dw	2
      000D1E 78                    5082 	.db	120
      000D1F 05                    5083 	.sleb128	5
      000D20 00 00r00r41           5084 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$22)
      000D24 00 00r00r43           5085 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$23)
      000D28 00 02                 5086 	.dw	2
      000D2A 78                    5087 	.db	120
      000D2B 03                    5088 	.sleb128	3
      000D2C 00 00r00r37           5089 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$20)
      000D30 00 00r00r41           5090 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$22)
      000D34 00 02                 5091 	.dw	2
      000D36 78                    5092 	.db	120
      000D37 02                    5093 	.sleb128	2
      000D38 00 00r00r36           5094 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)
      000D3C 00 00r00r37           5095 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$20)
      000D40 00 02                 5096 	.dw	2
      000D42 78                    5097 	.db	120
      000D43 01                    5098 	.sleb128	1
      000D44 00 00 00 00           5099 	.dw	0,0
      000D48 00 00 00 00           5100 	.dw	0,0
      000D4C 00 00r00r00           5101 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      000D50 00 00r00r36           5102 	.dw	0,(Sstm8s_clk$CLK_DeInit$17)
      000D54 00 02                 5103 	.dw	2
      000D56 78                    5104 	.db	120
      000D57 01                    5105 	.sleb128	1
      000D58 00 00 00 00           5106 	.dw	0,0
      000D5C 00 00 00 00           5107 	.dw	0,0
                                   5108 
                                   5109 	.area .debug_abbrev (NOLOAD)
      000000                       5110 Ldebug_abbrev:
      000000 01                    5111 	.uleb128	1
      000001 11                    5112 	.uleb128	17
      000002 01                    5113 	.db	1
      000003 03                    5114 	.uleb128	3
      000004 08                    5115 	.uleb128	8
      000005 10                    5116 	.uleb128	16
      000006 06                    5117 	.uleb128	6
      000007 13                    5118 	.uleb128	19
      000008 0B                    5119 	.uleb128	11
      000009 25                    5120 	.uleb128	37
      00000A 08                    5121 	.uleb128	8
      00000B 00                    5122 	.uleb128	0
      00000C 00                    5123 	.uleb128	0
      00000D 02                    5124 	.uleb128	2
      00000E 2E                    5125 	.uleb128	46
      00000F 00                    5126 	.db	0
      000010 03                    5127 	.uleb128	3
      000011 08                    5128 	.uleb128	8
      000012 11                    5129 	.uleb128	17
      000013 01                    5130 	.uleb128	1
      000014 12                    5131 	.uleb128	18
      000015 01                    5132 	.uleb128	1
      000016 3F                    5133 	.uleb128	63
      000017 0C                    5134 	.uleb128	12
      000018 40                    5135 	.uleb128	64
      000019 06                    5136 	.uleb128	6
      00001A 00                    5137 	.uleb128	0
      00001B 00                    5138 	.uleb128	0
      00001C 03                    5139 	.uleb128	3
      00001D 2E                    5140 	.uleb128	46
      00001E 01                    5141 	.db	1
      00001F 01                    5142 	.uleb128	1
      000020 13                    5143 	.uleb128	19
      000021 03                    5144 	.uleb128	3
      000022 08                    5145 	.uleb128	8
      000023 11                    5146 	.uleb128	17
      000024 01                    5147 	.uleb128	1
      000025 12                    5148 	.uleb128	18
      000026 01                    5149 	.uleb128	1
      000027 3F                    5150 	.uleb128	63
      000028 0C                    5151 	.uleb128	12
      000029 40                    5152 	.uleb128	64
      00002A 06                    5153 	.uleb128	6
      00002B 00                    5154 	.uleb128	0
      00002C 00                    5155 	.uleb128	0
      00002D 04                    5156 	.uleb128	4
      00002E 05                    5157 	.uleb128	5
      00002F 00                    5158 	.db	0
      000030 02                    5159 	.uleb128	2
      000031 0A                    5160 	.uleb128	10
      000032 03                    5161 	.uleb128	3
      000033 08                    5162 	.uleb128	8
      000034 49                    5163 	.uleb128	73
      000035 13                    5164 	.uleb128	19
      000036 00                    5165 	.uleb128	0
      000037 00                    5166 	.uleb128	0
      000038 05                    5167 	.uleb128	5
      000039 0B                    5168 	.uleb128	11
      00003A 00                    5169 	.db	0
      00003B 11                    5170 	.uleb128	17
      00003C 01                    5171 	.uleb128	1
      00003D 12                    5172 	.uleb128	18
      00003E 01                    5173 	.uleb128	1
      00003F 00                    5174 	.uleb128	0
      000040 00                    5175 	.uleb128	0
      000041 06                    5176 	.uleb128	6
      000042 24                    5177 	.uleb128	36
      000043 00                    5178 	.db	0
      000044 03                    5179 	.uleb128	3
      000045 08                    5180 	.uleb128	8
      000046 0B                    5181 	.uleb128	11
      000047 0B                    5182 	.uleb128	11
      000048 3E                    5183 	.uleb128	62
      000049 0B                    5184 	.uleb128	11
      00004A 00                    5185 	.uleb128	0
      00004B 00                    5186 	.uleb128	0
      00004C 07                    5187 	.uleb128	7
      00004D 2E                    5188 	.uleb128	46
      00004E 01                    5189 	.db	1
      00004F 01                    5190 	.uleb128	1
      000050 13                    5191 	.uleb128	19
      000051 03                    5192 	.uleb128	3
      000052 08                    5193 	.uleb128	8
      000053 11                    5194 	.uleb128	17
      000054 01                    5195 	.uleb128	1
      000055 3F                    5196 	.uleb128	63
      000056 0C                    5197 	.uleb128	12
      000057 00                    5198 	.uleb128	0
      000058 00                    5199 	.uleb128	0
      000059 08                    5200 	.uleb128	8
      00005A 0B                    5201 	.uleb128	11
      00005B 01                    5202 	.db	1
      00005C 01                    5203 	.uleb128	1
      00005D 13                    5204 	.uleb128	19
      00005E 11                    5205 	.uleb128	17
      00005F 01                    5206 	.uleb128	1
      000060 00                    5207 	.uleb128	0
      000061 00                    5208 	.uleb128	0
      000062 09                    5209 	.uleb128	9
      000063 0B                    5210 	.uleb128	11
      000064 01                    5211 	.db	1
      000065 11                    5212 	.uleb128	17
      000066 01                    5213 	.uleb128	1
      000067 00                    5214 	.uleb128	0
      000068 00                    5215 	.uleb128	0
      000069 0A                    5216 	.uleb128	10
      00006A 2E                    5217 	.uleb128	46
      00006B 01                    5218 	.db	1
      00006C 01                    5219 	.uleb128	1
      00006D 13                    5220 	.uleb128	19
      00006E 03                    5221 	.uleb128	3
      00006F 08                    5222 	.uleb128	8
      000070 11                    5223 	.uleb128	17
      000071 01                    5224 	.uleb128	1
      000072 3F                    5225 	.uleb128	63
      000073 0C                    5226 	.uleb128	12
      000074 49                    5227 	.uleb128	73
      000075 13                    5228 	.uleb128	19
      000076 00                    5229 	.uleb128	0
      000077 00                    5230 	.uleb128	0
      000078 0B                    5231 	.uleb128	11
      000079 0B                    5232 	.uleb128	11
      00007A 01                    5233 	.db	1
      00007B 01                    5234 	.uleb128	1
      00007C 13                    5235 	.uleb128	19
      00007D 11                    5236 	.uleb128	17
      00007E 01                    5237 	.uleb128	1
      00007F 12                    5238 	.uleb128	18
      000080 01                    5239 	.uleb128	1
      000081 00                    5240 	.uleb128	0
      000082 00                    5241 	.uleb128	0
      000083 0C                    5242 	.uleb128	12
      000084 34                    5243 	.uleb128	52
      000085 00                    5244 	.db	0
      000086 02                    5245 	.uleb128	2
      000087 0A                    5246 	.uleb128	10
      000088 03                    5247 	.uleb128	3
      000089 08                    5248 	.uleb128	8
      00008A 49                    5249 	.uleb128	73
      00008B 13                    5250 	.uleb128	19
      00008C 00                    5251 	.uleb128	0
      00008D 00                    5252 	.uleb128	0
      00008E 0D                    5253 	.uleb128	13
      00008F 2E                    5254 	.uleb128	46
      000090 00                    5255 	.db	0
      000091 03                    5256 	.uleb128	3
      000092 08                    5257 	.uleb128	8
      000093 11                    5258 	.uleb128	17
      000094 01                    5259 	.uleb128	1
      000095 12                    5260 	.uleb128	18
      000096 01                    5261 	.uleb128	1
      000097 3F                    5262 	.uleb128	63
      000098 0C                    5263 	.uleb128	12
      000099 40                    5264 	.uleb128	64
      00009A 06                    5265 	.uleb128	6
      00009B 49                    5266 	.uleb128	73
      00009C 13                    5267 	.uleb128	19
      00009D 00                    5268 	.uleb128	0
      00009E 00                    5269 	.uleb128	0
      00009F 0E                    5270 	.uleb128	14
      0000A0 2E                    5271 	.uleb128	46
      0000A1 01                    5272 	.db	1
      0000A2 01                    5273 	.uleb128	1
      0000A3 13                    5274 	.uleb128	19
      0000A4 03                    5275 	.uleb128	3
      0000A5 08                    5276 	.uleb128	8
      0000A6 11                    5277 	.uleb128	17
      0000A7 01                    5278 	.uleb128	1
      0000A8 12                    5279 	.uleb128	18
      0000A9 01                    5280 	.uleb128	1
      0000AA 3F                    5281 	.uleb128	63
      0000AB 0C                    5282 	.uleb128	12
      0000AC 40                    5283 	.uleb128	64
      0000AD 06                    5284 	.uleb128	6
      0000AE 49                    5285 	.uleb128	73
      0000AF 13                    5286 	.uleb128	19
      0000B0 00                    5287 	.uleb128	0
      0000B1 00                    5288 	.uleb128	0
      0000B2 0F                    5289 	.uleb128	15
      0000B3 26                    5290 	.uleb128	38
      0000B4 00                    5291 	.db	0
      0000B5 49                    5292 	.uleb128	73
      0000B6 13                    5293 	.uleb128	19
      0000B7 00                    5294 	.uleb128	0
      0000B8 00                    5295 	.uleb128	0
      0000B9 10                    5296 	.uleb128	16
      0000BA 01                    5297 	.uleb128	1
      0000BB 01                    5298 	.db	1
      0000BC 01                    5299 	.uleb128	1
      0000BD 13                    5300 	.uleb128	19
      0000BE 0B                    5301 	.uleb128	11
      0000BF 0B                    5302 	.uleb128	11
      0000C0 49                    5303 	.uleb128	73
      0000C1 13                    5304 	.uleb128	19
      0000C2 00                    5305 	.uleb128	0
      0000C3 00                    5306 	.uleb128	0
      0000C4 11                    5307 	.uleb128	17
      0000C5 21                    5308 	.uleb128	33
      0000C6 00                    5309 	.db	0
      0000C7 2F                    5310 	.uleb128	47
      0000C8 0B                    5311 	.uleb128	11
      0000C9 00                    5312 	.uleb128	0
      0000CA 00                    5313 	.uleb128	0
      0000CB 12                    5314 	.uleb128	18
      0000CC 34                    5315 	.uleb128	52
      0000CD 00                    5316 	.db	0
      0000CE 02                    5317 	.uleb128	2
      0000CF 0A                    5318 	.uleb128	10
      0000D0 03                    5319 	.uleb128	3
      0000D1 08                    5320 	.uleb128	8
      0000D2 3F                    5321 	.uleb128	63
      0000D3 0C                    5322 	.uleb128	12
      0000D4 49                    5323 	.uleb128	73
      0000D5 13                    5324 	.uleb128	19
      0000D6 00                    5325 	.uleb128	0
      0000D7 00                    5326 	.uleb128	0
      0000D8 00                    5327 	.uleb128	0
                                   5328 
                                   5329 	.area .debug_info (NOLOAD)
      000000 00 00 09 35           5330 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       5331 Ldebug_info_start:
      000004 00 02                 5332 	.dw	2
      000006 00 00r00r00           5333 	.dw	0,(Ldebug_abbrev)
      00000A 04                    5334 	.db	4
      00000B 01                    5335 	.uleb128	1
      00000C 2E 2F 53 54 4D 38 53  5336 	.ascii "./STM8S_StdPeriph_Lib/Libraries/STM8S_StdPeriph_Driver/src/stm8s_clk.c"
             5F 53 74 64 50 65 72
             69 70 68 5F 4C 69 62
             2F 4C 69 62 72 61 72
             69 65 73 2F 53 54 4D
             38 53 5F 53 74 64 50
             65 72 69 70 68 5F 44
             72 69 76 65 72 2F 73
             72 63 2F 73 74 6D 38
             73 5F 63 6C 6B 2E 63
      000052 00                    5337 	.db	0
      000053 00 00r00r00           5338 	.dw	0,(Ldebug_line_start+-4)
      000057 01                    5339 	.db	1
      000058 53 44 43 43 20 76 65  5340 	.ascii "SDCC version 4.4.0 #14620"
             72 73 69 6F 6E 20 34
             2E 34 2E 30 20 23 31
             34 36 32 30
      000071 00                    5341 	.db	0
      000072 02                    5342 	.uleb128	2
      000073 43 4C 4B 5F 44 65 49  5343 	.ascii "CLK_DeInit"
             6E 69 74
      00007D 00                    5344 	.db	0
      00007E 00 00r00r00           5345 	.dw	0,(_CLK_DeInit)
      000082 00 00r00r36           5346 	.dw	0,(XG$CLK_DeInit$0$0+1)
      000086 01                    5347 	.db	1
      000087 00 00r0Dr4C           5348 	.dw	0,(Ldebug_loc_start+3404)
      00008B 03                    5349 	.uleb128	3
      00008C 00 00 00 D7           5350 	.dw	0,215
      000090 43 4C 4B 5F 46 61 73  5351 	.ascii "CLK_FastHaltWakeUpCmd"
             74 48 61 6C 74 57 61
             6B 65 55 70 43 6D 64
      0000A5 00                    5352 	.db	0
      0000A6 00 00r00r36           5353 	.dw	0,(_CLK_FastHaltWakeUpCmd)
      0000AA 00 00r00r60           5354 	.dw	0,(XG$CLK_FastHaltWakeUpCmd$0$0+1)
      0000AE 01                    5355 	.db	1
      0000AF 00 00r0CrF0           5356 	.dw	0,(Ldebug_loc_start+3312)
      0000B3 04                    5357 	.uleb128	4
      0000B4 02                    5358 	.db	2
      0000B5 91                    5359 	.db	145
      0000B6 7F                    5360 	.sleb128	-1
      0000B7 4E 65 77 53 74 61 74  5361 	.ascii "NewState"
             65
      0000BF 00                    5362 	.db	0
      0000C0 00 00 00 D7           5363 	.dw	0,215
      0000C4 05                    5364 	.uleb128	5
      0000C5 00 00r00r52           5365 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$28)
      0000C9 00 00r00r57           5366 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$30)
      0000CD 05                    5367 	.uleb128	5
      0000CE 00 00r00r59           5368 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$31)
      0000D2 00 00r00r5E           5369 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$33)
      0000D6 00                    5370 	.uleb128	0
      0000D7 06                    5371 	.uleb128	6
      0000D8 5F 42 6F 6F 6C        5372 	.ascii "_Bool"
      0000DD 00                    5373 	.db	0
      0000DE 01                    5374 	.db	1
      0000DF 02                    5375 	.db	2
      0000E0 03                    5376 	.uleb128	3
      0000E1 00 00 01 21           5377 	.dw	0,289
      0000E5 43 4C 4B 5F 48 53 45  5378 	.ascii "CLK_HSECmd"
             43 6D 64
      0000EF 00                    5379 	.db	0
      0000F0 00 00r00r60           5380 	.dw	0,(_CLK_HSECmd)
      0000F4 00 00r00r8A           5381 	.dw	0,(XG$CLK_HSECmd$0$0+1)
      0000F8 01                    5382 	.db	1
      0000F9 00 00r0Cr94           5383 	.dw	0,(Ldebug_loc_start+3220)
      0000FD 04                    5384 	.uleb128	4
      0000FE 02                    5385 	.db	2
      0000FF 91                    5386 	.db	145
      000100 7F                    5387 	.sleb128	-1
      000101 4E 65 77 53 74 61 74  5388 	.ascii "NewState"
             65
      000109 00                    5389 	.db	0
      00010A 00 00 00 D7           5390 	.dw	0,215
      00010E 05                    5391 	.uleb128	5
      00010F 00 00r00r7C           5392 	.dw	0,(Sstm8s_clk$CLK_HSECmd$48)
      000113 00 00r00r81           5393 	.dw	0,(Sstm8s_clk$CLK_HSECmd$50)
      000117 05                    5394 	.uleb128	5
      000118 00 00r00r83           5395 	.dw	0,(Sstm8s_clk$CLK_HSECmd$51)
      00011C 00 00r00r88           5396 	.dw	0,(Sstm8s_clk$CLK_HSECmd$53)
      000120 00                    5397 	.uleb128	0
      000121 03                    5398 	.uleb128	3
      000122 00 00 01 62           5399 	.dw	0,354
      000126 43 4C 4B 5F 48 53 49  5400 	.ascii "CLK_HSICmd"
             43 6D 64
      000130 00                    5401 	.db	0
      000131 00 00r00r8A           5402 	.dw	0,(_CLK_HSICmd)
      000135 00 00r00rB4           5403 	.dw	0,(XG$CLK_HSICmd$0$0+1)
      000139 01                    5404 	.db	1
      00013A 00 00r0Cr38           5405 	.dw	0,(Ldebug_loc_start+3128)
      00013E 04                    5406 	.uleb128	4
      00013F 02                    5407 	.db	2
      000140 91                    5408 	.db	145
      000141 7F                    5409 	.sleb128	-1
      000142 4E 65 77 53 74 61 74  5410 	.ascii "NewState"
             65
      00014A 00                    5411 	.db	0
      00014B 00 00 00 D7           5412 	.dw	0,215
      00014F 05                    5413 	.uleb128	5
      000150 00 00r00rA6           5414 	.dw	0,(Sstm8s_clk$CLK_HSICmd$68)
      000154 00 00r00rAB           5415 	.dw	0,(Sstm8s_clk$CLK_HSICmd$70)
      000158 05                    5416 	.uleb128	5
      000159 00 00r00rAD           5417 	.dw	0,(Sstm8s_clk$CLK_HSICmd$71)
      00015D 00 00r00rB2           5418 	.dw	0,(Sstm8s_clk$CLK_HSICmd$73)
      000161 00                    5419 	.uleb128	0
      000162 03                    5420 	.uleb128	3
      000163 00 00 01 A3           5421 	.dw	0,419
      000167 43 4C 4B 5F 4C 53 49  5422 	.ascii "CLK_LSICmd"
             43 6D 64
      000171 00                    5423 	.db	0
      000172 00 00r00rB4           5424 	.dw	0,(_CLK_LSICmd)
      000176 00 00r00rDE           5425 	.dw	0,(XG$CLK_LSICmd$0$0+1)
      00017A 01                    5426 	.db	1
      00017B 00 00r0BrDC           5427 	.dw	0,(Ldebug_loc_start+3036)
      00017F 04                    5428 	.uleb128	4
      000180 02                    5429 	.db	2
      000181 91                    5430 	.db	145
      000182 7F                    5431 	.sleb128	-1
      000183 4E 65 77 53 74 61 74  5432 	.ascii "NewState"
             65
      00018B 00                    5433 	.db	0
      00018C 00 00 00 D7           5434 	.dw	0,215
      000190 05                    5435 	.uleb128	5
      000191 00 00r00rD0           5436 	.dw	0,(Sstm8s_clk$CLK_LSICmd$88)
      000195 00 00r00rD5           5437 	.dw	0,(Sstm8s_clk$CLK_LSICmd$90)
      000199 05                    5438 	.uleb128	5
      00019A 00 00r00rD7           5439 	.dw	0,(Sstm8s_clk$CLK_LSICmd$91)
      00019E 00 00r00rDC           5440 	.dw	0,(Sstm8s_clk$CLK_LSICmd$93)
      0001A2 00                    5441 	.uleb128	0
      0001A3 03                    5442 	.uleb128	3
      0001A4 00 00 01 E4           5443 	.dw	0,484
      0001A8 43 4C 4B 5F 43 43 4F  5444 	.ascii "CLK_CCOCmd"
             43 6D 64
      0001B2 00                    5445 	.db	0
      0001B3 00 00r00rDE           5446 	.dw	0,(_CLK_CCOCmd)
      0001B7 00 00r01r08           5447 	.dw	0,(XG$CLK_CCOCmd$0$0+1)
      0001BB 01                    5448 	.db	1
      0001BC 00 00r0Br80           5449 	.dw	0,(Ldebug_loc_start+2944)
      0001C0 04                    5450 	.uleb128	4
      0001C1 02                    5451 	.db	2
      0001C2 91                    5452 	.db	145
      0001C3 7F                    5453 	.sleb128	-1
      0001C4 4E 65 77 53 74 61 74  5454 	.ascii "NewState"
             65
      0001CC 00                    5455 	.db	0
      0001CD 00 00 00 D7           5456 	.dw	0,215
      0001D1 05                    5457 	.uleb128	5
      0001D2 00 00r00rFA           5458 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$108)
      0001D6 00 00r00rFF           5459 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$110)
      0001DA 05                    5460 	.uleb128	5
      0001DB 00 00r01r01           5461 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$111)
      0001DF 00 00r01r06           5462 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$113)
      0001E3 00                    5463 	.uleb128	0
      0001E4 03                    5464 	.uleb128	3
      0001E5 00 00 02 2D           5465 	.dw	0,557
      0001E9 43 4C 4B 5F 43 6C 6F  5466 	.ascii "CLK_ClockSwitchCmd"
             63 6B 53 77 69 74 63
             68 43 6D 64
      0001FB 00                    5467 	.db	0
      0001FC 00 00r01r08           5468 	.dw	0,(_CLK_ClockSwitchCmd)
      000200 00 00r01r32           5469 	.dw	0,(XG$CLK_ClockSwitchCmd$0$0+1)
      000204 01                    5470 	.db	1
      000205 00 00r0Br24           5471 	.dw	0,(Ldebug_loc_start+2852)
      000209 04                    5472 	.uleb128	4
      00020A 02                    5473 	.db	2
      00020B 91                    5474 	.db	145
      00020C 7F                    5475 	.sleb128	-1
      00020D 4E 65 77 53 74 61 74  5476 	.ascii "NewState"
             65
      000215 00                    5477 	.db	0
      000216 00 00 00 D7           5478 	.dw	0,215
      00021A 05                    5479 	.uleb128	5
      00021B 00 00r01r24           5480 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$128)
      00021F 00 00r01r29           5481 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$130)
      000223 05                    5482 	.uleb128	5
      000224 00 00r01r2B           5483 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$131)
      000228 00 00r01r30           5484 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$133)
      00022C 00                    5485 	.uleb128	0
      00022D 03                    5486 	.uleb128	3
      00022E 00 00 02 7F           5487 	.dw	0,639
      000232 43 4C 4B 5F 53 6C 6F  5488 	.ascii "CLK_SlowActiveHaltWakeUpCmd"
             77 41 63 74 69 76 65
             48 61 6C 74 57 61 6B
             65 55 70 43 6D 64
      00024D 00                    5489 	.db	0
      00024E 00 00r01r32           5490 	.dw	0,(_CLK_SlowActiveHaltWakeUpCmd)
      000252 00 00r01r5C           5491 	.dw	0,(XG$CLK_SlowActiveHaltWakeUpCmd$0$0+1)
      000256 01                    5492 	.db	1
      000257 00 00r0ArC8           5493 	.dw	0,(Ldebug_loc_start+2760)
      00025B 04                    5494 	.uleb128	4
      00025C 02                    5495 	.db	2
      00025D 91                    5496 	.db	145
      00025E 7F                    5497 	.sleb128	-1
      00025F 4E 65 77 53 74 61 74  5498 	.ascii "NewState"
             65
      000267 00                    5499 	.db	0
      000268 00 00 00 D7           5500 	.dw	0,215
      00026C 05                    5501 	.uleb128	5
      00026D 00 00r01r4E           5502 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$148)
      000271 00 00r01r53           5503 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$150)
      000275 05                    5504 	.uleb128	5
      000276 00 00r01r55           5505 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$151)
      00027A 00 00r01r5A           5506 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$153)
      00027E 00                    5507 	.uleb128	0
      00027F 07                    5508 	.uleb128	7
      000280 00 00 03 00           5509 	.dw	0,768
      000284 43 4C 4B 5F 50 65 72  5510 	.ascii "CLK_PeripheralClockConfig"
             69 70 68 65 72 61 6C
             43 6C 6F 63 6B 43 6F
             6E 66 69 67
      00029D 00                    5511 	.db	0
      00029E 00 00r01r5C           5512 	.dw	0,(_CLK_PeripheralClockConfig)
      0002A2 01                    5513 	.db	1
      0002A3 04                    5514 	.uleb128	4
      0002A4 02                    5515 	.db	2
      0002A5 91                    5516 	.db	145
      0002A6 7F                    5517 	.sleb128	-1
      0002A7 43 4C 4B 5F 50 65 72  5518 	.ascii "CLK_Peripheral"
             69 70 68 65 72 61 6C
      0002B5 00                    5519 	.db	0
      0002B6 00 00 03 00           5520 	.dw	0,768
      0002BA 04                    5521 	.uleb128	4
      0002BB 02                    5522 	.db	2
      0002BC 91                    5523 	.db	145
      0002BD 02                    5524 	.sleb128	2
      0002BE 4E 65 77 53 74 61 74  5525 	.ascii "NewState"
             65
      0002C6 00                    5526 	.db	0
      0002C7 00 00 00 D7           5527 	.dw	0,215
      0002CB 08                    5528 	.uleb128	8
      0002CC 00 00 02 E7           5529 	.dw	0,743
      0002D0 00 00r01rFC           5530 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$186)
      0002D4 05                    5531 	.uleb128	5
      0002D5 00 00r02r00           5532 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$188)
      0002D9 00 00r02r05           5533 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$190)
      0002DD 05                    5534 	.uleb128	5
      0002DE 00 00r02r07           5535 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$191)
      0002E2 00 00r02r0C           5536 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$193)
      0002E6 00                    5537 	.uleb128	0
      0002E7 09                    5538 	.uleb128	9
      0002E8 00 00r02r11           5539 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$195)
      0002EC 05                    5540 	.uleb128	5
      0002ED 00 00r02r15           5541 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$197)
      0002F1 00 00r02r1A           5542 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$199)
      0002F5 05                    5543 	.uleb128	5
      0002F6 00 00r02r1C           5544 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$200)
      0002FA 00 00r02r21           5545 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$202)
      0002FE 00                    5546 	.uleb128	0
      0002FF 00                    5547 	.uleb128	0
      000300 06                    5548 	.uleb128	6
      000301 75 6E 73 69 67 6E 65  5549 	.ascii "unsigned char"
             64 20 63 68 61 72
      00030E 00                    5550 	.db	0
      00030F 01                    5551 	.db	1
      000310 08                    5552 	.db	8
      000311 0A                    5553 	.uleb128	10
      000312 00 00 04 63           5554 	.dw	0,1123
      000316 43 4C 4B 5F 43 6C 6F  5555 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      00032B 00                    5556 	.db	0
      00032C 00 00r02r26           5557 	.dw	0,(_CLK_ClockSwitchConfig)
      000330 01                    5558 	.db	1
      000331 00 00 00 D7           5559 	.dw	0,215
      000335 04                    5560 	.uleb128	4
      000336 02                    5561 	.db	2
      000337 91                    5562 	.db	145
      000338 7F                    5563 	.sleb128	-1
      000339 43 4C 4B 5F 53 77 69  5564 	.ascii "CLK_SwitchMode"
             74 63 68 4D 6F 64 65
      000347 00                    5565 	.db	0
      000348 00 00 00 D7           5566 	.dw	0,215
      00034C 04                    5567 	.uleb128	4
      00034D 02                    5568 	.db	2
      00034E 91                    5569 	.db	145
      00034F 02                    5570 	.sleb128	2
      000350 43 4C 4B 5F 4E 65 77  5571 	.ascii "CLK_NewClock"
             43 6C 6F 63 6B
      00035C 00                    5572 	.db	0
      00035D 00 00 03 00           5573 	.dw	0,768
      000361 04                    5574 	.uleb128	4
      000362 02                    5575 	.db	2
      000363 91                    5576 	.db	145
      000364 03                    5577 	.sleb128	3
      000365 49 54 53 74 61 74 65  5578 	.ascii "ITState"
      00036C 00                    5579 	.db	0
      00036D 00 00 00 D7           5580 	.dw	0,215
      000371 04                    5581 	.uleb128	4
      000372 02                    5582 	.db	2
      000373 91                    5583 	.db	145
      000374 04                    5584 	.sleb128	4
      000375 43 4C 4B 5F 43 75 72  5585 	.ascii "CLK_CurrentClockState"
             72 65 6E 74 43 6C 6F
             63 6B 53 74 61 74 65
      00038A 00                    5586 	.db	0
      00038B 00 00 00 D7           5587 	.dw	0,215
      00038F 0B                    5588 	.uleb128	11
      000390 00 00 03 CA           5589 	.dw	0,970
      000394 00 00r02r8F           5590 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$237)
      000398 00 00r02rAD           5591 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$248)
      00039C 05                    5592 	.uleb128	5
      00039D 00 00r02r9B           5593 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$241)
      0003A1 00 00r02rA0           5594 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$243)
      0003A5 05                    5595 	.uleb128	5
      0003A6 00 00r02rA2           5596 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$244)
      0003AA 00 00r02rA7           5597 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$246)
      0003AE 05                    5598 	.uleb128	5
      0003AF 00 00r02rB7           5599 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$250)
      0003B3 00 00r02rB8           5600 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$252)
      0003B7 05                    5601 	.uleb128	5
      0003B8 00 00r02rBD           5602 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$254)
      0003BC 00 00r02rC0           5603 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$256)
      0003C0 05                    5604 	.uleb128	5
      0003C1 00 00r02rC2           5605 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$257)
      0003C5 00 00r02rC3           5606 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$259)
      0003C9 00                    5607 	.uleb128	0
      0003CA 0B                    5608 	.uleb128	11
      0003CB 00 00 04 05           5609 	.dw	0,1029
      0003CF 00 00r02rC5           5610 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$260)
      0003D3 00 00r02rDB           5611 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$269)
      0003D7 05                    5612 	.uleb128	5
      0003D8 00 00r02rC9           5613 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$262)
      0003DC 00 00r02rCE           5614 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$264)
      0003E0 05                    5615 	.uleb128	5
      0003E1 00 00r02rD0           5616 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$265)
      0003E5 00 00r02rD5           5617 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$267)
      0003E9 05                    5618 	.uleb128	5
      0003EA 00 00r02rE5           5619 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$271)
      0003EE 00 00r02rE6           5620 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$273)
      0003F2 05                    5621 	.uleb128	5
      0003F3 00 00r02rEB           5622 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$275)
      0003F7 00 00r02rF2           5623 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$278)
      0003FB 05                    5624 	.uleb128	5
      0003FC 00 00r02rF2           5625 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$279)
      000400 00 00r02rF2           5626 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$281)
      000404 00                    5627 	.uleb128	0
      000405 08                    5628 	.uleb128	8
      000406 00 00 04 2A           5629 	.dw	0,1066
      00040A 00 00r02rF8           5630 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$283)
      00040E 05                    5631 	.uleb128	5
      00040F 00 00r03r02           5632 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$286)
      000413 00 00r03r06           5633 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$288)
      000417 05                    5634 	.uleb128	5
      000418 00 00r03r12           5635 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$291)
      00041C 00 00r03r16           5636 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$293)
      000420 05                    5637 	.uleb128	5
      000421 00 00r03r22           5638 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$296)
      000425 00 00r03r26           5639 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$298)
      000429 00                    5640 	.uleb128	0
      00042A 0C                    5641 	.uleb128	12
      00042B 01                    5642 	.db	1
      00042C 53                    5643 	.db	83
      00042D 63 6C 6F 63 6B 5F 6D  5644 	.ascii "clock_master"
             61 73 74 65 72
      000439 00                    5645 	.db	0
      00043A 00 00 03 00           5646 	.dw	0,768
      00043E 0C                    5647 	.uleb128	12
      00043F 06                    5648 	.db	6
      000440 52                    5649 	.db	82
      000441 93                    5650 	.db	147
      000442 01                    5651 	.uleb128	1
      000443 51                    5652 	.db	81
      000444 93                    5653 	.db	147
      000445 01                    5654 	.uleb128	1
      000446 44 6F 77 6E 43 6F 75  5655 	.ascii "DownCounter"
             6E 74 65 72
      000451 00                    5656 	.db	0
      000452 00 00 04 63           5657 	.dw	0,1123
      000456 0C                    5658 	.uleb128	12
      000457 01                    5659 	.db	1
      000458 51                    5660 	.db	81
      000459 53 77 69 66           5661 	.ascii "Swif"
      00045D 00                    5662 	.db	0
      00045E 00 00 00 D7           5663 	.dw	0,215
      000462 00                    5664 	.uleb128	0
      000463 06                    5665 	.uleb128	6
      000464 75 6E 73 69 67 6E 65  5666 	.ascii "unsigned int"
             64 20 69 6E 74
      000470 00                    5667 	.db	0
      000471 02                    5668 	.db	2
      000472 07                    5669 	.db	7
      000473 03                    5670 	.uleb128	3
      000474 00 00 04 B2           5671 	.dw	0,1202
      000478 43 4C 4B 5F 48 53 49  5672 	.ascii "CLK_HSIPrescalerConfig"
             50 72 65 73 63 61 6C
             65 72 43 6F 6E 66 69
             67
      00048E 00                    5673 	.db	0
      00048F 00 00r03r2C           5674 	.dw	0,(_CLK_HSIPrescalerConfig)
      000493 00 00r03r61           5675 	.dw	0,(XG$CLK_HSIPrescalerConfig$0$0+1)
      000497 01                    5676 	.db	1
      000498 00 00r07rFC           5677 	.dw	0,(Ldebug_loc_start+2044)
      00049C 04                    5678 	.uleb128	4
      00049D 02                    5679 	.db	2
      00049E 91                    5680 	.db	145
      00049F 7F                    5681 	.sleb128	-1
      0004A0 48 53 49 50 72 65 73  5682 	.ascii "HSIPrescaler"
             63 61 6C 65 72
      0004AC 00                    5683 	.db	0
      0004AD 00 00 03 00           5684 	.dw	0,768
      0004B1 00                    5685 	.uleb128	0
      0004B2 03                    5686 	.uleb128	3
      0004B3 00 00 04 E2           5687 	.dw	0,1250
      0004B7 43 4C 4B 5F 43 43 4F  5688 	.ascii "CLK_CCOConfig"
             43 6F 6E 66 69 67
      0004C4 00                    5689 	.db	0
      0004C5 00 00r03r61           5690 	.dw	0,(_CLK_CCOConfig)
      0004C9 00 00r03rC8           5691 	.dw	0,(XG$CLK_CCOConfig$0$0+1)
      0004CD 01                    5692 	.db	1
      0004CE 00 00r06r98           5693 	.dw	0,(Ldebug_loc_start+1688)
      0004D2 04                    5694 	.uleb128	4
      0004D3 01                    5695 	.db	1
      0004D4 50                    5696 	.db	80
      0004D5 43 4C 4B 5F 43 43 4F  5697 	.ascii "CLK_CCO"
      0004DC 00                    5698 	.db	0
      0004DD 00 00 03 00           5699 	.dw	0,768
      0004E1 00                    5700 	.uleb128	0
      0004E2 07                    5701 	.uleb128	7
      0004E3 00 00 05 3B           5702 	.dw	0,1339
      0004E7 43 4C 4B 5F 49 54 43  5703 	.ascii "CLK_ITConfig"
             6F 6E 66 69 67
      0004F3 00                    5704 	.db	0
      0004F4 00 00r03rC8           5705 	.dw	0,(_CLK_ITConfig)
      0004F8 01                    5706 	.db	1
      0004F9 04                    5707 	.uleb128	4
      0004FA 01                    5708 	.db	1
      0004FB 50                    5709 	.db	80
      0004FC 43 4C 4B 5F 49 54     5710 	.ascii "CLK_IT"
      000502 00                    5711 	.db	0
      000503 00 00 03 00           5712 	.dw	0,768
      000507 04                    5713 	.uleb128	4
      000508 02                    5714 	.db	2
      000509 91                    5715 	.db	145
      00050A 02                    5716 	.sleb128	2
      00050B 4E 65 77 53 74 61 74  5717 	.ascii "NewState"
             65
      000513 00                    5718 	.db	0
      000514 00 00 00 D7           5719 	.dw	0,215
      000518 08                    5720 	.uleb128	8
      000519 00 00 05 2B           5721 	.dw	0,1323
      00051D 00 00r04r11           5722 	.dw	0,(Sstm8s_clk$CLK_ITConfig$377)
      000521 05                    5723 	.uleb128	5
      000522 00 00r04r19           5724 	.dw	0,(Sstm8s_clk$CLK_ITConfig$379)
      000526 00 00r04r2D           5725 	.dw	0,(Sstm8s_clk$CLK_ITConfig$385)
      00052A 00                    5726 	.uleb128	0
      00052B 09                    5727 	.uleb128	9
      00052C 00 00r04r2D           5728 	.dw	0,(Sstm8s_clk$CLK_ITConfig$387)
      000530 05                    5729 	.uleb128	5
      000531 00 00r04r35           5730 	.dw	0,(Sstm8s_clk$CLK_ITConfig$389)
      000535 00 00r04r47           5731 	.dw	0,(Sstm8s_clk$CLK_ITConfig$394)
      000539 00                    5732 	.uleb128	0
      00053A 00                    5733 	.uleb128	0
      00053B 03                    5734 	.uleb128	3
      00053C 00 00 05 86           5735 	.dw	0,1414
      000540 43 4C 4B 5F 53 59 53  5736 	.ascii "CLK_SYSCLKConfig"
             43 4C 4B 43 6F 6E 66
             69 67
      000550 00                    5737 	.db	0
      000551 00 00r04r4A           5738 	.dw	0,(_CLK_SYSCLKConfig)
      000555 00 00r04rC7           5739 	.dw	0,(XG$CLK_SYSCLKConfig$0$0+1)
      000559 01                    5740 	.db	1
      00055A 00 00r04rB0           5741 	.dw	0,(Ldebug_loc_start+1200)
      00055E 04                    5742 	.uleb128	4
      00055F 01                    5743 	.db	1
      000560 52                    5744 	.db	82
      000561 43 4C 4B 5F 50 72 65  5745 	.ascii "CLK_Prescaler"
             73 63 61 6C 65 72
      00056E 00                    5746 	.db	0
      00056F 00 00 03 00           5747 	.dw	0,768
      000573 05                    5748 	.uleb128	5
      000574 00 00r04r9F           5749 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$425)
      000578 00 00r04rB1           5750 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$428)
      00057C 05                    5751 	.uleb128	5
      00057D 00 00r04rB3           5752 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$429)
      000581 00 00r04rC5           5753 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$432)
      000585 00                    5754 	.uleb128	0
      000586 03                    5755 	.uleb128	3
      000587 00 00 05 D2           5756 	.dw	0,1490
      00058B 43 4C 4B 5F 53 57 49  5757 	.ascii "CLK_SWIMConfig"
             4D 43 6F 6E 66 69 67
      000599 00                    5758 	.db	0
      00059A 00 00r04rC7           5759 	.dw	0,(_CLK_SWIMConfig)
      00059E 00 00r04rF1           5760 	.dw	0,(XG$CLK_SWIMConfig$0$0+1)
      0005A2 01                    5761 	.db	1
      0005A3 00 00r04r54           5762 	.dw	0,(Ldebug_loc_start+1108)
      0005A7 04                    5763 	.uleb128	4
      0005A8 02                    5764 	.db	2
      0005A9 91                    5765 	.db	145
      0005AA 7F                    5766 	.sleb128	-1
      0005AB 43 4C 4B 5F 53 57 49  5767 	.ascii "CLK_SWIMDivider"
             4D 44 69 76 69 64 65
             72
      0005BA 00                    5768 	.db	0
      0005BB 00 00 00 D7           5769 	.dw	0,215
      0005BF 05                    5770 	.uleb128	5
      0005C0 00 00r04rE3           5771 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$447)
      0005C4 00 00r04rE8           5772 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$449)
      0005C8 05                    5773 	.uleb128	5
      0005C9 00 00r04rEA           5774 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$450)
      0005CD 00 00r04rEF           5775 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$452)
      0005D1 00                    5776 	.uleb128	0
      0005D2 02                    5777 	.uleb128	2
      0005D3 43 4C 4B 5F 43 6C 6F  5778 	.ascii "CLK_ClockSecuritySystemEnable"
             63 6B 53 65 63 75 72
             69 74 79 53 79 73 74
             65 6D 45 6E 61 62 6C
             65
      0005F0 00                    5779 	.db	0
      0005F1 00 00r04rF1           5780 	.dw	0,(_CLK_ClockSecuritySystemEnable)
      0005F5 00 00r04rF6           5781 	.dw	0,(XG$CLK_ClockSecuritySystemEnable$0$0+1)
      0005F9 01                    5782 	.db	1
      0005FA 00 00r04r40           5783 	.dw	0,(Ldebug_loc_start+1088)
      0005FE 0D                    5784 	.uleb128	13
      0005FF 43 4C 4B 5F 47 65 74  5785 	.ascii "CLK_GetSYSCLKSource"
             53 59 53 43 4C 4B 53
             6F 75 72 63 65
      000612 00                    5786 	.db	0
      000613 00 00r04rF6           5787 	.dw	0,(_CLK_GetSYSCLKSource)
      000617 00 00r04rFA           5788 	.dw	0,(XG$CLK_GetSYSCLKSource$0$0+1)
      00061B 01                    5789 	.db	1
      00061C 00 00r04r2C           5790 	.dw	0,(Ldebug_loc_start+1068)
      000620 00 00 03 00           5791 	.dw	0,768
      000624 06                    5792 	.uleb128	6
      000625 75 6E 73 69 67 6E 65  5793 	.ascii "unsigned long"
             64 20 6C 6F 6E 67
      000632 00                    5794 	.db	0
      000633 04                    5795 	.db	4
      000634 07                    5796 	.db	7
      000635 0E                    5797 	.uleb128	14
      000636 00 00 06 C5           5798 	.dw	0,1733
      00063A 43 4C 4B 5F 47 65 74  5799 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      00064A 00                    5800 	.db	0
      00064B 00 00r04rFA           5801 	.dw	0,(_CLK_GetClockFreq)
      00064F 00 00r05r41           5802 	.dw	0,(XG$CLK_GetClockFreq$0$0+1)
      000653 01                    5803 	.db	1
      000654 00 00r03r88           5804 	.dw	0,(Ldebug_loc_start+904)
      000658 00 00 06 24           5805 	.dw	0,1572
      00065C 05                    5806 	.uleb128	5
      00065D 00 00r05r05           5807 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$475)
      000661 00 00r05r15           5808 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$480)
      000665 05                    5809 	.uleb128	5
      000666 00 00r05r2E           5810 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$491)
      00066A 00 00r05r35           5811 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$493)
      00066E 05                    5812 	.uleb128	5
      00066F 00 00r05r37           5813 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$494)
      000673 00 00r05r3E           5814 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$496)
      000677 0C                    5815 	.uleb128	12
      000678 0C                    5816 	.db	12
      000679 54                    5817 	.db	84
      00067A 93                    5818 	.db	147
      00067B 01                    5819 	.uleb128	1
      00067C 53                    5820 	.db	83
      00067D 93                    5821 	.db	147
      00067E 01                    5822 	.uleb128	1
      00067F 52                    5823 	.db	82
      000680 93                    5824 	.db	147
      000681 01                    5825 	.uleb128	1
      000682 51                    5826 	.db	81
      000683 93                    5827 	.db	147
      000684 01                    5828 	.uleb128	1
      000685 63 6C 6F 63 6B 66 72  5829 	.ascii "clockfrequency"
             65 71 75 65 6E 63 79
      000693 00                    5830 	.db	0
      000694 00 00 06 24           5831 	.dw	0,1572
      000698 0C                    5832 	.uleb128	12
      000699 02                    5833 	.db	2
      00069A 91                    5834 	.db	145
      00069B 7F                    5835 	.sleb128	-1
      00069C 63 6C 6F 63 6B 73 6F  5836 	.ascii "clocksource"
             75 72 63 65
      0006A7 00                    5837 	.db	0
      0006A8 00 00 03 00           5838 	.dw	0,768
      0006AC 0C                    5839 	.uleb128	12
      0006AD 01                    5840 	.db	1
      0006AE 50                    5841 	.db	80
      0006AF 74 6D 70              5842 	.ascii "tmp"
      0006B2 00                    5843 	.db	0
      0006B3 00 00 03 00           5844 	.dw	0,768
      0006B7 0C                    5845 	.uleb128	12
      0006B8 01                    5846 	.db	1
      0006B9 50                    5847 	.db	80
      0006BA 70 72 65 73 63        5848 	.ascii "presc"
      0006BF 00                    5849 	.db	0
      0006C0 00 00 03 00           5850 	.dw	0,768
      0006C4 00                    5851 	.uleb128	0
      0006C5 03                    5852 	.uleb128	3
      0006C6 00 00 07 15           5853 	.dw	0,1813
      0006CA 43 4C 4B 5F 41 64 6A  5854 	.ascii "CLK_AdjustHSICalibrationValue"
             75 73 74 48 53 49 43
             61 6C 69 62 72 61 74
             69 6F 6E 56 61 6C 75
             65
      0006E7 00                    5855 	.db	0
      0006E8 00 00r05r41           5856 	.dw	0,(_CLK_AdjustHSICalibrationValue)
      0006EC 00 00r05r80           5857 	.dw	0,(XG$CLK_AdjustHSICalibrationValue$0$0+1)
      0006F0 01                    5858 	.db	1
      0006F1 00 00r02r90           5859 	.dw	0,(Ldebug_loc_start+656)
      0006F5 04                    5860 	.uleb128	4
      0006F6 01                    5861 	.db	1
      0006F7 50                    5862 	.db	80
      0006F8 43 4C 4B 5F 48 53 49  5863 	.ascii "CLK_HSICalibrationValue"
             43 61 6C 69 62 72 61
             74 69 6F 6E 56 61 6C
             75 65
      00070F 00                    5864 	.db	0
      000710 00 00 03 00           5865 	.dw	0,768
      000714 00                    5866 	.uleb128	0
      000715 02                    5867 	.uleb128	2
      000716 43 4C 4B 5F 53 59 53  5868 	.ascii "CLK_SYSCLKEmergencyClear"
             43 4C 4B 45 6D 65 72
             67 65 6E 63 79 43 6C
             65 61 72
      00072E 00                    5869 	.db	0
      00072F 00 00r05r80           5870 	.dw	0,(_CLK_SYSCLKEmergencyClear)
      000733 00 00r05r85           5871 	.dw	0,(XG$CLK_SYSCLKEmergencyClear$0$0+1)
      000737 01                    5872 	.db	1
      000738 00 00r02r7C           5873 	.dw	0,(Ldebug_loc_start+636)
      00073C 0E                    5874 	.uleb128	14
      00073D 00 00 07 EE           5875 	.dw	0,2030
      000741 43 4C 4B 5F 47 65 74  5876 	.ascii "CLK_GetFlagStatus"
             46 6C 61 67 53 74 61
             74 75 73
      000752 00                    5877 	.db	0
      000753 00 00r05r85           5878 	.dw	0,(_CLK_GetFlagStatus)
      000757 00 00r06r02           5879 	.dw	0,(XG$CLK_GetFlagStatus$0$0+1)
      00075B 01                    5880 	.db	1
      00075C 00 00r01r48           5881 	.dw	0,(Ldebug_loc_start+328)
      000760 00 00 00 D7           5882 	.dw	0,215
      000764 04                    5883 	.uleb128	4
      000765 06                    5884 	.db	6
      000766 54                    5885 	.db	84
      000767 93                    5886 	.db	147
      000768 01                    5887 	.uleb128	1
      000769 53                    5888 	.db	83
      00076A 93                    5889 	.db	147
      00076B 01                    5890 	.uleb128	1
      00076C 43 4C 4B 5F 46 4C 41  5891 	.ascii "CLK_FLAG"
             47
      000774 00                    5892 	.db	0
      000775 00 00 07 EE           5893 	.dw	0,2030
      000779 05                    5894 	.uleb128	5
      00077A 00 00r05rCF           5895 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$558)
      00077E 00 00r05rD2           5896 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$560)
      000782 05                    5897 	.uleb128	5
      000783 00 00r05rD9           5898 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$563)
      000787 00 00r05rDC           5899 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$565)
      00078B 05                    5900 	.uleb128	5
      00078C 00 00r05rE3           5901 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$568)
      000790 00 00r05rE6           5902 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$570)
      000794 05                    5903 	.uleb128	5
      000795 00 00r05rED           5904 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$573)
      000799 00 00r05rF0           5905 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$575)
      00079D 05                    5906 	.uleb128	5
      00079E 00 00r05rF2           5907 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$576)
      0007A2 00 00r05rF5           5908 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$578)
      0007A6 05                    5909 	.uleb128	5
      0007A7 00 00r05rFD           5910 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$582)
      0007AB 00 00r05rFF           5911 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$584)
      0007AF 05                    5912 	.uleb128	5
      0007B0 00 00r06r00           5913 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$585)
      0007B4 00 00r06r01           5914 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$587)
      0007B8 0C                    5915 	.uleb128	12
      0007B9 06                    5916 	.db	6
      0007BA 52                    5917 	.db	82
      0007BB 93                    5918 	.db	147
      0007BC 01                    5919 	.uleb128	1
      0007BD 50                    5920 	.db	80
      0007BE 93                    5921 	.db	147
      0007BF 01                    5922 	.uleb128	1
      0007C0 73 74 61 74 75 73 72  5923 	.ascii "statusreg"
             65 67
      0007C9 00                    5924 	.db	0
      0007CA 00 00 04 63           5925 	.dw	0,1123
      0007CE 0C                    5926 	.uleb128	12
      0007CF 01                    5927 	.db	1
      0007D0 50                    5928 	.db	80
      0007D1 74 6D 70 72 65 67     5929 	.ascii "tmpreg"
      0007D7 00                    5930 	.db	0
      0007D8 00 00 03 00           5931 	.dw	0,768
      0007DC 0C                    5932 	.uleb128	12
      0007DD 01                    5933 	.db	1
      0007DE 50                    5934 	.db	80
      0007DF 62 69 74 73 74 61 74  5935 	.ascii "bitstatus"
             75 73
      0007E8 00                    5936 	.db	0
      0007E9 00 00 00 D7           5937 	.dw	0,215
      0007ED 00                    5938 	.uleb128	0
      0007EE 06                    5939 	.uleb128	6
      0007EF 75 6E 73 69 67 6E 65  5940 	.ascii "unsigned int"
             64 20 69 6E 74
      0007FB 00                    5941 	.db	0
      0007FC 02                    5942 	.db	2
      0007FD 07                    5943 	.db	7
      0007FE 0E                    5944 	.uleb128	14
      0007FF 00 00 08 7D           5945 	.dw	0,2173
      000803 43 4C 4B 5F 47 65 74  5946 	.ascii "CLK_GetITStatus"
             49 54 53 74 61 74 75
             73
      000812 00                    5947 	.db	0
      000813 00 00r06r02           5948 	.dw	0,(_CLK_GetITStatus)
      000817 00 00r06r46           5949 	.dw	0,(XG$CLK_GetITStatus$0$0+1)
      00081B 01                    5950 	.db	1
      00081C 00 00r00r8C           5951 	.dw	0,(Ldebug_loc_start+140)
      000820 00 00 00 D7           5952 	.dw	0,215
      000824 04                    5953 	.uleb128	4
      000825 02                    5954 	.db	2
      000826 91                    5955 	.db	145
      000827 7F                    5956 	.sleb128	-1
      000828 43 4C 4B 5F 49 54     5957 	.ascii "CLK_IT"
      00082E 00                    5958 	.db	0
      00082F 00 00 03 00           5959 	.dw	0,768
      000833 08                    5960 	.uleb128	8
      000834 00 00 08 4F           5961 	.dw	0,2127
      000838 00 00r06r28           5962 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$607)
      00083C 05                    5963 	.uleb128	5
      00083D 00 00r06r2D           5964 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$610)
      000841 00 00r06r32           5965 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$612)
      000845 05                    5966 	.uleb128	5
      000846 00 00r06r34           5967 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$613)
      00084A 00 00r06r35           5968 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$615)
      00084E 00                    5969 	.uleb128	0
      00084F 08                    5970 	.uleb128	8
      000850 00 00 08 6B           5971 	.dw	0,2155
      000854 00 00r06r37           5972 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$616)
      000858 05                    5973 	.uleb128	5
      000859 00 00r06r3C           5974 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$619)
      00085D 00 00r06r41           5975 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$621)
      000861 05                    5976 	.uleb128	5
      000862 00 00r06r41           5977 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$622)
      000866 00 00r06r41           5978 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$624)
      00086A 00                    5979 	.uleb128	0
      00086B 0C                    5980 	.uleb128	12
      00086C 01                    5981 	.db	1
      00086D 50                    5982 	.db	80
      00086E 62 69 74 73 74 61 74  5983 	.ascii "bitstatus"
             75 73
      000877 00                    5984 	.db	0
      000878 00 00 00 D7           5985 	.dw	0,215
      00087C 00                    5986 	.uleb128	0
      00087D 03                    5987 	.uleb128	3
      00087E 00 00 08 C6           5988 	.dw	0,2246
      000882 43 4C 4B 5F 43 6C 65  5989 	.ascii "CLK_ClearITPendingBit"
             61 72 49 54 50 65 6E
             64 69 6E 67 42 69 74
      000897 00                    5990 	.db	0
      000898 00 00r06r46           5991 	.dw	0,(_CLK_ClearITPendingBit)
      00089C 00 00r06r73           5992 	.dw	0,(XG$CLK_ClearITPendingBit$0$0+1)
      0008A0 01                    5993 	.db	1
      0008A1 00 00r00r00           5994 	.dw	0,(Ldebug_loc_start)
      0008A5 04                    5995 	.uleb128	4
      0008A6 01                    5996 	.db	1
      0008A7 51                    5997 	.db	81
      0008A8 43 4C 4B 5F 49 54     5998 	.ascii "CLK_IT"
      0008AE 00                    5999 	.db	0
      0008AF 00 00 03 00           6000 	.dw	0,768
      0008B3 05                    6001 	.uleb128	5
      0008B4 00 00r06r69           6002 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$644)
      0008B8 00 00r06r6D           6003 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$646)
      0008BC 05                    6004 	.uleb128	5
      0008BD 00 00r06r6E           6005 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$647)
      0008C1 00 00r06r72           6006 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$649)
      0008C5 00                    6007 	.uleb128	0
      0008C6 0F                    6008 	.uleb128	15
      0008C7 00 00 03 00           6009 	.dw	0,768
      0008CB 10                    6010 	.uleb128	16
      0008CC 00 00 08 D8           6011 	.dw	0,2264
      0008D0 04                    6012 	.db	4
      0008D1 00 00 08 C6           6013 	.dw	0,2246
      0008D5 11                    6014 	.uleb128	17
      0008D6 03                    6015 	.db	3
      0008D7 00                    6016 	.uleb128	0
      0008D8 12                    6017 	.uleb128	18
      0008D9 05                    6018 	.db	5
      0008DA 03                    6019 	.db	3
      0008DB 00 00r00r00           6020 	.dw	0,(_HSIDivFactor)
      0008DF 48 53 49 44 69 76 46  6021 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      0008EB 00                    6022 	.db	0
      0008EC 01                    6023 	.db	1
      0008ED 00 00 08 CB           6024 	.dw	0,2251
      0008F1 10                    6025 	.uleb128	16
      0008F2 00 00 08 FE           6026 	.dw	0,2302
      0008F6 08                    6027 	.db	8
      0008F7 00 00 08 C6           6028 	.dw	0,2246
      0008FB 11                    6029 	.uleb128	17
      0008FC 07                    6030 	.db	7
      0008FD 00                    6031 	.uleb128	0
      0008FE 12                    6032 	.uleb128	18
      0008FF 05                    6033 	.db	5
      000900 03                    6034 	.db	3
      000901 00 00r00r04           6035 	.dw	0,(_CLKPrescTable)
      000905 43 4C 4B 50 72 65 73  6036 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      000912 00                    6037 	.db	0
      000913 01                    6038 	.db	1
      000914 00 00 08 F1           6039 	.dw	0,2289
      000918 10                    6040 	.uleb128	16
      000919 00 00 09 25           6041 	.dw	0,2341
      00091D 47                    6042 	.db	71
      00091E 00 00 08 C6           6043 	.dw	0,2246
      000922 11                    6044 	.uleb128	17
      000923 46                    6045 	.db	70
      000924 00                    6046 	.uleb128	0
      000925 0C                    6047 	.uleb128	12
      000926 05                    6048 	.db	5
      000927 03                    6049 	.db	3
      000928 00 00r00r0C           6050 	.dw	0,(___str_0)
      00092C 5F 5F 73 74 72 5F 30  6051 	.ascii "__str_0"
      000933 00                    6052 	.db	0
      000934 00 00 09 18           6053 	.dw	0,2328
      000938 00                    6054 	.uleb128	0
      000939                       6055 Ldebug_info_end:
                                   6056 
                                   6057 	.area .debug_pubnames (NOLOAD)
      000000 00 00 02 3D           6058 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       6059 Ldebug_pubnames_start:
      000004 00 02                 6060 	.dw	2
      000006 00 00r00r00           6061 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 09 39           6062 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 72           6063 	.dw	0,114
      000012 43 4C 4B 5F 44 65 49  6064 	.ascii "CLK_DeInit"
             6E 69 74
      00001C 00                    6065 	.db	0
      00001D 00 00 00 8B           6066 	.dw	0,139
      000021 43 4C 4B 5F 46 61 73  6067 	.ascii "CLK_FastHaltWakeUpCmd"
             74 48 61 6C 74 57 61
             6B 65 55 70 43 6D 64
      000036 00                    6068 	.db	0
      000037 00 00 00 E0           6069 	.dw	0,224
      00003B 43 4C 4B 5F 48 53 45  6070 	.ascii "CLK_HSECmd"
             43 6D 64
      000045 00                    6071 	.db	0
      000046 00 00 01 21           6072 	.dw	0,289
      00004A 43 4C 4B 5F 48 53 49  6073 	.ascii "CLK_HSICmd"
             43 6D 64
      000054 00                    6074 	.db	0
      000055 00 00 01 62           6075 	.dw	0,354
      000059 43 4C 4B 5F 4C 53 49  6076 	.ascii "CLK_LSICmd"
             43 6D 64
      000063 00                    6077 	.db	0
      000064 00 00 01 A3           6078 	.dw	0,419
      000068 43 4C 4B 5F 43 43 4F  6079 	.ascii "CLK_CCOCmd"
             43 6D 64
      000072 00                    6080 	.db	0
      000073 00 00 01 E4           6081 	.dw	0,484
      000077 43 4C 4B 5F 43 6C 6F  6082 	.ascii "CLK_ClockSwitchCmd"
             63 6B 53 77 69 74 63
             68 43 6D 64
      000089 00                    6083 	.db	0
      00008A 00 00 02 2D           6084 	.dw	0,557
      00008E 43 4C 4B 5F 53 6C 6F  6085 	.ascii "CLK_SlowActiveHaltWakeUpCmd"
             77 41 63 74 69 76 65
             48 61 6C 74 57 61 6B
             65 55 70 43 6D 64
      0000A9 00                    6086 	.db	0
      0000AA 00 00 02 7F           6087 	.dw	0,639
      0000AE 43 4C 4B 5F 50 65 72  6088 	.ascii "CLK_PeripheralClockConfig"
             69 70 68 65 72 61 6C
             43 6C 6F 63 6B 43 6F
             6E 66 69 67
      0000C7 00                    6089 	.db	0
      0000C8 00 00 03 11           6090 	.dw	0,785
      0000CC 43 4C 4B 5F 43 6C 6F  6091 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      0000E1 00                    6092 	.db	0
      0000E2 00 00 04 73           6093 	.dw	0,1139
      0000E6 43 4C 4B 5F 48 53 49  6094 	.ascii "CLK_HSIPrescalerConfig"
             50 72 65 73 63 61 6C
             65 72 43 6F 6E 66 69
             67
      0000FC 00                    6095 	.db	0
      0000FD 00 00 04 B2           6096 	.dw	0,1202
      000101 43 4C 4B 5F 43 43 4F  6097 	.ascii "CLK_CCOConfig"
             43 6F 6E 66 69 67
      00010E 00                    6098 	.db	0
      00010F 00 00 04 E2           6099 	.dw	0,1250
      000113 43 4C 4B 5F 49 54 43  6100 	.ascii "CLK_ITConfig"
             6F 6E 66 69 67
      00011F 00                    6101 	.db	0
      000120 00 00 05 3B           6102 	.dw	0,1339
      000124 43 4C 4B 5F 53 59 53  6103 	.ascii "CLK_SYSCLKConfig"
             43 4C 4B 43 6F 6E 66
             69 67
      000134 00                    6104 	.db	0
      000135 00 00 05 86           6105 	.dw	0,1414
      000139 43 4C 4B 5F 53 57 49  6106 	.ascii "CLK_SWIMConfig"
             4D 43 6F 6E 66 69 67
      000147 00                    6107 	.db	0
      000148 00 00 05 D2           6108 	.dw	0,1490
      00014C 43 4C 4B 5F 43 6C 6F  6109 	.ascii "CLK_ClockSecuritySystemEnable"
             63 6B 53 65 63 75 72
             69 74 79 53 79 73 74
             65 6D 45 6E 61 62 6C
             65
      000169 00                    6110 	.db	0
      00016A 00 00 05 FE           6111 	.dw	0,1534
      00016E 43 4C 4B 5F 47 65 74  6112 	.ascii "CLK_GetSYSCLKSource"
             53 59 53 43 4C 4B 53
             6F 75 72 63 65
      000181 00                    6113 	.db	0
      000182 00 00 06 35           6114 	.dw	0,1589
      000186 43 4C 4B 5F 47 65 74  6115 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      000196 00                    6116 	.db	0
      000197 00 00 06 C5           6117 	.dw	0,1733
      00019B 43 4C 4B 5F 41 64 6A  6118 	.ascii "CLK_AdjustHSICalibrationValue"
             75 73 74 48 53 49 43
             61 6C 69 62 72 61 74
             69 6F 6E 56 61 6C 75
             65
      0001B8 00                    6119 	.db	0
      0001B9 00 00 07 15           6120 	.dw	0,1813
      0001BD 43 4C 4B 5F 53 59 53  6121 	.ascii "CLK_SYSCLKEmergencyClear"
             43 4C 4B 45 6D 65 72
             67 65 6E 63 79 43 6C
             65 61 72
      0001D5 00                    6122 	.db	0
      0001D6 00 00 07 3C           6123 	.dw	0,1852
      0001DA 43 4C 4B 5F 47 65 74  6124 	.ascii "CLK_GetFlagStatus"
             46 6C 61 67 53 74 61
             74 75 73
      0001EB 00                    6125 	.db	0
      0001EC 00 00 07 FE           6126 	.dw	0,2046
      0001F0 43 4C 4B 5F 47 65 74  6127 	.ascii "CLK_GetITStatus"
             49 54 53 74 61 74 75
             73
      0001FF 00                    6128 	.db	0
      000200 00 00 08 7D           6129 	.dw	0,2173
      000204 43 4C 4B 5F 43 6C 65  6130 	.ascii "CLK_ClearITPendingBit"
             61 72 49 54 50 65 6E
             64 69 6E 67 42 69 74
      000219 00                    6131 	.db	0
      00021A 00 00 08 D8           6132 	.dw	0,2264
      00021E 48 53 49 44 69 76 46  6133 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      00022A 00                    6134 	.db	0
      00022B 00 00 08 FE           6135 	.dw	0,2302
      00022F 43 4C 4B 50 72 65 73  6136 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      00023C 00                    6137 	.db	0
      00023D 00 00 00 00           6138 	.dw	0,0
      000241                       6139 Ldebug_pubnames_end:
                                   6140 
                                   6141 	.area .debug_frame (NOLOAD)
      000000 00 00                 6142 	.dw	0
      000002 00 10                 6143 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                       6144 Ldebug_CIE0_start:
      000004 FF FF                 6145 	.dw	0xffff
      000006 FF FF                 6146 	.dw	0xffff
      000008 01                    6147 	.db	1
      000009 00                    6148 	.db	0
      00000A 01                    6149 	.uleb128	1
      00000B 7F                    6150 	.sleb128	-1
      00000C 09                    6151 	.db	9
      00000D 0C                    6152 	.db	12
      00000E 08                    6153 	.uleb128	8
      00000F 02                    6154 	.uleb128	2
      000010 89                    6155 	.db	137
      000011 01                    6156 	.uleb128	1
      000012 00                    6157 	.db	0
      000013 00                    6158 	.db	0
      000014                       6159 Ldebug_CIE0_end:
      000014 00 00 00 5C           6160 	.dw	0,92
      000018 00 00r00r00           6161 	.dw	0,(Ldebug_CIE0_start-4)
      00001C 00 00r06r46           6162 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$631)	;initial loc
      000020 00 00 00 2D           6163 	.dw	0,Sstm8s_clk$CLK_ClearITPendingBit$652-Sstm8s_clk$CLK_ClearITPendingBit$631
      000024 01                    6164 	.db	1
      000025 00 00r06r46           6165 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$631)
      000029 0E                    6166 	.db	14
      00002A 02                    6167 	.uleb128	2
      00002B 01                    6168 	.db	1
      00002C 00 00r06r4E           6169 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$633)
      000030 0E                    6170 	.db	14
      000031 02                    6171 	.uleb128	2
      000032 01                    6172 	.db	1
      000033 00 00r06r52           6173 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$634)
      000037 0E                    6174 	.db	14
      000038 03                    6175 	.uleb128	3
      000039 01                    6176 	.db	1
      00003A 00 00r06r56           6177 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$635)
      00003E 0E                    6178 	.db	14
      00003F 02                    6179 	.uleb128	2
      000040 01                    6180 	.db	1
      000041 00 00r06r58           6181 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$636)
      000045 0E                    6182 	.db	14
      000046 02                    6183 	.uleb128	2
      000047 01                    6184 	.db	1
      000048 00 00r06r59           6185 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$637)
      00004C 0E                    6186 	.db	14
      00004D 03                    6187 	.uleb128	3
      00004E 01                    6188 	.db	1
      00004F 00 00r06r5B           6189 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$638)
      000053 0E                    6190 	.db	14
      000054 04                    6191 	.uleb128	4
      000055 01                    6192 	.db	1
      000056 00 00r06r5D           6193 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$639)
      00005A 0E                    6194 	.db	14
      00005B 05                    6195 	.uleb128	5
      00005C 01                    6196 	.db	1
      00005D 00 00r06r5F           6197 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$640)
      000061 0E                    6198 	.db	14
      000062 07                    6199 	.uleb128	7
      000063 01                    6200 	.db	1
      000064 00 00r06r65           6201 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$641)
      000068 0E                    6202 	.db	14
      000069 03                    6203 	.uleb128	3
      00006A 01                    6204 	.db	1
      00006B 00 00r06r66           6205 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$642)
      00006F 0E                    6206 	.db	14
      000070 02                    6207 	.uleb128	2
      000071 00                    6208 	.db	0
      000072 00                    6209 	.db	0
      000073 00                    6210 	.db	0
                                   6211 
                                   6212 	.area .debug_frame (NOLOAD)
      000074 00 00                 6213 	.dw	0
      000076 00 10                 6214 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      000078                       6215 Ldebug_CIE1_start:
      000078 FF FF                 6216 	.dw	0xffff
      00007A FF FF                 6217 	.dw	0xffff
      00007C 01                    6218 	.db	1
      00007D 00                    6219 	.db	0
      00007E 01                    6220 	.uleb128	1
      00007F 7F                    6221 	.sleb128	-1
      000080 09                    6222 	.db	9
      000081 0C                    6223 	.db	12
      000082 08                    6224 	.uleb128	8
      000083 02                    6225 	.uleb128	2
      000084 89                    6226 	.db	137
      000085 01                    6227 	.uleb128	1
      000086 00                    6228 	.db	0
      000087 00                    6229 	.db	0
      000088                       6230 Ldebug_CIE1_end:
      000088 00 00 00 78           6231 	.dw	0,120
      00008C 00 00r00r74           6232 	.dw	0,(Ldebug_CIE1_start-4)
      000090 00 00r06r02           6233 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$593)	;initial loc
      000094 00 00 00 44           6234 	.dw	0,Sstm8s_clk$CLK_GetITStatus$629-Sstm8s_clk$CLK_GetITStatus$593
      000098 01                    6235 	.db	1
      000099 00 00r06r02           6236 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$593)
      00009D 0E                    6237 	.db	14
      00009E 02                    6238 	.uleb128	2
      00009F 01                    6239 	.db	1
      0000A0 00 00r06r03           6240 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$594)
      0000A4 0E                    6241 	.db	14
      0000A5 03                    6242 	.uleb128	3
      0000A6 01                    6243 	.db	1
      0000A7 00 00r06r0C           6244 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$596)
      0000AB 0E                    6245 	.db	14
      0000AC 03                    6246 	.uleb128	3
      0000AD 01                    6247 	.db	1
      0000AE 00 00r06r0D           6248 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$597)
      0000B2 0E                    6249 	.db	14
      0000B3 04                    6250 	.uleb128	4
      0000B4 01                    6251 	.db	1
      0000B5 00 00r06r12           6252 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$598)
      0000B9 0E                    6253 	.db	14
      0000BA 03                    6254 	.uleb128	3
      0000BB 01                    6255 	.db	1
      0000BC 00 00r06r14           6256 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$599)
      0000C0 0E                    6257 	.db	14
      0000C1 03                    6258 	.uleb128	3
      0000C2 01                    6259 	.db	1
      0000C3 00 00r06r18           6260 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$600)
      0000C7 0E                    6261 	.db	14
      0000C8 04                    6262 	.uleb128	4
      0000C9 01                    6263 	.db	1
      0000CA 00 00r06r1A           6264 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$601)
      0000CE 0E                    6265 	.db	14
      0000CF 05                    6266 	.uleb128	5
      0000D0 01                    6267 	.db	1
      0000D1 00 00r06r1C           6268 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$602)
      0000D5 0E                    6269 	.db	14
      0000D6 06                    6270 	.uleb128	6
      0000D7 01                    6271 	.db	1
      0000D8 00 00r06r1E           6272 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$603)
      0000DC 0E                    6273 	.db	14
      0000DD 08                    6274 	.uleb128	8
      0000DE 01                    6275 	.db	1
      0000DF 00 00r06r24           6276 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$604)
      0000E3 0E                    6277 	.db	14
      0000E4 04                    6278 	.uleb128	4
      0000E5 01                    6279 	.db	1
      0000E6 00 00r06r25           6280 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$605)
      0000EA 0E                    6281 	.db	14
      0000EB 03                    6282 	.uleb128	3
      0000EC 01                    6283 	.db	1
      0000ED 00 00r06r2D           6284 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$609)
      0000F1 0E                    6285 	.db	14
      0000F2 03                    6286 	.uleb128	3
      0000F3 01                    6287 	.db	1
      0000F4 00 00r06r3C           6288 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$618)
      0000F8 0E                    6289 	.db	14
      0000F9 03                    6290 	.uleb128	3
      0000FA 01                    6291 	.db	1
      0000FB 00 00r06r45           6292 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$627)
      0000FF 0E                    6293 	.db	14
      000100 02                    6294 	.uleb128	2
      000101 00                    6295 	.db	0
      000102 00                    6296 	.db	0
      000103 00                    6297 	.db	0
                                   6298 
                                   6299 	.area .debug_frame (NOLOAD)
      000104 00 00                 6300 	.dw	0
      000106 00 10                 6301 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      000108                       6302 Ldebug_CIE2_start:
      000108 FF FF                 6303 	.dw	0xffff
      00010A FF FF                 6304 	.dw	0xffff
      00010C 01                    6305 	.db	1
      00010D 00                    6306 	.db	0
      00010E 01                    6307 	.uleb128	1
      00010F 7F                    6308 	.sleb128	-1
      000110 09                    6309 	.db	9
      000111 0C                    6310 	.db	12
      000112 08                    6311 	.uleb128	8
      000113 02                    6312 	.uleb128	2
      000114 89                    6313 	.db	137
      000115 01                    6314 	.uleb128	1
      000116 00                    6315 	.db	0
      000117 00                    6316 	.db	0
      000118                       6317 Ldebug_CIE2_end:
      000118 00 00 00 BC           6318 	.dw	0,188
      00011C 00 00r01r04           6319 	.dw	0,(Ldebug_CIE2_start-4)
      000120 00 00r05r85           6320 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$535)	;initial loc
      000124 00 00 00 7D           6321 	.dw	0,Sstm8s_clk$CLK_GetFlagStatus$591-Sstm8s_clk$CLK_GetFlagStatus$535
      000128 01                    6322 	.db	1
      000129 00 00r05r85           6323 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$535)
      00012D 0E                    6324 	.db	14
      00012E 02                    6325 	.uleb128	2
      00012F 01                    6326 	.db	1
      000130 00 00r05r8C           6327 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$537)
      000134 0E                    6328 	.db	14
      000135 02                    6329 	.uleb128	2
      000136 01                    6330 	.db	1
      000137 00 00r05r91           6331 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$538)
      00013B 0E                    6332 	.db	14
      00013C 02                    6333 	.uleb128	2
      00013D 01                    6334 	.db	1
      00013E 00 00r05r96           6335 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$539)
      000142 0E                    6336 	.db	14
      000143 02                    6337 	.uleb128	2
      000144 01                    6338 	.db	1
      000145 00 00r05r9B           6339 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$540)
      000149 0E                    6340 	.db	14
      00014A 02                    6341 	.uleb128	2
      00014B 01                    6342 	.db	1
      00014C 00 00r05rA0           6343 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$541)
      000150 0E                    6344 	.db	14
      000151 02                    6345 	.uleb128	2
      000152 01                    6346 	.db	1
      000153 00 00r05rA5           6347 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$542)
      000157 0E                    6348 	.db	14
      000158 02                    6349 	.uleb128	2
      000159 01                    6350 	.db	1
      00015A 00 00r05rAA           6351 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$543)
      00015E 0E                    6352 	.db	14
      00015F 02                    6353 	.uleb128	2
      000160 01                    6354 	.db	1
      000161 00 00r05rAF           6355 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$544)
      000165 0E                    6356 	.db	14
      000166 02                    6357 	.uleb128	2
      000167 01                    6358 	.db	1
      000168 00 00r05rB4           6359 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$545)
      00016C 0E                    6360 	.db	14
      00016D 02                    6361 	.uleb128	2
      00016E 01                    6362 	.db	1
      00016F 00 00r05rB5           6363 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$546)
      000173 0E                    6364 	.db	14
      000174 04                    6365 	.uleb128	4
      000175 01                    6366 	.db	1
      000176 00 00r05rB7           6367 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$547)
      00017A 0E                    6368 	.db	14
      00017B 06                    6369 	.uleb128	6
      00017C 01                    6370 	.db	1
      00017D 00 00r05rB9           6371 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$548)
      000181 0E                    6372 	.db	14
      000182 07                    6373 	.uleb128	7
      000183 01                    6374 	.db	1
      000184 00 00r05rBB           6375 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$549)
      000188 0E                    6376 	.db	14
      000189 08                    6377 	.uleb128	8
      00018A 01                    6378 	.db	1
      00018B 00 00r05rBD           6379 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$550)
      00018F 0E                    6380 	.db	14
      000190 09                    6381 	.uleb128	9
      000191 01                    6382 	.db	1
      000192 00 00r05rBF           6383 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$551)
      000196 0E                    6384 	.db	14
      000197 0A                    6385 	.uleb128	10
      000198 01                    6386 	.db	1
      000199 00 00r05rC5           6387 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$552)
      00019D 0E                    6388 	.db	14
      00019E 06                    6389 	.uleb128	6
      00019F 01                    6390 	.db	1
      0001A0 00 00r05rC7           6391 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$553)
      0001A4 0E                    6392 	.db	14
      0001A5 04                    6393 	.uleb128	4
      0001A6 01                    6394 	.db	1
      0001A7 00 00r05rC8           6395 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$554)
      0001AB 0E                    6396 	.db	14
      0001AC 02                    6397 	.uleb128	2
      0001AD 01                    6398 	.db	1
      0001AE 00 00r05rCF           6399 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$557)
      0001B2 0E                    6400 	.db	14
      0001B3 02                    6401 	.uleb128	2
      0001B4 01                    6402 	.db	1
      0001B5 00 00r05rD9           6403 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$562)
      0001B9 0E                    6404 	.db	14
      0001BA 02                    6405 	.uleb128	2
      0001BB 01                    6406 	.db	1
      0001BC 00 00r05rE3           6407 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$567)
      0001C0 0E                    6408 	.db	14
      0001C1 02                    6409 	.uleb128	2
      0001C2 01                    6410 	.db	1
      0001C3 00 00r05rED           6411 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$572)
      0001C7 0E                    6412 	.db	14
      0001C8 02                    6413 	.uleb128	2
      0001C9 01                    6414 	.db	1
      0001CA 00 00r05rF7           6415 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$580)
      0001CE 0E                    6416 	.db	14
      0001CF 04                    6417 	.uleb128	4
      0001D0 01                    6418 	.db	1
      0001D1 00 00r05rFA           6419 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$581)
      0001D5 0E                    6420 	.db	14
      0001D6 02                    6421 	.uleb128	2
      0001D7 00                    6422 	.db	0
                                   6423 
                                   6424 	.area .debug_frame (NOLOAD)
      0001D8 00 00                 6425 	.dw	0
      0001DA 00 10                 6426 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      0001DC                       6427 Ldebug_CIE3_start:
      0001DC FF FF                 6428 	.dw	0xffff
      0001DE FF FF                 6429 	.dw	0xffff
      0001E0 01                    6430 	.db	1
      0001E1 00                    6431 	.db	0
      0001E2 01                    6432 	.uleb128	1
      0001E3 7F                    6433 	.sleb128	-1
      0001E4 09                    6434 	.db	9
      0001E5 0C                    6435 	.db	12
      0001E6 08                    6436 	.uleb128	8
      0001E7 02                    6437 	.uleb128	2
      0001E8 89                    6438 	.db	137
      0001E9 01                    6439 	.uleb128	1
      0001EA 00                    6440 	.db	0
      0001EB 00                    6441 	.db	0
      0001EC                       6442 Ldebug_CIE3_end:
      0001EC 00 00 00 14           6443 	.dw	0,20
      0001F0 00 00r01rD8           6444 	.dw	0,(Ldebug_CIE3_start-4)
      0001F4 00 00r05r80           6445 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$529)	;initial loc
      0001F8 00 00 00 05           6446 	.dw	0,Sstm8s_clk$CLK_SYSCLKEmergencyClear$533-Sstm8s_clk$CLK_SYSCLKEmergencyClear$529
      0001FC 01                    6447 	.db	1
      0001FD 00 00r05r80           6448 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$529)
      000201 0E                    6449 	.db	14
      000202 02                    6450 	.uleb128	2
      000203 00                    6451 	.db	0
                                   6452 
                                   6453 	.area .debug_frame (NOLOAD)
      000204 00 00                 6454 	.dw	0
      000206 00 10                 6455 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      000208                       6456 Ldebug_CIE4_start:
      000208 FF FF                 6457 	.dw	0xffff
      00020A FF FF                 6458 	.dw	0xffff
      00020C 01                    6459 	.db	1
      00020D 00                    6460 	.db	0
      00020E 01                    6461 	.uleb128	1
      00020F 7F                    6462 	.sleb128	-1
      000210 09                    6463 	.db	9
      000211 0C                    6464 	.db	12
      000212 08                    6465 	.uleb128	8
      000213 02                    6466 	.uleb128	2
      000214 89                    6467 	.db	137
      000215 01                    6468 	.uleb128	1
      000216 00                    6469 	.db	0
      000217 00                    6470 	.db	0
      000218                       6471 Ldebug_CIE4_end:
      000218 00 00 00 98           6472 	.dw	0,152
      00021C 00 00r02r04           6473 	.dw	0,(Ldebug_CIE4_start-4)
      000220 00 00r05r41           6474 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$503)	;initial loc
      000224 00 00 00 3F           6475 	.dw	0,Sstm8s_clk$CLK_AdjustHSICalibrationValue$527-Sstm8s_clk$CLK_AdjustHSICalibrationValue$503
      000228 01                    6476 	.db	1
      000229 00 00r05r41           6477 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$503)
      00022D 0E                    6478 	.db	14
      00022E 02                    6479 	.uleb128	2
      00022F 01                    6480 	.db	1
      000230 00 00r05r42           6481 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$504)
      000234 0E                    6482 	.db	14
      000235 03                    6483 	.uleb128	3
      000236 01                    6484 	.db	1
      000237 00 00r05r49           6485 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$506)
      00023B 0E                    6486 	.db	14
      00023C 03                    6487 	.uleb128	3
      00023D 01                    6488 	.db	1
      00023E 00 00r05r4D           6489 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$507)
      000242 0E                    6490 	.db	14
      000243 03                    6491 	.uleb128	3
      000244 01                    6492 	.db	1
      000245 00 00r05r51           6493 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$508)
      000249 0E                    6494 	.db	14
      00024A 03                    6495 	.uleb128	3
      00024B 01                    6496 	.db	1
      00024C 00 00r05r55           6497 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$509)
      000250 0E                    6498 	.db	14
      000251 03                    6499 	.uleb128	3
      000252 01                    6500 	.db	1
      000253 00 00r05r59           6501 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$510)
      000257 0E                    6502 	.db	14
      000258 03                    6503 	.uleb128	3
      000259 01                    6504 	.db	1
      00025A 00 00r05r5D           6505 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$511)
      00025E 0E                    6506 	.db	14
      00025F 03                    6507 	.uleb128	3
      000260 01                    6508 	.db	1
      000261 00 00r05r61           6509 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$512)
      000265 0E                    6510 	.db	14
      000266 03                    6511 	.uleb128	3
      000267 01                    6512 	.db	1
      000268 00 00r05r62           6513 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$513)
      00026C 0E                    6514 	.db	14
      00026D 04                    6515 	.uleb128	4
      00026E 01                    6516 	.db	1
      00026F 00 00r05r64           6517 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$514)
      000273 0E                    6518 	.db	14
      000274 05                    6519 	.uleb128	5
      000275 01                    6520 	.db	1
      000276 00 00r05r66           6521 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$515)
      00027A 0E                    6522 	.db	14
      00027B 06                    6523 	.uleb128	6
      00027C 01                    6524 	.db	1
      00027D 00 00r05r68           6525 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$516)
      000281 0E                    6526 	.db	14
      000282 08                    6527 	.uleb128	8
      000283 01                    6528 	.db	1
      000284 00 00r05r6E           6529 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$517)
      000288 0E                    6530 	.db	14
      000289 04                    6531 	.uleb128	4
      00028A 01                    6532 	.db	1
      00028B 00 00r05r6F           6533 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$518)
      00028F 0E                    6534 	.db	14
      000290 03                    6535 	.uleb128	3
      000291 01                    6536 	.db	1
      000292 00 00r05r73           6537 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$520)
      000296 0E                    6538 	.db	14
      000297 04                    6539 	.uleb128	4
      000298 01                    6540 	.db	1
      000299 00 00r00r00           6541 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$521)
      00029D 0E                    6542 	.db	14
      00029E 03                    6543 	.uleb128	3
      00029F 01                    6544 	.db	1
      0002A0 00 00r05r74           6545 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$522)
      0002A4 0E                    6546 	.db	14
      0002A5 04                    6547 	.uleb128	4
      0002A6 01                    6548 	.db	1
      0002A7 00 00r05r79           6549 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$523)
      0002AB 0E                    6550 	.db	14
      0002AC 03                    6551 	.uleb128	3
      0002AD 01                    6552 	.db	1
      0002AE 00 00r05r7F           6553 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$525)
      0002B2 0E                    6554 	.db	14
      0002B3 02                    6555 	.uleb128	2
                                   6556 
                                   6557 	.area .debug_frame (NOLOAD)
      0002B4 00 00                 6558 	.dw	0
      0002B6 00 10                 6559 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      0002B8                       6560 Ldebug_CIE5_start:
      0002B8 FF FF                 6561 	.dw	0xffff
      0002BA FF FF                 6562 	.dw	0xffff
      0002BC 01                    6563 	.db	1
      0002BD 00                    6564 	.db	0
      0002BE 01                    6565 	.uleb128	1
      0002BF 7F                    6566 	.sleb128	-1
      0002C0 09                    6567 	.db	9
      0002C1 0C                    6568 	.db	12
      0002C2 08                    6569 	.uleb128	8
      0002C3 02                    6570 	.uleb128	2
      0002C4 89                    6571 	.db	137
      0002C5 01                    6572 	.uleb128	1
      0002C6 00                    6573 	.db	0
      0002C7 00                    6574 	.db	0
      0002C8                       6575 Ldebug_CIE5_end:
      0002C8 00 00 00 68           6576 	.dw	0,104
      0002CC 00 00r02rB4           6577 	.dw	0,(Ldebug_CIE5_start-4)
      0002D0 00 00r04rFA           6578 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$470)	;initial loc
      0002D4 00 00 00 47           6579 	.dw	0,Sstm8s_clk$CLK_GetClockFreq$501-Sstm8s_clk$CLK_GetClockFreq$470
      0002D8 01                    6580 	.db	1
      0002D9 00 00r04rFA           6581 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$470)
      0002DD 0E                    6582 	.db	14
      0002DE 02                    6583 	.uleb128	2
      0002DF 01                    6584 	.db	1
      0002E0 00 00r04rFC           6585 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$471)
      0002E4 0E                    6586 	.db	14
      0002E5 06                    6587 	.uleb128	6
      0002E6 01                    6588 	.db	1
      0002E7 00 00r05r05           6589 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$474)
      0002EB 0E                    6590 	.db	14
      0002EC 06                    6591 	.uleb128	6
      0002ED 01                    6592 	.db	1
      0002EE 00 00r05r16           6593 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$481)
      0002F2 0E                    6594 	.db	14
      0002F3 07                    6595 	.uleb128	7
      0002F4 01                    6596 	.db	1
      0002F5 00 00r05r17           6597 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$482)
      0002F9 0E                    6598 	.db	14
      0002FA 09                    6599 	.uleb128	9
      0002FB 01                    6600 	.db	1
      0002FC 00 00r05r19           6601 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$483)
      000300 0E                    6602 	.db	14
      000301 0A                    6603 	.uleb128	10
      000302 01                    6604 	.db	1
      000303 00 00r05r1B           6605 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$484)
      000307 0E                    6606 	.db	14
      000308 0B                    6607 	.uleb128	11
      000309 01                    6608 	.db	1
      00030A 00 00r05r1D           6609 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$485)
      00030E 0E                    6610 	.db	14
      00030F 0C                    6611 	.uleb128	12
      000310 01                    6612 	.db	1
      000311 00 00r05r1F           6613 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$486)
      000315 0E                    6614 	.db	14
      000316 0D                    6615 	.uleb128	13
      000317 01                    6616 	.db	1
      000318 00 00r05r21           6617 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$487)
      00031C 0E                    6618 	.db	14
      00031D 0E                    6619 	.uleb128	14
      00031E 01                    6620 	.db	1
      00031F 00 00r05r26           6621 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$488)
      000323 0E                    6622 	.db	14
      000324 06                    6623 	.uleb128	6
      000325 01                    6624 	.db	1
      000326 00 00r05r2E           6625 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$490)
      00032A 0E                    6626 	.db	14
      00032B 06                    6627 	.uleb128	6
      00032C 01                    6628 	.db	1
      00032D 00 00r05r40           6629 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$499)
      000331 0E                    6630 	.db	14
      000332 02                    6631 	.uleb128	2
      000333 00                    6632 	.db	0
                                   6633 
                                   6634 	.area .debug_frame (NOLOAD)
      000334 00 00                 6635 	.dw	0
      000336 00 10                 6636 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      000338                       6637 Ldebug_CIE6_start:
      000338 FF FF                 6638 	.dw	0xffff
      00033A FF FF                 6639 	.dw	0xffff
      00033C 01                    6640 	.db	1
      00033D 00                    6641 	.db	0
      00033E 01                    6642 	.uleb128	1
      00033F 7F                    6643 	.sleb128	-1
      000340 09                    6644 	.db	9
      000341 0C                    6645 	.db	12
      000342 08                    6646 	.uleb128	8
      000343 02                    6647 	.uleb128	2
      000344 89                    6648 	.db	137
      000345 01                    6649 	.uleb128	1
      000346 00                    6650 	.db	0
      000347 00                    6651 	.db	0
      000348                       6652 Ldebug_CIE6_end:
      000348 00 00 00 14           6653 	.dw	0,20
      00034C 00 00r03r34           6654 	.dw	0,(Ldebug_CIE6_start-4)
      000350 00 00r04rF6           6655 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$464)	;initial loc
      000354 00 00 00 04           6656 	.dw	0,Sstm8s_clk$CLK_GetSYSCLKSource$468-Sstm8s_clk$CLK_GetSYSCLKSource$464
      000358 01                    6657 	.db	1
      000359 00 00r04rF6           6658 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$464)
      00035D 0E                    6659 	.db	14
      00035E 02                    6660 	.uleb128	2
      00035F 00                    6661 	.db	0
                                   6662 
                                   6663 	.area .debug_frame (NOLOAD)
      000360 00 00                 6664 	.dw	0
      000362 00 10                 6665 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      000364                       6666 Ldebug_CIE7_start:
      000364 FF FF                 6667 	.dw	0xffff
      000366 FF FF                 6668 	.dw	0xffff
      000368 01                    6669 	.db	1
      000369 00                    6670 	.db	0
      00036A 01                    6671 	.uleb128	1
      00036B 7F                    6672 	.sleb128	-1
      00036C 09                    6673 	.db	9
      00036D 0C                    6674 	.db	12
      00036E 08                    6675 	.uleb128	8
      00036F 02                    6676 	.uleb128	2
      000370 89                    6677 	.db	137
      000371 01                    6678 	.uleb128	1
      000372 00                    6679 	.db	0
      000373 00                    6680 	.db	0
      000374                       6681 Ldebug_CIE7_end:
      000374 00 00 00 14           6682 	.dw	0,20
      000378 00 00r03r60           6683 	.dw	0,(Ldebug_CIE7_start-4)
      00037C 00 00r04rF1           6684 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$458)	;initial loc
      000380 00 00 00 05           6685 	.dw	0,Sstm8s_clk$CLK_ClockSecuritySystemEnable$462-Sstm8s_clk$CLK_ClockSecuritySystemEnable$458
      000384 01                    6686 	.db	1
      000385 00 00r04rF1           6687 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$458)
      000389 0E                    6688 	.db	14
      00038A 02                    6689 	.uleb128	2
      00038B 00                    6690 	.db	0
                                   6691 
                                   6692 	.area .debug_frame (NOLOAD)
      00038C 00 00                 6693 	.dw	0
      00038E 00 10                 6694 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      000390                       6695 Ldebug_CIE8_start:
      000390 FF FF                 6696 	.dw	0xffff
      000392 FF FF                 6697 	.dw	0xffff
      000394 01                    6698 	.db	1
      000395 00                    6699 	.db	0
      000396 01                    6700 	.uleb128	1
      000397 7F                    6701 	.sleb128	-1
      000398 09                    6702 	.db	9
      000399 0C                    6703 	.db	12
      00039A 08                    6704 	.uleb128	8
      00039B 02                    6705 	.uleb128	2
      00039C 89                    6706 	.db	137
      00039D 01                    6707 	.uleb128	1
      00039E 00                    6708 	.db	0
      00039F 00                    6709 	.db	0
      0003A0                       6710 Ldebug_CIE8_end:
      0003A0 00 00 00 40           6711 	.dw	0,64
      0003A4 00 00r03r8C           6712 	.dw	0,(Ldebug_CIE8_start-4)
      0003A8 00 00r04rC7           6713 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$438)	;initial loc
      0003AC 00 00 00 2A           6714 	.dw	0,Sstm8s_clk$CLK_SWIMConfig$456-Sstm8s_clk$CLK_SWIMConfig$438
      0003B0 01                    6715 	.db	1
      0003B1 00 00r04rC7           6716 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$438)
      0003B5 0E                    6717 	.db	14
      0003B6 02                    6718 	.uleb128	2
      0003B7 01                    6719 	.db	1
      0003B8 00 00r04rC8           6720 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$439)
      0003BC 0E                    6721 	.db	14
      0003BD 03                    6722 	.uleb128	3
      0003BE 01                    6723 	.db	1
      0003BF 00 00r04rD2           6724 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$441)
      0003C3 0E                    6725 	.db	14
      0003C4 04                    6726 	.uleb128	4
      0003C5 01                    6727 	.db	1
      0003C6 00 00r04rD4           6728 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$442)
      0003CA 0E                    6729 	.db	14
      0003CB 05                    6730 	.uleb128	5
      0003CC 01                    6731 	.db	1
      0003CD 00 00r04rD6           6732 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$443)
      0003D1 0E                    6733 	.db	14
      0003D2 07                    6734 	.uleb128	7
      0003D3 01                    6735 	.db	1
      0003D4 00 00r04rDC           6736 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$444)
      0003D8 0E                    6737 	.db	14
      0003D9 03                    6738 	.uleb128	3
      0003DA 01                    6739 	.db	1
      0003DB 00 00r04rF0           6740 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$454)
      0003DF 0E                    6741 	.db	14
      0003E0 02                    6742 	.uleb128	2
      0003E1 00                    6743 	.db	0
      0003E2 00                    6744 	.db	0
      0003E3 00                    6745 	.db	0
                                   6746 
                                   6747 	.area .debug_frame (NOLOAD)
      0003E4 00 00                 6748 	.dw	0
      0003E6 00 10                 6749 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      0003E8                       6750 Ldebug_CIE9_start:
      0003E8 FF FF                 6751 	.dw	0xffff
      0003EA FF FF                 6752 	.dw	0xffff
      0003EC 01                    6753 	.db	1
      0003ED 00                    6754 	.db	0
      0003EE 01                    6755 	.uleb128	1
      0003EF 7F                    6756 	.sleb128	-1
      0003F0 09                    6757 	.db	9
      0003F1 0C                    6758 	.db	12
      0003F2 08                    6759 	.uleb128	8
      0003F3 02                    6760 	.uleb128	2
      0003F4 89                    6761 	.db	137
      0003F5 01                    6762 	.uleb128	1
      0003F6 00                    6763 	.db	0
      0003F7 00                    6764 	.db	0
      0003F8                       6765 Ldebug_CIE9_end:
      0003F8 00 00 00 A8           6766 	.dw	0,168
      0003FC 00 00r03rE4           6767 	.dw	0,(Ldebug_CIE9_start-4)
      000400 00 00r04r4A           6768 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$401)	;initial loc
      000404 00 00 00 7D           6769 	.dw	0,Sstm8s_clk$CLK_SYSCLKConfig$436-Sstm8s_clk$CLK_SYSCLKConfig$401
      000408 01                    6770 	.db	1
      000409 00 00r04r4A           6771 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$401)
      00040D 0E                    6772 	.db	14
      00040E 02                    6773 	.uleb128	2
      00040F 01                    6774 	.db	1
      000410 00 00r04r4B           6775 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$402)
      000414 0E                    6776 	.db	14
      000415 03                    6777 	.uleb128	3
      000416 01                    6778 	.db	1
      000417 00 00r04r54           6779 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$404)
      00041B 0E                    6780 	.db	14
      00041C 03                    6781 	.uleb128	3
      00041D 01                    6782 	.db	1
      00041E 00 00r04r59           6783 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$405)
      000422 0E                    6784 	.db	14
      000423 03                    6785 	.uleb128	3
      000424 01                    6786 	.db	1
      000425 00 00r04r5E           6787 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$406)
      000429 0E                    6788 	.db	14
      00042A 03                    6789 	.uleb128	3
      00042B 01                    6790 	.db	1
      00042C 00 00r04r63           6791 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$407)
      000430 0E                    6792 	.db	14
      000431 03                    6793 	.uleb128	3
      000432 01                    6794 	.db	1
      000433 00 00r04r68           6795 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$408)
      000437 0E                    6796 	.db	14
      000438 03                    6797 	.uleb128	3
      000439 01                    6798 	.db	1
      00043A 00 00r04r6D           6799 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$409)
      00043E 0E                    6800 	.db	14
      00043F 03                    6801 	.uleb128	3
      000440 01                    6802 	.db	1
      000441 00 00r04r72           6803 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$410)
      000445 0E                    6804 	.db	14
      000446 03                    6805 	.uleb128	3
      000447 01                    6806 	.db	1
      000448 00 00r04r77           6807 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$411)
      00044C 0E                    6808 	.db	14
      00044D 03                    6809 	.uleb128	3
      00044E 01                    6810 	.db	1
      00044F 00 00r04r7C           6811 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$412)
      000453 0E                    6812 	.db	14
      000454 03                    6813 	.uleb128	3
      000455 01                    6814 	.db	1
      000456 00 00r04r81           6815 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$413)
      00045A 0E                    6816 	.db	14
      00045B 03                    6817 	.uleb128	3
      00045C 01                    6818 	.db	1
      00045D 00 00r04r86           6819 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$414)
      000461 0E                    6820 	.db	14
      000462 03                    6821 	.uleb128	3
      000463 01                    6822 	.db	1
      000464 00 00r04r87           6823 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$415)
      000468 0E                    6824 	.db	14
      000469 05                    6825 	.uleb128	5
      00046A 01                    6826 	.db	1
      00046B 00 00r04r89           6827 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$416)
      00046F 0E                    6828 	.db	14
      000470 06                    6829 	.uleb128	6
      000471 01                    6830 	.db	1
      000472 00 00r04r8B           6831 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$417)
      000476 0E                    6832 	.db	14
      000477 07                    6833 	.uleb128	7
      000478 01                    6834 	.db	1
      000479 00 00r04r8D           6835 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$418)
      00047D 0E                    6836 	.db	14
      00047E 08                    6837 	.uleb128	8
      00047F 01                    6838 	.db	1
      000480 00 00r04r8F           6839 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$419)
      000484 0E                    6840 	.db	14
      000485 09                    6841 	.uleb128	9
      000486 01                    6842 	.db	1
      000487 00 00r04r95           6843 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$420)
      00048B 0E                    6844 	.db	14
      00048C 05                    6845 	.uleb128	5
      00048D 01                    6846 	.db	1
      00048E 00 00r04r97           6847 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$421)
      000492 0E                    6848 	.db	14
      000493 04                    6849 	.uleb128	4
      000494 01                    6850 	.db	1
      000495 00 00r04r99           6851 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$422)
      000499 0E                    6852 	.db	14
      00049A 03                    6853 	.uleb128	3
      00049B 01                    6854 	.db	1
      00049C 00 00r04rC6           6855 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$434)
      0004A0 0E                    6856 	.db	14
      0004A1 02                    6857 	.uleb128	2
      0004A2 00                    6858 	.db	0
      0004A3 00                    6859 	.db	0
                                   6860 
                                   6861 	.area .debug_frame (NOLOAD)
      0004A4 00 00                 6862 	.dw	0
      0004A6 00 10                 6863 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      0004A8                       6864 Ldebug_CIE10_start:
      0004A8 FF FF                 6865 	.dw	0xffff
      0004AA FF FF                 6866 	.dw	0xffff
      0004AC 01                    6867 	.db	1
      0004AD 00                    6868 	.db	0
      0004AE 01                    6869 	.uleb128	1
      0004AF 7F                    6870 	.sleb128	-1
      0004B0 09                    6871 	.db	9
      0004B1 0C                    6872 	.db	12
      0004B2 08                    6873 	.uleb128	8
      0004B3 02                    6874 	.uleb128	2
      0004B4 89                    6875 	.db	137
      0004B5 01                    6876 	.uleb128	1
      0004B6 00                    6877 	.db	0
      0004B7 00                    6878 	.db	0
      0004B8                       6879 Ldebug_CIE10_end:
      0004B8 00 00 00 90           6880 	.dw	0,144
      0004BC 00 00r04rA4           6881 	.dw	0,(Ldebug_CIE10_start-4)
      0004C0 00 00r03rC8           6882 	.dw	0,(Sstm8s_clk$CLK_ITConfig$358)	;initial loc
      0004C4 00 00 00 82           6883 	.dw	0,Sstm8s_clk$CLK_ITConfig$399-Sstm8s_clk$CLK_ITConfig$358
      0004C8 01                    6884 	.db	1
      0004C9 00 00r03rC8           6885 	.dw	0,(Sstm8s_clk$CLK_ITConfig$358)
      0004CD 0E                    6886 	.db	14
      0004CE 02                    6887 	.uleb128	2
      0004CF 01                    6888 	.db	1
      0004D0 00 00r03rD1           6889 	.dw	0,(Sstm8s_clk$CLK_ITConfig$360)
      0004D4 0E                    6890 	.db	14
      0004D5 03                    6891 	.uleb128	3
      0004D6 01                    6892 	.db	1
      0004D7 00 00r03rD3           6893 	.dw	0,(Sstm8s_clk$CLK_ITConfig$361)
      0004DB 0E                    6894 	.db	14
      0004DC 04                    6895 	.uleb128	4
      0004DD 01                    6896 	.db	1
      0004DE 00 00r03rD5           6897 	.dw	0,(Sstm8s_clk$CLK_ITConfig$362)
      0004E2 0E                    6898 	.db	14
      0004E3 05                    6899 	.uleb128	5
      0004E4 01                    6900 	.db	1
      0004E5 00 00r03rD7           6901 	.dw	0,(Sstm8s_clk$CLK_ITConfig$363)
      0004E9 0E                    6902 	.db	14
      0004EA 07                    6903 	.uleb128	7
      0004EB 01                    6904 	.db	1
      0004EC 00 00r03rDD           6905 	.dw	0,(Sstm8s_clk$CLK_ITConfig$364)
      0004F0 0E                    6906 	.db	14
      0004F1 03                    6907 	.uleb128	3
      0004F2 01                    6908 	.db	1
      0004F3 00 00r03rDE           6909 	.dw	0,(Sstm8s_clk$CLK_ITConfig$365)
      0004F7 0E                    6910 	.db	14
      0004F8 02                    6911 	.uleb128	2
      0004F9 01                    6912 	.db	1
      0004FA 00 00r03rEB           6913 	.dw	0,(Sstm8s_clk$CLK_ITConfig$367)
      0004FE 0E                    6914 	.db	14
      0004FF 02                    6915 	.uleb128	2
      000500 01                    6916 	.db	1
      000501 00 00r03rF5           6917 	.dw	0,(Sstm8s_clk$CLK_ITConfig$368)
      000505 0E                    6918 	.db	14
      000506 02                    6919 	.uleb128	2
      000507 01                    6920 	.db	1
      000508 00 00r03rFE           6921 	.dw	0,(Sstm8s_clk$CLK_ITConfig$369)
      00050C 0E                    6922 	.db	14
      00050D 04                    6923 	.uleb128	4
      00050E 01                    6924 	.db	1
      00050F 00 00r04r00           6925 	.dw	0,(Sstm8s_clk$CLK_ITConfig$370)
      000513 0E                    6926 	.db	14
      000514 05                    6927 	.uleb128	5
      000515 01                    6928 	.db	1
      000516 00 00r04r02           6929 	.dw	0,(Sstm8s_clk$CLK_ITConfig$371)
      00051A 0E                    6930 	.db	14
      00051B 06                    6931 	.uleb128	6
      00051C 01                    6932 	.db	1
      00051D 00 00r04r04           6933 	.dw	0,(Sstm8s_clk$CLK_ITConfig$372)
      000521 0E                    6934 	.db	14
      000522 07                    6935 	.uleb128	7
      000523 01                    6936 	.db	1
      000524 00 00r04r06           6937 	.dw	0,(Sstm8s_clk$CLK_ITConfig$373)
      000528 0E                    6938 	.db	14
      000529 08                    6939 	.uleb128	8
      00052A 01                    6940 	.db	1
      00052B 00 00r04r0C           6941 	.dw	0,(Sstm8s_clk$CLK_ITConfig$374)
      00052F 0E                    6942 	.db	14
      000530 04                    6943 	.uleb128	4
      000531 01                    6944 	.db	1
      000532 00 00r04r0D           6945 	.dw	0,(Sstm8s_clk$CLK_ITConfig$375)
      000536 0E                    6946 	.db	14
      000537 02                    6947 	.uleb128	2
      000538 01                    6948 	.db	1
      000539 00 00r04r48           6949 	.dw	0,(Sstm8s_clk$CLK_ITConfig$397)
      00053D 0E                    6950 	.db	14
      00053E 00                    6951 	.uleb128	0
      00053F 01                    6952 	.db	1
      000540 00 00r04r49           6953 	.dw	0,(Sstm8s_clk$CLK_ITConfig$398)
      000544 0E                    6954 	.db	14
      000545 FF FF FF FF 0F        6955 	.uleb128	-1
      00054A 00                    6956 	.db	0
      00054B 00                    6957 	.db	0
                                   6958 
                                   6959 	.area .debug_frame (NOLOAD)
      00054C 00 00                 6960 	.dw	0
      00054E 00 10                 6961 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      000550                       6962 Ldebug_CIE11_start:
      000550 FF FF                 6963 	.dw	0xffff
      000552 FF FF                 6964 	.dw	0xffff
      000554 01                    6965 	.db	1
      000555 00                    6966 	.db	0
      000556 01                    6967 	.uleb128	1
      000557 7F                    6968 	.sleb128	-1
      000558 09                    6969 	.db	9
      000559 0C                    6970 	.db	12
      00055A 08                    6971 	.uleb128	8
      00055B 02                    6972 	.uleb128	2
      00055C 89                    6973 	.db	137
      00055D 01                    6974 	.uleb128	1
      00055E 00                    6975 	.db	0
      00055F 00                    6976 	.db	0
      000560                       6977 Ldebug_CIE11_end:
      000560 00 00 00 D8           6978 	.dw	0,216
      000564 00 00r05r4C           6979 	.dw	0,(Ldebug_CIE11_start-4)
      000568 00 00r03r61           6980 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$321)	;initial loc
      00056C 00 00 00 67           6981 	.dw	0,Sstm8s_clk$CLK_CCOConfig$356-Sstm8s_clk$CLK_CCOConfig$321
      000570 01                    6982 	.db	1
      000571 00 00r03r61           6983 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$321)
      000575 0E                    6984 	.db	14
      000576 02                    6985 	.uleb128	2
      000577 01                    6986 	.db	1
      000578 00 00r03r62           6987 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$322)
      00057C 0E                    6988 	.db	14
      00057D 03                    6989 	.uleb128	3
      00057E 01                    6990 	.db	1
      00057F 00 00r03r69           6991 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$324)
      000583 0E                    6992 	.db	14
      000584 03                    6993 	.uleb128	3
      000585 01                    6994 	.db	1
      000586 00 00r03r6D           6995 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$325)
      00058A 0E                    6996 	.db	14
      00058B 03                    6997 	.uleb128	3
      00058C 01                    6998 	.db	1
      00058D 00 00r03r71           6999 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$326)
      000591 0E                    7000 	.db	14
      000592 03                    7001 	.uleb128	3
      000593 01                    7002 	.db	1
      000594 00 00r03r75           7003 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$327)
      000598 0E                    7004 	.db	14
      000599 03                    7005 	.uleb128	3
      00059A 01                    7006 	.db	1
      00059B 00 00r03r79           7007 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$328)
      00059F 0E                    7008 	.db	14
      0005A0 03                    7009 	.uleb128	3
      0005A1 01                    7010 	.db	1
      0005A2 00 00r03r7D           7011 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$329)
      0005A6 0E                    7012 	.db	14
      0005A7 03                    7013 	.uleb128	3
      0005A8 01                    7014 	.db	1
      0005A9 00 00r03r81           7015 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$330)
      0005AD 0E                    7016 	.db	14
      0005AE 03                    7017 	.uleb128	3
      0005AF 01                    7018 	.db	1
      0005B0 00 00r03r85           7019 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$331)
      0005B4 0E                    7020 	.db	14
      0005B5 03                    7021 	.uleb128	3
      0005B6 01                    7022 	.db	1
      0005B7 00 00r03r89           7023 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$332)
      0005BB 0E                    7024 	.db	14
      0005BC 03                    7025 	.uleb128	3
      0005BD 01                    7026 	.db	1
      0005BE 00 00r03r8D           7027 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$333)
      0005C2 0E                    7028 	.db	14
      0005C3 03                    7029 	.uleb128	3
      0005C4 01                    7030 	.db	1
      0005C5 00 00r03r91           7031 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$334)
      0005C9 0E                    7032 	.db	14
      0005CA 03                    7033 	.uleb128	3
      0005CB 01                    7034 	.db	1
      0005CC 00 00r03r95           7035 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$335)
      0005D0 0E                    7036 	.db	14
      0005D1 03                    7037 	.uleb128	3
      0005D2 01                    7038 	.db	1
      0005D3 00 00r03r96           7039 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$336)
      0005D7 0E                    7040 	.db	14
      0005D8 04                    7041 	.uleb128	4
      0005D9 01                    7042 	.db	1
      0005DA 00 00r03r98           7043 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$337)
      0005DE 0E                    7044 	.db	14
      0005DF 05                    7045 	.uleb128	5
      0005E0 01                    7046 	.db	1
      0005E1 00 00r03r9A           7047 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$338)
      0005E5 0E                    7048 	.db	14
      0005E6 06                    7049 	.uleb128	6
      0005E7 01                    7050 	.db	1
      0005E8 00 00r03r9C           7051 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$339)
      0005EC 0E                    7052 	.db	14
      0005ED 08                    7053 	.uleb128	8
      0005EE 01                    7054 	.db	1
      0005EF 00 00r03rA2           7055 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$340)
      0005F3 0E                    7056 	.db	14
      0005F4 04                    7057 	.uleb128	4
      0005F5 01                    7058 	.db	1
      0005F6 00 00r03rA3           7059 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$341)
      0005FA 0E                    7060 	.db	14
      0005FB 03                    7061 	.uleb128	3
      0005FC 01                    7062 	.db	1
      0005FD 00 00r03rA7           7063 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$343)
      000601 0E                    7064 	.db	14
      000602 04                    7065 	.uleb128	4
      000603 01                    7066 	.db	1
      000604 00 00r00r00           7067 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$344)
      000608 0E                    7068 	.db	14
      000609 03                    7069 	.uleb128	3
      00060A 01                    7070 	.db	1
      00060B 00 00r03rA8           7071 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$345)
      00060F 0E                    7072 	.db	14
      000610 04                    7073 	.uleb128	4
      000611 01                    7074 	.db	1
      000612 00 00r03rAD           7075 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$346)
      000616 0E                    7076 	.db	14
      000617 03                    7077 	.uleb128	3
      000618 01                    7078 	.db	1
      000619 00 00r03rB1           7079 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$347)
      00061D 0E                    7080 	.db	14
      00061E 04                    7081 	.uleb128	4
      00061F 01                    7082 	.db	1
      000620 00 00r03rB5           7083 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$348)
      000624 0E                    7084 	.db	14
      000625 03                    7085 	.uleb128	3
      000626 01                    7086 	.db	1
      000627 00 00r03rB9           7087 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$350)
      00062B 0E                    7088 	.db	14
      00062C 04                    7089 	.uleb128	4
      00062D 01                    7090 	.db	1
      00062E 00 00r03rBD           7091 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$351)
      000632 0E                    7092 	.db	14
      000633 03                    7093 	.uleb128	3
      000634 01                    7094 	.db	1
      000635 00 00r03rC7           7095 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$354)
      000639 0E                    7096 	.db	14
      00063A 02                    7097 	.uleb128	2
      00063B 00                    7098 	.db	0
                                   7099 
                                   7100 	.area .debug_frame (NOLOAD)
      00063C 00 00                 7101 	.dw	0
      00063E 00 10                 7102 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      000640                       7103 Ldebug_CIE12_start:
      000640 FF FF                 7104 	.dw	0xffff
      000642 FF FF                 7105 	.dw	0xffff
      000644 01                    7106 	.db	1
      000645 00                    7107 	.db	0
      000646 01                    7108 	.uleb128	1
      000647 7F                    7109 	.sleb128	-1
      000648 09                    7110 	.db	9
      000649 0C                    7111 	.db	12
      00064A 08                    7112 	.uleb128	8
      00064B 02                    7113 	.uleb128	2
      00064C 89                    7114 	.db	137
      00064D 01                    7115 	.uleb128	1
      00064E 00                    7116 	.db	0
      00064F 00                    7117 	.db	0
      000650                       7118 Ldebug_CIE12_end:
      000650 00 00 00 54           7119 	.dw	0,84
      000654 00 00r06r3C           7120 	.dw	0,(Ldebug_CIE12_start-4)
      000658 00 00r03r2C           7121 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$304)	;initial loc
      00065C 00 00 00 35           7122 	.dw	0,Sstm8s_clk$CLK_HSIPrescalerConfig$319-Sstm8s_clk$CLK_HSIPrescalerConfig$304
      000660 01                    7123 	.db	1
      000661 00 00r03r2C           7124 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$304)
      000665 0E                    7125 	.db	14
      000666 02                    7126 	.uleb128	2
      000667 01                    7127 	.db	1
      000668 00 00r03r2D           7128 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$305)
      00066C 0E                    7129 	.db	14
      00066D 03                    7130 	.uleb128	3
      00066E 01                    7131 	.db	1
      00066F 00 00r03r37           7132 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$307)
      000673 0E                    7133 	.db	14
      000674 03                    7134 	.uleb128	3
      000675 01                    7135 	.db	1
      000676 00 00r03r3D           7136 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$308)
      00067A 0E                    7137 	.db	14
      00067B 03                    7138 	.uleb128	3
      00067C 01                    7139 	.db	1
      00067D 00 00r03r43           7140 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$309)
      000681 0E                    7141 	.db	14
      000682 03                    7142 	.uleb128	3
      000683 01                    7143 	.db	1
      000684 00 00r03r45           7144 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$310)
      000688 0E                    7145 	.db	14
      000689 04                    7146 	.uleb128	4
      00068A 01                    7147 	.db	1
      00068B 00 00r03r47           7148 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$311)
      00068F 0E                    7149 	.db	14
      000690 05                    7150 	.uleb128	5
      000691 01                    7151 	.db	1
      000692 00 00r03r49           7152 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$312)
      000696 0E                    7153 	.db	14
      000697 07                    7154 	.uleb128	7
      000698 01                    7155 	.db	1
      000699 00 00r03r4F           7156 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$313)
      00069D 0E                    7157 	.db	14
      00069E 03                    7158 	.uleb128	3
      00069F 01                    7159 	.db	1
      0006A0 00 00r03r60           7160 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$317)
      0006A4 0E                    7161 	.db	14
      0006A5 02                    7162 	.uleb128	2
      0006A6 00                    7163 	.db	0
      0006A7 00                    7164 	.db	0
                                   7165 
                                   7166 	.area .debug_frame (NOLOAD)
      0006A8 00 00                 7167 	.dw	0
      0006AA 00 10                 7168 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      0006AC                       7169 Ldebug_CIE13_start:
      0006AC FF FF                 7170 	.dw	0xffff
      0006AE FF FF                 7171 	.dw	0xffff
      0006B0 01                    7172 	.db	1
      0006B1 00                    7173 	.db	0
      0006B2 01                    7174 	.uleb128	1
      0006B3 7F                    7175 	.sleb128	-1
      0006B4 09                    7176 	.db	9
      0006B5 0C                    7177 	.db	12
      0006B6 08                    7178 	.uleb128	8
      0006B7 02                    7179 	.uleb128	2
      0006B8 89                    7180 	.db	137
      0006B9 01                    7181 	.uleb128	1
      0006BA 00                    7182 	.db	0
      0006BB 00                    7183 	.db	0
      0006BC                       7184 Ldebug_CIE13_end:
      0006BC 00 00 00 C0           7185 	.dw	0,192
      0006C0 00 00r06rA8           7186 	.dw	0,(Ldebug_CIE13_start-4)
      0006C4 00 00r02r26           7187 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)	;initial loc
      0006C8 00 00 01 06           7188 	.dw	0,Sstm8s_clk$CLK_ClockSwitchConfig$302-Sstm8s_clk$CLK_ClockSwitchConfig$209
      0006CC 01                    7189 	.db	1
      0006CD 00 00r02r26           7190 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)
      0006D1 0E                    7191 	.db	14
      0006D2 02                    7192 	.uleb128	2
      0006D3 01                    7193 	.db	1
      0006D4 00 00r02r27           7194 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$210)
      0006D8 0E                    7195 	.db	14
      0006D9 03                    7196 	.uleb128	3
      0006DA 01                    7197 	.db	1
      0006DB 00 00r02r2F           7198 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$212)
      0006DF 0E                    7199 	.db	14
      0006E0 03                    7200 	.uleb128	3
      0006E1 01                    7201 	.db	1
      0006E2 00 00r02r35           7202 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$213)
      0006E6 0E                    7203 	.db	14
      0006E7 03                    7204 	.uleb128	3
      0006E8 01                    7205 	.db	1
      0006E9 00 00r02r3B           7206 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$214)
      0006ED 0E                    7207 	.db	14
      0006EE 03                    7208 	.uleb128	3
      0006EF 01                    7209 	.db	1
      0006F0 00 00r02r3D           7210 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      0006F4 0E                    7211 	.db	14
      0006F5 04                    7212 	.uleb128	4
      0006F6 01                    7213 	.db	1
      0006F7 00 00r02r3F           7214 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$216)
      0006FB 0E                    7215 	.db	14
      0006FC 05                    7216 	.uleb128	5
      0006FD 01                    7217 	.db	1
      0006FE 00 00r02r41           7218 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$217)
      000702 0E                    7219 	.db	14
      000703 07                    7220 	.uleb128	7
      000704 01                    7221 	.db	1
      000705 00 00r02r47           7222 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$218)
      000709 0E                    7223 	.db	14
      00070A 03                    7224 	.uleb128	3
      00070B 01                    7225 	.db	1
      00070C 00 00r02r51           7226 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$220)
      000710 0E                    7227 	.db	14
      000711 04                    7228 	.uleb128	4
      000712 01                    7229 	.db	1
      000713 00 00r02r53           7230 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$221)
      000717 0E                    7231 	.db	14
      000718 05                    7232 	.uleb128	5
      000719 01                    7233 	.db	1
      00071A 00 00r02r55           7234 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$222)
      00071E 0E                    7235 	.db	14
      00071F 07                    7236 	.uleb128	7
      000720 01                    7237 	.db	1
      000721 00 00r02r5B           7238 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$223)
      000725 0E                    7239 	.db	14
      000726 03                    7240 	.uleb128	3
      000727 01                    7241 	.db	1
      000728 00 00r02r65           7242 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$225)
      00072C 0E                    7243 	.db	14
      00072D 04                    7244 	.uleb128	4
      00072E 01                    7245 	.db	1
      00072F 00 00r02r67           7246 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$226)
      000733 0E                    7247 	.db	14
      000734 05                    7248 	.uleb128	5
      000735 01                    7249 	.db	1
      000736 00 00r02r69           7250 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$227)
      00073A 0E                    7251 	.db	14
      00073B 07                    7252 	.uleb128	7
      00073C 01                    7253 	.db	1
      00073D 00 00r02r6F           7254 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$228)
      000741 0E                    7255 	.db	14
      000742 03                    7256 	.uleb128	3
      000743 01                    7257 	.db	1
      000744 00 00r02r79           7258 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$230)
      000748 0E                    7259 	.db	14
      000749 04                    7260 	.uleb128	4
      00074A 01                    7261 	.db	1
      00074B 00 00r02r7B           7262 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$231)
      00074F 0E                    7263 	.db	14
      000750 05                    7264 	.uleb128	5
      000751 01                    7265 	.db	1
      000752 00 00r02r7D           7266 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$232)
      000756 0E                    7267 	.db	14
      000757 07                    7268 	.uleb128	7
      000758 01                    7269 	.db	1
      000759 00 00r02r83           7270 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$233)
      00075D 0E                    7271 	.db	14
      00075E 03                    7272 	.uleb128	3
      00075F 01                    7273 	.db	1
      000760 00 00r03r02           7274 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$285)
      000764 0E                    7275 	.db	14
      000765 03                    7276 	.uleb128	3
      000766 01                    7277 	.db	1
      000767 00 00r03r12           7278 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$290)
      00076B 0E                    7279 	.db	14
      00076C 03                    7280 	.uleb128	3
      00076D 01                    7281 	.db	1
      00076E 00 00r03r22           7282 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$295)
      000772 0E                    7283 	.db	14
      000773 03                    7284 	.uleb128	3
      000774 01                    7285 	.db	1
      000775 00 00r03r2B           7286 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$301)
      000779 0E                    7287 	.db	14
      00077A FD FF FF FF 0F        7288 	.uleb128	-3
      00077F 00                    7289 	.db	0
                                   7290 
                                   7291 	.area .debug_frame (NOLOAD)
      000780 00 00                 7292 	.dw	0
      000782 00 10                 7293 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      000784                       7294 Ldebug_CIE14_start:
      000784 FF FF                 7295 	.dw	0xffff
      000786 FF FF                 7296 	.dw	0xffff
      000788 01                    7297 	.db	1
      000789 00                    7298 	.db	0
      00078A 01                    7299 	.uleb128	1
      00078B 7F                    7300 	.sleb128	-1
      00078C 09                    7301 	.db	9
      00078D 0C                    7302 	.db	12
      00078E 08                    7303 	.uleb128	8
      00078F 02                    7304 	.uleb128	2
      000790 89                    7305 	.db	137
      000791 01                    7306 	.uleb128	1
      000792 00                    7307 	.db	0
      000793 00                    7308 	.db	0
      000794                       7309 Ldebug_CIE14_end:
      000794 00 00 00 B8           7310 	.dw	0,184
      000798 00 00r07r80           7311 	.dw	0,(Ldebug_CIE14_start-4)
      00079C 00 00r01r5C           7312 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$159)	;initial loc
      0007A0 00 00 00 CA           7313 	.dw	0,Sstm8s_clk$CLK_PeripheralClockConfig$207-Sstm8s_clk$CLK_PeripheralClockConfig$159
      0007A4 01                    7314 	.db	1
      0007A5 00 00r01r5C           7315 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$159)
      0007A9 0E                    7316 	.db	14
      0007AA 02                    7317 	.uleb128	2
      0007AB 01                    7318 	.db	1
      0007AC 00 00r01r5E           7319 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$160)
      0007B0 0E                    7320 	.db	14
      0007B1 05                    7321 	.uleb128	5
      0007B2 01                    7322 	.db	1
      0007B3 00 00r01r6A           7323 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$162)
      0007B7 0E                    7324 	.db	14
      0007B8 06                    7325 	.uleb128	6
      0007B9 01                    7326 	.db	1
      0007BA 00 00r01r6C           7327 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$163)
      0007BE 0E                    7328 	.db	14
      0007BF 07                    7329 	.uleb128	7
      0007C0 01                    7330 	.db	1
      0007C1 00 00r01r6E           7331 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$164)
      0007C5 0E                    7332 	.db	14
      0007C6 09                    7333 	.uleb128	9
      0007C7 01                    7334 	.db	1
      0007C8 00 00r01r74           7335 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$165)
      0007CC 0E                    7336 	.db	14
      0007CD 05                    7337 	.uleb128	5
      0007CE 01                    7338 	.db	1
      0007CF 00 00r01r7D           7339 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$167)
      0007D3 0E                    7340 	.db	14
      0007D4 05                    7341 	.uleb128	5
      0007D5 01                    7342 	.db	1
      0007D6 00 00r01r86           7343 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$168)
      0007DA 0E                    7344 	.db	14
      0007DB 05                    7345 	.uleb128	5
      0007DC 01                    7346 	.db	1
      0007DD 00 00r01r9B           7347 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$169)
      0007E1 0E                    7348 	.db	14
      0007E2 05                    7349 	.uleb128	5
      0007E3 01                    7350 	.db	1
      0007E4 00 00r01rA8           7351 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$170)
      0007E8 0E                    7352 	.db	14
      0007E9 05                    7353 	.uleb128	5
      0007EA 01                    7354 	.db	1
      0007EB 00 00r01rB8           7355 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$171)
      0007EF 0E                    7356 	.db	14
      0007F0 05                    7357 	.uleb128	5
      0007F1 01                    7358 	.db	1
      0007F2 00 00r01rBE           7359 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$172)
      0007F6 0E                    7360 	.db	14
      0007F7 05                    7361 	.uleb128	5
      0007F8 01                    7362 	.db	1
      0007F9 00 00r01rC4           7363 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$173)
      0007FD 0E                    7364 	.db	14
      0007FE 05                    7365 	.uleb128	5
      0007FF 01                    7366 	.db	1
      000800 00 00r01rCA           7367 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$174)
      000804 0E                    7368 	.db	14
      000805 05                    7369 	.uleb128	5
      000806 01                    7370 	.db	1
      000807 00 00r01rD0           7371 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$175)
      00080B 0E                    7372 	.db	14
      00080C 05                    7373 	.uleb128	5
      00080D 01                    7374 	.db	1
      00080E 00 00r01rD2           7375 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$176)
      000812 0E                    7376 	.db	14
      000813 06                    7377 	.uleb128	6
      000814 01                    7378 	.db	1
      000815 00 00r01rD4           7379 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$177)
      000819 0E                    7380 	.db	14
      00081A 07                    7381 	.uleb128	7
      00081B 01                    7382 	.db	1
      00081C 00 00r01rD6           7383 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$178)
      000820 0E                    7384 	.db	14
      000821 09                    7385 	.uleb128	9
      000822 01                    7386 	.db	1
      000823 00 00r01rDC           7387 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$179)
      000827 0E                    7388 	.db	14
      000828 05                    7389 	.uleb128	5
      000829 01                    7390 	.db	1
      00082A 00 00r01rE1           7391 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$181)
      00082E 0E                    7392 	.db	14
      00082F 06                    7393 	.uleb128	6
      000830 01                    7394 	.db	1
      000831 00 00r01rE6           7395 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$182)
      000835 0E                    7396 	.db	14
      000836 05                    7397 	.uleb128	5
      000837 01                    7398 	.db	1
      000838 00 00r02r23           7399 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$204)
      00083C 0E                    7400 	.db	14
      00083D 02                    7401 	.uleb128	2
      00083E 01                    7402 	.db	1
      00083F 00 00r02r24           7403 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$205)
      000843 0E                    7404 	.db	14
      000844 00                    7405 	.uleb128	0
      000845 01                    7406 	.db	1
      000846 00 00r02r25           7407 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$206)
      00084A 0E                    7408 	.db	14
      00084B FF FF FF FF 0F        7409 	.uleb128	-1
                                   7410 
                                   7411 	.area .debug_frame (NOLOAD)
      000850 00 00                 7412 	.dw	0
      000852 00 10                 7413 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      000854                       7414 Ldebug_CIE15_start:
      000854 FF FF                 7415 	.dw	0xffff
      000856 FF FF                 7416 	.dw	0xffff
      000858 01                    7417 	.db	1
      000859 00                    7418 	.db	0
      00085A 01                    7419 	.uleb128	1
      00085B 7F                    7420 	.sleb128	-1
      00085C 09                    7421 	.db	9
      00085D 0C                    7422 	.db	12
      00085E 08                    7423 	.uleb128	8
      00085F 02                    7424 	.uleb128	2
      000860 89                    7425 	.db	137
      000861 01                    7426 	.uleb128	1
      000862 00                    7427 	.db	0
      000863 00                    7428 	.db	0
      000864                       7429 Ldebug_CIE15_end:
      000864 00 00 00 40           7430 	.dw	0,64
      000868 00 00r08r50           7431 	.dw	0,(Ldebug_CIE15_start-4)
      00086C 00 00r01r32           7432 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139)	;initial loc
      000870 00 00 00 2A           7433 	.dw	0,Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$157-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139
      000874 01                    7434 	.db	1
      000875 00 00r01r32           7435 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$139)
      000879 0E                    7436 	.db	14
      00087A 02                    7437 	.uleb128	2
      00087B 01                    7438 	.db	1
      00087C 00 00r01r33           7439 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$140)
      000880 0E                    7440 	.db	14
      000881 03                    7441 	.uleb128	3
      000882 01                    7442 	.db	1
      000883 00 00r01r3D           7443 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$142)
      000887 0E                    7444 	.db	14
      000888 04                    7445 	.uleb128	4
      000889 01                    7446 	.db	1
      00088A 00 00r01r3F           7447 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$143)
      00088E 0E                    7448 	.db	14
      00088F 06                    7449 	.uleb128	6
      000890 01                    7450 	.db	1
      000891 00 00r01r41           7451 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$144)
      000895 0E                    7452 	.db	14
      000896 07                    7453 	.uleb128	7
      000897 01                    7454 	.db	1
      000898 00 00r01r47           7455 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$145)
      00089C 0E                    7456 	.db	14
      00089D 03                    7457 	.uleb128	3
      00089E 01                    7458 	.db	1
      00089F 00 00r01r5B           7459 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$155)
      0008A3 0E                    7460 	.db	14
      0008A4 02                    7461 	.uleb128	2
      0008A5 00                    7462 	.db	0
      0008A6 00                    7463 	.db	0
      0008A7 00                    7464 	.db	0
                                   7465 
                                   7466 	.area .debug_frame (NOLOAD)
      0008A8 00 00                 7467 	.dw	0
      0008AA 00 10                 7468 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      0008AC                       7469 Ldebug_CIE16_start:
      0008AC FF FF                 7470 	.dw	0xffff
      0008AE FF FF                 7471 	.dw	0xffff
      0008B0 01                    7472 	.db	1
      0008B1 00                    7473 	.db	0
      0008B2 01                    7474 	.uleb128	1
      0008B3 7F                    7475 	.sleb128	-1
      0008B4 09                    7476 	.db	9
      0008B5 0C                    7477 	.db	12
      0008B6 08                    7478 	.uleb128	8
      0008B7 02                    7479 	.uleb128	2
      0008B8 89                    7480 	.db	137
      0008B9 01                    7481 	.uleb128	1
      0008BA 00                    7482 	.db	0
      0008BB 00                    7483 	.db	0
      0008BC                       7484 Ldebug_CIE16_end:
      0008BC 00 00 00 40           7485 	.dw	0,64
      0008C0 00 00r08rA8           7486 	.dw	0,(Ldebug_CIE16_start-4)
      0008C4 00 00r01r08           7487 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$119)	;initial loc
      0008C8 00 00 00 2A           7488 	.dw	0,Sstm8s_clk$CLK_ClockSwitchCmd$137-Sstm8s_clk$CLK_ClockSwitchCmd$119
      0008CC 01                    7489 	.db	1
      0008CD 00 00r01r08           7490 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$119)
      0008D1 0E                    7491 	.db	14
      0008D2 02                    7492 	.uleb128	2
      0008D3 01                    7493 	.db	1
      0008D4 00 00r01r09           7494 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$120)
      0008D8 0E                    7495 	.db	14
      0008D9 03                    7496 	.uleb128	3
      0008DA 01                    7497 	.db	1
      0008DB 00 00r01r13           7498 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$122)
      0008DF 0E                    7499 	.db	14
      0008E0 04                    7500 	.uleb128	4
      0008E1 01                    7501 	.db	1
      0008E2 00 00r01r15           7502 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$123)
      0008E6 0E                    7503 	.db	14
      0008E7 06                    7504 	.uleb128	6
      0008E8 01                    7505 	.db	1
      0008E9 00 00r01r17           7506 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$124)
      0008ED 0E                    7507 	.db	14
      0008EE 07                    7508 	.uleb128	7
      0008EF 01                    7509 	.db	1
      0008F0 00 00r01r1D           7510 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$125)
      0008F4 0E                    7511 	.db	14
      0008F5 03                    7512 	.uleb128	3
      0008F6 01                    7513 	.db	1
      0008F7 00 00r01r31           7514 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$135)
      0008FB 0E                    7515 	.db	14
      0008FC 02                    7516 	.uleb128	2
      0008FD 00                    7517 	.db	0
      0008FE 00                    7518 	.db	0
      0008FF 00                    7519 	.db	0
                                   7520 
                                   7521 	.area .debug_frame (NOLOAD)
      000900 00 00                 7522 	.dw	0
      000902 00 10                 7523 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      000904                       7524 Ldebug_CIE17_start:
      000904 FF FF                 7525 	.dw	0xffff
      000906 FF FF                 7526 	.dw	0xffff
      000908 01                    7527 	.db	1
      000909 00                    7528 	.db	0
      00090A 01                    7529 	.uleb128	1
      00090B 7F                    7530 	.sleb128	-1
      00090C 09                    7531 	.db	9
      00090D 0C                    7532 	.db	12
      00090E 08                    7533 	.uleb128	8
      00090F 02                    7534 	.uleb128	2
      000910 89                    7535 	.db	137
      000911 01                    7536 	.uleb128	1
      000912 00                    7537 	.db	0
      000913 00                    7538 	.db	0
      000914                       7539 Ldebug_CIE17_end:
      000914 00 00 00 40           7540 	.dw	0,64
      000918 00 00r09r00           7541 	.dw	0,(Ldebug_CIE17_start-4)
      00091C 00 00r00rDE           7542 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$99)	;initial loc
      000920 00 00 00 2A           7543 	.dw	0,Sstm8s_clk$CLK_CCOCmd$117-Sstm8s_clk$CLK_CCOCmd$99
      000924 01                    7544 	.db	1
      000925 00 00r00rDE           7545 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$99)
      000929 0E                    7546 	.db	14
      00092A 02                    7547 	.uleb128	2
      00092B 01                    7548 	.db	1
      00092C 00 00r00rDF           7549 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$100)
      000930 0E                    7550 	.db	14
      000931 03                    7551 	.uleb128	3
      000932 01                    7552 	.db	1
      000933 00 00r00rE9           7553 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$102)
      000937 0E                    7554 	.db	14
      000938 04                    7555 	.uleb128	4
      000939 01                    7556 	.db	1
      00093A 00 00r00rEB           7557 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$103)
      00093E 0E                    7558 	.db	14
      00093F 06                    7559 	.uleb128	6
      000940 01                    7560 	.db	1
      000941 00 00r00rED           7561 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$104)
      000945 0E                    7562 	.db	14
      000946 07                    7563 	.uleb128	7
      000947 01                    7564 	.db	1
      000948 00 00r00rF3           7565 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$105)
      00094C 0E                    7566 	.db	14
      00094D 03                    7567 	.uleb128	3
      00094E 01                    7568 	.db	1
      00094F 00 00r01r07           7569 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$115)
      000953 0E                    7570 	.db	14
      000954 02                    7571 	.uleb128	2
      000955 00                    7572 	.db	0
      000956 00                    7573 	.db	0
      000957 00                    7574 	.db	0
                                   7575 
                                   7576 	.area .debug_frame (NOLOAD)
      000958 00 00                 7577 	.dw	0
      00095A 00 10                 7578 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      00095C                       7579 Ldebug_CIE18_start:
      00095C FF FF                 7580 	.dw	0xffff
      00095E FF FF                 7581 	.dw	0xffff
      000960 01                    7582 	.db	1
      000961 00                    7583 	.db	0
      000962 01                    7584 	.uleb128	1
      000963 7F                    7585 	.sleb128	-1
      000964 09                    7586 	.db	9
      000965 0C                    7587 	.db	12
      000966 08                    7588 	.uleb128	8
      000967 02                    7589 	.uleb128	2
      000968 89                    7590 	.db	137
      000969 01                    7591 	.uleb128	1
      00096A 00                    7592 	.db	0
      00096B 00                    7593 	.db	0
      00096C                       7594 Ldebug_CIE18_end:
      00096C 00 00 00 40           7595 	.dw	0,64
      000970 00 00r09r58           7596 	.dw	0,(Ldebug_CIE18_start-4)
      000974 00 00r00rB4           7597 	.dw	0,(Sstm8s_clk$CLK_LSICmd$79)	;initial loc
      000978 00 00 00 2A           7598 	.dw	0,Sstm8s_clk$CLK_LSICmd$97-Sstm8s_clk$CLK_LSICmd$79
      00097C 01                    7599 	.db	1
      00097D 00 00r00rB4           7600 	.dw	0,(Sstm8s_clk$CLK_LSICmd$79)
      000981 0E                    7601 	.db	14
      000982 02                    7602 	.uleb128	2
      000983 01                    7603 	.db	1
      000984 00 00r00rB5           7604 	.dw	0,(Sstm8s_clk$CLK_LSICmd$80)
      000988 0E                    7605 	.db	14
      000989 03                    7606 	.uleb128	3
      00098A 01                    7607 	.db	1
      00098B 00 00r00rBF           7608 	.dw	0,(Sstm8s_clk$CLK_LSICmd$82)
      00098F 0E                    7609 	.db	14
      000990 04                    7610 	.uleb128	4
      000991 01                    7611 	.db	1
      000992 00 00r00rC1           7612 	.dw	0,(Sstm8s_clk$CLK_LSICmd$83)
      000996 0E                    7613 	.db	14
      000997 06                    7614 	.uleb128	6
      000998 01                    7615 	.db	1
      000999 00 00r00rC3           7616 	.dw	0,(Sstm8s_clk$CLK_LSICmd$84)
      00099D 0E                    7617 	.db	14
      00099E 07                    7618 	.uleb128	7
      00099F 01                    7619 	.db	1
      0009A0 00 00r00rC9           7620 	.dw	0,(Sstm8s_clk$CLK_LSICmd$85)
      0009A4 0E                    7621 	.db	14
      0009A5 03                    7622 	.uleb128	3
      0009A6 01                    7623 	.db	1
      0009A7 00 00r00rDD           7624 	.dw	0,(Sstm8s_clk$CLK_LSICmd$95)
      0009AB 0E                    7625 	.db	14
      0009AC 02                    7626 	.uleb128	2
      0009AD 00                    7627 	.db	0
      0009AE 00                    7628 	.db	0
      0009AF 00                    7629 	.db	0
                                   7630 
                                   7631 	.area .debug_frame (NOLOAD)
      0009B0 00 00                 7632 	.dw	0
      0009B2 00 10                 7633 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      0009B4                       7634 Ldebug_CIE19_start:
      0009B4 FF FF                 7635 	.dw	0xffff
      0009B6 FF FF                 7636 	.dw	0xffff
      0009B8 01                    7637 	.db	1
      0009B9 00                    7638 	.db	0
      0009BA 01                    7639 	.uleb128	1
      0009BB 7F                    7640 	.sleb128	-1
      0009BC 09                    7641 	.db	9
      0009BD 0C                    7642 	.db	12
      0009BE 08                    7643 	.uleb128	8
      0009BF 02                    7644 	.uleb128	2
      0009C0 89                    7645 	.db	137
      0009C1 01                    7646 	.uleb128	1
      0009C2 00                    7647 	.db	0
      0009C3 00                    7648 	.db	0
      0009C4                       7649 Ldebug_CIE19_end:
      0009C4 00 00 00 40           7650 	.dw	0,64
      0009C8 00 00r09rB0           7651 	.dw	0,(Ldebug_CIE19_start-4)
      0009CC 00 00r00r8A           7652 	.dw	0,(Sstm8s_clk$CLK_HSICmd$59)	;initial loc
      0009D0 00 00 00 2A           7653 	.dw	0,Sstm8s_clk$CLK_HSICmd$77-Sstm8s_clk$CLK_HSICmd$59
      0009D4 01                    7654 	.db	1
      0009D5 00 00r00r8A           7655 	.dw	0,(Sstm8s_clk$CLK_HSICmd$59)
      0009D9 0E                    7656 	.db	14
      0009DA 02                    7657 	.uleb128	2
      0009DB 01                    7658 	.db	1
      0009DC 00 00r00r8B           7659 	.dw	0,(Sstm8s_clk$CLK_HSICmd$60)
      0009E0 0E                    7660 	.db	14
      0009E1 03                    7661 	.uleb128	3
      0009E2 01                    7662 	.db	1
      0009E3 00 00r00r95           7663 	.dw	0,(Sstm8s_clk$CLK_HSICmd$62)
      0009E7 0E                    7664 	.db	14
      0009E8 04                    7665 	.uleb128	4
      0009E9 01                    7666 	.db	1
      0009EA 00 00r00r97           7667 	.dw	0,(Sstm8s_clk$CLK_HSICmd$63)
      0009EE 0E                    7668 	.db	14
      0009EF 06                    7669 	.uleb128	6
      0009F0 01                    7670 	.db	1
      0009F1 00 00r00r99           7671 	.dw	0,(Sstm8s_clk$CLK_HSICmd$64)
      0009F5 0E                    7672 	.db	14
      0009F6 07                    7673 	.uleb128	7
      0009F7 01                    7674 	.db	1
      0009F8 00 00r00r9F           7675 	.dw	0,(Sstm8s_clk$CLK_HSICmd$65)
      0009FC 0E                    7676 	.db	14
      0009FD 03                    7677 	.uleb128	3
      0009FE 01                    7678 	.db	1
      0009FF 00 00r00rB3           7679 	.dw	0,(Sstm8s_clk$CLK_HSICmd$75)
      000A03 0E                    7680 	.db	14
      000A04 02                    7681 	.uleb128	2
      000A05 00                    7682 	.db	0
      000A06 00                    7683 	.db	0
      000A07 00                    7684 	.db	0
                                   7685 
                                   7686 	.area .debug_frame (NOLOAD)
      000A08 00 00                 7687 	.dw	0
      000A0A 00 10                 7688 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      000A0C                       7689 Ldebug_CIE20_start:
      000A0C FF FF                 7690 	.dw	0xffff
      000A0E FF FF                 7691 	.dw	0xffff
      000A10 01                    7692 	.db	1
      000A11 00                    7693 	.db	0
      000A12 01                    7694 	.uleb128	1
      000A13 7F                    7695 	.sleb128	-1
      000A14 09                    7696 	.db	9
      000A15 0C                    7697 	.db	12
      000A16 08                    7698 	.uleb128	8
      000A17 02                    7699 	.uleb128	2
      000A18 89                    7700 	.db	137
      000A19 01                    7701 	.uleb128	1
      000A1A 00                    7702 	.db	0
      000A1B 00                    7703 	.db	0
      000A1C                       7704 Ldebug_CIE20_end:
      000A1C 00 00 00 40           7705 	.dw	0,64
      000A20 00 00r0Ar08           7706 	.dw	0,(Ldebug_CIE20_start-4)
      000A24 00 00r00r60           7707 	.dw	0,(Sstm8s_clk$CLK_HSECmd$39)	;initial loc
      000A28 00 00 00 2A           7708 	.dw	0,Sstm8s_clk$CLK_HSECmd$57-Sstm8s_clk$CLK_HSECmd$39
      000A2C 01                    7709 	.db	1
      000A2D 00 00r00r60           7710 	.dw	0,(Sstm8s_clk$CLK_HSECmd$39)
      000A31 0E                    7711 	.db	14
      000A32 02                    7712 	.uleb128	2
      000A33 01                    7713 	.db	1
      000A34 00 00r00r61           7714 	.dw	0,(Sstm8s_clk$CLK_HSECmd$40)
      000A38 0E                    7715 	.db	14
      000A39 03                    7716 	.uleb128	3
      000A3A 01                    7717 	.db	1
      000A3B 00 00r00r6B           7718 	.dw	0,(Sstm8s_clk$CLK_HSECmd$42)
      000A3F 0E                    7719 	.db	14
      000A40 04                    7720 	.uleb128	4
      000A41 01                    7721 	.db	1
      000A42 00 00r00r6D           7722 	.dw	0,(Sstm8s_clk$CLK_HSECmd$43)
      000A46 0E                    7723 	.db	14
      000A47 06                    7724 	.uleb128	6
      000A48 01                    7725 	.db	1
      000A49 00 00r00r6F           7726 	.dw	0,(Sstm8s_clk$CLK_HSECmd$44)
      000A4D 0E                    7727 	.db	14
      000A4E 07                    7728 	.uleb128	7
      000A4F 01                    7729 	.db	1
      000A50 00 00r00r75           7730 	.dw	0,(Sstm8s_clk$CLK_HSECmd$45)
      000A54 0E                    7731 	.db	14
      000A55 03                    7732 	.uleb128	3
      000A56 01                    7733 	.db	1
      000A57 00 00r00r89           7734 	.dw	0,(Sstm8s_clk$CLK_HSECmd$55)
      000A5B 0E                    7735 	.db	14
      000A5C 02                    7736 	.uleb128	2
      000A5D 00                    7737 	.db	0
      000A5E 00                    7738 	.db	0
      000A5F 00                    7739 	.db	0
                                   7740 
                                   7741 	.area .debug_frame (NOLOAD)
      000A60 00 00                 7742 	.dw	0
      000A62 00 10                 7743 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      000A64                       7744 Ldebug_CIE21_start:
      000A64 FF FF                 7745 	.dw	0xffff
      000A66 FF FF                 7746 	.dw	0xffff
      000A68 01                    7747 	.db	1
      000A69 00                    7748 	.db	0
      000A6A 01                    7749 	.uleb128	1
      000A6B 7F                    7750 	.sleb128	-1
      000A6C 09                    7751 	.db	9
      000A6D 0C                    7752 	.db	12
      000A6E 08                    7753 	.uleb128	8
      000A6F 02                    7754 	.uleb128	2
      000A70 89                    7755 	.db	137
      000A71 01                    7756 	.uleb128	1
      000A72 00                    7757 	.db	0
      000A73 00                    7758 	.db	0
      000A74                       7759 Ldebug_CIE21_end:
      000A74 00 00 00 40           7760 	.dw	0,64
      000A78 00 00r0Ar60           7761 	.dw	0,(Ldebug_CIE21_start-4)
      000A7C 00 00r00r36           7762 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)	;initial loc
      000A80 00 00 00 2A           7763 	.dw	0,Sstm8s_clk$CLK_FastHaltWakeUpCmd$37-Sstm8s_clk$CLK_FastHaltWakeUpCmd$19
      000A84 01                    7764 	.db	1
      000A85 00 00r00r36           7765 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)
      000A89 0E                    7766 	.db	14
      000A8A 02                    7767 	.uleb128	2
      000A8B 01                    7768 	.db	1
      000A8C 00 00r00r37           7769 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$20)
      000A90 0E                    7770 	.db	14
      000A91 03                    7771 	.uleb128	3
      000A92 01                    7772 	.db	1
      000A93 00 00r00r41           7773 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$22)
      000A97 0E                    7774 	.db	14
      000A98 04                    7775 	.uleb128	4
      000A99 01                    7776 	.db	1
      000A9A 00 00r00r43           7777 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$23)
      000A9E 0E                    7778 	.db	14
      000A9F 06                    7779 	.uleb128	6
      000AA0 01                    7780 	.db	1
      000AA1 00 00r00r45           7781 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$24)
      000AA5 0E                    7782 	.db	14
      000AA6 07                    7783 	.uleb128	7
      000AA7 01                    7784 	.db	1
      000AA8 00 00r00r4B           7785 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$25)
      000AAC 0E                    7786 	.db	14
      000AAD 03                    7787 	.uleb128	3
      000AAE 01                    7788 	.db	1
      000AAF 00 00r00r5F           7789 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$35)
      000AB3 0E                    7790 	.db	14
      000AB4 02                    7791 	.uleb128	2
      000AB5 00                    7792 	.db	0
      000AB6 00                    7793 	.db	0
      000AB7 00                    7794 	.db	0
                                   7795 
                                   7796 	.area .debug_frame (NOLOAD)
      000AB8 00 00                 7797 	.dw	0
      000ABA 00 10                 7798 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      000ABC                       7799 Ldebug_CIE22_start:
      000ABC FF FF                 7800 	.dw	0xffff
      000ABE FF FF                 7801 	.dw	0xffff
      000AC0 01                    7802 	.db	1
      000AC1 00                    7803 	.db	0
      000AC2 01                    7804 	.uleb128	1
      000AC3 7F                    7805 	.sleb128	-1
      000AC4 09                    7806 	.db	9
      000AC5 0C                    7807 	.db	12
      000AC6 08                    7808 	.uleb128	8
      000AC7 02                    7809 	.uleb128	2
      000AC8 89                    7810 	.db	137
      000AC9 01                    7811 	.uleb128	1
      000ACA 00                    7812 	.db	0
      000ACB 00                    7813 	.db	0
      000ACC                       7814 Ldebug_CIE22_end:
      000ACC 00 00 00 14           7815 	.dw	0,20
      000AD0 00 00r0ArB8           7816 	.dw	0,(Ldebug_CIE22_start-4)
      000AD4 00 00r00r00           7817 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)	;initial loc
      000AD8 00 00 00 36           7818 	.dw	0,Sstm8s_clk$CLK_DeInit$17-Sstm8s_clk$CLK_DeInit$1
      000ADC 01                    7819 	.db	1
      000ADD 00 00r00r00           7820 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      000AE1 0E                    7821 	.db	14
      000AE2 02                    7822 	.uleb128	2
      000AE3 00                    7823 	.db	0
