//  $Id: $
//  $Revision: $
//  $Date: $
//  $Author: $
//  Automatically generated by register_slave.pl version 45c456a
//
   wire              [ 10 : 0 ] haddr_11w;
   wire              [ 31 : 0 ] hwdata_32w;
   wire                         hwen;
   wire                         hren;
   wire              [ 31 : 0 ] hrdata_32w;
   wire              [ 31 : 0 ] sts_intr_status_counter;
   wire              [ 31 : 0 ] sts_intr_mask_status_counter;
   wire                         wen_intr_clr;
   wire                         wen_intr_clr_d;
   wire              [ 31 : 0 ] ctl_intr_clr_counter;
   wire                         wen_intr_set;
   wire                         wen_intr_set_d;
   wire              [ 31 : 0 ] ctl_intr_set_counter;
   wire                         wen_intr_mask_set;
   wire                         wen_intr_mask_set_d;
   wire              [ 31 : 0 ] ctl_intr_mask_set_counter;
   wire                         wen_intr_mask_clr;
   wire                         wen_intr_mask_clr_d;
   wire              [ 31 : 0 ] ctl_intr_mask_clr_counter;
   wire                         o_intrctrl_sreset;
   wire                         o_global_start_trigger;
   wire                         o_global_stop_trigger;
   wire                         o_global_clear_trigger;
   wire                         o_global_reset_trigger;
   wire                         o_single_start_trigger_c0;
   wire                         o_single_stop_trigger_c0;
   wire                         o_single_clear_trigger_c0;
   wire                         o_single_reset_trigger_c0;
   wire                         o_enable_c0;
   wire              [  7 : 0 ] o_clk_ctrl_c0;
   wire              [  7 : 0 ] o_soft_trigger_ctrl_c0;
   wire              [  3 : 0 ] o_mux_sel_c0;
   wire              [  3 : 0 ] o_src_sel_start_c0;
   wire              [  1 : 0 ] o_src_edge_start_c0;
   wire              [  3 : 0 ] o_src_sel_stop_c0;
   wire              [  1 : 0 ] o_src_edge_stop_c0;
   wire              [  3 : 0 ] o_src_sel_din0_c0;
   wire              [  1 : 0 ] o_src_edge_din0_c0;
   wire              [  3 : 0 ] o_src_sel_din1_c0;
   wire              [  1 : 0 ] o_src_edge_din1_c0;
   wire                         wen_ctrl_snap_c0;
   wire                         wen_ctrl_snap_c0_d;
   wire              [  3 : 0 ] o_ctrl_snap_c0;
   wire              [ 31 : 0 ] i_shadow_reg_c0;
   wire              [  2 : 0 ] o_mode_sel_c0;
   wire              [  5 : 0 ] o_target_reg_ctrl_c0;
   wire              [ 31 : 0 ] o_target_reg_a0_c0;
   wire                         wen_target_reg_a1_c0;
   wire                         wen_target_reg_a1_c0_d;
   wire              [ 31 : 0 ] o_target_reg_a1_c0;
   wire              [ 31 : 0 ] o_target_reg_a2_c0;
   wire              [ 31 : 0 ] o_target_reg_b0_c0;
   wire              [ 31 : 0 ] o_target_reg_b1_c0;
   wire              [ 31 : 0 ] o_target_reg_b2_c0;
   wire              [  5 : 0 ] i_capture_reg_status_c0;
   wire              [  5 : 0 ] o_capture_reg_overflow_ctrl_c0;
   wire                         ren_capture_reg_a0_c0;
   wire                         ren_capture_reg_a0_c0_d;
   wire              [ 31 : 0 ] i_capture_reg_a0_c0;
   wire                         ren_capture_reg_a1_c0;
   wire                         ren_capture_reg_a1_c0_d;
   wire              [ 31 : 0 ] i_capture_reg_a1_c0;
   wire                         ren_capture_reg_a2_c0;
   wire                         ren_capture_reg_a2_c0_d;
   wire              [ 31 : 0 ] i_capture_reg_a2_c0;
   wire                         ren_capture_reg_b0_c0;
   wire                         ren_capture_reg_b0_c0_d;
   wire              [ 31 : 0 ] i_capture_reg_b0_c0;
   wire                         ren_capture_reg_b1_c0;
   wire                         ren_capture_reg_b1_c0_d;
   wire              [ 31 : 0 ] i_capture_reg_b1_c0;
   wire                         ren_capture_reg_b2_c0;
   wire                         ren_capture_reg_b2_c0_d;
   wire              [ 31 : 0 ] i_capture_reg_b2_c0;
   wire              [ 15 : 0 ] o_switch_mode_onebit_cnts_c0;
   wire              [  7 : 0 ] o_waveform_mode_cnts_c0;
   wire              [  7 : 0 ] o_capture_mode_cnts_c0;
   wire                         o_waveform_mode_automatic_sw_c0;
   wire                         o_capture_mode_automatic_sw_c0;
   wire                         o_shiftmode_ctrl_c0;
   wire              [  4 : 0 ] o_shiftout_data_ctrl_bitcnts_c0;
   wire              [ 31 : 0 ] o_shiftout_data_c0;
   wire                         wen_shiftout_data_valid_c0;
   wire                         wen_shiftout_data_valid_c0_d;
   wire                         o_shiftout_data_valid_c0;
   wire              [  4 : 0 ] o_shiftin_data_ctrl_bitcnts_c0;
   wire              [ 31 : 0 ] i_shiftin_data_c0;
   wire              [ 31 : 0 ] i_shiftin_databits_updated_c0;
   wire                         o_single_start_trigger_c1;
   wire                         o_single_stop_trigger_c1;
   wire                         o_single_clear_trigger_c1;
   wire                         o_single_reset_trigger_c1;
   wire                         o_enable_c1;
   wire              [  7 : 0 ] o_clk_ctrl_c1;
   wire              [  7 : 0 ] o_soft_trigger_ctrl_c1;
   wire              [  3 : 0 ] o_mux_sel_c1;
   wire              [  3 : 0 ] o_src_sel_start_c1;
   wire              [  1 : 0 ] o_src_edge_start_c1;
   wire              [  3 : 0 ] o_src_sel_stop_c1;
   wire              [  1 : 0 ] o_src_edge_stop_c1;
   wire              [  3 : 0 ] o_src_sel_din0_c1;
   wire              [  1 : 0 ] o_src_edge_din0_c1;
   wire              [  3 : 0 ] o_src_sel_din1_c1;
   wire              [  1 : 0 ] o_src_edge_din1_c1;
   wire                         wen_ctrl_snap_c1;
   wire                         wen_ctrl_snap_c1_d;
   wire              [  3 : 0 ] o_ctrl_snap_c1;
   wire              [ 31 : 0 ] i_shadow_reg_c1;
   wire              [  2 : 0 ] o_mode_sel_c1;
   wire              [  5 : 0 ] o_target_reg_ctrl_c1;
   wire              [ 31 : 0 ] o_target_reg_a0_c1;
   wire                         wen_target_reg_a1_c1;
   wire                         wen_target_reg_a1_c1_d;
   wire              [ 31 : 0 ] o_target_reg_a1_c1;
   wire              [ 31 : 0 ] o_target_reg_a2_c1;
   wire              [ 31 : 0 ] o_target_reg_b0_c1;
   wire              [ 31 : 0 ] o_target_reg_b1_c1;
   wire              [ 31 : 0 ] o_target_reg_b2_c1;
   wire              [  5 : 0 ] i_capture_reg_status_c1;
   wire              [  5 : 0 ] o_capture_reg_overflow_ctrl_c1;
   wire                         ren_capture_reg_a0_c1;
   wire                         ren_capture_reg_a0_c1_d;
   wire              [ 31 : 0 ] i_capture_reg_a0_c1;
   wire                         ren_capture_reg_a1_c1;
   wire                         ren_capture_reg_a1_c1_d;
   wire              [ 31 : 0 ] i_capture_reg_a1_c1;
   wire                         ren_capture_reg_a2_c1;
   wire                         ren_capture_reg_a2_c1_d;
   wire              [ 31 : 0 ] i_capture_reg_a2_c1;
   wire                         ren_capture_reg_b0_c1;
   wire                         ren_capture_reg_b0_c1_d;
   wire              [ 31 : 0 ] i_capture_reg_b0_c1;
   wire                         ren_capture_reg_b1_c1;
   wire                         ren_capture_reg_b1_c1_d;
   wire              [ 31 : 0 ] i_capture_reg_b1_c1;
   wire                         ren_capture_reg_b2_c1;
   wire                         ren_capture_reg_b2_c1_d;
   wire              [ 31 : 0 ] i_capture_reg_b2_c1;
   wire              [ 15 : 0 ] o_switch_mode_onebit_cnts_c1;
   wire              [  7 : 0 ] o_waveform_mode_cnts_c1;
   wire              [  7 : 0 ] o_capture_mode_cnts_c1;
   wire                         o_waveform_mode_automatic_sw_c1;
   wire                         o_capture_mode_automatic_sw_c1;
   wire                         o_shiftmode_ctrl_c1;
   wire              [  4 : 0 ] o_shiftout_data_ctrl_bitcnts_c1;
   wire              [ 31 : 0 ] o_shiftout_data_c1;
   wire                         wen_shiftout_data_valid_c1;
   wire                         wen_shiftout_data_valid_c1_d;
   wire                         o_shiftout_data_valid_c1;
   wire              [  4 : 0 ] o_shiftin_data_ctrl_bitcnts_c1;
   wire              [ 31 : 0 ] i_shiftin_data_c1;
   wire              [ 31 : 0 ] i_shiftin_databits_updated_c1;
   wire                         o_single_start_trigger_c2;
   wire                         o_single_stop_trigger_c2;
   wire                         o_single_clear_trigger_c2;
   wire                         o_single_reset_trigger_c2;
   wire                         o_enable_c2;
   wire              [  7 : 0 ] o_clk_ctrl_c2;
   wire              [  7 : 0 ] o_soft_trigger_ctrl_c2;
   wire              [  3 : 0 ] o_mux_sel_c2;
   wire              [  3 : 0 ] o_src_sel_start_c2;
   wire              [  1 : 0 ] o_src_edge_start_c2;
   wire              [  3 : 0 ] o_src_sel_stop_c2;
   wire              [  1 : 0 ] o_src_edge_stop_c2;
   wire              [  3 : 0 ] o_src_sel_din0_c2;
   wire              [  1 : 0 ] o_src_edge_din0_c2;
   wire              [  3 : 0 ] o_src_sel_din1_c2;
   wire              [  1 : 0 ] o_src_edge_din1_c2;
   wire                         wen_ctrl_snap_c2;
   wire                         wen_ctrl_snap_c2_d;
   wire              [  3 : 0 ] o_ctrl_snap_c2;
   wire              [ 31 : 0 ] i_shadow_reg_c2;
   wire              [  2 : 0 ] o_mode_sel_c2;
   wire              [  5 : 0 ] o_target_reg_ctrl_c2;
   wire              [ 31 : 0 ] o_target_reg_a0_c2;
   wire                         wen_target_reg_a1_c2;
   wire                         wen_target_reg_a1_c2_d;
   wire              [ 31 : 0 ] o_target_reg_a1_c2;
   wire              [ 31 : 0 ] o_target_reg_a2_c2;
   wire              [ 31 : 0 ] o_target_reg_b0_c2;
   wire              [ 31 : 0 ] o_target_reg_b1_c2;
   wire              [ 31 : 0 ] o_target_reg_b2_c2;
   wire              [  5 : 0 ] i_capture_reg_status_c2;
   wire              [  5 : 0 ] o_capture_reg_overflow_ctrl_c2;
   wire                         ren_capture_reg_a0_c2;
   wire                         ren_capture_reg_a0_c2_d;
   wire              [ 31 : 0 ] i_capture_reg_a0_c2;
   wire                         ren_capture_reg_a1_c2;
   wire                         ren_capture_reg_a1_c2_d;
   wire              [ 31 : 0 ] i_capture_reg_a1_c2;
   wire                         ren_capture_reg_a2_c2;
   wire                         ren_capture_reg_a2_c2_d;
   wire              [ 31 : 0 ] i_capture_reg_a2_c2;
   wire                         ren_capture_reg_b0_c2;
   wire                         ren_capture_reg_b0_c2_d;
   wire              [ 31 : 0 ] i_capture_reg_b0_c2;
   wire                         ren_capture_reg_b1_c2;
   wire                         ren_capture_reg_b1_c2_d;
   wire              [ 31 : 0 ] i_capture_reg_b1_c2;
   wire                         ren_capture_reg_b2_c2;
   wire                         ren_capture_reg_b2_c2_d;
   wire              [ 31 : 0 ] i_capture_reg_b2_c2;
   wire              [ 15 : 0 ] o_switch_mode_onebit_cnts_c2;
   wire              [  7 : 0 ] o_waveform_mode_cnts_c2;
   wire              [  7 : 0 ] o_capture_mode_cnts_c2;
   wire                         o_waveform_mode_automatic_sw_c2;
   wire                         o_capture_mode_automatic_sw_c2;
   wire                         o_shiftmode_ctrl_c2;
   wire              [  4 : 0 ] o_shiftout_data_ctrl_bitcnts_c2;
   wire              [ 31 : 0 ] o_shiftout_data_c2;
   wire                         wen_shiftout_data_valid_c2;
   wire                         wen_shiftout_data_valid_c2_d;
   wire                         o_shiftout_data_valid_c2;
   wire              [  4 : 0 ] o_shiftin_data_ctrl_bitcnts_c2;
   wire              [ 31 : 0 ] i_shiftin_data_c2;
   wire              [ 31 : 0 ] i_shiftin_databits_updated_c2;
   wire                         o_single_start_trigger_c3;
   wire                         o_single_stop_trigger_c3;
   wire                         o_single_clear_trigger_c3;
   wire                         o_single_reset_trigger_c3;
   wire                         o_enable_c3;
   wire              [  7 : 0 ] o_clk_ctrl_c3;
   wire              [  7 : 0 ] o_soft_trigger_ctrl_c3;
   wire              [  3 : 0 ] o_mux_sel_c3;
   wire              [  3 : 0 ] o_src_sel_start_c3;
   wire              [  1 : 0 ] o_src_edge_start_c3;
   wire              [  3 : 0 ] o_src_sel_stop_c3;
   wire              [  1 : 0 ] o_src_edge_stop_c3;
   wire              [  3 : 0 ] o_src_sel_din0_c3;
   wire              [  1 : 0 ] o_src_edge_din0_c3;
   wire              [  3 : 0 ] o_src_sel_din1_c3;
   wire              [  1 : 0 ] o_src_edge_din1_c3;
   wire                         wen_ctrl_snap_c3;
   wire                         wen_ctrl_snap_c3_d;
   wire              [  3 : 0 ] o_ctrl_snap_c3;
   wire              [ 31 : 0 ] i_shadow_reg_c3;
   wire              [  2 : 0 ] o_mode_sel_c3;
   wire              [  5 : 0 ] o_target_reg_ctrl_c3;
   wire              [ 31 : 0 ] o_target_reg_a0_c3;
   wire                         wen_target_reg_a1_c3;
   wire                         wen_target_reg_a1_c3_d;
   wire              [ 31 : 0 ] o_target_reg_a1_c3;
   wire              [ 31 : 0 ] o_target_reg_a2_c3;
   wire              [ 31 : 0 ] o_target_reg_b0_c3;
   wire              [ 31 : 0 ] o_target_reg_b1_c3;
   wire              [ 31 : 0 ] o_target_reg_b2_c3;
   wire              [  5 : 0 ] i_capture_reg_status_c3;
   wire              [  5 : 0 ] o_capture_reg_overflow_ctrl_c3;
   wire                         ren_capture_reg_a0_c3;
   wire                         ren_capture_reg_a0_c3_d;
   wire              [ 31 : 0 ] i_capture_reg_a0_c3;
   wire                         ren_capture_reg_a1_c3;
   wire                         ren_capture_reg_a1_c3_d;
   wire              [ 31 : 0 ] i_capture_reg_a1_c3;
   wire                         ren_capture_reg_a2_c3;
   wire                         ren_capture_reg_a2_c3_d;
   wire              [ 31 : 0 ] i_capture_reg_a2_c3;
   wire                         ren_capture_reg_b0_c3;
   wire                         ren_capture_reg_b0_c3_d;
   wire              [ 31 : 0 ] i_capture_reg_b0_c3;
   wire                         ren_capture_reg_b1_c3;
   wire                         ren_capture_reg_b1_c3_d;
   wire              [ 31 : 0 ] i_capture_reg_b1_c3;
   wire                         ren_capture_reg_b2_c3;
   wire                         ren_capture_reg_b2_c3_d;
   wire              [ 31 : 0 ] i_capture_reg_b2_c3;
   wire              [ 15 : 0 ] o_switch_mode_onebit_cnts_c3;
   wire              [  7 : 0 ] o_waveform_mode_cnts_c3;
   wire              [  7 : 0 ] o_capture_mode_cnts_c3;
   wire                         o_waveform_mode_automatic_sw_c3;
   wire                         o_capture_mode_automatic_sw_c3;
   wire                         o_shiftmode_ctrl_c3;
   wire              [  4 : 0 ] o_shiftout_data_ctrl_bitcnts_c3;
   wire              [ 31 : 0 ] o_shiftout_data_c3;
   wire                         wen_shiftout_data_valid_c3;
   wire                         wen_shiftout_data_valid_c3_d;
   wire                         o_shiftout_data_valid_c3;
   wire              [  4 : 0 ] o_shiftin_data_ctrl_bitcnts_c3;
   wire              [ 31 : 0 ] i_shiftin_data_c3;
   wire              [ 31 : 0 ] i_shiftin_databits_updated_c3;


   //***********************************************************************************************
   //  INSTANCES
   //***********************************************************************************************


   counter_all_apb_reg counter_all_apb_reg (
      .hclk                                                        ( i_pclk                                                      ),
      .hrst_n                                                      ( i_prst_n                                                    ),
      .haddr_11w                                                   ( haddr_11w                                                   ),
      .hwdata_32w                                                  ( hwdata_32w                                                  ),
      .hwen                                                        ( hwen                                                        ),
      .hren                                                        ( hren                                                        ),
      .hrdata_32w                                                  ( hrdata_32w                                                  ),
      .sts_intr_status_counter                                     ( sts_intr_status_counter                                     ),
      .sts_intr_mask_status_counter                                ( sts_intr_mask_status_counter                                ),
      .wen_intr_clr                                                ( wen_intr_clr                                                ),
      .wen_intr_clr_d                                              ( wen_intr_clr_d                                              ),
      .ctl_intr_clr_counter                                        ( ctl_intr_clr_counter                                        ),
      .wen_intr_set                                                ( wen_intr_set                                                ),
      .wen_intr_set_d                                              ( wen_intr_set_d                                              ),
      .ctl_intr_set_counter                                        ( ctl_intr_set_counter                                        ),
      .wen_intr_mask_set                                           ( wen_intr_mask_set                                           ),
      .wen_intr_mask_set_d                                         ( wen_intr_mask_set_d                                         ),
      .ctl_intr_mask_set_counter                                   ( ctl_intr_mask_set_counter                                   ),
      .wen_intr_mask_clr                                           ( wen_intr_mask_clr                                           ),
      .wen_intr_mask_clr_d                                         ( wen_intr_mask_clr_d                                         ),
      .ctl_intr_mask_clr_counter                                   ( ctl_intr_mask_clr_counter                                   ),
      .o_intrctrl_sreset                                           ( o_intrctrl_sreset                                           ),
      .o_global_start_trigger                                      ( o_global_start_trigger                                      ),
      .o_global_stop_trigger                                       ( o_global_stop_trigger                                       ),
      .o_global_clear_trigger                                      ( o_global_clear_trigger                                      ),
      .o_global_reset_trigger                                      ( o_global_reset_trigger                                      ),
      .o_single_start_trigger_c0                                   ( o_single_start_trigger_c0                                   ),
      .o_single_stop_trigger_c0                                    ( o_single_stop_trigger_c0                                    ),
      .o_single_clear_trigger_c0                                   ( o_single_clear_trigger_c0                                   ),
      .o_single_reset_trigger_c0                                   ( o_single_reset_trigger_c0                                   ),
      .o_enable_c0                                                 ( o_enable_c0                                                 ),
      .o_clk_ctrl_c0                                               ( o_clk_ctrl_c0                                               ),
      .o_soft_trigger_ctrl_c0                                      ( o_soft_trigger_ctrl_c0                                      ),
      .o_mux_sel_c0                                                ( o_mux_sel_c0                                                ),
      .o_src_sel_start_c0                                          ( o_src_sel_start_c0                                          ),
      .o_src_edge_start_c0                                         ( o_src_edge_start_c0                                         ),
      .o_src_sel_stop_c0                                           ( o_src_sel_stop_c0                                           ),
      .o_src_edge_stop_c0                                          ( o_src_edge_stop_c0                                          ),
      .o_src_sel_din0_c0                                           ( o_src_sel_din0_c0                                           ),
      .o_src_edge_din0_c0                                          ( o_src_edge_din0_c0                                          ),
      .o_src_sel_din1_c0                                           ( o_src_sel_din1_c0                                           ),
      .o_src_edge_din1_c0                                          ( o_src_edge_din1_c0                                          ),
      .wen_ctrl_snap_c0                                            ( wen_ctrl_snap_c0                                            ),
      .wen_ctrl_snap_c0_d                                          ( wen_ctrl_snap_c0_d                                          ),
      .o_ctrl_snap_c0                                              ( o_ctrl_snap_c0                                              ),
      .i_shadow_reg_c0                                             ( i_shadow_reg_c0                                             ),
      .o_mode_sel_c0                                               ( o_mode_sel_c0                                               ),
      .o_target_reg_ctrl_c0                                        ( o_target_reg_ctrl_c0                                        ),
      .o_target_reg_a0_c0                                          ( o_target_reg_a0_c0                                          ),
      .wen_target_reg_a1_c0                                        ( wen_target_reg_a1_c0                                        ),
      .wen_target_reg_a1_c0_d                                      ( wen_target_reg_a1_c0_d                                      ),
      .o_target_reg_a1_c0                                          ( o_target_reg_a1_c0                                          ),
      .o_target_reg_a2_c0                                          ( o_target_reg_a2_c0                                          ),
      .o_target_reg_b0_c0                                          ( o_target_reg_b0_c0                                          ),
      .o_target_reg_b1_c0                                          ( o_target_reg_b1_c0                                          ),
      .o_target_reg_b2_c0                                          ( o_target_reg_b2_c0                                          ),
      .i_capture_reg_status_c0                                     ( i_capture_reg_status_c0                                     ),
      .o_capture_reg_overflow_ctrl_c0                              ( o_capture_reg_overflow_ctrl_c0                              ),
      .ren_capture_reg_a0_c0                                       ( ren_capture_reg_a0_c0                                       ),
      .ren_capture_reg_a0_c0_d                                     ( ren_capture_reg_a0_c0_d                                     ),
      .i_capture_reg_a0_c0                                         ( i_capture_reg_a0_c0                                         ),
      .ren_capture_reg_a1_c0                                       ( ren_capture_reg_a1_c0                                       ),
      .ren_capture_reg_a1_c0_d                                     ( ren_capture_reg_a1_c0_d                                     ),
      .i_capture_reg_a1_c0                                         ( i_capture_reg_a1_c0                                         ),
      .ren_capture_reg_a2_c0                                       ( ren_capture_reg_a2_c0                                       ),
      .ren_capture_reg_a2_c0_d                                     ( ren_capture_reg_a2_c0_d                                     ),
      .i_capture_reg_a2_c0                                         ( i_capture_reg_a2_c0                                         ),
      .ren_capture_reg_b0_c0                                       ( ren_capture_reg_b0_c0                                       ),
      .ren_capture_reg_b0_c0_d                                     ( ren_capture_reg_b0_c0_d                                     ),
      .i_capture_reg_b0_c0                                         ( i_capture_reg_b0_c0                                         ),
      .ren_capture_reg_b1_c0                                       ( ren_capture_reg_b1_c0                                       ),
      .ren_capture_reg_b1_c0_d                                     ( ren_capture_reg_b1_c0_d                                     ),
      .i_capture_reg_b1_c0                                         ( i_capture_reg_b1_c0                                         ),
      .ren_capture_reg_b2_c0                                       ( ren_capture_reg_b2_c0                                       ),
      .ren_capture_reg_b2_c0_d                                     ( ren_capture_reg_b2_c0_d                                     ),
      .i_capture_reg_b2_c0                                         ( i_capture_reg_b2_c0                                         ),
      .o_switch_mode_onebit_cnts_c0                                ( o_switch_mode_onebit_cnts_c0                                ),
      .o_waveform_mode_cnts_c0                                     ( o_waveform_mode_cnts_c0                                     ),
      .o_capture_mode_cnts_c0                                      ( o_capture_mode_cnts_c0                                      ),
      .o_waveform_mode_automatic_sw_c0                             ( o_waveform_mode_automatic_sw_c0                             ),
      .o_capture_mode_automatic_sw_c0                              ( o_capture_mode_automatic_sw_c0                              ),
      .o_shiftmode_ctrl_c0                                         ( o_shiftmode_ctrl_c0                                         ),
      .o_shiftout_data_ctrl_bitcnts_c0                             ( o_shiftout_data_ctrl_bitcnts_c0                             ),
      .o_shiftout_data_c0                                          ( o_shiftout_data_c0                                          ),
      .wen_shiftout_data_valid_c0                                  ( wen_shiftout_data_valid_c0                                  ),
      .wen_shiftout_data_valid_c0_d                                ( wen_shiftout_data_valid_c0_d                                ),
      .o_shiftout_data_valid_c0                                    ( o_shiftout_data_valid_c0                                    ),
      .o_shiftin_data_ctrl_bitcnts_c0                              ( o_shiftin_data_ctrl_bitcnts_c0                              ),
      .i_shiftin_data_c0                                           ( i_shiftin_data_c0                                           ),
      .i_shiftin_databits_updated_c0                               ( i_shiftin_databits_updated_c0                               ),
      .o_single_start_trigger_c1                                   ( o_single_start_trigger_c1                                   ),
      .o_single_stop_trigger_c1                                    ( o_single_stop_trigger_c1                                    ),
      .o_single_clear_trigger_c1                                   ( o_single_clear_trigger_c1                                   ),
      .o_single_reset_trigger_c1                                   ( o_single_reset_trigger_c1                                   ),
      .o_enable_c1                                                 ( o_enable_c1                                                 ),
      .o_clk_ctrl_c1                                               ( o_clk_ctrl_c1                                               ),
      .o_soft_trigger_ctrl_c1                                      ( o_soft_trigger_ctrl_c1                                      ),
      .o_mux_sel_c1                                                ( o_mux_sel_c1                                                ),
      .o_src_sel_start_c1                                          ( o_src_sel_start_c1                                          ),
      .o_src_edge_start_c1                                         ( o_src_edge_start_c1                                         ),
      .o_src_sel_stop_c1                                           ( o_src_sel_stop_c1                                           ),
      .o_src_edge_stop_c1                                          ( o_src_edge_stop_c1                                          ),
      .o_src_sel_din0_c1                                           ( o_src_sel_din0_c1                                           ),
      .o_src_edge_din0_c1                                          ( o_src_edge_din0_c1                                          ),
      .o_src_sel_din1_c1                                           ( o_src_sel_din1_c1                                           ),
      .o_src_edge_din1_c1                                          ( o_src_edge_din1_c1                                          ),
      .wen_ctrl_snap_c1                                            ( wen_ctrl_snap_c1                                            ),
      .wen_ctrl_snap_c1_d                                          ( wen_ctrl_snap_c1_d                                          ),
      .o_ctrl_snap_c1                                              ( o_ctrl_snap_c1                                              ),
      .i_shadow_reg_c1                                             ( i_shadow_reg_c1                                             ),
      .o_mode_sel_c1                                               ( o_mode_sel_c1                                               ),
      .o_target_reg_ctrl_c1                                        ( o_target_reg_ctrl_c1                                        ),
      .o_target_reg_a0_c1                                          ( o_target_reg_a0_c1                                          ),
      .wen_target_reg_a1_c1                                        ( wen_target_reg_a1_c1                                        ),
      .wen_target_reg_a1_c1_d                                      ( wen_target_reg_a1_c1_d                                      ),
      .o_target_reg_a1_c1                                          ( o_target_reg_a1_c1                                          ),
      .o_target_reg_a2_c1                                          ( o_target_reg_a2_c1                                          ),
      .o_target_reg_b0_c1                                          ( o_target_reg_b0_c1                                          ),
      .o_target_reg_b1_c1                                          ( o_target_reg_b1_c1                                          ),
      .o_target_reg_b2_c1                                          ( o_target_reg_b2_c1                                          ),
      .i_capture_reg_status_c1                                     ( i_capture_reg_status_c1                                     ),
      .o_capture_reg_overflow_ctrl_c1                              ( o_capture_reg_overflow_ctrl_c1                              ),
      .ren_capture_reg_a0_c1                                       ( ren_capture_reg_a0_c1                                       ),
      .ren_capture_reg_a0_c1_d                                     ( ren_capture_reg_a0_c1_d                                     ),
      .i_capture_reg_a0_c1                                         ( i_capture_reg_a0_c1                                         ),
      .ren_capture_reg_a1_c1                                       ( ren_capture_reg_a1_c1                                       ),
      .ren_capture_reg_a1_c1_d                                     ( ren_capture_reg_a1_c1_d                                     ),
      .i_capture_reg_a1_c1                                         ( i_capture_reg_a1_c1                                         ),
      .ren_capture_reg_a2_c1                                       ( ren_capture_reg_a2_c1                                       ),
      .ren_capture_reg_a2_c1_d                                     ( ren_capture_reg_a2_c1_d                                     ),
      .i_capture_reg_a2_c1                                         ( i_capture_reg_a2_c1                                         ),
      .ren_capture_reg_b0_c1                                       ( ren_capture_reg_b0_c1                                       ),
      .ren_capture_reg_b0_c1_d                                     ( ren_capture_reg_b0_c1_d                                     ),
      .i_capture_reg_b0_c1                                         ( i_capture_reg_b0_c1                                         ),
      .ren_capture_reg_b1_c1                                       ( ren_capture_reg_b1_c1                                       ),
      .ren_capture_reg_b1_c1_d                                     ( ren_capture_reg_b1_c1_d                                     ),
      .i_capture_reg_b1_c1                                         ( i_capture_reg_b1_c1                                         ),
      .ren_capture_reg_b2_c1                                       ( ren_capture_reg_b2_c1                                       ),
      .ren_capture_reg_b2_c1_d                                     ( ren_capture_reg_b2_c1_d                                     ),
      .i_capture_reg_b2_c1                                         ( i_capture_reg_b2_c1                                         ),
      .o_switch_mode_onebit_cnts_c1                                ( o_switch_mode_onebit_cnts_c1                                ),
      .o_waveform_mode_cnts_c1                                     ( o_waveform_mode_cnts_c1                                     ),
      .o_capture_mode_cnts_c1                                      ( o_capture_mode_cnts_c1                                      ),
      .o_waveform_mode_automatic_sw_c1                             ( o_waveform_mode_automatic_sw_c1                             ),
      .o_capture_mode_automatic_sw_c1                              ( o_capture_mode_automatic_sw_c1                              ),
      .o_shiftmode_ctrl_c1                                         ( o_shiftmode_ctrl_c1                                         ),
      .o_shiftout_data_ctrl_bitcnts_c1                             ( o_shiftout_data_ctrl_bitcnts_c1                             ),
      .o_shiftout_data_c1                                          ( o_shiftout_data_c1                                          ),
      .wen_shiftout_data_valid_c1                                  ( wen_shiftout_data_valid_c1                                  ),
      .wen_shiftout_data_valid_c1_d                                ( wen_shiftout_data_valid_c1_d                                ),
      .o_shiftout_data_valid_c1                                    ( o_shiftout_data_valid_c1                                    ),
      .o_shiftin_data_ctrl_bitcnts_c1                              ( o_shiftin_data_ctrl_bitcnts_c1                              ),
      .i_shiftin_data_c1                                           ( i_shiftin_data_c1                                           ),
      .i_shiftin_databits_updated_c1                               ( i_shiftin_databits_updated_c1                               ),
      .o_single_start_trigger_c2                                   ( o_single_start_trigger_c2                                   ),
      .o_single_stop_trigger_c2                                    ( o_single_stop_trigger_c2                                    ),
      .o_single_clear_trigger_c2                                   ( o_single_clear_trigger_c2                                   ),
      .o_single_reset_trigger_c2                                   ( o_single_reset_trigger_c2                                   ),
      .o_enable_c2                                                 ( o_enable_c2                                                 ),
      .o_clk_ctrl_c2                                               ( o_clk_ctrl_c2                                               ),
      .o_soft_trigger_ctrl_c2                                      ( o_soft_trigger_ctrl_c2                                      ),
      .o_mux_sel_c2                                                ( o_mux_sel_c2                                                ),
      .o_src_sel_start_c2                                          ( o_src_sel_start_c2                                          ),
      .o_src_edge_start_c2                                         ( o_src_edge_start_c2                                         ),
      .o_src_sel_stop_c2                                           ( o_src_sel_stop_c2                                           ),
      .o_src_edge_stop_c2                                          ( o_src_edge_stop_c2                                          ),
      .o_src_sel_din0_c2                                           ( o_src_sel_din0_c2                                           ),
      .o_src_edge_din0_c2                                          ( o_src_edge_din0_c2                                          ),
      .o_src_sel_din1_c2                                           ( o_src_sel_din1_c2                                           ),
      .o_src_edge_din1_c2                                          ( o_src_edge_din1_c2                                          ),
      .wen_ctrl_snap_c2                                            ( wen_ctrl_snap_c2                                            ),
      .wen_ctrl_snap_c2_d                                          ( wen_ctrl_snap_c2_d                                          ),
      .o_ctrl_snap_c2                                              ( o_ctrl_snap_c2                                              ),
      .i_shadow_reg_c2                                             ( i_shadow_reg_c2                                             ),
      .o_mode_sel_c2                                               ( o_mode_sel_c2                                               ),
      .o_target_reg_ctrl_c2                                        ( o_target_reg_ctrl_c2                                        ),
      .o_target_reg_a0_c2                                          ( o_target_reg_a0_c2                                          ),
      .wen_target_reg_a1_c2                                        ( wen_target_reg_a1_c2                                        ),
      .wen_target_reg_a1_c2_d                                      ( wen_target_reg_a1_c2_d                                      ),
      .o_target_reg_a1_c2                                          ( o_target_reg_a1_c2                                          ),
      .o_target_reg_a2_c2                                          ( o_target_reg_a2_c2                                          ),
      .o_target_reg_b0_c2                                          ( o_target_reg_b0_c2                                          ),
      .o_target_reg_b1_c2                                          ( o_target_reg_b1_c2                                          ),
      .o_target_reg_b2_c2                                          ( o_target_reg_b2_c2                                          ),
      .i_capture_reg_status_c2                                     ( i_capture_reg_status_c2                                     ),
      .o_capture_reg_overflow_ctrl_c2                              ( o_capture_reg_overflow_ctrl_c2                              ),
      .ren_capture_reg_a0_c2                                       ( ren_capture_reg_a0_c2                                       ),
      .ren_capture_reg_a0_c2_d                                     ( ren_capture_reg_a0_c2_d                                     ),
      .i_capture_reg_a0_c2                                         ( i_capture_reg_a0_c2                                         ),
      .ren_capture_reg_a1_c2                                       ( ren_capture_reg_a1_c2                                       ),
      .ren_capture_reg_a1_c2_d                                     ( ren_capture_reg_a1_c2_d                                     ),
      .i_capture_reg_a1_c2                                         ( i_capture_reg_a1_c2                                         ),
      .ren_capture_reg_a2_c2                                       ( ren_capture_reg_a2_c2                                       ),
      .ren_capture_reg_a2_c2_d                                     ( ren_capture_reg_a2_c2_d                                     ),
      .i_capture_reg_a2_c2                                         ( i_capture_reg_a2_c2                                         ),
      .ren_capture_reg_b0_c2                                       ( ren_capture_reg_b0_c2                                       ),
      .ren_capture_reg_b0_c2_d                                     ( ren_capture_reg_b0_c2_d                                     ),
      .i_capture_reg_b0_c2                                         ( i_capture_reg_b0_c2                                         ),
      .ren_capture_reg_b1_c2                                       ( ren_capture_reg_b1_c2                                       ),
      .ren_capture_reg_b1_c2_d                                     ( ren_capture_reg_b1_c2_d                                     ),
      .i_capture_reg_b1_c2                                         ( i_capture_reg_b1_c2                                         ),
      .ren_capture_reg_b2_c2                                       ( ren_capture_reg_b2_c2                                       ),
      .ren_capture_reg_b2_c2_d                                     ( ren_capture_reg_b2_c2_d                                     ),
      .i_capture_reg_b2_c2                                         ( i_capture_reg_b2_c2                                         ),
      .o_switch_mode_onebit_cnts_c2                                ( o_switch_mode_onebit_cnts_c2                                ),
      .o_waveform_mode_cnts_c2                                     ( o_waveform_mode_cnts_c2                                     ),
      .o_capture_mode_cnts_c2                                      ( o_capture_mode_cnts_c2                                      ),
      .o_waveform_mode_automatic_sw_c2                             ( o_waveform_mode_automatic_sw_c2                             ),
      .o_capture_mode_automatic_sw_c2                              ( o_capture_mode_automatic_sw_c2                              ),
      .o_shiftmode_ctrl_c2                                         ( o_shiftmode_ctrl_c2                                         ),
      .o_shiftout_data_ctrl_bitcnts_c2                             ( o_shiftout_data_ctrl_bitcnts_c2                             ),
      .o_shiftout_data_c2                                          ( o_shiftout_data_c2                                          ),
      .wen_shiftout_data_valid_c2                                  ( wen_shiftout_data_valid_c2                                  ),
      .wen_shiftout_data_valid_c2_d                                ( wen_shiftout_data_valid_c2_d                                ),
      .o_shiftout_data_valid_c2                                    ( o_shiftout_data_valid_c2                                    ),
      .o_shiftin_data_ctrl_bitcnts_c2                              ( o_shiftin_data_ctrl_bitcnts_c2                              ),
      .i_shiftin_data_c2                                           ( i_shiftin_data_c2                                           ),
      .i_shiftin_databits_updated_c2                               ( i_shiftin_databits_updated_c2                               ),
      .o_single_start_trigger_c3                                   ( o_single_start_trigger_c3                                   ),
      .o_single_stop_trigger_c3                                    ( o_single_stop_trigger_c3                                    ),
      .o_single_clear_trigger_c3                                   ( o_single_clear_trigger_c3                                   ),
      .o_single_reset_trigger_c3                                   ( o_single_reset_trigger_c3                                   ),
      .o_enable_c3                                                 ( o_enable_c3                                                 ),
      .o_clk_ctrl_c3                                               ( o_clk_ctrl_c3                                               ),
      .o_soft_trigger_ctrl_c3                                      ( o_soft_trigger_ctrl_c3                                      ),
      .o_mux_sel_c3                                                ( o_mux_sel_c3                                                ),
      .o_src_sel_start_c3                                          ( o_src_sel_start_c3                                          ),
      .o_src_edge_start_c3                                         ( o_src_edge_start_c3                                         ),
      .o_src_sel_stop_c3                                           ( o_src_sel_stop_c3                                           ),
      .o_src_edge_stop_c3                                          ( o_src_edge_stop_c3                                          ),
      .o_src_sel_din0_c3                                           ( o_src_sel_din0_c3                                           ),
      .o_src_edge_din0_c3                                          ( o_src_edge_din0_c3                                          ),
      .o_src_sel_din1_c3                                           ( o_src_sel_din1_c3                                           ),
      .o_src_edge_din1_c3                                          ( o_src_edge_din1_c3                                          ),
      .wen_ctrl_snap_c3                                            ( wen_ctrl_snap_c3                                            ),
      .wen_ctrl_snap_c3_d                                          ( wen_ctrl_snap_c3_d                                          ),
      .o_ctrl_snap_c3                                              ( o_ctrl_snap_c3                                              ),
      .i_shadow_reg_c3                                             ( i_shadow_reg_c3                                             ),
      .o_mode_sel_c3                                               ( o_mode_sel_c3                                               ),
      .o_target_reg_ctrl_c3                                        ( o_target_reg_ctrl_c3                                        ),
      .o_target_reg_a0_c3                                          ( o_target_reg_a0_c3                                          ),
      .wen_target_reg_a1_c3                                        ( wen_target_reg_a1_c3                                        ),
      .wen_target_reg_a1_c3_d                                      ( wen_target_reg_a1_c3_d                                      ),
      .o_target_reg_a1_c3                                          ( o_target_reg_a1_c3                                          ),
      .o_target_reg_a2_c3                                          ( o_target_reg_a2_c3                                          ),
      .o_target_reg_b0_c3                                          ( o_target_reg_b0_c3                                          ),
      .o_target_reg_b1_c3                                          ( o_target_reg_b1_c3                                          ),
      .o_target_reg_b2_c3                                          ( o_target_reg_b2_c3                                          ),
      .i_capture_reg_status_c3                                     ( i_capture_reg_status_c3                                     ),
      .o_capture_reg_overflow_ctrl_c3                              ( o_capture_reg_overflow_ctrl_c3                              ),
      .ren_capture_reg_a0_c3                                       ( ren_capture_reg_a0_c3                                       ),
      .ren_capture_reg_a0_c3_d                                     ( ren_capture_reg_a0_c3_d                                     ),
      .i_capture_reg_a0_c3                                         ( i_capture_reg_a0_c3                                         ),
      .ren_capture_reg_a1_c3                                       ( ren_capture_reg_a1_c3                                       ),
      .ren_capture_reg_a1_c3_d                                     ( ren_capture_reg_a1_c3_d                                     ),
      .i_capture_reg_a1_c3                                         ( i_capture_reg_a1_c3                                         ),
      .ren_capture_reg_a2_c3                                       ( ren_capture_reg_a2_c3                                       ),
      .ren_capture_reg_a2_c3_d                                     ( ren_capture_reg_a2_c3_d                                     ),
      .i_capture_reg_a2_c3                                         ( i_capture_reg_a2_c3                                         ),
      .ren_capture_reg_b0_c3                                       ( ren_capture_reg_b0_c3                                       ),
      .ren_capture_reg_b0_c3_d                                     ( ren_capture_reg_b0_c3_d                                     ),
      .i_capture_reg_b0_c3                                         ( i_capture_reg_b0_c3                                         ),
      .ren_capture_reg_b1_c3                                       ( ren_capture_reg_b1_c3                                       ),
      .ren_capture_reg_b1_c3_d                                     ( ren_capture_reg_b1_c3_d                                     ),
      .i_capture_reg_b1_c3                                         ( i_capture_reg_b1_c3                                         ),
      .ren_capture_reg_b2_c3                                       ( ren_capture_reg_b2_c3                                       ),
      .ren_capture_reg_b2_c3_d                                     ( ren_capture_reg_b2_c3_d                                     ),
      .i_capture_reg_b2_c3                                         ( i_capture_reg_b2_c3                                         ),
      .o_switch_mode_onebit_cnts_c3                                ( o_switch_mode_onebit_cnts_c3                                ),
      .o_waveform_mode_cnts_c3                                     ( o_waveform_mode_cnts_c3                                     ),
      .o_capture_mode_cnts_c3                                      ( o_capture_mode_cnts_c3                                      ),
      .o_waveform_mode_automatic_sw_c3                             ( o_waveform_mode_automatic_sw_c3                             ),
      .o_capture_mode_automatic_sw_c3                              ( o_capture_mode_automatic_sw_c3                              ),
      .o_shiftmode_ctrl_c3                                         ( o_shiftmode_ctrl_c3                                         ),
      .o_shiftout_data_ctrl_bitcnts_c3                             ( o_shiftout_data_ctrl_bitcnts_c3                             ),
      .o_shiftout_data_c3                                          ( o_shiftout_data_c3                                          ),
      .wen_shiftout_data_valid_c3                                  ( wen_shiftout_data_valid_c3                                  ),
      .wen_shiftout_data_valid_c3_d                                ( wen_shiftout_data_valid_c3_d                                ),
      .o_shiftout_data_valid_c3                                    ( o_shiftout_data_valid_c3                                    ),
      .o_shiftin_data_ctrl_bitcnts_c3                              ( o_shiftin_data_ctrl_bitcnts_c3                              ),
      .i_shiftin_data_c3                                           ( i_shiftin_data_c3                                           ),
      .i_shiftin_databits_updated_c3                               ( i_shiftin_databits_updated_c3                               )
   );




////////////////////////////////////////////////////////////////////////////////////////
//
//  $Log: counter_all_apb_reg_inst.inc,v $
//  Revision 1.0  4/27/2018 0:16:35  register_slave.pl
//  Initial rev
//
//
////////////////////////////////////////////////////////////////////////////////////////
