/*
 * Copyright (c) The mlkem-native project authors
 * Copyright (c) The mldsa-native project authors
 * Copyright (c) 2021-2022 Arm Limited
 * Copyright (c) 2022 Matthias Kannwischer
 * SPDX-License-Identifier: Apache-2.0 OR ISC OR MIT
 */

/* References
 * ==========
 *
 * - [HYBRID]
 *   Hybrid scalar/vector implementations of Keccak and SPHINCS+ on AArch64
 *   Becker, Kannwischer
 *   https://eprint.iacr.org/2022/1243
 */

//
// Author: Hanno Becker <hanno.becker@arm.com>
// Author: Matthias Kannwischer <matthias@kannwischer.eu>
//
// This implementation is essentially from the paper @[HYBRID].
// The only difference is interleaving/deinterleaving of Keccak state
// during load and store, so that the caller need not do this.
//

#include "../../../../common.h"
#if defined(MLD_FIPS202_AARCH64_NEED_X2_V84A) && \
    !defined(MLD_CONFIG_MULTILEVEL_NO_SHARED)

#if defined(__ARM_FEATURE_SHA3)

/*
 * WARNING: This file is auto-derived from the mlkem-native source file
 *   dev/fips202/aarch64/src/keccak_f1600_x2_v84a_asm.S using scripts/simpasm. Do not modify it directly.
 */


.text
.balign 4
.global MLD_ASM_NAMESPACE(keccak_f1600_x2_v84a_asm)
MLD_ASM_FN_SYMBOL(keccak_f1600_x2_v84a_asm)

        sub	sp, sp, #0x40
        stp	d8, d9, [sp]
        stp	d10, d11, [sp, #0x10]
        stp	d12, d13, [sp, #0x20]
        stp	d14, d15, [sp, #0x30]
        add	x2, x0, #0xc8
        ldp	q25, q26, [x0]
        ldp	q27, q28, [x2]
        trn1	v0.2d, v25.2d, v27.2d
        trn2	v1.2d, v25.2d, v27.2d
        trn1	v2.2d, v26.2d, v28.2d
        trn2	v3.2d, v26.2d, v28.2d
        ldp	q25, q26, [x0, #0x20]
        ldp	q27, q28, [x2, #0x20]
        trn1	v4.2d, v25.2d, v27.2d
        trn2	v5.2d, v25.2d, v27.2d
        trn1	v6.2d, v26.2d, v28.2d
        trn2	v7.2d, v26.2d, v28.2d
        ldp	q25, q26, [x0, #0x40]
        ldp	q27, q28, [x2, #0x40]
        trn1	v8.2d, v25.2d, v27.2d
        trn2	v9.2d, v25.2d, v27.2d
        trn1	v10.2d, v26.2d, v28.2d
        trn2	v11.2d, v26.2d, v28.2d
        ldp	q25, q26, [x0, #0x60]
        ldp	q27, q28, [x2, #0x60]
        trn1	v12.2d, v25.2d, v27.2d
        trn2	v13.2d, v25.2d, v27.2d
        trn1	v14.2d, v26.2d, v28.2d
        trn2	v15.2d, v26.2d, v28.2d
        ldp	q25, q26, [x0, #0x80]
        ldp	q27, q28, [x2, #0x80]
        trn1	v16.2d, v25.2d, v27.2d
        trn2	v17.2d, v25.2d, v27.2d
        trn1	v18.2d, v26.2d, v28.2d
        trn2	v19.2d, v26.2d, v28.2d
        ldp	q25, q26, [x0, #0xa0]
        ldp	q27, q28, [x2, #0xa0]
        trn1	v20.2d, v25.2d, v27.2d
        trn2	v21.2d, v25.2d, v27.2d
        trn1	v22.2d, v26.2d, v28.2d
        trn2	v23.2d, v26.2d, v28.2d
        ldr	d25, [x0, #0xc0]
        ldr	d27, [x2, #0xc0]
        trn1	v24.2d, v25.2d, v27.2d
        mov	x2, #0x18               // =24

keccak_f1600_x2_v84a_loop:
        eor3	v30.16b, v0.16b, v5.16b, v10.16b
        eor3	v29.16b, v1.16b, v6.16b, v11.16b
        eor3	v28.16b, v2.16b, v7.16b, v12.16b
        eor3	v27.16b, v3.16b, v8.16b, v13.16b
        eor3	v26.16b, v4.16b, v9.16b, v14.16b
        eor3	v30.16b, v30.16b, v15.16b, v20.16b
        eor3	v29.16b, v29.16b, v16.16b, v21.16b
        eor3	v28.16b, v28.16b, v17.16b, v22.16b
        eor3	v27.16b, v27.16b, v18.16b, v23.16b
        eor3	v26.16b, v26.16b, v19.16b, v24.16b
        rax1	v25.2d, v30.2d, v28.2d
        rax1	v28.2d, v28.2d, v26.2d
        rax1	v26.2d, v26.2d, v29.2d
        rax1	v29.2d, v29.2d, v27.2d
        rax1	v27.2d, v27.2d, v30.2d
        eor	v30.16b, v0.16b, v26.16b
        xar	v0.2d, v2.2d, v29.2d, #0x2
        xar	v2.2d, v12.2d, v29.2d, #0x15
        xar	v12.2d, v13.2d, v28.2d, #0x27
        xar	v13.2d, v19.2d, v27.2d, #0x38
        xar	v19.2d, v23.2d, v28.2d, #0x8
        xar	v23.2d, v15.2d, v26.2d, #0x17
        xar	v15.2d, v1.2d, v25.2d, #0x3f
        xar	v1.2d, v8.2d, v28.2d, #0x9
        xar	v8.2d, v16.2d, v25.2d, #0x13
        xar	v16.2d, v7.2d, v29.2d, #0x3a
        xar	v7.2d, v10.2d, v26.2d, #0x3d
        xar	v10.2d, v3.2d, v28.2d, #0x24
        xar	v3.2d, v18.2d, v28.2d, #0x2b
        xar	v18.2d, v17.2d, v29.2d, #0x31
        xar	v17.2d, v11.2d, v25.2d, #0x36
        xar	v11.2d, v9.2d, v27.2d, #0x2c
        xar	v9.2d, v22.2d, v29.2d, #0x3
        xar	v22.2d, v14.2d, v27.2d, #0x19
        xar	v14.2d, v20.2d, v26.2d, #0x2e
        xar	v20.2d, v4.2d, v27.2d, #0x25
        xar	v4.2d, v24.2d, v27.2d, #0x32
        xar	v24.2d, v21.2d, v25.2d, #0x3e
        xar	v21.2d, v5.2d, v26.2d, #0x1c
        xar	v27.2d, v6.2d, v25.2d, #0x14
        ld1r	{ v31.2d }, [x1], #8
        bcax	v5.16b, v10.16b, v7.16b, v11.16b
        bcax	v6.16b, v11.16b, v8.16b, v7.16b
        bcax	v7.16b, v7.16b, v9.16b, v8.16b
        bcax	v8.16b, v8.16b, v10.16b, v9.16b
        bcax	v9.16b, v9.16b, v11.16b, v10.16b
        bcax	v10.16b, v15.16b, v12.16b, v16.16b
        bcax	v11.16b, v16.16b, v13.16b, v12.16b
        bcax	v12.16b, v12.16b, v14.16b, v13.16b
        bcax	v13.16b, v13.16b, v15.16b, v14.16b
        bcax	v14.16b, v14.16b, v16.16b, v15.16b
        bcax	v15.16b, v20.16b, v17.16b, v21.16b
        bcax	v16.16b, v21.16b, v18.16b, v17.16b
        bcax	v17.16b, v17.16b, v19.16b, v18.16b
        bcax	v18.16b, v18.16b, v20.16b, v19.16b
        bcax	v19.16b, v19.16b, v21.16b, v20.16b
        bcax	v20.16b, v0.16b, v22.16b, v1.16b
        bcax	v21.16b, v1.16b, v23.16b, v22.16b
        bcax	v22.16b, v22.16b, v24.16b, v23.16b
        bcax	v23.16b, v23.16b, v0.16b, v24.16b
        bcax	v24.16b, v24.16b, v1.16b, v0.16b
        bcax	v0.16b, v30.16b, v2.16b, v27.16b
        bcax	v1.16b, v27.16b, v3.16b, v2.16b
        bcax	v2.16b, v2.16b, v4.16b, v3.16b
        bcax	v3.16b, v3.16b, v30.16b, v4.16b
        bcax	v4.16b, v4.16b, v27.16b, v30.16b
        eor	v0.16b, v0.16b, v31.16b
        sub	x2, x2, #0x1
        cbnz	x2, keccak_f1600_x2_v84a_loop
        add	x2, x0, #0xc8
        trn1	v25.2d, v0.2d, v1.2d
        trn1	v26.2d, v2.2d, v3.2d
        stp	q25, q26, [x0]
        trn2	v27.2d, v0.2d, v1.2d
        trn2	v28.2d, v2.2d, v3.2d
        stp	q27, q28, [x2]
        trn1	v25.2d, v4.2d, v5.2d
        trn1	v26.2d, v6.2d, v7.2d
        stp	q25, q26, [x0, #0x20]
        trn2	v27.2d, v4.2d, v5.2d
        trn2	v28.2d, v6.2d, v7.2d
        stp	q27, q28, [x2, #0x20]
        trn1	v25.2d, v8.2d, v9.2d
        trn1	v26.2d, v10.2d, v11.2d
        stp	q25, q26, [x0, #0x40]
        trn2	v27.2d, v8.2d, v9.2d
        trn2	v28.2d, v10.2d, v11.2d
        stp	q27, q28, [x2, #0x40]
        trn1	v25.2d, v12.2d, v13.2d
        trn1	v26.2d, v14.2d, v15.2d
        stp	q25, q26, [x0, #0x60]
        trn2	v27.2d, v12.2d, v13.2d
        trn2	v28.2d, v14.2d, v15.2d
        stp	q27, q28, [x2, #0x60]
        trn1	v25.2d, v16.2d, v17.2d
        trn1	v26.2d, v18.2d, v19.2d
        stp	q25, q26, [x0, #0x80]
        trn2	v27.2d, v16.2d, v17.2d
        trn2	v28.2d, v18.2d, v19.2d
        stp	q27, q28, [x2, #0x80]
        trn1	v25.2d, v20.2d, v21.2d
        trn1	v26.2d, v22.2d, v23.2d
        stp	q25, q26, [x0, #0xa0]
        trn2	v27.2d, v20.2d, v21.2d
        trn2	v28.2d, v22.2d, v23.2d
        stp	q27, q28, [x2, #0xa0]
        str	d24, [x0, #0xc0]
        trn2	v25.2d, v24.2d, v24.2d
        str	d25, [x2, #0xc0]
        ldp	d8, d9, [sp]
        ldp	d10, d11, [sp, #0x10]
        ldp	d12, d13, [sp, #0x20]
        ldp	d14, d15, [sp, #0x30]
        add	sp, sp, #0x40
        ret

#endif /* __ARM_FEATURE_SHA3 */

#endif /* MLD_FIPS202_AARCH64_NEED_X2_V84A && !MLD_CONFIG_MULTILEVEL_NO_SHARED \
        */
