{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  6 09:19:26 2012 " "Info: Processing started: Sun May  6 09:19:26 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ifv -c ifv --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ifv -c ifv --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_vga " "Info: Detected ripple clock \"clk_vga\" as buffer" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_vga" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 register nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\] register nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\] 8.405 ns " "Info: Slack time is 8.405 ns for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" between source register \"nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\]\" and destination register \"nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "86.24 MHz 11.595 ns " "Info: Fmax is 86.24 MHz (period= 11.595 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.811 ns + Largest register register " "Info: + Largest register to register requirement is 19.811 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.917 ns " "Info: + Latch edge is 18.917 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Destination clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.083 ns " "Info: - Launch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.025 ns + Largest " "Info: + Largest clock skew is 0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 destination 2.657 ns + Shortest register " "Info: + Shortest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\] 3 REG LCFF_X14_Y7_N11 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X14_Y7_N11; Fanout = 2; REG Node = 'nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 source 2.632 ns - Longest register " "Info: - Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\] 3 REG LCFF_X7_Y11_N21 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 3; REG Node = 'nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.541 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|W_alu_result[14] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|W_alu_result[14] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5488 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5416 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|W_alu_result[14] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.406 ns - Longest register register " "Info: - Longest register to register delay is 11.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\] 1 REG LCFF_X7_Y11_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 3; REG Node = 'nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.275 ns) 1.645 ns nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 2 COMB LCCOMB_X5_Y6_N0 1 " "Info: 2: + IC(1.370 ns) + CELL(0.275 ns) = 1.645 ns; Loc. = LCCOMB_X5_Y6_N0; Fanout = 1; COMB Node = 'nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.645 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1078 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.389 ns) 2.709 ns nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 3 COMB LCCOMB_X8_Y7_N8 1 " "Info: 3: + IC(0.675 ns) + CELL(0.389 ns) = 2.709 ns; Loc. = LCCOMB_X8_Y7_N8; Fanout = 1; COMB Node = 'nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.064 ns" { nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1078 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.275 ns) 3.268 ns nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 4 COMB LCCOMB_X8_Y7_N28 2 " "Info: 4: + IC(0.284 ns) + CELL(0.275 ns) = 3.268 ns; Loc. = LCCOMB_X8_Y7_N28; Fanout = 2; COMB Node = 'nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.559 ns" { nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1078 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.415 ns) 3.935 ns nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module 5 COMB LCCOMB_X8_Y7_N4 33 " "Info: 5: + IC(0.252 ns) + CELL(0.415 ns) = 3.935 ns; Loc. = LCCOMB_X8_Y7_N4; Fanout = 33; COMB Node = 'nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.667 ns" { nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.275 ns) 4.496 ns nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 6 COMB LCCOMB_X8_Y7_N6 7 " "Info: 6: + IC(0.286 ns) + CELL(0.275 ns) = 4.496 ns; Loc. = LCCOMB_X8_Y7_N6; Fanout = 7; COMB Node = 'nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_qualified_request_cpu_jtag_debug_module~41'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 5.208 ns nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_granted_cpu_jtag_debug_module~58 7 COMB LCCOMB_X8_Y7_N14 24 " "Info: 7: + IC(0.274 ns) + CELL(0.438 ns) = 5.208 ns; Loc. = LCCOMB_X8_Y7_N14; Fanout = 24; COMB Node = 'nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_granted_cpu_jtag_debug_module~58'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.712 ns" { nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.275 ns) 5.801 ns nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[7\]~111 8 COMB LCCOMB_X8_Y7_N20 3 " "Info: 8: + IC(0.318 ns) + CELL(0.275 ns) = 5.801 ns; Loc. = LCCOMB_X8_Y7_N20; Fanout = 3; COMB Node = 'nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[7\]~111'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.593 ns" { nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.398 ns) 6.469 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~70 9 COMB LCCOMB_X8_Y7_N18 1 " "Info: 9: + IC(0.270 ns) + CELL(0.398 ns) = 6.469 ns; Loc. = LCCOMB_X8_Y7_N18; Fanout = 1; COMB Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~70'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.668 ns" { nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.415 ns) 7.603 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~71 10 COMB LCCOMB_X11_Y7_N12 31 " "Info: 10: + IC(0.719 ns) + CELL(0.415 ns) = 7.603 ns; Loc. = LCCOMB_X11_Y7_N12; Fanout = 31; COMB Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~71'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.134 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.419 ns) 9.425 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|readdata\[14\]~1368 11 COMB LCCOMB_X14_Y9_N20 2 " "Info: 11: + IC(1.403 ns) + CELL(0.419 ns) = 9.425 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|readdata\[14\]~1368'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.822 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.438 ns) 10.651 ns nios:NIOS\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[14\]~1097 12 COMB LCCOMB_X14_Y7_N18 1 " "Info: 12: + IC(0.788 ns) + CELL(0.438 ns) = 10.651 ns; Loc. = LCCOMB_X14_Y7_N18; Fanout = 1; COMB Node = 'nios:NIOS\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[14\]~1097'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.226 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 479 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 11.322 ns nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]~1606 13 COMB LCCOMB_X14_Y7_N10 1 " "Info: 13: + IC(0.251 ns) + CELL(0.420 ns) = 11.322 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 1; COMB Node = 'nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]~1606'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.406 ns nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\] 14 REG LCFF_X14_Y7_N11 2 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.406 ns; Loc. = LCFF_X14_Y7_N11; Fanout = 2; REG Node = 'nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.516 ns ( 39.59 % ) " "Info: Total cell delay = 4.516 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.890 ns ( 60.41 % ) " "Info: Total interconnect delay = 6.890 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "11.406 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "11.406 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 {} nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.370ns 0.675ns 0.284ns 0.252ns 0.286ns 0.274ns 0.318ns 0.270ns 0.719ns 1.403ns 0.788ns 0.251ns 0.000ns } { 0.000ns 0.275ns 0.389ns 0.275ns 0.415ns 0.275ns 0.438ns 0.275ns 0.398ns 0.415ns 0.419ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|W_alu_result[14] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "11.406 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "11.406 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 {} nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.370ns 0.675ns 0.284ns 0.252ns 0.286ns 0.274ns 0.318ns 0.270ns 0.719ns 1.403ns 0.788ns 0.251ns 0.000ns } { 0.000ns 0.275ns 0.389ns 0.275ns 0.415ns 0.275ns 0.438ns 0.275ns 0.398ns 0.415ns 0.419ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 register hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\] register hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\] 17.254 ns " "Info: Slack time is 17.254 ns for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" between source register \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\]\" and destination register \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "43.96 MHz 22.746 ns " "Info: Fmax is 43.96 MHz (period= 22.746 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.795 ns + Largest register register " "Info: + Largest register to register requirement is 39.795 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.917 ns " "Info: + Latch edge is 38.917 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll5025:CLK5025\|altpll:altpll_component\|_clk1 40.000 ns -1.083 ns  50 " "Info: Clock period of Destination clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.083 ns " "Info: - Launch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk1 40.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns + Largest " "Info: + Largest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 destination 2.619 ns + Shortest register " "Info: + Shortest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 854 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 854; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.619 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\] 3 REG LCFF_X37_Y26_N1 94 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 94; REG Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.528 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.082 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 1.091ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 source 2.610 ns - Longest register " "Info: - Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 854 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 854; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.610 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\] 3 REG LCFF_X37_Y27_N17 112 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X37_Y27_N17; Fanout = 112; REG Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.519 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 1.091ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 1.091ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.541 ns - Longest register register " "Info: - Longest register to register delay is 22.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\] 1 REG LCFF_X37_Y27_N17 112 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y27_N17; Fanout = 112; REG Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.701 ns) + CELL(0.393 ns) 3.094 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|w724w\[0\] 2 COMB LCCOMB_X18_Y32_N10 2 " "Info: 2: + IC(2.701 ns) + CELL(0.393 ns) = 3.094 ns; Loc. = LCCOMB_X18_Y32_N10; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|w724w\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.094 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 1213 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.485 ns) 4.527 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[2\]~49 3 COMB LCCOMB_X25_Y32_N14 2 " "Info: 3: + IC(0.948 ns) + CELL(0.485 ns) = 4.527 ns; Loc. = LCCOMB_X25_Y32_N14; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[2\]~49'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.433 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.598 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[3\]~51 4 COMB LCCOMB_X25_Y32_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.598 ns; Loc. = LCCOMB_X25_Y32_N16; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[3\]~51'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.669 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[4\]~53 5 COMB LCCOMB_X25_Y32_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.669 ns; Loc. = LCCOMB_X25_Y32_N18; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[4\]~53'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.740 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[5\]~55 6 COMB LCCOMB_X25_Y32_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.740 ns; Loc. = LCCOMB_X25_Y32_N20; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[5\]~55'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.811 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[6\]~57 7 COMB LCCOMB_X25_Y32_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.811 ns; Loc. = LCCOMB_X25_Y32_N22; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[6\]~57'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.221 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[7\]~58 8 COMB LCCOMB_X25_Y32_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.221 ns; Loc. = LCCOMB_X25_Y32_N24; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[7\]~58'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.414 ns) 7.120 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add21_result\[19\]~135 9 COMB LCCOMB_X20_Y31_N6 2 " "Info: 9: + IC(1.485 ns) + CELL(0.414 ns) = 7.120 ns; Loc. = LCCOMB_X20_Y31_N6; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add21_result\[19\]~135'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.899 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 33 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.530 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add21_result\[20\]~136 10 COMB LCCOMB_X20_Y31_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 7.530 ns; Loc. = LCCOMB_X20_Y31_N8; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add21_result\[20\]~136'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 33 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.414 ns) 8.909 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~820 11 COMB LCCOMB_X21_Y32_N26 2 " "Info: 11: + IC(0.965 ns) + CELL(0.414 ns) = 8.909 ns; Loc. = LCCOMB_X21_Y32_N26; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~820'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.379 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.980 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~822 12 COMB LCCOMB_X21_Y32_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.980 ns; Loc. = LCCOMB_X21_Y32_N28; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~822'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.390 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~823 13 COMB LCCOMB_X21_Y32_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 9.390 ns; Loc. = LCCOMB_X21_Y32_N30; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~823'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.414 ns) 11.413 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~884 14 COMB LCCOMB_X21_Y27_N2 2 " "Info: 14: + IC(1.609 ns) + CELL(0.414 ns) = 11.413 ns; Loc. = LCCOMB_X21_Y27_N2; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~884'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.023 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.484 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~886 15 COMB LCCOMB_X21_Y27_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 11.484 ns; Loc. = LCCOMB_X21_Y27_N4; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~886'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.555 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~888 16 COMB LCCOMB_X21_Y27_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 11.555 ns; Loc. = LCCOMB_X21_Y27_N6; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~888'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.626 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~890 17 COMB LCCOMB_X21_Y27_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 11.626 ns; Loc. = LCCOMB_X21_Y27_N8; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~890'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.697 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~892 18 COMB LCCOMB_X21_Y27_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 11.697 ns; Loc. = LCCOMB_X21_Y27_N10; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~892'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.768 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~894 19 COMB LCCOMB_X21_Y27_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 11.768 ns; Loc. = LCCOMB_X21_Y27_N12; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~894'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 11.927 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~896 20 COMB LCCOMB_X21_Y27_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 11.927 ns; Loc. = LCCOMB_X21_Y27_N14; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~896'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.998 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~898 21 COMB LCCOMB_X21_Y27_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 11.998 ns; Loc. = LCCOMB_X21_Y27_N16; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~898'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.069 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~900 22 COMB LCCOMB_X21_Y27_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 12.069 ns; Loc. = LCCOMB_X21_Y27_N18; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~900'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.140 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~902 23 COMB LCCOMB_X21_Y27_N20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 12.140 ns; Loc. = LCCOMB_X21_Y27_N20; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~902'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.211 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~904 24 COMB LCCOMB_X21_Y27_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 12.211 ns; Loc. = LCCOMB_X21_Y27_N22; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~904'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.282 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~906 25 COMB LCCOMB_X21_Y27_N24 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 12.282 ns; Loc. = LCCOMB_X21_Y27_N24; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~906'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.692 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~907 26 COMB LCCOMB_X21_Y27_N26 4 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 12.692 ns; Loc. = LCCOMB_X21_Y27_N26; Fanout = 4; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~907'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.485 ns) 14.673 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[17\]~330 27 COMB LCCOMB_X21_Y23_N14 2 " "Info: 27: + IC(1.496 ns) + CELL(0.485 ns) = 14.673 ns; Loc. = LCCOMB_X21_Y23_N14; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[17\]~330'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.981 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.744 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[18\]~332 28 COMB LCCOMB_X21_Y23_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 14.744 ns; Loc. = LCCOMB_X21_Y23_N16; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[18\]~332'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.815 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[19\]~334 29 COMB LCCOMB_X21_Y23_N18 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 14.815 ns; Loc. = LCCOMB_X21_Y23_N18; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[19\]~334'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.886 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[20\]~336 30 COMB LCCOMB_X21_Y23_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 14.886 ns; Loc. = LCCOMB_X21_Y23_N20; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[20\]~336'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.957 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[21\]~338 31 COMB LCCOMB_X21_Y23_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 14.957 ns; Loc. = LCCOMB_X21_Y23_N22; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[21\]~338'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.028 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[22\]~340 32 COMB LCCOMB_X21_Y23_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 15.028 ns; Loc. = LCCOMB_X21_Y23_N24; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[22\]~340'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.099 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[23\]~342 33 COMB LCCOMB_X21_Y23_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 15.099 ns; Loc. = LCCOMB_X21_Y23_N26; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[23\]~342'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.170 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[24\]~344 34 COMB LCCOMB_X21_Y23_N28 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 15.170 ns; Loc. = LCCOMB_X21_Y23_N28; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[24\]~344'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 15.316 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[25\]~346 35 COMB LCCOMB_X21_Y23_N30 2 " "Info: 35: + IC(0.000 ns) + CELL(0.146 ns) = 15.316 ns; Loc. = LCCOMB_X21_Y23_N30; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[25\]~346'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.387 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[26\]~348 36 COMB LCCOMB_X21_Y22_N0 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 15.387 ns; Loc. = LCCOMB_X21_Y22_N0; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[26\]~348'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.458 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[27\]~350 37 COMB LCCOMB_X21_Y22_N2 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 15.458 ns; Loc. = LCCOMB_X21_Y22_N2; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[27\]~350'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.529 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[28\]~352 38 COMB LCCOMB_X21_Y22_N4 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 15.529 ns; Loc. = LCCOMB_X21_Y22_N4; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[28\]~352'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.600 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[29\]~354 39 COMB LCCOMB_X21_Y22_N6 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 15.600 ns; Loc. = LCCOMB_X21_Y22_N6; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[29\]~354'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.010 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[30\]~355 40 COMB LCCOMB_X21_Y22_N8 1 " "Info: 40: + IC(0.000 ns) + CELL(0.410 ns) = 16.010 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[30\]~355'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 16.684 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|LessThan0~579 41 COMB LCCOMB_X21_Y22_N28 1 " "Info: 41: + IC(0.254 ns) + CELL(0.420 ns) = 16.684 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 1; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|LessThan0~579'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.674 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.438 ns) 17.828 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|LessThan0~583 42 COMB LCCOMB_X21_Y21_N16 3 " "Info: 42: + IC(0.706 ns) + CELL(0.438 ns) = 17.828 ns; Loc. = LCCOMB_X21_Y21_N16; Fanout = 3; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|LessThan0~583'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.144 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.242 ns) 18.527 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[20\]~2726 43 COMB LCCOMB_X21_Y20_N20 1 " "Info: 43: + IC(0.457 ns) + CELL(0.242 ns) = 18.527 ns; Loc. = LCCOMB_X21_Y20_N20; Fanout = 1; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[20\]~2726'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.699 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 19.051 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[20\]~2727 44 COMB LCCOMB_X21_Y20_N4 72 " "Info: 44: + IC(0.249 ns) + CELL(0.275 ns) = 19.051 ns; Loc. = LCCOMB_X21_Y20_N4; Fanout = 72; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[20\]~2727'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.524 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.660 ns) 22.541 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\] 45 REG LCFF_X37_Y26_N1 94 " "Info: 45: + IC(2.830 ns) + CELL(0.660 ns) = 22.541 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 94; REG Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.490 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.841 ns ( 39.22 % ) " "Info: Total cell delay = 8.841 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.700 ns ( 60.78 % ) " "Info: Total interconnect delay = 13.700 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "22.541 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "22.541 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 2.701ns 0.948ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.485ns 0.000ns 0.965ns 0.000ns 0.000ns 1.609ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.496ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.706ns 0.457ns 0.249ns 2.830ns } { 0.000ns 0.393ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.414ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.438ns 0.242ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 1.091ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "22.541 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "22.541 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 2.701ns 0.948ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.485ns 0.000ns 0.965ns 0.000ns 0.000ns 1.609ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.496ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.706ns 0.457ns 0.249ns 2.830ns } { 0.000ns 0.393ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.414ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.438ns 0.242ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll5025:CLK5025\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register hook:IFM\|ifmunitd:ifm\|ow\[0\] register vga_mod:VGA\|vga:G\|VGA_G\[4\] -1.772 ns " "Info: Slack time is -1.772 ns for clock \"CLOCK_50\" between source register \"hook:IFM\|ifmunitd:ifm\|ow\[0\]\" and destination register \"vga_mod:VGA\|vga:G\|VGA_G\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.534 ns + Largest register register " "Info: + Largest register to register requirement is 2.534 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.083 ns + " "Info: + Setup relationship between source and destination is 1.083 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.917 ns " "Info: - Launch edge is 18.917 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.665 ns + Largest " "Info: + Largest clock skew is 1.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.324 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 4.324 ns vga_mod:VGA\|vga:G\|VGA_G\[4\] 4 REG LCFF_X20_Y35_N25 1 " "Info: 4: + IC(1.037 ns) + CELL(0.537 ns) = 4.324 ns; Loc. = LCFF_X20_Y35_N25; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_G\[4\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.72 % ) " "Info: Total cell delay = 2.323 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.001 ns ( 46.28 % ) " "Info: Total interconnect delay = 2.001 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.324 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.324 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 source 2.659 ns - Longest register " "Info: - Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns hook:IFM\|ifmunitd:ifm\|ow\[0\] 3 REG LCFF_X19_Y35_N29 55 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X19_Y35_N29; Fanout = 55; REG Node = 'hook:IFM\|ifmunitd:ifm\|ow\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} hook:IFM|ifmunitd:ifm|ow[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.324 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.324 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} hook:IFM|ifmunitd:ifm|ow[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.324 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.324 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} hook:IFM|ifmunitd:ifm|ow[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.306 ns - Longest register register " "Info: - Longest register to register delay is 4.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hook:IFM\|ifmunitd:ifm\|ow\[0\] 1 REG LCFF_X19_Y35_N29 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N29; Fanout = 55; REG Node = 'hook:IFM\|ifmunitd:ifm\|ow\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns sram:SRAM\|rre~24 2 COMB LCCOMB_X19_Y35_N22 7 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X19_Y35_N22; Fanout = 7; COMB Node = 'sram:SRAM\|rre~24'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.459 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.150 ns) 0.903 ns sram:SRAM\|rv\[0\]~480 3 COMB LCCOMB_X19_Y35_N26 2 " "Info: 3: + IC(0.294 ns) + CELL(0.150 ns) = 0.903 ns; Loc. = LCCOMB_X19_Y35_N26; Fanout = 2; COMB Node = 'sram:SRAM\|rv\[0\]~480'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.444 ns" { sram:SRAM|rre~24 sram:SRAM|rv[0]~480 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 1.546 ns vga_mod:VGA\|Add0~163 4 COMB LCCOMB_X19_Y35_N0 2 " "Info: 4: + IC(0.250 ns) + CELL(0.393 ns) = 1.546 ns; Loc. = LCCOMB_X19_Y35_N0; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~163'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.643 ns" { sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.956 ns vga_mod:VGA\|Add0~164 5 COMB LCCOMB_X19_Y35_N2 48 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.956 ns; Loc. = LCCOMB_X19_Y35_N2; Fanout = 48; COMB Node = 'vga_mod:VGA\|Add0~164'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~164 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.438 ns) 3.008 ns vga_mod:VGA\|Color_LUT:A\|Mux24~167 6 COMB LCCOMB_X20_Y35_N18 1 " "Info: 6: + IC(0.614 ns) + CELL(0.438 ns) = 3.008 ns; Loc. = LCCOMB_X20_Y35_N18; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.052 ns" { vga_mod:VGA|Add0~164 vga_mod:VGA|Color_LUT:A|Mux24~167 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.411 ns vga_mod:VGA\|Color_LUT:A\|Mux24~168 7 COMB LCCOMB_X20_Y35_N12 1 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 3.411 ns; Loc. = LCCOMB_X20_Y35_N12; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~168'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.403 ns" { vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.815 ns vga_mod:VGA\|Color_LUT:A\|Mux24~170 8 COMB LCCOMB_X20_Y35_N6 1 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X20_Y35_N6; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~170'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.404 ns" { vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.222 ns vga_mod:VGA\|vga:G\|VGA_G~828 9 COMB LCCOMB_X20_Y35_N24 1 " "Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 4.222 ns; Loc. = LCCOMB_X20_Y35_N24; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_G~828'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.306 ns vga_mod:VGA\|vga:G\|VGA_G\[4\] 10 REG LCFF_X20_Y35_N25 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.306 ns; Loc. = LCFF_X20_Y35_N25; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_G\[4\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 48.19 % ) " "Info: Total cell delay = 2.075 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.231 ns ( 51.81 % ) " "Info: Total interconnect delay = 2.231 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.306 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~164 vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.306 ns" { hook:IFM|ifmunitd:ifm|ow[0] {} sram:SRAM|rre~24 {} sram:SRAM|rv[0]~480 {} vga_mod:VGA|Add0~163 {} vga_mod:VGA|Add0~164 {} vga_mod:VGA|Color_LUT:A|Mux24~167 {} vga_mod:VGA|Color_LUT:A|Mux24~168 {} vga_mod:VGA|Color_LUT:A|Mux24~170 {} vga_mod:VGA|vga:G|VGA_G~828 {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.309ns 0.294ns 0.250ns 0.000ns 0.614ns 0.253ns 0.254ns 0.257ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.393ns 0.410ns 0.438ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.324 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.324 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} hook:IFM|ifmunitd:ifm|ow[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.306 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~164 vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.306 ns" { hook:IFM|ifmunitd:ifm|ow[0] {} sram:SRAM|rre~24 {} sram:SRAM|rv[0]~480 {} vga_mod:VGA|Add0~163 {} vga_mod:VGA|Add0~164 {} vga_mod:VGA|Color_LUT:A|Mux24~167 {} vga_mod:VGA|Color_LUT:A|Mux24~168 {} vga_mod:VGA|Color_LUT:A|Mux24~170 {} vga_mod:VGA|vga:G|VGA_G~828 {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.309ns 0.294ns 0.250ns 0.000ns 0.614ns 0.253ns 0.254ns 0.257ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.393ns 0.410ns 0.438ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLOCK_50' 30 " "Warning: Can't achieve timing requirement Clock Setup: 'CLOCK_50' along 30 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 150.02 MHz 6.666 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 150.02 MHz between source register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 6.666 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.128 ns + Longest register register " "Info: + Longest register to register delay is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] 1 REG LCFF_X10_Y14_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y14_N17; Fanout = 2; REG Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.271 ns) 1.310 ns sld_hub:sld_hub_inst\|hub_tdo_reg~324 2 COMB LCCOMB_X8_Y17_N24 1 " "Info: 2: + IC(1.039 ns) + CELL(0.271 ns) = 1.310 ns; Loc. = LCCOMB_X8_Y17_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~324'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.310 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.420 ns) 2.180 ns sld_hub:sld_hub_inst\|hub_tdo_reg~325 3 COMB LCCOMB_X7_Y17_N0 1 " "Info: 3: + IC(0.450 ns) + CELL(0.420 ns) = 2.180 ns; Loc. = LCCOMB_X7_Y17_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~325'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.870 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.415 ns) 3.044 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 4 COMB LCCOMB_X7_Y18_N30 1 " "Info: 4: + IC(0.449 ns) + CELL(0.415 ns) = 3.044 ns; Loc. = LCCOMB_X7_Y18_N30; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.864 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.128 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X7_Y18_N31 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.128 ns; Loc. = LCFF_X7_Y18_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.190 ns ( 38.04 % ) " "Info: Total cell delay = 1.190 ns ( 38.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.938 ns ( 61.96 % ) " "Info: Total interconnect delay = 1.938 ns ( 61.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.128 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.128 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~324 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.039ns 0.450ns 0.449ns 0.000ns } { 0.000ns 0.271ns 0.420ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.462 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G0; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 4.462 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X7_Y18_N31 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 4.462 ns; Loc. = LCFF_X7_Y18_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.03 % ) " "Info: Total cell delay = 0.537 ns ( 12.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.925 ns ( 87.97 % ) " "Info: Total interconnect delay = 3.925 ns ( 87.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.453 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G0; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.453 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] 3 REG LCFF_X10_Y14_N17 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.453 ns; Loc. = LCFF_X10_Y14_N17; Fanout = 2; REG Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~TCKUTAPclkctrl nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.916 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.916 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.453 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.453 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} } { 0.000ns 2.888ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.453 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.453 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} } { 0.000ns 2.888ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.128 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.128 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~324 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.039ns 0.450ns 0.449ns 0.000ns } { 0.000ns 0.271ns 0.420ns 0.415ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.453 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.453 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} } { 0.000ns 2.888ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 register nios:NIOS\|sdram:the_sdram\|i_refs\[0\] register nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" between source register \"nios:NIOS\|sdram:the_sdram\|i_refs\[0\]\" and destination register \"nios:NIOS\|sdram:the_sdram\|i_refs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 1 REG LCFF_X2_Y2_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 4; REG Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\]~80 2 COMB LCCOMB_X2_Y2_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y2_N30; Fanout = 1; COMB Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]~80'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] nios:NIOS|sdram:the_sdram|i_refs[0]~80 } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 3 REG LCFF_X2_Y2_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 4; REG Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios:NIOS|sdram:the_sdram|i_refs[0]~80 nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] nios:NIOS|sdram:the_sdram|i_refs[0]~80 nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] {} nios:NIOS|sdram:the_sdram|i_refs[0]~80 {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.083 ns " "Info: + Latch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Destination clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.083 ns " "Info: - Launch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 destination 2.665 ns + Longest register " "Info: + Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.665 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 3 REG LCFF_X2_Y2_N31 4 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 4; REG Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.15 % ) " "Info: Total cell delay = 0.537 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 79.85 % ) " "Info: Total interconnect delay = 2.128 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 source 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.665 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 3 REG LCFF_X2_Y2_N31 4 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 4; REG Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.15 % ) " "Info: Total cell delay = 0.537 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 79.85 % ) " "Info: Total interconnect delay = 2.128 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] nios:NIOS|sdram:the_sdram|i_refs[0]~80 nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] {} nios:NIOS|sdram:the_sdram|i_refs[0]~80 {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 register hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] register hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" between source register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\" and destination register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 1 REG LCFF_X40_Y17_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns hook:IFM\|ifmunitd:ifm\|ia~3035 2 COMB LCCOMB_X40_Y17_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X40_Y17_N26; Fanout = 1; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ia~3035'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] hook:IFM|ifmunitd:ifm|ia~3035 } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 3 REG LCFF_X40_Y17_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { hook:IFM|ifmunitd:ifm|ia~3035 hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] hook:IFM|ifmunitd:ifm|ia~3035 hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} hook:IFM|ifmunitd:ifm|ia~3035 {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.083 ns " "Info: + Latch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll5025:CLK5025\|altpll:altpll_component\|_clk1 40.000 ns -1.083 ns  50 " "Info: Clock period of Destination clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.083 ns " "Info: - Launch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk1 40.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 destination 2.654 ns + Longest register " "Info: + Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 854 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 854; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 3 REG LCFF_X40_Y17_N27 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 source 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 854 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 854; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 3 REG LCFF_X40_Y17_N27 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] hook:IFM|ifmunitd:ifm|ia~3035 hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} hook:IFM|ifmunitd:ifm|ia~3035 {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register vga_mod:VGA\|vga:G\|vga_vsync register vga_mod:VGA\|vga:G\|vga_vsync 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"vga_mod:VGA\|vga:G\|vga_vsync\" and destination register \"vga_mod:VGA\|vga:G\|vga_vsync\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_mod:VGA\|vga:G\|vga_vsync 1 REG LCFF_X16_Y18_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y18_N25; Fanout = 3; REG Node = 'vga_mod:VGA\|vga:G\|vga_vsync'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_mod:VGA\|vga:G\|vga_vsync~52 2 COMB LCCOMB_X16_Y18_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X16_Y18_N24; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|vga_vsync~52'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_mod:VGA|vga:G|vga_vsync vga_mod:VGA|vga:G|vga_vsync~52 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_mod:VGA\|vga:G\|vga_vsync 3 REG LCFF_X16_Y18_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X16_Y18_N25; Fanout = 3; REG Node = 'vga_mod:VGA\|vga:G\|vga_vsync'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_mod:VGA|vga:G|vga_vsync~52 vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_mod:VGA|vga:G|vga_vsync vga_mod:VGA|vga:G|vga_vsync~52 vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { vga_mod:VGA|vga:G|vga_vsync {} vga_mod:VGA|vga:G|vga_vsync~52 {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.316 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.316 ns vga_mod:VGA\|vga:G\|vga_vsync 4 REG LCFF_X16_Y18_N25 3 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.316 ns; Loc. = LCFF_X16_Y18_N25; Fanout = 3; REG Node = 'vga_mod:VGA\|vga:G\|vga_vsync'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.82 % ) " "Info: Total cell delay = 2.323 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 46.18 % ) " "Info: Total interconnect delay = 1.993 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.316 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.316 ns vga_mod:VGA\|vga:G\|vga_vsync 4 REG LCFF_X16_Y18_N25 3 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.316 ns; Loc. = LCFF_X16_Y18_N25; Fanout = 3; REG Node = 'vga_mod:VGA\|vga:G\|vga_vsync'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.82 % ) " "Info: Total cell delay = 2.323 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 46.18 % ) " "Info: Total interconnect delay = 1.993 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_mod:VGA|vga:G|vga_vsync vga_mod:VGA|vga:G|vga_vsync~52 vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { vga_mod:VGA|vga:G|vga_vsync {} vga_mod:VGA|vga:G|vga_vsync~52 {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "vga_mod:VGA\|vga:G\|VGA_R\[1\] SRAM_DQ\[1\] CLOCK_50 6.878 ns register " "Info: tsu for register \"vga_mod:VGA\|vga:G\|VGA_R\[1\]\" (data pin = \"SRAM_DQ\[1\]\", clock pin = \"CLOCK_50\") is 6.878 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.232 ns + Longest pin register " "Info: + Longest pin to register delay is 11.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[1\] 1 PIN PIN_AE6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE6; Fanout = 1; PIN Node = 'SRAM_DQ\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns SRAM_DQ\[1\]~14 2 COMB IOC_X11_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N2; Fanout = 1; COMB Node = 'SRAM_DQ\[1\]~14'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.860 ns" { SRAM_DQ[1] SRAM_DQ[1]~14 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.618 ns) + CELL(0.410 ns) 7.888 ns sram:SRAM\|rv\[1\]~479 3 COMB LCCOMB_X19_Y35_N18 2 " "Info: 3: + IC(6.618 ns) + CELL(0.410 ns) = 7.888 ns; Loc. = LCCOMB_X19_Y35_N18; Fanout = 2; COMB Node = 'sram:SRAM\|rv\[1\]~479'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "7.028 ns" { SRAM_DQ[1]~14 sram:SRAM|rv[1]~479 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.393 ns) 8.561 ns vga_mod:VGA\|Add0~165 4 COMB LCCOMB_X19_Y35_N2 2 " "Info: 4: + IC(0.280 ns) + CELL(0.393 ns) = 8.561 ns; Loc. = LCCOMB_X19_Y35_N2; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~165'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { sram:SRAM|rv[1]~479 vga_mod:VGA|Add0~165 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.632 ns vga_mod:VGA\|Add0~167 5 COMB LCCOMB_X19_Y35_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.632 ns; Loc. = LCCOMB_X19_Y35_N4; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.042 ns vga_mod:VGA\|Add0~168 6 COMB LCCOMB_X19_Y35_N6 46 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 9.042 ns; Loc. = LCCOMB_X19_Y35_N6; Fanout = 46; COMB Node = 'vga_mod:VGA\|Add0~168'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~168 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.275 ns) 10.043 ns vga_mod:VGA\|vga:G\|VGA_R~2762 7 COMB LCCOMB_X18_Y35_N10 1 " "Info: 7: + IC(0.726 ns) + CELL(0.275 ns) = 10.043 ns; Loc. = LCCOMB_X18_Y35_N10; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_R~2762'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.001 ns" { vga_mod:VGA|Add0~168 vga_mod:VGA|vga:G|VGA_R~2762 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 10.438 ns vga_mod:VGA\|vga:G\|VGA_R~2763 8 COMB LCCOMB_X18_Y35_N16 1 " "Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 10.438 ns; Loc. = LCCOMB_X18_Y35_N16; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_R~2763'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.395 ns" { vga_mod:VGA|vga:G|VGA_R~2762 vga_mod:VGA|vga:G|VGA_R~2763 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.275 ns) 11.148 ns vga_mod:VGA\|vga:G\|VGA_R~2764 9 COMB LCCOMB_X17_Y35_N2 1 " "Info: 9: + IC(0.435 ns) + CELL(0.275 ns) = 11.148 ns; Loc. = LCCOMB_X17_Y35_N2; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_R~2764'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.710 ns" { vga_mod:VGA|vga:G|VGA_R~2763 vga_mod:VGA|vga:G|VGA_R~2764 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.232 ns vga_mod:VGA\|vga:G\|VGA_R\[1\] 10 REG LCFF_X17_Y35_N3 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 11.232 ns; Loc. = LCFF_X17_Y35_N3; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_R\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_mod:VGA|vga:G|VGA_R~2764 vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 26.07 % ) " "Info: Total cell delay = 2.928 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.304 ns ( 73.93 % ) " "Info: Total interconnect delay = 8.304 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "11.232 ns" { SRAM_DQ[1] SRAM_DQ[1]~14 sram:SRAM|rv[1]~479 vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~168 vga_mod:VGA|vga:G|VGA_R~2762 vga_mod:VGA|vga:G|VGA_R~2763 vga_mod:VGA|vga:G|VGA_R~2764 vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "11.232 ns" { SRAM_DQ[1] {} SRAM_DQ[1]~14 {} sram:SRAM|rv[1]~479 {} vga_mod:VGA|Add0~165 {} vga_mod:VGA|Add0~167 {} vga_mod:VGA|Add0~168 {} vga_mod:VGA|vga:G|VGA_R~2762 {} vga_mod:VGA|vga:G|VGA_R~2763 {} vga_mod:VGA|vga:G|VGA_R~2764 {} vga_mod:VGA|vga:G|VGA_R[1] {} } { 0.000ns 0.000ns 6.618ns 0.280ns 0.000ns 0.000ns 0.726ns 0.245ns 0.435ns 0.000ns } { 0.000ns 0.860ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.318 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.318 ns vga_mod:VGA\|vga:G\|VGA_R\[1\] 4 REG LCFF_X17_Y35_N3 1 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.318 ns; Loc. = LCFF_X17_Y35_N3; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_R\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.80 % ) " "Info: Total cell delay = 2.323 ns ( 53.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 46.20 % ) " "Info: Total interconnect delay = 1.995 ns ( 46.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.318 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.318 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_R[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "11.232 ns" { SRAM_DQ[1] SRAM_DQ[1]~14 sram:SRAM|rv[1]~479 vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~168 vga_mod:VGA|vga:G|VGA_R~2762 vga_mod:VGA|vga:G|VGA_R~2763 vga_mod:VGA|vga:G|VGA_R~2764 vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "11.232 ns" { SRAM_DQ[1] {} SRAM_DQ[1]~14 {} sram:SRAM|rv[1]~479 {} vga_mod:VGA|Add0~165 {} vga_mod:VGA|Add0~167 {} vga_mod:VGA|Add0~168 {} vga_mod:VGA|vga:G|VGA_R~2762 {} vga_mod:VGA|vga:G|VGA_R~2763 {} vga_mod:VGA|vga:G|VGA_R~2764 {} vga_mod:VGA|vga:G|VGA_R[1] {} } { 0.000ns 0.000ns 6.618ns 0.280ns 0.000ns 0.000ns 0.726ns 0.245ns 0.435ns 0.000ns } { 0.000ns 0.860ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.318 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.318 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_R[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SRAM_ADDR\[7\] vga_mod:VGA\|vga:G\|Hcount\[5\] 12.635 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SRAM_ADDR\[7\]\" through register \"vga_mod:VGA\|vga:G\|Hcount\[5\]\" is 12.635 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.316 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.316 ns vga_mod:VGA\|vga:G\|Hcount\[5\] 4 REG LCFF_X16_Y18_N9 6 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.316 ns; Loc. = LCFF_X16_Y18_N9; Fanout = 6; REG Node = 'vga_mod:VGA\|vga:G\|Hcount\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|Hcount[5] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.82 % ) " "Info: Total cell delay = 2.323 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 46.18 % ) " "Info: Total interconnect delay = 1.993 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|Hcount[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|Hcount[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.069 ns + Longest register pin " "Info: + Longest register to pin delay is 8.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_mod:VGA\|vga:G\|Hcount\[5\] 1 REG LCFF_X16_Y18_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y18_N9; Fanout = 6; REG Node = 'vga_mod:VGA\|vga:G\|Hcount\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_mod:VGA|vga:G|Hcount[5] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.504 ns) 1.252 ns vga_mod:VGA\|vga:G\|Add2~154 2 COMB LCCOMB_X18_Y18_N14 2 " "Info: 2: + IC(0.748 ns) + CELL(0.504 ns) = 1.252 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 2; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~154'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.252 ns" { vga_mod:VGA|vga:G|Hcount[5] vga_mod:VGA|vga:G|Add2~154 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.323 ns vga_mod:VGA\|vga:G\|Add2~157 3 COMB LCCOMB_X18_Y18_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.323 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 2; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~157'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|vga:G|Add2~154 vga_mod:VGA|vga:G|Add2~157 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.394 ns vga_mod:VGA\|vga:G\|Add2~160 4 COMB LCCOMB_X18_Y18_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.394 ns; Loc. = LCCOMB_X18_Y18_N18; Fanout = 2; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~160'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|vga:G|Add2~157 vga_mod:VGA|vga:G|Add2~160 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.804 ns vga_mod:VGA\|vga:G\|Add2~162 5 COMB LCCOMB_X18_Y18_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.804 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~162'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_mod:VGA|vga:G|Add2~160 vga_mod:VGA|vga:G|Add2~162 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 2.329 ns vga_mod:VGA\|vga:G\|Add2~164 6 COMB LCCOMB_X18_Y18_N6 1 " "Info: 6: + IC(0.254 ns) + CELL(0.271 ns) = 2.329 ns; Loc. = LCCOMB_X18_Y18_N6; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~164'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.525 ns" { vga_mod:VGA|vga:G|Add2~162 vga_mod:VGA|vga:G|Add2~164 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.922 ns) + CELL(2.818 ns) 8.069 ns SRAM_ADDR\[7\] 7 PIN PIN_AF5 0 " "Info: 7: + IC(2.922 ns) + CELL(2.818 ns) = 8.069 ns; Loc. = PIN_AF5; Fanout = 0; PIN Node = 'SRAM_ADDR\[7\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "5.740 ns" { vga_mod:VGA|vga:G|Add2~164 SRAM_ADDR[7] } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.145 ns ( 51.37 % ) " "Info: Total cell delay = 4.145 ns ( 51.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.924 ns ( 48.63 % ) " "Info: Total interconnect delay = 3.924 ns ( 48.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "8.069 ns" { vga_mod:VGA|vga:G|Hcount[5] vga_mod:VGA|vga:G|Add2~154 vga_mod:VGA|vga:G|Add2~157 vga_mod:VGA|vga:G|Add2~160 vga_mod:VGA|vga:G|Add2~162 vga_mod:VGA|vga:G|Add2~164 SRAM_ADDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "8.069 ns" { vga_mod:VGA|vga:G|Hcount[5] {} vga_mod:VGA|vga:G|Add2~154 {} vga_mod:VGA|vga:G|Add2~157 {} vga_mod:VGA|vga:G|Add2~160 {} vga_mod:VGA|vga:G|Add2~162 {} vga_mod:VGA|vga:G|Add2~164 {} SRAM_ADDR[7] {} } { 0.000ns 0.748ns 0.000ns 0.000ns 0.000ns 0.254ns 2.922ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.410ns 0.271ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|Hcount[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|Hcount[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "8.069 ns" { vga_mod:VGA|vga:G|Hcount[5] vga_mod:VGA|vga:G|Add2~154 vga_mod:VGA|vga:G|Add2~157 vga_mod:VGA|vga:G|Add2~160 vga_mod:VGA|vga:G|Add2~162 vga_mod:VGA|vga:G|Add2~164 SRAM_ADDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "8.069 ns" { vga_mod:VGA|vga:G|Hcount[5] {} vga_mod:VGA|vga:G|Add2~154 {} vga_mod:VGA|vga:G|Add2~157 {} vga_mod:VGA|vga:G|Add2~160 {} vga_mod:VGA|vga:G|Add2~162 {} vga_mod:VGA|vga:G|Add2~164 {} SRAM_ADDR[7] {} } { 0.000ns 0.748ns 0.000ns 0.000ns 0.000ns 0.254ns 2.922ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.410ns 0.271ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.019 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.462 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G0; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 4.462 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\] 3 REG LCFF_X7_Y18_N1 5 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 4.462 ns; Loc. = LCFF_X7_Y18_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.03 % ) " "Info: Total cell delay = 0.537 ns ( 12.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.925 ns ( 87.97 % ) " "Info: Total interconnect delay = 3.925 ns ( 87.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.709 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.275 ns) 1.625 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~14 2 COMB LCCOMB_X7_Y18_N0 1 " "Info: 2: + IC(1.350 ns) + CELL(0.275 ns) = 1.625 ns; Loc. = LCCOMB_X7_Y18_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~14'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.625 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.709 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\] 3 REG LCFF_X7_Y18_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.709 ns; Loc. = LCFF_X7_Y18_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 21.01 % ) " "Info: Total cell delay = 0.359 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.350 ns ( 78.99 % ) " "Info: Total interconnect delay = 1.350 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.709 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "1.709 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] {} } { 0.000ns 1.350ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.709 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "1.709 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] {} } { 0.000ns 1.350ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May  6 09:19:40 2012 " "Info: Processing ended: Sun May  6 09:19:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
