Summary
Top-level Name,add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
,0,,,
,,0,,,

BRAM
,0,,,,,,,,,,

DSP
Enabeld,1,DSP38,\clk,20,18,0.125

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\reset,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\acc_fir,6,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\b,18,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\a,20,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Disabled,\z_out,38,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
