Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: tell.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tell.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tell"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : tell
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "tel.v" in library work
Module <tell> compiled
No errors in compilation
Analysis of file <"tell.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <tell> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tell>.
Module <tell> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <tell>.
    Related source file is "tel.v".
WARNING:Xst:737 - Found 32-bit latch for signal <cost>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_63>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_62>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_61>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_60>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_59>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_58>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_57>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_56>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_55>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_54>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_53>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_52>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_51>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_50>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_49>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_48>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_47>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_46>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_45>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_44>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_43>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_42>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_41>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_40>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_39>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_38>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_37>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_36>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_35>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_33>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sentMsg_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator greater for signal <cost$cmp_gt0000> created at line 97.
    Found 8-bit comparator less for signal <cost$cmp_lt0000> created at line 97.
    Found 32-bit adder for signal <cost$share0000>.
    Found 8-bit register for signal <current_state>.
    Found 8-bit comparator greater for signal <current_state$cmp_gt0000> created at line 44.
    Found 8-bit comparator greater for signal <next_state$cmp_gt0000> created at line 77.
    Found 8-bit comparator greater for signal <next_state$cmp_gt0001> created at line 88.
    Found 8-bit comparator greater for signal <next_state$cmp_gt0002> created at line 94.
    Found 8-bit comparator less for signal <next_state$cmp_lt0000> created at line 77.
    Found 8-bit comparator less for signal <next_state$cmp_lt0001> created at line 88.
    Found 8-bit comparator less for signal <next_state$cmp_lt0002> created at line 94.
    Found 8-bit subtractor for signal <next_state$share0000>.
    Found 8-bit comparator greatequal for signal <sentMsg_63$cmp_ge0000> created at line 178.
    Found 8-bit comparator lessequal for signal <sentMsg_63$cmp_le0000> created at line 178.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <tell> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit subtractor                                      : 1
# Registers                                            : 1
 8-bit register                                        : 1
# Latches                                              : 65
 1-bit latch                                           : 64
 32-bit latch                                          : 1
# Comparators                                          : 11
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 5
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit subtractor                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Latches                                              : 65
 1-bit latch                                           : 64
 32-bit latch                                          : 1
# Comparators                                          : 11
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 5
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <tell> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tell, actual ratio is 15.
Latch sentMsg_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch sentMsg_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch sentMsg_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch sentMsg_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch sentMsg_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch sentMsg_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch sentMsg_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch sentMsg_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tell.ngr
Top Level Output File Name         : tell
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 144

Cell Usage :
# BELS                             : 352
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 30
#      LUT2                        : 11
#      LUT2_L                      : 2
#      LUT3                        : 29
#      LUT3_D                      : 9
#      LUT4                        : 182
#      LUT4_D                      : 3
#      LUT4_L                      : 8
#      MUXCY                       : 31
#      MUXF5                       : 12
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 112
#      FDC                         : 6
#      FDP                         : 2
#      LD                          : 72
#      LDCE                        : 32
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 143
#      IBUF                        : 15
#      OBUF                        : 128
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                      151  out of    960    15%  
 Number of Slice Flip Flops:            104  out of   1920     5%  
 Number of 4 input LUTs:                275  out of   1920    14%  
 Number of IOs:                         144
 Number of bonded IOBs:                 144  out of    108   133% (*) 
    IOB Flip Flops:                       8
 Number of GCLKs:                         3  out of     24    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
sentMsg_63_not00011(sentMsg_63_not0001115:O)| BUFG(*)(sentMsg_0)     | 72    |
cost_not00031(cost_not00031:O)              | BUFG(*)(cost_0)        | 32    |
clk                                         | BUFGP                  | 8     |
--------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 40    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.904ns (Maximum Frequency: 126.518MHz)
   Minimum input arrival time before clock: 11.741ns
   Maximum output required time after clock: 11.958ns
   Maximum combinational path delay: 12.281ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sentMsg_63_not00011'
  Clock period: 2.214ns (frequency: 451.671MHz)
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Delay:               2.214ns (Levels of Logic = 1)
  Source:            sentMsg_8 (LATCH)
  Destination:       sentMsg_16 (LATCH)
  Source Clock:      sentMsg_63_not00011 falling
  Destination Clock: sentMsg_63_not00011 falling

  Data Path: sentMsg_8 to sentMsg_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.526  sentMsg_8 (sentMsg_8)
     LUT4:I1->O            1   0.704   0.000  sentMsg_16_mux00001 (sentMsg_16_mux0000)
     LD:D                      0.308          sentMsg_16
    ----------------------------------------
    Total                      2.214ns (1.688ns logic, 0.526ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cost_not00031'
  Clock period: 6.591ns (frequency: 151.722MHz)
  Total number of paths / destination ports: 621 / 32
-------------------------------------------------------------------------
Delay:               6.591ns (Levels of Logic = 34)
  Source:            cost_0 (LATCH)
  Destination:       cost_31 (LATCH)
  Source Clock:      cost_not00031 falling
  Destination Clock: cost_not00031 falling

  Data Path: cost_0 to cost_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.676   0.706  cost_0 (cost_0)
     LUT4:I0->O            1   0.704   0.000  Madd_cost_share0000_lut<0> (Madd_cost_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_cost_share0000_cy<0> (Madd_cost_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<1> (Madd_cost_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<2> (Madd_cost_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<3> (Madd_cost_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<4> (Madd_cost_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<5> (Madd_cost_share0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<6> (Madd_cost_share0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<7> (Madd_cost_share0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<8> (Madd_cost_share0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<9> (Madd_cost_share0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<10> (Madd_cost_share0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<11> (Madd_cost_share0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<12> (Madd_cost_share0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<13> (Madd_cost_share0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<14> (Madd_cost_share0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<15> (Madd_cost_share0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<16> (Madd_cost_share0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<17> (Madd_cost_share0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<18> (Madd_cost_share0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<19> (Madd_cost_share0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<20> (Madd_cost_share0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<21> (Madd_cost_share0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<22> (Madd_cost_share0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<23> (Madd_cost_share0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<24> (Madd_cost_share0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<25> (Madd_cost_share0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<26> (Madd_cost_share0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<27> (Madd_cost_share0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<28> (Madd_cost_share0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<29> (Madd_cost_share0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_cost_share0000_cy<30> (Madd_cost_share0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Madd_cost_share0000_xor<31> (cost_share0000<31>)
     LUT4:I2->O            1   0.704   0.000  cost_mux0000<31>1 (cost_mux0000<31>)
     LDCE:D                    0.308          cost_31
    ----------------------------------------
    Total                      6.591ns (5.430ns logic, 1.161ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.904ns (frequency: 126.518MHz)
  Total number of paths / destination ports: 675 / 8
-------------------------------------------------------------------------
Delay:               7.904ns (Levels of Logic = 5)
  Source:            current_state_0 (FF)
  Destination:       current_state_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: current_state_0 to current_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.591   1.207  current_state_0 (current_state_0)
     LUT3_D:I1->O          2   0.704   0.482  statusMsg_or000324 (next_state_and00002)
     LUT4:I2->O           10   0.704   0.882  next_state_and000025 (next_state_and0000)
     MUXF5:S->O            1   0.739   0.455  current_state_mux0001<5>11_SW0 (N131)
     LUT4:I2->O            1   0.704   0.424  current_state_mux0001<5>26 (current_state_mux0001<5>26)
     LUT4:I3->O            1   0.704   0.000  current_state_mux0001<5>91 (current_state_mux0001<5>)
     FDC:D                     0.308          current_state_2
    ----------------------------------------
    Total                      7.904ns (4.454ns logic, 3.450ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sentMsg_63_not00011'
  Total number of paths / destination ports: 1064 / 72
-------------------------------------------------------------------------
Offset:              8.510ns (Levels of Logic = 5)
  Source:            charSent<0> (PAD)
  Destination:       sentMsg_8 (LATCH)
  Destination Clock: sentMsg_63_not00011 falling

  Data Path: charSent<0> to sentMsg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  charSent_0_IBUF (charSent_0_IBUF)
     LUT4:I0->O            5   0.704   0.633  next_state_cmp_eq00064 (next_state_cmp_eq00064)
     MUXF5:S->O           42   0.739   1.440  next_state_and00021_f5 (next_state_and0002)
     LUT3:I0->O           32   0.704   1.437  sentMsg_0_mux00002 (N28)
     LUT4:I0->O            1   0.704   0.000  sentMsg_9_mux00001 (sentMsg_9_mux0000)
     LD:D                      0.308          sentMsg_9
    ----------------------------------------
    Total                      8.510ns (4.377ns logic, 4.133ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cost_not00031'
  Total number of paths / destination ports: 2730 / 32
-------------------------------------------------------------------------
Offset:              10.469ns (Levels of Logic = 37)
  Source:            charSent<0> (PAD)
  Destination:       cost_31 (LATCH)
  Destination Clock: cost_not00031 falling

  Data Path: charSent<0> to cost_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  charSent_0_IBUF (charSent_0_IBUF)
     LUT4:I0->O            5   0.704   0.633  next_state_cmp_eq00064 (next_state_cmp_eq00064)
     MUXF5:S->O           42   0.739   1.344  next_state_and00021_f5 (next_state_and0002)
     LUT4:I1->O            1   0.704   0.000  Madd_cost_share0000_lut<0> (Madd_cost_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_cost_share0000_cy<0> (Madd_cost_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<1> (Madd_cost_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<2> (Madd_cost_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<3> (Madd_cost_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<4> (Madd_cost_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<5> (Madd_cost_share0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<6> (Madd_cost_share0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<7> (Madd_cost_share0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<8> (Madd_cost_share0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<9> (Madd_cost_share0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<10> (Madd_cost_share0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<11> (Madd_cost_share0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<12> (Madd_cost_share0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<13> (Madd_cost_share0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<14> (Madd_cost_share0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<15> (Madd_cost_share0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<16> (Madd_cost_share0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<17> (Madd_cost_share0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<18> (Madd_cost_share0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<19> (Madd_cost_share0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<20> (Madd_cost_share0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<21> (Madd_cost_share0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<22> (Madd_cost_share0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<23> (Madd_cost_share0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<24> (Madd_cost_share0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<25> (Madd_cost_share0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<26> (Madd_cost_share0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<27> (Madd_cost_share0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<28> (Madd_cost_share0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cost_share0000_cy<29> (Madd_cost_share0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_cost_share0000_cy<30> (Madd_cost_share0000_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Madd_cost_share0000_xor<31> (cost_share0000<31>)
     LUT4:I2->O            1   0.704   0.000  cost_mux0000<31>1 (cost_mux0000<31>)
     LDCE:D                    0.308          cost_31
    ----------------------------------------
    Total                     10.469ns (7.415ns logic, 3.054ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 233 / 8
-------------------------------------------------------------------------
Offset:              11.741ns (Levels of Logic = 9)
  Source:            charSent<0> (PAD)
  Destination:       current_state_2 (FF)
  Destination Clock: clk rising

  Data Path: charSent<0> to current_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  charSent_0_IBUF (charSent_0_IBUF)
     LUT4:I0->O            5   0.704   0.633  next_state_cmp_eq00064 (next_state_cmp_eq00064)
     MUXF5:S->O           42   0.739   1.344  next_state_and00021_f5 (next_state_and0002)
     LUT4:I1->O            5   0.704   0.712  statusMsg<16>11 (N18)
     LUT4_L:I1->LO         1   0.704   0.179  current_state_mux0001<6>11_SW2 (N121)
     LUT4:I1->O            1   0.704   0.499  current_state_mux0001<6>11 (N2)
     LUT3:I1->O            1   0.704   0.424  current_state_mux0001<5>49_SW0_SW2 (N146)
     LUT4_L:I3->LO         1   0.704   0.135  current_state_mux0001<5>49_SW0 (N89)
     LUT4:I2->O            1   0.704   0.000  current_state_mux0001<5>91 (current_state_mux0001<5>)
     FDC:D                     0.308          current_state_2
    ----------------------------------------
    Total                     11.741ns (7.193ns logic, 4.548ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sentMsg_63_not00011'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.395ns (Levels of Logic = 1)
  Source:            sentMsg_55 (LATCH)
  Destination:       sentMsg<55> (PAD)
  Source Clock:      sentMsg_63_not00011 falling

  Data Path: sentMsg_55 to sentMsg<55>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.447  sentMsg_55 (sentMsg_55)
     OBUF:I->O                 3.272          sentMsg_55_OBUF (sentMsg<55>)
    ----------------------------------------
    Total                      4.395ns (3.948ns logic, 0.447ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1275 / 46
-------------------------------------------------------------------------
Offset:              11.958ns (Levels of Logic = 6)
  Source:            current_state_6 (FF)
  Destination:       statusMsg<57> (PAD)
  Source Clock:      clk rising

  Data Path: current_state_6 to statusMsg<57>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   1.057  current_state_6 (current_state_6)
     LUT3_D:I0->O          8   0.704   0.836  statusMsg_or000031 (N411)
     LUT4:I1->O            6   0.704   0.673  statusMsg_or00011 (statusMsg_or0001)
     LUT4:I3->O            7   0.704   0.883  statusMsg<43>11 (N151)
     LUT4:I0->O            3   0.704   0.706  statusMsg<57>11 (N17)
     LUT2:I0->O            1   0.704   0.420  statusMsg<57>2 (statusMsg_57_OBUF)
     OBUF:I->O                 3.272          statusMsg_57_OBUF (statusMsg<57>)
    ----------------------------------------
    Total                     11.958ns (7.383ns logic, 4.575ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 176 / 46
-------------------------------------------------------------------------
Delay:               12.281ns (Levels of Logic = 7)
  Source:            charSent<0> (PAD)
  Destination:       statusMsg<18> (PAD)

  Data Path: charSent<0> to statusMsg<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  charSent_0_IBUF (charSent_0_IBUF)
     LUT4:I0->O            5   0.704   0.633  next_state_cmp_eq00064 (next_state_cmp_eq00064)
     MUXF5:S->O           42   0.739   1.300  next_state_and00021_f5 (next_state_and0002)
     LUT4:I2->O            1   0.704   0.499  next_state_cmp_eq00051_SW0 (N81)
     LUT4:I1->O            4   0.704   0.762  statusMsg<16>21 (N31)
     LUT4:I0->O            1   0.704   0.420  statusMsg<18> (statusMsg_18_OBUF)
     OBUF:I->O                 3.272          statusMsg_18_OBUF (statusMsg<18>)
    ----------------------------------------
    Total                     12.281ns (8.045ns logic, 4.236ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.24 secs
 
--> 

Total memory usage is 4513540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   65 (   0 filtered)

