--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 435261 paths analyzed, 38794 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.941ns.
--------------------------------------------------------------------------------

Paths for end point b0.inst_fixed2float/blk00000144 (SLICE_X12Y174.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/CalculatePixGain_mux (FF)
  Destination:          b0.inst_fixed2float/blk00000144 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.941ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/CalculatePixGain_mux to b0.inst_fixed2float/blk00000144
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y119.YQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/CalculatePixGain_mux
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixGain_mux
    SLICE_X45Y107.F1     net (fanout=199)      1.629   tfm_inst/inst_CalculatePixOS/CalculatePixGain_mux
    SLICE_X45Y107.XMUX   Tif5x                 0.566   tfm_inst/fixed2floatce33
                                                       tfm_inst/fixed2floatce33_G
                                                       tfm_inst/fixed2floatce33
    SLICE_X43Y127.G1     net (fanout=1)        1.275   tfm_inst/fixed2floatce33
    SLICE_X43Y127.XMUX   Tif5x                 0.574   fixed2floatr<2>
                                                       tfm_inst/fixed2floatce531
                                                       tfm_inst/fixed2floatce53_f5
    SLICE_X12Y174.CE     net (fanout=320)      4.983   fixed2floatce
    SLICE_X12Y174.CLK    Tceck                 0.554   b0.inst_fixed2float/sig00000226
                                                       b0.inst_fixed2float/blk00000144
    -------------------------------------------------  ---------------------------
    Total                                      9.941ns (2.054ns logic, 7.887ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_ExtractAlphaParameters/fixed2floatce_internal (FF)
  Destination:          b0.inst_fixed2float/blk00000144 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.745ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_ExtractAlphaParameters/fixed2floatce_internal to b0.inst_fixed2float/blk00000144
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y106.YQ     Tcko                  0.360   tfm_inst/inst_ExtractAlphaParameters/fixed2floatce_internal
                                                       tfm_inst/inst_ExtractAlphaParameters/fixed2floatce_internal
    SLICE_X45Y107.G2     net (fanout=2)        1.425   tfm_inst/inst_ExtractAlphaParameters/fixed2floatce_internal
    SLICE_X45Y107.XMUX   Tif5x                 0.574   tfm_inst/fixed2floatce33
                                                       tfm_inst/fixed2floatce33_F
                                                       tfm_inst/fixed2floatce33
    SLICE_X43Y127.G1     net (fanout=1)        1.275   tfm_inst/fixed2floatce33
    SLICE_X43Y127.XMUX   Tif5x                 0.574   fixed2floatr<2>
                                                       tfm_inst/fixed2floatce531
                                                       tfm_inst/fixed2floatce53_f5
    SLICE_X12Y174.CE     net (fanout=320)      4.983   fixed2floatce
    SLICE_X12Y174.CLK    Tceck                 0.554   b0.inst_fixed2float/sig00000226
                                                       b0.inst_fixed2float/blk00000144
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (2.062ns logic, 7.683ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux_2 (FF)
  Destination:          b0.inst_fixed2float/blk00000144 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.661ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux_2 to b0.inst_fixed2float/blk00000144
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y76.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_mux_2
                                                       tfm_inst/CalculatePixOsCPSP_mux_2
    SLICE_X45Y107.G1     net (fanout=3)        1.341   tfm_inst/CalculatePixOsCPSP_mux_2
    SLICE_X45Y107.XMUX   Tif5x                 0.574   tfm_inst/fixed2floatce33
                                                       tfm_inst/fixed2floatce33_F
                                                       tfm_inst/fixed2floatce33
    SLICE_X43Y127.G1     net (fanout=1)        1.275   tfm_inst/fixed2floatce33
    SLICE_X43Y127.XMUX   Tif5x                 0.574   fixed2floatr<2>
                                                       tfm_inst/fixed2floatce531
                                                       tfm_inst/fixed2floatce53_f5
    SLICE_X12Y174.CE     net (fanout=320)      4.983   fixed2floatce
    SLICE_X12Y174.CLK    Tceck                 0.554   b0.inst_fixed2float/sig00000226
                                                       b0.inst_fixed2float/blk00000144
    -------------------------------------------------  ---------------------------
    Total                                      9.661ns (2.062ns logic, 7.599ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_addfp/blk000001f5 (SLICE_X69Y110.BX), 880 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_1 (FF)
  Destination:          inst_addfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.932ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_1 to inst_addfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.YQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/CalculateTo_mux_1
    SLICE_X51Y71.G1      net (fanout=5)        1.080   tfm_inst/CalculateTo_mux_1
    SLICE_X51Y71.Y       Tilo                  0.194   tfm_inst/N410
                                                       tfm_inst/mulfpa<0>122
    SLICE_X59Y87.G1      net (fanout=120)      2.465   tfm_inst/N400
    SLICE_X59Y87.Y       Tilo                  0.194   N3530
                                                       tfm_inst/addfpa<27>92
    SLICE_X59Y87.F4      net (fanout=1)        0.159   tfm_inst/addfpa<27>92/O
    SLICE_X59Y87.X       Tilo                  0.194   N3530
                                                       tfm_inst/addfpa<27>130_SW0
    SLICE_X67Y136.F1     net (fanout=1)        1.947   N3530
    SLICE_X67Y136.X      Tilo                  0.194   inst_addfp/sig000002e5
                                                       tfm_inst/addfpa<27>130
    SLICE_X69Y108.G2     net (fanout=5)        1.773   addfpa<27>
    SLICE_X69Y108.COUT   Topcyg                0.559   inst_addfp/sig000003be
                                                       inst_addfp/blk000004d1
                                                       inst_addfp/blk000001ef
    SLICE_X69Y109.CIN    net (fanout=1)        0.000   inst_addfp/sig000003be
    SLICE_X69Y109.COUT   Tbyp                  0.086   inst_addfp/sig000003c0
                                                       inst_addfp/blk000001ee
                                                       inst_addfp/blk000001ed
    SLICE_X69Y110.BX     net (fanout=1)        0.466   inst_addfp/sig000003c0
    SLICE_X69Y110.CLK    Tdick                 0.281   inst_addfp/sig000003e9
                                                       inst_addfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.932ns (2.042ns logic, 7.890ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_1 (FF)
  Destination:          inst_addfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.846ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_1 to inst_addfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.YQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/CalculateTo_mux_1
    SLICE_X51Y71.G1      net (fanout=5)        1.080   tfm_inst/CalculateTo_mux_1
    SLICE_X51Y71.Y       Tilo                  0.194   tfm_inst/N410
                                                       tfm_inst/mulfpa<0>122
    SLICE_X61Y88.G4      net (fanout=120)      2.235   tfm_inst/N400
    SLICE_X61Y88.Y       Tilo                  0.194   N3494
                                                       tfm_inst/addfpa<25>92
    SLICE_X61Y88.F3      net (fanout=1)        0.222   tfm_inst/addfpa<25>92/O
    SLICE_X61Y88.X       Tilo                  0.194   N3494
                                                       tfm_inst/addfpa<25>130_SW0
    SLICE_X69Y137.F1     net (fanout=1)        1.816   N3494
    SLICE_X69Y137.X      Tilo                  0.194   inst_addfp/sig000002e3
                                                       tfm_inst/addfpa<25>130
    SLICE_X69Y108.F1     net (fanout=5)        1.971   addfpa<25>
    SLICE_X69Y108.COUT   Topcyf                0.573   inst_addfp/sig000003be
                                                       inst_addfp/blk000004d2
                                                       inst_addfp/blk000001f0
                                                       inst_addfp/blk000001ef
    SLICE_X69Y109.CIN    net (fanout=1)        0.000   inst_addfp/sig000003be
    SLICE_X69Y109.COUT   Tbyp                  0.086   inst_addfp/sig000003c0
                                                       inst_addfp/blk000001ee
                                                       inst_addfp/blk000001ed
    SLICE_X69Y110.BX     net (fanout=1)        0.466   inst_addfp/sig000003c0
    SLICE_X69Y110.CLK    Tdick                 0.281   inst_addfp/sig000003e9
                                                       inst_addfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.846ns (2.056ns logic, 7.790ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          inst_addfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to inst_addfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y68.XQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y71.G2      net (fanout=7)        0.985   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y71.Y       Tilo                  0.194   tfm_inst/N410
                                                       tfm_inst/mulfpa<0>122
    SLICE_X59Y87.G1      net (fanout=120)      2.465   tfm_inst/N400
    SLICE_X59Y87.Y       Tilo                  0.194   N3530
                                                       tfm_inst/addfpa<27>92
    SLICE_X59Y87.F4      net (fanout=1)        0.159   tfm_inst/addfpa<27>92/O
    SLICE_X59Y87.X       Tilo                  0.194   N3530
                                                       tfm_inst/addfpa<27>130_SW0
    SLICE_X67Y136.F1     net (fanout=1)        1.947   N3530
    SLICE_X67Y136.X      Tilo                  0.194   inst_addfp/sig000002e5
                                                       tfm_inst/addfpa<27>130
    SLICE_X69Y108.G2     net (fanout=5)        1.773   addfpa<27>
    SLICE_X69Y108.COUT   Topcyg                0.559   inst_addfp/sig000003be
                                                       inst_addfp/blk000004d1
                                                       inst_addfp/blk000001ef
    SLICE_X69Y109.CIN    net (fanout=1)        0.000   inst_addfp/sig000003be
    SLICE_X69Y109.COUT   Tbyp                  0.086   inst_addfp/sig000003c0
                                                       inst_addfp/blk000001ee
                                                       inst_addfp/blk000001ed
    SLICE_X69Y110.BX     net (fanout=1)        0.466   inst_addfp/sig000003c0
    SLICE_X69Y110.CLK    Tdick                 0.281   inst_addfp/sig000003e9
                                                       inst_addfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (2.042ns logic, 7.795ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTo/mulfpb_internal_6 (SLICE_X49Y31.BY), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addfp/blk000004fd (FF)
  Destination:          tfm_inst/inst_CalculateTo/mulfpb_internal_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (1.772 - 1.948)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_addfp/blk000004fd to tfm_inst/inst_CalculateTo/mulfpb_internal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y124.YQ     Tcko                  0.360   addfpr<12>
                                                       inst_addfp/blk000004fd
    SLICE_X29Y35.G1      net (fanout=17)       4.852   addfpr<6>
    SLICE_X29Y35.Y       Tilo                  0.194   N862
                                                       tfm_inst/CalculateTo_addfpr<6>1
    SLICE_X36Y31.F2      net (fanout=5)        1.011   tfm_inst/CalculateTo_addfpr<6>
    SLICE_X36Y31.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/dia<6>
                                                       tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>15
    SLICE_X42Y31.F1      net (fanout=1)        1.012   tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>15
    SLICE_X42Y31.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
                                                       tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
    SLICE_X49Y31.BY      net (fanout=1)        0.805   tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
    SLICE_X49Y31.CLK     Tsrck                 1.048   tfm_inst/inst_CalculateTo/mulfpb_internal<6>
                                                       tfm_inst/inst_CalculateTo/mulfpb_internal_6
    -------------------------------------------------  ---------------------------
    Total                                      9.672ns (1.992ns logic, 7.680ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/state_FSM_FFd44 (FF)
  Destination:          tfm_inst/inst_CalculateTo/mulfpb_internal_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.737ns (Levels of Logic = 6)
  Clock Path Skew:      -0.141ns (1.772 - 1.913)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/state_FSM_FFd44 to tfm_inst/inst_CalculateTo/mulfpb_internal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y48.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTo/state_FSM_FFd44
                                                       tfm_inst/inst_CalculateTo/state_FSM_FFd44
    SLICE_X26Y22.F3      net (fanout=9)        1.511   tfm_inst/inst_CalculateTo/state_FSM_FFd44
    SLICE_X26Y22.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/divfpa_internal_mux0000<0>11210
                                                       tfm_inst/inst_CalculateTo/divfpa_internal_mux0000<0>11210
    SLICE_X24Y23.F3      net (fanout=1)        0.382   tfm_inst/inst_CalculateTo/divfpa_internal_mux0000<0>11210
    SLICE_X24Y23.X       Tilo                  0.195   sqrtfp2r<22>
                                                       tfm_inst/inst_CalculateTo/divfpa_internal_mux0000<0>11213
    SLICE_X35Y34.G3      net (fanout=3)        1.187   tfm_inst/inst_CalculateTo/N41
    SLICE_X35Y34.Y       Tilo                  0.194   tfm_inst/inst_CalculateTo/N23
                                                       tfm_inst/inst_CalculateTo/subfpsclr_internal_mux0000111
    SLICE_X35Y34.F3      net (fanout=3)        0.236   tfm_inst/inst_CalculateTo/N32
    SLICE_X35Y34.X       Tilo                  0.194   tfm_inst/inst_CalculateTo/N23
                                                       tfm_inst/inst_CalculateTo/divfpsclr_internal_mux0000112
    SLICE_X41Y34.G2      net (fanout=1)        0.942   tfm_inst/inst_CalculateTo/N23
    SLICE_X41Y34.Y       Tilo                  0.194   tfm_inst/inst_CalculateTo/tar<11>
                                                       tfm_inst/inst_CalculateTo/mulfpa_internal_mux0000<0>1
    SLICE_X42Y31.F2      net (fanout=65)       1.099   tfm_inst/inst_CalculateTo/N3
    SLICE_X42Y31.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
                                                       tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
    SLICE_X49Y31.BY      net (fanout=1)        0.805   tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
    SLICE_X49Y31.CLK     Tsrck                 1.048   tfm_inst/inst_CalculateTo/mulfpb_internal<6>
                                                       tfm_inst/inst_CalculateTo/mulfpb_internal_6
    -------------------------------------------------  ---------------------------
    Total                                      8.737ns (2.575ns logic, 6.162ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/state_FSM_FFd4 (FF)
  Destination:          tfm_inst/inst_CalculateTo/mulfpb_internal_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.324ns (Levels of Logic = 6)
  Clock Path Skew:      -0.222ns (1.772 - 1.994)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/state_FSM_FFd4 to tfm_inst/inst_CalculateTo/mulfpb_internal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.YQ      Tcko                  0.340   tfm_inst/inst_CalculateTo/state_FSM_FFd4
                                                       tfm_inst/inst_CalculateTo/state_FSM_FFd4
    SLICE_X26Y22.F1      net (fanout=5)        1.118   tfm_inst/inst_CalculateTo/state_FSM_FFd4
    SLICE_X26Y22.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/divfpa_internal_mux0000<0>11210
                                                       tfm_inst/inst_CalculateTo/divfpa_internal_mux0000<0>11210
    SLICE_X24Y23.F3      net (fanout=1)        0.382   tfm_inst/inst_CalculateTo/divfpa_internal_mux0000<0>11210
    SLICE_X24Y23.X       Tilo                  0.195   sqrtfp2r<22>
                                                       tfm_inst/inst_CalculateTo/divfpa_internal_mux0000<0>11213
    SLICE_X35Y34.G3      net (fanout=3)        1.187   tfm_inst/inst_CalculateTo/N41
    SLICE_X35Y34.Y       Tilo                  0.194   tfm_inst/inst_CalculateTo/N23
                                                       tfm_inst/inst_CalculateTo/subfpsclr_internal_mux0000111
    SLICE_X35Y34.F3      net (fanout=3)        0.236   tfm_inst/inst_CalculateTo/N32
    SLICE_X35Y34.X       Tilo                  0.194   tfm_inst/inst_CalculateTo/N23
                                                       tfm_inst/inst_CalculateTo/divfpsclr_internal_mux0000112
    SLICE_X41Y34.G2      net (fanout=1)        0.942   tfm_inst/inst_CalculateTo/N23
    SLICE_X41Y34.Y       Tilo                  0.194   tfm_inst/inst_CalculateTo/tar<11>
                                                       tfm_inst/inst_CalculateTo/mulfpa_internal_mux0000<0>1
    SLICE_X42Y31.F2      net (fanout=65)       1.099   tfm_inst/inst_CalculateTo/N3
    SLICE_X42Y31.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
                                                       tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
    SLICE_X49Y31.BY      net (fanout=1)        0.805   tfm_inst/inst_CalculateTo/mulfpb_internal_mux0000<6>28
    SLICE_X49Y31.CLK     Tsrck                 1.048   tfm_inst/inst_CalculateTo/mulfpb_internal<6>
                                                       tfm_inst/inst_CalculateTo/mulfpb_internal_6
    -------------------------------------------------  ---------------------------
    Total                                      8.324ns (2.555ns logic, 5.769ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y19.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_1 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (0.872 - 0.934)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_1 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y151.YQ     Tcko                  0.331   dualmem_dina<1>
                                                       dualmem_dina_1
    RAMB16_X6Y19.DIA1    net (fanout=1)        0.339   dualmem_dina<1>
    RAMB16_X6Y19.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.009ns logic, 0.339ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256 (RAMB16_X4Y3.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateTo/mem_signed256_ivalue_0 (FF)
  Destination:          tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.691 - 0.773)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateTo/mem_signed256_ivalue_0 to tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.YQ      Tcko                  0.331   tfm_inst/inst_CalculateTo/mem_signed256_ivalue<0>
                                                       tfm_inst/inst_CalculateTo/mem_signed256_ivalue_0
    RAMB16_X4Y3.ADDRA5   net (fanout=1)        0.339   tfm_inst/inst_CalculateTo/mem_signed256_ivalue<0>
    RAMB16_X4Y3.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
                                                       tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.009ns logic, 0.339ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256 (RAMB16_X4Y3.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateTo/mem_signed256_ivalue_5 (FF)
  Destination:          tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.691 - 0.777)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateTo/mem_signed256_ivalue_5 to tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y30.XQ      Tcko                  0.331   tfm_inst/inst_CalculateTo/mem_signed256_ivalue<5>
                                                       tfm_inst/inst_CalculateTo/mem_signed256_ivalue_5
    RAMB16_X4Y3.ADDRA10  net (fanout=1)        0.339   tfm_inst/inst_CalculateTo/mem_signed256_ivalue<5>
    RAMB16_X4Y3.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
                                                       tfm_inst/inst_CalculateTo/inst_mem_signed256/inst_mem_signed256
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.009ns logic, 0.339ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y21.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X5Y5.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.941|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 435261 paths, 0 nets, and 66632 connections

Design statistics:
   Minimum period:   9.941ns{1}   (Maximum frequency: 100.593MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct  9 20:23:06 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 722 MB



