library ieee;
use ieee.std_logic_1164.all;
use work.components.all;

entity Reg1bit is
	port( clk, reset : in std_logic;
			D : in std_logic_vector (1 downto 0);
			Q: out std_logic_vector(1 downto 0));
end Reg1bit;

architecture behaviour of Reg1bit is
if reset = 1 then
	q <= "00"
elsif clk'even and clk = 1 then
	q <= D
end behavior