Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Game.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Game.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Game"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Game
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\AI.v" into library work
Parsing module <SimpleAI>.
Parsing module <TwoInRow>.
Parsing module <TwoInGrid>.
Parsing module <RARb>.
Parsing module <Empty>.
Parsing module <Select3>.
Parsing module <Select2>.
Analyzing Verilog file "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Synchronizer.v" into library work
Parsing module <Synchronizer>.
Analyzing Verilog file "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Lookup.v" into library work
Parsing module <LookupTableAI>.
Parsing module <LookupTable>.
Parsing module <Select5>.
Analyzing Verilog file "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game\GameState.v" into library work
Parsing module <GameState>.
Analyzing Verilog file "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Debouncer.v" into library work
Parsing module <Debouncer>.
Analyzing Verilog file "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game.v" into library work
Parsing module <Game>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Game>.
WARNING:HDLCompiler:872 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game.v" Line 64: Using initial value of player since it is never assigned

Elaborating module <clockdiv>.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\clockdiv.v" Line 44: Result of 19-bit expression is truncated to fit in 18-bit target.

Elaborating module <Synchronizer>.

Elaborating module <Debouncer>.

Elaborating module <SimpleAI>.

Elaborating module <TwoInGrid>.

Elaborating module <TwoInRow>.

Elaborating module <Empty>.

Elaborating module <RARb(n=9)>.

Elaborating module <Select3>.

Elaborating module <RARb(n=27)>.

Elaborating module <LookupTable>.

Elaborating module <GameState>.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game\GameState.v" Line 111: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game\GameState.v" Line 119: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game\GameState.v" Line 121: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game\GameState.v" Line 129: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game\GameState.v" Line 139: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\vga640x480.v" Line 70: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\vga640x480.v" Line 79: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\vga640x480.v" Line 91: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\vga640x480.v" Line 92: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Game>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game.v".
    Found 1-bit register for signal <rst_vga>.
    Found 1-bit register for signal <rst_ff>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Game> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\clockdiv.v".
    Found 18-bit register for signal <q>.
    Found 18-bit adder for signal <q[17]_GND_2_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <Synchronizer>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Synchronizer.v".
    Found 1-bit register for signal <synch_out>.
    Found 1-bit register for signal <meta>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Synchronizer> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Debouncer.v".
    Found 2-bit register for signal <btn_delay_counter>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <SimpleAI>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\AI.v".
    Summary:
	no macro.
Unit <SimpleAI> synthesized.

Synthesizing Unit <TwoInGrid>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\AI.v".
    Summary:
	no macro.
Unit <TwoInGrid> synthesized.

Synthesizing Unit <TwoInRow>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\AI.v".
    Summary:
	no macro.
Unit <TwoInRow> synthesized.

Synthesizing Unit <Empty>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\AI.v".
    Summary:
	no macro.
Unit <Empty> synthesized.

Synthesizing Unit <RARb_1>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\AI.v".
        n = 51'b000000000000000000000000000000000000000000000001001
    Summary:
	no macro.
Unit <RARb_1> synthesized.

Synthesizing Unit <Select3>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\AI.v".
    Summary:
	no macro.
Unit <Select3> synthesized.

Synthesizing Unit <RARb_2>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\AI.v".
        n = 51'b000000000000000000000000000000000000000000000011011
    Summary:
	no macro.
Unit <RARb_2> synthesized.

Synthesizing Unit <LookupTable>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Lookup.v".
WARNING:Xst:737 - Found 1-bit latch for signal <move<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   9 Latch(s).
	inferred   1 Multiplexer(s).
Unit <LookupTable> synthesized.

Synthesizing Unit <GameState>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\Game\GameState.v".
    Found 1-bit register for signal <game_stats>.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O_pos<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_pos<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  18 Latch(s).
	inferred  12 Multiplexer(s).
Unit <GameState> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\Isaac\Documents\GitHub\CS152A-Lab4-TicTacToe\VGA\vga640x480.v".
        hpixels = 10'b1100100000
        vlines = 10'b1000001001
        hpulse = 10'b0001100000
        vpulse = 10'b0000000010
        hbp = 10'b0010010000
        hfp = 10'b1100010000
        vbp = 10'b0000011111
        vfp = 10'b0111111111
        line_thickness = 10'b0000000010
        tile_offset = 10'b0000001010
        tile_width = 10'b0000110010
        radius = 10'b0000001111
        circle_thickness = 10'b0000000010
        o_pic =
2501'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000001111111111111111100000000000000000000000000000000111111111111111111100000000000000000000000000000111111000000000001111110000000000000000000000000011111000000000000000111110000000000000000000000001111000000000000000000011110000000000000000000000111100000000000000000000011110000000000000000000001110000000000000000000000011100000000000000000000111000000000000000000000000011100000000000000000011110000000000000000000000000111100000000000000000111000000000000000000000000000111000000000000000001110000000000000000000000000001110000000000000000111000000000000000000000000000001110000000000000001110000000
0000000000000000000000111000000000000000111000000000000000000000000000001110000000000000001110000000000000000000000000000011100000000000000011100000000000000000000000000000111000000000000000111000000000000000000000000000001110000000000000001110000000000000000000000000000011100000000000000011100000000000000000000000000000111000000000000000111000000000000000000000000000001110000000000000001110000000000000000000000000000011100000000000000011100000000000000000000000000000111000000000000000011100000000000000000000000000011100000000000000000111000000000000000000000000000111000000000000000001111000000000000000000000000011110000000000000000001110000000000000000000000000111000000000000000000001110000000000000000000000011100000000000000000000011110000000000000000000001111000000000000000000000011110000000000000000000111100000000000000000000000011111000000000000000111110000000000000000000000000011111100000000000111111000000000000000000000000000001111111111111111111000000000000000000000000000000001111111111111111100000000
000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        x_pic =
2501'b0000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000011100111000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000111000000111000000000000000000000000000000000000011100000000111000000000000000000000000000000000001110000000000111000000000000000000000000000000000111000000000000111000000000000000000000000000000011100000000000000111000000000000000000000000000001110000000000000000111000000000000000000000000000111000000000000000000111000000000000000000000000011100000000000000000000111000000000000000000000001110000000000000000000000111000000000000000000000111000000000000000000000000111000000000000000000011100000000000000000000000000111000000000000000001110000000000000000000000000000111000000000000000111000000000000000000000000000000111000000000000011100000000000000000000000000000000111000000000001110000000000000000000000000000000000111000000000111000000000000000000000000000000000000111000000011100000000000000000000000000000000000
0001110000011100000000000000000000000000000000000000001110001110000000000000000000000000000000000000000001110111000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000011101110000000000000000000000000000000000000000001110001110000000000000000000000000000000000000000111000001110000000000000000000000000000000000000011100000001110000000000000000000000000000000000001110000000001110000000000000000000000000000000000111000000000001110000000000000000000000000000000011100000000000001110000000000000000000000000000001110000000000000001110000000000000000000000000000111000000000000000001110000000000000000000000000011100000000000000000001110000000000000000000000001110000000000000000000001110000000000000000000000111000000000000000000000001110000000000000000000011100000000000000000000000001110000000000000000001110000000000000000000000000001110000000000000000111000000000000000000000000000001
110000000000000011100000000000000000000000000000001110000000000001110000000000000000000000000000000001110000000000111000000000000000000000000000000000001110000000011100000000000000000000000000000000000001110000001110000000000000000000000000000000000000001110000111000000000000000000000000000000000000000001110011100000000000000000000000000000000000000000001110110000000000000000000000000000000000000000000001101000000000000000000000000000000000000000000000001
WARNING:Xst:647 - Input <game_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 11-bit subtractor for signal <GND_41_o_GND_41_o_sub_301_OUT> created at line 587.
    Found 32-bit subtractor for signal <n0375> created at line 587.
    Found 11-bit subtractor for signal <GND_41_o_GND_41_o_sub_305_OUT> created at line 587.
    Found 32-bit subtractor for signal <GND_41_o_GND_41_o_sub_306_OUT> created at line 587.
    Found 10-bit adder for signal <hc[9]_GND_41_o_add_4_OUT> created at line 70.
    Found 10-bit adder for signal <vc[9]_GND_41_o_add_6_OUT> created at line 79.
    Found 32-bit adder for signal <n0246> created at line 264.
    Found 32-bit adder for signal <n0255> created at line 305.
    Found 32-bit adder for signal <n0264> created at line 345.
    Found 32-bit adder for signal <n0269> created at line 386.
    Found 32-bit adder for signal <n0274> created at line 426.
    Found 32-bit adder for signal <n0282> created at line 466.
    Found 32-bit adder for signal <n0289> created at line 507.
    Found 32-bit adder for signal <n0304> created at line 547.
    Found 32-bit adder for signal <n0325> created at line 587.
    Found 32-bit subtractor for signal <n0378> created at line 547.
    Found 32-bit subtractor for signal <n0381> created at line 587.
    Found 32-bit subtractor for signal <GND_41_o_GND_41_o_sub_204_OUT> created at line 466.
    Found 32-bit subtractor for signal <GND_41_o_GND_41_o_sub_308_OUT> created at line 587.
    Found 32x6-bit multiplier for signal <n0263> created at line 345.
    Found 32x6-bit multiplier for signal <n0281> created at line 466.
    Found 32x6-bit multiplier for signal <n0324> created at line 587.
    Found 4096x2-bit Read Only RAM for signal <_n4520>
    Found 4096x2-bit Read Only RAM for signal <_n8617>
    Found 4096x2-bit Read Only RAM for signal <_n12714>
    Found 4096x2-bit Read Only RAM for signal <_n16811>
    Found 4096x2-bit Read Only RAM for signal <_n20908>
    Found 4096x2-bit Read Only RAM for signal <_n25005>
    Found 4096x2-bit Read Only RAM for signal <_n29102>
    Found 4096x2-bit Read Only RAM for signal <_n33200>
    Found 4096x2-bit Read Only RAM for signal <_n37297>
    Found 10-bit comparator greater for signal <hc[9]_PWR_41_o_LessThan_4_o> created at line 69
    Found 10-bit comparator lessequal for signal <vc[9]_PWR_41_o_LessThan_6_o> created at line 78
    Found 10-bit comparator greater for signal <hc[9]_GND_41_o_LessThan_17_o> created at line 91
    Found 10-bit comparator greater for signal <vc[9]_GND_41_o_LessThan_19_o> created at line 92
    Found 10-bit comparator lessequal for signal <n0018> created at line 220
    Found 10-bit comparator greater for signal <vc[9]_GND_41_o_LessThan_22_o> created at line 220
    Found 10-bit comparator greater for signal <n0022> created at line 223
    Found 10-bit comparator greater for signal <hc[9]_GND_41_o_LessThan_24_o> created at line 223
    Found 10-bit comparator greater for signal <n0028> created at line 225
    Found 10-bit comparator greater for signal <hc[9]_GND_41_o_LessThan_28_o> created at line 225
    Found 10-bit comparator greater for signal <n0035> created at line 227
    Found 10-bit comparator greater for signal <vc[9]_GND_41_o_LessThan_32_o> created at line 227
    Found 10-bit comparator greater for signal <n0042> created at line 229
    Found 10-bit comparator greater for signal <vc[9]_GND_41_o_LessThan_36_o> created at line 229
    Found 10-bit comparator lessequal for signal <n0073> created at line 326
    Found 10-bit comparator lessequal for signal <n0117> created at line 487
    Found 10-bit comparator greater for signal <hc[9]_GND_41_o_LessThan_284_o> created at line 567
    Found 10-bit comparator greater for signal <vc[9]_GND_41_o_LessThan_286_o> created at line 568
    Found 10-bit comparator lessequal for signal <n0188> created at line 608
    Found 10-bit comparator greater for signal <hc[9]_PWR_41_o_LessThan_322_o> created at line 608
    Summary:
	inferred   9 RAM(s).
	inferred   3 Multiplier(s).
	inferred  19 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  20 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <vga640x480> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 4096x2-bit single-port Read Only RAM                  : 9
# Multipliers                                          : 3
 32x6-bit multiplier                                   : 3
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 2
 11-bit subtractor                                     : 2
 18-bit adder                                          : 1
 32-bit adder                                          : 9
 32-bit subtractor                                     : 6
# Registers                                            : 21
 1-bit register                                        : 17
 10-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
# Latches                                              : 27
 1-bit latch                                           : 27
# Comparators                                          : 20
 10-bit comparator greater                             : 15
 10-bit comparator lessequal                           : 5
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 13
 2-bit 2-to-1 multiplexer                              : 23
 3-bit 2-to-1 multiplexer                              : 41

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n12714> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0246>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4520> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0269>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n37297> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0289>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n25005> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0255>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n29102> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0274>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n20908> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0304>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n16811> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0264>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n33200> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0282>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n8617> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 2-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0325>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 4096x2-bit single-port distributed Read Only RAM      : 9
# Multipliers                                          : 3
 32x6-bit multiplier                                   : 3
# Adders/Subtractors                                   : 17
 11-bit subtractor                                     : 2
 12-bit adder                                          : 9
 12-bit subtractor                                     : 3
 32-bit subtractor                                     : 3
# Counters                                             : 3
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 20
 10-bit comparator greater                             : 15
 10-bit comparator lessequal                           : 5
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 13
 2-bit 2-to-1 multiplexer                              : 23
 3-bit 2-to-1 multiplexer                              : 41

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n02631> of sequential type is unconnected in block <vga640x480>.
WARNING:Xst:2677 - Node <Mmult_n03241> of sequential type is unconnected in block <vga640x480>.
WARNING:Xst:2677 - Node <Mmult_n02811> of sequential type is unconnected in block <vga640x480>.
WARNING:Xst:2677 - Node <U1/q_16> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <U1/q_17> of sequential type is unconnected in block <Game>.

Optimizing unit <Game> ...

Optimizing unit <vga640x480> ...

Optimizing unit <GameState> ...

Optimizing unit <Select3> ...

Optimizing unit <RARb_2> ...
WARNING:Xst:2677 - Node <hard_ai/move_8> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <hard_ai/move_2> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <hard_ai/move_3> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <hard_ai/move_1> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <hard_ai/move_4> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <hard_ai/move_5> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <hard_ai/move_7> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <hard_ai/move_6> of sequential type is unconnected in block <Game>.
WARNING:Xst:2677 - Node <state/game_stats> of sequential type is unconnected in block <Game>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Game, actual ratio is 28.
FlipFlop U3/hc_1 has been replicated 1 time(s)
FlipFlop U3/hc_2 has been replicated 1 time(s)
FlipFlop U3/hc_3 has been replicated 1 time(s)
Latch state/X_pos_4 has been replicated 1 time(s)
Latch state/X_pos_8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Game.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2294
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 33
#      LUT2                        : 93
#      LUT3                        : 131
#      LUT4                        : 161
#      LUT5                        : 383
#      LUT6                        : 1164
#      MUXCY                       : 132
#      MUXF7                       : 38
#      MUXF8                       : 9
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 78
#      FD                          : 10
#      FDE                         : 2
#      FDP                         : 2
#      FDR                         : 30
#      FDRE                        : 13
#      LD                          : 1
#      LDC                         : 9
#      LDC_1                       : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 8
#      OBUF                        : 10
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  18224     0%  
 Number of Slice LUTs:                 1969  out of   9112    21%  
    Number used as Logic:              1969  out of   9112    21%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1995
   Number with an unused Flip Flop:    1917  out of   1995    96%  
   Number with an unused LUT:            26  out of   1995     1%  
   Number of fully used LUT-FF pairs:    52  out of   1995     2%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------+------------------------+-------+
clk                                                            | BUFGP                  | 57    |
hard_ai/_n0158(hard_ai/Mmux__n015811:O)                        | NONE(*)(hard_ai/move_0)| 1     |
move(deb_S/debounced_btn_input1:O)                             | NONE(*)(state/X_pos_8) | 11    |
state/move_GND_22_o_AND_202_o(state/move_GND_22_o_AND_202_o:O) | NONE(*)(state/O_pos_0) | 1     |
state/move_GND_22_o_AND_200_o(state/move_GND_22_o_AND_200_o1:O)| NONE(*)(state/O_pos_1) | 1     |
state/move_GND_22_o_AND_198_o(state/move_GND_22_o_AND_198_o1:O)| NONE(*)(state/O_pos_2) | 1     |
state/move_GND_22_o_AND_196_o(state/move_GND_22_o_AND_196_o1:O)| NONE(*)(state/O_pos_3) | 1     |
state/move_GND_22_o_AND_194_o(state/move_GND_22_o_AND_194_o1:O)| NONE(*)(state/O_pos_4) | 1     |
state/move_GND_22_o_AND_192_o(state/move_GND_22_o_AND_192_o1:O)| NONE(*)(state/O_pos_5) | 1     |
state/move_GND_22_o_AND_190_o(state/move_GND_22_o_AND_190_o1:O)| NONE(*)(state/O_pos_6) | 1     |
state/move_GND_22_o_AND_188_o(state/move_GND_22_o_AND_188_o1:O)| NONE(*)(state/O_pos_7) | 1     |
state/move_GND_22_o_AND_186_o(state/move_GND_22_o_AND_186_o1:O)| NONE(*)(state/O_pos_8) | 1     |
---------------------------------------------------------------+------------------------+-------+
(*) These 11 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.139ns (Maximum Frequency: 162.906MHz)
   Minimum input arrival time before clock: 2.268ns
   Maximum output required time after clock: 31.290ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.596ns (frequency: 178.690MHz)
  Total number of paths / destination ports: 850 / 105
-------------------------------------------------------------------------
Delay:               5.596ns (Levels of Logic = 5)
  Source:            U3/hc_3_1 (FF)
  Destination:       U3/vc_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U3/hc_3_1 to U3/vc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.808  U3/hc_3_1 (U3/hc_3_1)
     LUT3:I0->O           10   0.205   0.857  U3/Msub_n0378_Madd_xor<8>121 (U3/Msub_n0378_Madd_xor<8>12)
     LUT6:I5->O            2   0.205   0.617  U3/Mcount_vc_val21 (U3/Mcount_vc_val21)
     LUT5:I4->O           11   0.205   0.883  U3/Mcount_vc_val22 (U3/Mcount_vc_val2)
     LUT6:I5->O           10   0.205   0.857  U3/Mcount_vc_val (U3/Mcount_vc_val)
     LUT4:I3->O            1   0.205   0.000  U3/vc_0_rstpot (U3/vc_0_rstpot)
     FD:D                      0.102          U3/vc_0
    ----------------------------------------
    Total                      5.596ns (1.574ns logic, 4.022ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'move'
  Clock period: 6.139ns (frequency: 162.906MHz)
  Total number of paths / destination ports: 1832 / 11
-------------------------------------------------------------------------
Delay:               6.139ns (Levels of Logic = 5)
  Source:            state/X_pos_2 (LATCH)
  Destination:       state/X_pos_0 (LATCH)
  Source Clock:      move rising
  Destination Clock: move rising

  Data Path: state/X_pos_2 to state/X_pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q           19   0.498   1.300  state/X_pos_2 (state/X_pos_2)
     LUT4:I1->O            1   0.205   0.580  sa/winX/cout<6>_SW0 (N21)
     LUT5:I4->O            7   0.205   1.118  sa/winX/cout<6> (sa/win<6>)
     LUT6:I1->O            9   0.203   0.830  sa/pick/ra/g<11>1 (sa/pick/ra/g<11>1)
     LUT6:I5->O            3   0.205   0.755  sa/pick/ra/g<11>31 (sa/pick/ra/c<11>)
     LUT6:I4->O            1   0.203   0.000  state/X_pos[8]_AIMove[8]_or_12_OUT<1>3 (state/X_pos[8]_AIMove[8]_or_12_OUT<1>)
     LDC_1:D                   0.037          state/X_pos_1
    ----------------------------------------
    Total                      6.139ns (1.556ns logic, 4.582ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       rst_ff (FF)
  Destination Clock: clk rising

  Data Path: clr to rst_ff
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.430          rst_ff
    ----------------------------------------
    Total                      2.268ns (1.652ns logic, 0.616ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 326993093 / 10
-------------------------------------------------------------------------
Offset:              31.290ns (Levels of Logic = 27)
  Source:            U3/vc_3 (FF)
  Destination:       green<2> (PAD)
  Source Clock:      clk rising

  Data Path: U3/vc_3 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              27   0.447   1.449  U3/vc_3 (U3/vc_3)
     LUT4:I1->O            5   0.205   0.962  U3/GND_41_o_vc[9]_AND_1256_o21 (U3/GND_41_o_vc[9]_AND_1256_o2)
     LUT5:I1->O            8   0.203   1.147  U3/Msub_GND_41_o_GND_41_o_sub_305_OUT_cy<7>11 (U3/Msub_GND_41_o_GND_41_o_sub_305_OUT_cy<7>)
     LUT5:I0->O            3   0.203   0.995  U3/Msub_GND_41_o_GND_41_o_sub_306_OUT_xor<9>11 (U3/GND_41_o_GND_41_o_sub_306_OUT<9>)
     LUT5:I0->O            1   0.203   0.579  U3/Msub_GND_41_o_GND_41_o_sub_308_OUT_xor<9>11 (U3/GND_41_o_GND_41_o_sub_308_OUT<9>)
     DSP48A1:B9->M0        3   3.364   0.651  U3/Mmult_n0324 (U3/n0324<0>)
     LUT2:I1->O            1   0.205   0.000  U3/Madd_n0325_Madd_lut<0> (U3/Madd_n0325_Madd_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_n0325_Madd_cy<0> (U3/Madd_n0325_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n0325_Madd_cy<1> (U3/Madd_n0325_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n0325_Madd_cy<2> (U3/Madd_n0325_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n0325_Madd_cy<3> (U3/Madd_n0325_Madd_cy<3>)
     XORCY:CI->O          96   0.180   2.195  U3/Madd_n0325_Madd_xor<4> (U3/n0325<4>)
     LUT6:I1->O           10   0.203   1.104  U3_Mram__n8617611 (U3_Mram__n861761)
     LUT6:I2->O            2   0.203   0.961  U3_SF31661 (U3_SF3166)
     LUT6:I1->O            2   0.203   0.845  U3_SF31806 (U3_SF31806)
     LUT6:I3->O            1   0.205   0.944  U3_Mram__n8617671580_SW1 (U3_N528)
     LUT6:I0->O            1   0.203   0.944  U3_Mram__n8617671580 (U3_Mram__n8617671579)
     LUT6:I0->O            1   0.203   0.924  U3_Mram__n8617671583_SW0 (U3_N406)
     LUT6:I1->O            1   0.203   0.684  U3_Mram__n8617671583 (U3_Mram__n8617671582)
     LUT6:I4->O            1   0.203   0.827  U3_Mram__n8617671584 (U3_Mram__n8617671583)
     LUT6:I2->O            1   0.203   0.580  U3_Mram__n8617671585 (U3/_n8617<0>)
     LUT4:I3->O            1   0.205   0.808  U3/GND_41_o_GND_41_o_AND_1260_o114_SW0 (N133)
     LUT5:I2->O            1   0.205   0.808  U3/GND_41_o_GND_41_o_AND_1260_o117_SW0 (N137)
     LUT5:I2->O            3   0.205   0.898  U3/GND_41_o_GND_41_o_AND_1260_o117 (U3/GND_41_o_GND_41_o_AND_1260_o_mmx_out)
     LUT6:I2->O            1   0.203   0.924  U3/Mmux_green131 (U3/Mmux_green131)
     LUT6:I1->O            2   0.203   0.617  U3/Mmux_green132 (U3/Mmux_green13)
     LUT4:I3->O            1   0.205   0.579  U3/Mmux_green51 (green_2_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     31.290ns (10.865ns logic, 20.425ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_192_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              7.026ns (Levels of Logic = 4)
  Source:            state/O_pos_5 (LATCH)
  Destination:       red<1> (PAD)
  Source Clock:      state/move_GND_22_o_AND_192_o falling

  Data Path: state/O_pos_5 to red<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             20   0.498   1.340  state/O_pos_5 (state/O_pos_5)
     LUT6:I2->O            2   0.203   0.617  U3/Mmux_green1413 (U3/Mmux_green1413)
     LUT6:I5->O            1   0.205   0.808  U3/Mmux_green143 (U3/Mmux_green142)
     LUT6:I3->O            1   0.205   0.579  U3/Mmux_green144 (red_1_OBUF)
     OBUF:I->O                 2.571          red_1_OBUF (red<1>)
    ----------------------------------------
    Total                      7.026ns (3.682ns logic, 3.344ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'move'
  Total number of paths / destination ports: 44 / 8
-------------------------------------------------------------------------
Offset:              10.165ns (Levels of Logic = 7)
  Source:            state/X_pos_8 (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      move rising

  Data Path: state/X_pos_8 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q           22   0.498   1.238  state/X_pos_8 (state/X_pos_8)
     LUT4:I2->O            1   0.203   0.808  U3/GND_41_o_GND_41_o_AND_1260_o114_SW0 (N133)
     LUT5:I2->O            1   0.205   0.808  U3/GND_41_o_GND_41_o_AND_1260_o117_SW0 (N137)
     LUT5:I2->O            3   0.205   0.898  U3/GND_41_o_GND_41_o_AND_1260_o117 (U3/GND_41_o_GND_41_o_AND_1260_o_mmx_out)
     LUT6:I2->O            1   0.203   0.924  U3/Mmux_green131 (U3/Mmux_green131)
     LUT6:I1->O            2   0.203   0.617  U3/Mmux_green132 (U3/Mmux_green13)
     LUT4:I3->O            1   0.205   0.579  U3/Mmux_green51 (green_2_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.165ns (4.293ns logic, 5.872ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_186_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.466ns (Levels of Logic = 7)
  Source:            state/O_pos_8 (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      state/move_GND_22_o_AND_186_o falling

  Data Path: state/O_pos_8 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             32   0.498   1.539  state/O_pos_8 (state/O_pos_8)
     LUT4:I0->O            1   0.203   0.808  U3/GND_41_o_GND_41_o_AND_1260_o114_SW0 (N133)
     LUT5:I2->O            1   0.205   0.808  U3/GND_41_o_GND_41_o_AND_1260_o117_SW0 (N137)
     LUT5:I2->O            3   0.205   0.898  U3/GND_41_o_GND_41_o_AND_1260_o117 (U3/GND_41_o_GND_41_o_AND_1260_o_mmx_out)
     LUT6:I2->O            1   0.203   0.924  U3/Mmux_green131 (U3/Mmux_green131)
     LUT6:I1->O            2   0.203   0.617  U3/Mmux_green132 (U3/Mmux_green13)
     LUT4:I3->O            1   0.205   0.579  U3/Mmux_green51 (green_2_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.466ns (4.293ns logic, 6.173ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_188_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              10.097ns (Levels of Logic = 7)
  Source:            state/O_pos_7 (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      state/move_GND_22_o_AND_188_o falling

  Data Path: state/O_pos_7 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             21   0.498   1.361  state/O_pos_7 (state/O_pos_7)
     LUT4:I0->O            2   0.203   0.617  U3/blue<1>211 (U3/blue<1>21)
     LUT5:I4->O            1   0.205   0.808  U3/GND_41_o_GND_41_o_AND_1260_o117_SW0 (N137)
     LUT5:I2->O            3   0.205   0.898  U3/GND_41_o_GND_41_o_AND_1260_o117 (U3/GND_41_o_GND_41_o_AND_1260_o_mmx_out)
     LUT6:I2->O            1   0.203   0.924  U3/Mmux_green131 (U3/Mmux_green131)
     LUT6:I1->O            2   0.203   0.617  U3/Mmux_green132 (U3/Mmux_green13)
     LUT4:I3->O            1   0.205   0.579  U3/Mmux_green51 (green_2_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.097ns (4.293ns logic, 5.804ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_190_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              9.206ns (Levels of Logic = 6)
  Source:            state/O_pos_6 (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      state/move_GND_22_o_AND_190_o falling

  Data Path: state/O_pos_6 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             28   0.498   1.482  state/O_pos_6 (state/O_pos_6)
     LUT4:I0->O            2   0.203   0.617  U3/Mmux_green3211 (U3/Mmux_green321)
     LUT5:I4->O            3   0.205   0.898  U3/GND_41_o_GND_41_o_AND_1260_o117 (U3/GND_41_o_GND_41_o_AND_1260_o_mmx_out)
     LUT6:I2->O            1   0.203   0.924  U3/Mmux_green131 (U3/Mmux_green131)
     LUT6:I1->O            2   0.203   0.617  U3/Mmux_green132 (U3/Mmux_green13)
     LUT4:I3->O            1   0.205   0.579  U3/Mmux_green51 (green_2_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.206ns (4.088ns logic, 5.118ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_198_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              7.305ns (Levels of Logic = 4)
  Source:            state/O_pos_2 (LATCH)
  Destination:       red<2> (PAD)
  Source Clock:      state/move_GND_22_o_AND_198_o falling

  Data Path: state/O_pos_2 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             23   0.498   1.401  state/O_pos_2 (state/O_pos_2)
     LUT6:I2->O            4   0.203   1.028  U3/Mmux_green13211 (U3/Mmux_green1321)
     LUT5:I0->O            1   0.203   0.580  U3/red<2>2 (U3/red<2>1)
     LUT6:I5->O            2   0.205   0.616  U3/red<2>4 (red_0_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                      7.305ns (3.680ns logic, 3.625ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_200_o'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              7.005ns (Levels of Logic = 4)
  Source:            state/O_pos_1 (LATCH)
  Destination:       red<1> (PAD)
  Source Clock:      state/move_GND_22_o_AND_200_o falling

  Data Path: state/O_pos_1 to red<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             19   0.498   1.319  state/O_pos_1 (state/O_pos_1)
     LUT4:I0->O            2   0.203   0.845  U3/blue<1>51 (U3/blue<1>5)
     LUT5:I2->O            1   0.205   0.580  U3/Mmux_green141 (U3/Mmux_green14)
     LUT6:I5->O            1   0.205   0.579  U3/Mmux_green144 (red_1_OBUF)
     OBUF:I->O                 2.571          red_1_OBUF (red<1>)
    ----------------------------------------
    Total                      7.005ns (3.682ns logic, 3.323ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_194_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              8.119ns (Levels of Logic = 5)
  Source:            state/O_pos_4 (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      state/move_GND_22_o_AND_194_o falling

  Data Path: state/O_pos_4 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             29   0.498   1.497  state/O_pos_4 (state/O_pos_4)
     LUT4:I0->O            2   0.203   0.617  U3/Mmux_green1211 (U3/Mmux_green121)
     LUT6:I5->O            1   0.205   0.924  U3/Mmux_green131 (U3/Mmux_green131)
     LUT6:I1->O            2   0.203   0.617  U3/Mmux_green132 (U3/Mmux_green13)
     LUT4:I3->O            1   0.205   0.579  U3/Mmux_green51 (green_2_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      8.119ns (3.885ns logic, 4.234ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_202_o'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              6.983ns (Levels of Logic = 4)
  Source:            state/O_pos_0 (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      state/move_GND_22_o_AND_202_o falling

  Data Path: state/O_pos_0 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             26   0.498   1.454  state/O_pos_0 (state/O_pos_0)
     LUT5:I1->O            3   0.203   0.651  U3/blue<1>321 (U3/blue<1>32)
     LUT6:I5->O            2   0.205   0.617  U3/Mmux_green132 (U3/Mmux_green13)
     LUT4:I3->O            1   0.205   0.579  U3/Mmux_green51 (green_2_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      6.983ns (3.682ns logic, 3.301ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/move_GND_22_o_AND_196_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              7.426ns (Levels of Logic = 4)
  Source:            state/O_pos_3 (LATCH)
  Destination:       blue<1> (PAD)
  Source Clock:      state/move_GND_22_o_AND_196_o falling

  Data Path: state/O_pos_3 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             21   0.498   1.361  state/O_pos_3 (state/O_pos_3)
     LUT6:I2->O            1   0.203   0.944  U3/blue<1>2 (U3/blue<1>2)
     LUT6:I0->O            1   0.203   0.827  U3/blue<1>4 (U3/blue<1>4)
     LUT6:I2->O            2   0.203   0.616  U3/blue<1>5 (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                      7.426ns (3.678ns logic, 3.748ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.596|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hard_ai/_n0158
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
move                         |         |         |    6.279|         |
state/move_GND_22_o_AND_186_o|         |         |    6.317|         |
state/move_GND_22_o_AND_188_o|         |         |    6.358|         |
state/move_GND_22_o_AND_190_o|         |         |    6.460|         |
state/move_GND_22_o_AND_192_o|         |         |    6.098|         |
state/move_GND_22_o_AND_194_o|         |         |    6.380|         |
state/move_GND_22_o_AND_196_o|         |         |    5.125|         |
state/move_GND_22_o_AND_198_o|         |         |    6.282|         |
state/move_GND_22_o_AND_200_o|         |         |    5.104|         |
state/move_GND_22_o_AND_202_o|         |         |    5.238|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock move
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |    2.875|         |         |         |
hard_ai/_n0158               |         |    2.946|         |         |
move                         |    6.139|         |         |         |
state/move_GND_22_o_AND_186_o|         |    6.517|         |         |
state/move_GND_22_o_AND_188_o|         |    7.460|         |         |
state/move_GND_22_o_AND_190_o|         |    7.562|         |         |
state/move_GND_22_o_AND_192_o|         |    7.306|         |         |
state/move_GND_22_o_AND_194_o|         |    6.524|         |         |
state/move_GND_22_o_AND_196_o|         |    7.343|         |         |
state/move_GND_22_o_AND_198_o|         |    7.241|         |         |
state/move_GND_22_o_AND_200_o|         |    7.056|         |         |
state/move_GND_22_o_AND_202_o|         |    6.498|         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_186_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_188_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_190_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_192_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_194_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_196_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_198_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_200_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/move_GND_22_o_AND_202_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.168|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 63.00 secs
Total CPU time to Xst completion: 62.81 secs
 
--> 

Total memory usage is 312192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :   10 (   0 filtered)

