[![Build Status](https://travis-ci.org/makigumo/RISCV.svg?branch=master)](https://travis-ci.org/makigumo/RISCV)

# RISC-V CPU module for Hopper Disassembler

Supported instruction sets:
* [x] RV32I/RV64I Base Instruction Set
* [x] RV32E Base Integer Instruction Set
   * limited to 16 registers
* [x] RV32M/RV64M Standard Extension
* [x] RV32A/RV64A Standard Extension
* [x] RV32F/RV64F Standard Extension
* [x] RV32D/RV64D Standard Extension
* [x] Trap-Return Instructions
* [x] Interrupt-Management Instructions
* [x] Memory-Management Instructions

## Requirements

* Hopper Disassembler v4

## Resources

* [The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.1](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-118.html)
* [The RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 1.9.1](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-161.html)

