\doxysection{Peripheral LPTIM clock source selection}
\label{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e}\index{Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+0}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+1}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSE}~RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_gae54303cbedfd73fe83c6f72c4a5ce27d}} 
\index{Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}!LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI@{LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI@{LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI}!Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}}
\doxysubsubsection{LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+HSI~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+1}}

HSI clock used as LPTIM1 clock source 

Definition at line \textbf{ 386} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_ga7c3ced535541f80d641577ceb79eec53}} 
\index{Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}!LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE@{LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE}}
\index{LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE@{LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE}!Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}}
\doxysubsubsection{LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSE~RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL}

LSE clock used as LPTIM1 clock source 

Definition at line \textbf{ 387} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_gaf5e1584d7936a1c6baed7858a0ba119d}} 
\index{Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}!LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI@{LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI}}
\index{LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI@{LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI}!Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}}
\doxysubsubsection{LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSI~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+0}}

LSI clock used as LPTIM1 clock source 

Definition at line \textbf{ 385} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_ga3092db8be696297c68aa6a8d19c4d06d}} 
\index{Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}!LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1@{LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1}}
\index{LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1@{LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1}!Peripheral LPTIM clock source selection@{Peripheral LPTIM clock source selection}}
\doxysubsubsection{LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1~0x00000000U}

PCLK1 clock used as LPTIM1 clock source 

Definition at line \textbf{ 384} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

