Info (10281): Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at ps2.v(71): created implicit net for "oX_MOV1" File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/ps2.v Line: 71
Warning (10236): Verilog HDL Implicit Net warning at ps2.v(72): created implicit net for "oX_MOV2" File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/ps2.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at ps2.v(73): created implicit net for "oY_MOV1" File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/ps2.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at ps2.v(74): created implicit net for "oY_MOV2" File: /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-3/niosHello/synthesis/submodules/ps2.v Line: 74
