// Seed: 2935916208
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_11 = 0;
  assign id_2 = id_1;
  parameter id_3 = id_2++;
  wire id_4;
  ;
  wire [-1 : -1] id_5;
  assign id_4 = id_1;
endmodule
module module_1 (
    output wor   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  wand  id_5,
    output logic id_6,
    input  tri0  id_7,
    input  uwire id_8,
    input  tri   id_9,
    input  wor   id_10,
    output wor   id_11,
    output uwire id_12,
    input  wire  id_13,
    output tri   id_14
);
  assign id_6 = id_5 - id_7;
  assign id_6 = id_7;
  supply1 id_16 = 1 ? !id_8 : 1'h0;
  always id_6 <= -1;
  module_0 modCall_1 (
      id_16,
      id_16
  );
  assign id_12 = 1;
endmodule
