{
  "design": {
    "design_info": {
      "boundary_crc": "0x4E2DE3C65A1DD73F",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../top_level.gen/sources_1/bd/Q_Matrix",
      "name": "Q_Matrix",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "action_ram_0": "",
      "action_ram_1": "",
      "action_ram_2": "",
      "action_ram_3": "",
      "const_0_8bit": ""
    },
    "ports": {
      "D_new": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "D_road0": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "D_road1": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "D_road2": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "D_road3": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Q_Matrix_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rd_addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "wr_addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "wea0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "wea1": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "wea2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "wea3": {
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "action_ram_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_action_ram_0_0",
        "xci_path": "ip\\Q_Matrix_action_ram_0_0\\Q_Matrix_action_ram_0_0.xci",
        "inst_hier_path": "action_ram_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "action_ram_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_action_ram_1_0",
        "xci_path": "ip\\Q_Matrix_action_ram_1_0\\Q_Matrix_action_ram_1_0.xci",
        "inst_hier_path": "action_ram_1",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "action_ram_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_action_ram_2_0",
        "xci_path": "ip\\Q_Matrix_action_ram_2_0\\Q_Matrix_action_ram_2_0.xci",
        "inst_hier_path": "action_ram_2",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "action_ram_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_action_ram_3_0",
        "xci_path": "ip\\Q_Matrix_action_ram_3_0\\Q_Matrix_action_ram_3_0.xci",
        "inst_hier_path": "action_ram_3",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "const_0_8bit": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Q_Matrix_const_0_8bit_0",
        "xci_path": "ip\\Q_Matrix_const_0_8bit_0\\Q_Matrix_const_0_8bit_0.xci",
        "inst_hier_path": "const_0_8bit",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "nets": {
      "action_ram_0_doutb": {
        "ports": [
          "action_ram_0/doutb",
          "D_road0"
        ]
      },
      "action_ram_1_doutb": {
        "ports": [
          "action_ram_1/doutb",
          "D_road1"
        ]
      },
      "action_ram_2_doutb": {
        "ports": [
          "action_ram_2/doutb",
          "D_road2"
        ]
      },
      "action_ram_3_doutb": {
        "ports": [
          "action_ram_3/doutb",
          "D_road3"
        ]
      },
      "addra_0_1": {
        "ports": [
          "wr_addr",
          "action_ram_0/addra",
          "action_ram_1/addra",
          "action_ram_2/addra",
          "action_ram_3/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "rd_addr",
          "action_ram_0/addrb",
          "action_ram_1/addrb",
          "action_ram_2/addrb",
          "action_ram_3/addrb"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clk",
          "action_ram_0/clka",
          "action_ram_0/clkb",
          "action_ram_1/clka",
          "action_ram_1/clkb",
          "action_ram_2/clka",
          "action_ram_2/clkb",
          "action_ram_3/clka",
          "action_ram_3/clkb"
        ]
      },
      "const_0_4bit_dout": {
        "ports": [
          "const_0_8bit/dout",
          "action_ram_0/web",
          "action_ram_1/web",
          "action_ram_2/web",
          "action_ram_3/web"
        ]
      },
      "dina_0_1": {
        "ports": [
          "D_new",
          "action_ram_0/dina",
          "action_ram_1/dina",
          "action_ram_2/dina",
          "action_ram_3/dina"
        ]
      },
      "rsta_0_1": {
        "ports": [
          "rst",
          "action_ram_0/rsta",
          "action_ram_0/rstb",
          "action_ram_1/rsta",
          "action_ram_1/rstb",
          "action_ram_2/rsta",
          "action_ram_2/rstb",
          "action_ram_3/rsta",
          "action_ram_3/rstb"
        ]
      },
      "wea0_1": {
        "ports": [
          "wea0",
          "action_ram_0/wea"
        ]
      },
      "wea1_1": {
        "ports": [
          "wea1",
          "action_ram_1/wea"
        ]
      },
      "wea2_1": {
        "ports": [
          "wea2",
          "action_ram_2/wea"
        ]
      },
      "wea3_1": {
        "ports": [
          "wea3",
          "action_ram_3/wea"
        ]
      }
    }
  }
}