LIBRARY IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;   -- Needed for shifts

ENTITY latch16 IS 
    PORT
    (
		input       :  IN  STD_LOGIC_VECTOR(15 downto 0);
		sys_clk  	:  IN  STD_LOGIC;
		output    	:  OUT STD_LOGIC_VECTOR(15 downto 0)
    );
END latch16;

ARCHITECTURE behaviour OF latch16 IS    
begin
    process(sys_clk)
    begin
        if(rising_edge(sys_clk)) then
			output <= input;
        end if;
    end process;

END behaviour;