5 16 fd01 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (negate1.vcd) 2 -o (negate1.cdd) 2 -v (negate1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 negate1.v 10 34 1 
2 1 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000b 1 0 39 0 40 17 0 ffffffff 0 ffffffff 0 0 0 ff 0 ff 0 0
1 b 2 12 107000e 1 0 39 0 40 17 0 ffffffff 0 2 0 0 0 ff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 negate1.v 14 25 1 
2 2 15 15 50009 1 0 61004 0 0 40 16 0 0 0 0
2 3 15 15 10001 0 1 1410 0 0 40 1 a
2 4 15 15 10009 1 37 16 2 3
2 5 16 16 50009 1 0 61008 0 0 40 16 1 0 0 0
2 6 16 16 10001 0 1 1410 0 0 40 1 b
2 7 16 16 10009 1 37 1a 5 6
2 8 17 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 18 d000d 1 1 1018 0 0 40 1 b
2 11 18 18 c000c 1 4d 1028 10 0 40 50 0 ffffffff 0 ffffffff 0 0 0 ff 0 ff 0 0
2 12 18 18 80008 0 1 1410 0 0 40 1 a
2 13 18 18 8000d 1 37 3a 11 12
2 14 19 19 20002 1 0 1008 0 0 32 48 5 0
2 15 19 19 10002 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 20 20 f0012 1 0 21008 0 0 1 16 1 0
2 17 20 20 a000a 1 0 1408 0 0 32 48 1 0
2 18 20 20 8000b 0 23 1410 0 17 1 18 0 1 0 0 0 0 b
2 19 20 20 80012 1 37 1a 16 18
2 20 21 21 8000b 1 0 21000 0 0 1 16 0 1
2 21 21 21 30003 1 0 1408 0 0 32 48 3 0
2 22 21 21 10004 0 23 1410 0 21 1 18 0 1 0 0 0 0 b
2 23 21 21 1000b 1 37 12 20 22
2 24 22 22 60006 1 1 1000 0 0 40 1 b
2 25 22 22 50005 1 4d 1000 24 0 40 50 0 ffffffff 0 0 0 0 0 ff 0 0 0 0
2 26 22 22 10001 0 1 1410 0 0 40 1 a
2 27 22 22 10006 1 37 12 25 26
2 28 23 23 20002 1 0 1008 0 0 32 48 5 0
2 29 23 23 10002 2 2c 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 30 0 0 0 4
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 13 0 4
4 13 0 15 15 4
4 15 0 19 0 4
4 19 0 23 23 4
4 23 0 27 27 4
4 27 0 29 29 4
4 29 0 30 0 4
3 1 main.u$1 "main.u$1" 0 negate1.v 27 32 1 
