Warning (10268): Verilog HDL information at RegisterFile.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v Line: 13
Info (10281): Verilog HDL Declaration information at FSM.v(4): object "reset" differs only in case from object "RESET" in the same scope File: C:/Users/kenne/Documents/ECE 3710/Project/FSM.v Line: 4
