
*** Running vivado
    with args -log mySystem_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mySystem_wrapper.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mySystem_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_tx/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_tx/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_board.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_board.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.848 ; gain = 347.629
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx_syncp'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_alt_syncp'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[0]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[1]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[2]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[3]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[4]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[5]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[6]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[7]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[8]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[9]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[10]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[11]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[12]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[13]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[14]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/dds_compiler_0_m_axis_phase_tdata[15]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[0]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[1]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[2]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[3]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[4]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[5]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[6]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[7]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[8]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[9]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[10]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[11]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[12]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[13]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[14]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[15]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[16]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[17]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[18]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[19]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[20]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[21]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[22]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[23]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[24]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[25]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[26]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[27]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[28]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[29]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[30]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[31]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[32]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[33]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[34]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[35]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[36]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[37]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[38]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[39]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[40]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[41]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[42]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[43]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[44]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[45]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[46]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[47]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[48]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[49]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[50]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[51]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[52]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[53]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[54]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[55]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[56]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[57]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[58]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[59]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[60]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[61]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[62]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/sine_wave[63]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxcharisk[0]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxcharisk[1]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxcharisk[2]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxcharisk[3]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:117]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[0]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[1]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[2]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[3]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[4]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[5]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[6]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[7]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[8]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[9]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[10]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[11]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[12]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[13]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[14]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'mySystem_i/JesdSubSys/jesd204_phy_gt0_rx_rxdata[15]'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:118]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:119]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:120]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:121]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:122]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:123]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:124]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:125]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:126]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:127]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:128]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:129]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:130]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:131]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:132]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:133]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:134]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:135]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:136]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:137]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:138]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:139]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:140]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:141]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:142]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:143]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:144]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:145]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:146]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:147]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:148]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:149]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:150]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:151]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'rx_alt_syncn'. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:173]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc:174]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_late.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0_late.xdc] for cell 'mySystem_i/JesdSubSys/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: core_name_ddr4_mem_intfc
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: core_name_ddr4_mem_intfc
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances

link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1083.750 ; gain = 851.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -403 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1083.750 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/local_IP_TI/repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx1/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "f98903b227f2be4e".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.1 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.1", from Vivado IP cache entry "41a7c2018f5410b6".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1296.379 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2979b9738

Time (s): cpu = 00:00:21 ; elapsed = 00:02:49 . Memory (MB): peak = 1296.379 ; gain = 212.629
Implement Debug Cores | Checksum: 1f916f216
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 143 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d58b9f76

Time (s): cpu = 00:00:34 ; elapsed = 00:03:01 . Memory (MB): peak = 1328.133 ; gain = 244.383

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 6 load pin(s).
INFO: [Opt 31-10] Eliminated 890 cells.
Phase 3 Constant Propagation | Checksum: faad8bf5

Time (s): cpu = 00:00:38 ; elapsed = 00:03:05 . Memory (MB): peak = 1328.133 ; gain = 244.383

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2099 unconnected nets.
INFO: [Opt 31-11] Eliminated 1396 unconnected cells.
Phase 4 Sweep | Checksum: 1b048bbb8

Time (s): cpu = 00:00:51 ; elapsed = 00:03:17 . Memory (MB): peak = 1328.133 ; gain = 244.383

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1328.133 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b048bbb8

Time (s): cpu = 00:00:51 ; elapsed = 00:03:18 . Memory (MB): peak = 1328.133 ; gain = 244.383

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][23]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][23]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][23]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][10]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][11]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][12]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][13]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][14]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][15]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][16]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][17]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][18]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][19]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][1]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][20]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][21]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][22]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][2]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][3]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][4]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][5]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][6]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][7]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][8]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[3].in_cnt_reg[3][9]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][10]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][11]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][12]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][13]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][14]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][15]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][16]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][17]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][18]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][19]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][1]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][20]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][21]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][22]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][2]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][3]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][4]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][5]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][6]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][7]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][8]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[5].in_cnt_reg[5][9]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][10]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][11]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][12]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][13]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][14]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][15]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][16]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][17]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][18]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][19]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][1]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][20]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][21]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][22]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][2]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][3]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][4]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][5]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][6]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][7]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][8]' has constant clock net mySystem_i/JesdSubSys/<const0>
WARNING: [Pwropt 34-71] Flop 'mySystem_i/JesdSubSys/leds_0/inst/forloop[6].in_cnt_reg[6][9]' has constant clock net mySystem_i/JesdSubSys/<const0>
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 43 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 86
Ending PowerOpt Patch Enables Task | Checksum: 1edae6ba7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1573.461 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1edae6ba7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1573.461 ; gain = 245.328
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 175 Warnings, 48 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:04:18 . Memory (MB): peak = 1573.461 ; gain = 489.711
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1573.461 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -403 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1573.461 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1573.461 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: de591d3d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1573.461 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: de591d3d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.566 ; gain = 170.105

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: de591d3d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.566 ; gain = 170.105

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 3d9ad98b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.566 ; gain = 170.105
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103417e7e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.566 ; gain = 170.105

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 99477033

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1752.883 ; gain = 179.422
Phase 1.2.1 Place Init Design | Checksum: 952c1b4c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1794.977 ; gain = 221.516
Phase 1.2 Build Placer Netlist Model | Checksum: 952c1b4c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1794.977 ; gain = 221.516

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 952c1b4c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1794.977 ; gain = 221.516
Phase 1 Placer Initialization | Checksum: 952c1b4c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1794.977 ; gain = 221.516

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: a21f65bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1801.539 ; gain = 228.078

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a21f65bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1801.539 ; gain = 228.078

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13c9a41ec

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1801.539 ; gain = 228.078

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8a6c2805

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 1801.539 ; gain = 228.078

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 8a6c2805

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 1801.539 ; gain = 228.078

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 8e13290f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1801.539 ; gain = 228.078

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 8e13290f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1801.539 ; gain = 228.078

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 8e13290f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1801.539 ; gain = 228.078

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 1f4c2501c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1811.520 ; gain = 238.059

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 15a13f775

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1811.520 ; gain = 238.059

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 15a13f775

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 1811.520 ; gain = 238.059

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: f40cc54c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1811.520 ; gain = 238.059
Phase 3 Detail Placement | Checksum: f40cc54c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1811.520 ; gain = 238.059

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: b1132aeb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 1874.785 ; gain = 301.324

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.578. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1ea157ccc

Time (s): cpu = 00:01:38 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.785 ; gain = 301.324
Phase 4.1 Post Commit Optimization | Checksum: 1ea157ccc

Time (s): cpu = 00:01:38 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.785 ; gain = 301.324

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1ea157ccc

Time (s): cpu = 00:01:38 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.785 ; gain = 301.324

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1ea157ccc

Time (s): cpu = 00:01:39 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.785 ; gain = 301.324

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 2313ce4d7

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1874.785 ; gain = 301.324

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1d2d90f63

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1874.785 ; gain = 301.324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d2d90f63

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1874.785 ; gain = 301.324
Ending Placer Task | Checksum: 1bf00fd92

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1874.785 ; gain = 301.324
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 175 Warnings, 48 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1874.785 ; gain = 301.324
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1874.785 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1874.785 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1874.785 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1874.785 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -403 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 11b19e576

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1874.785 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 1e910d82a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.785 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 175 Warnings, 48 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 1874.785 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1874.785 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -403 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fa5b649e ConstDB: 0 ShapeSum: 8f4af66d RouteDB: 4727680b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e5da1f57

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2177.621 ; gain = 302.836

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 102fe1a8c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2177.621 ; gain = 302.836

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 102fe1a8c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2177.621 ; gain = 302.836

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 102fe1a8c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2177.621 ; gain = 302.836

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: ff60f96c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2193.387 ; gain = 318.602

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 14f0bc57d

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2193.387 ; gain = 318.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.113  | TNS=0.000  | WHS=-0.157 | THS=-6.782 |

Phase 2 Router Initialization | Checksum: 172ad2991

Time (s): cpu = 00:01:31 ; elapsed = 00:01:00 . Memory (MB): peak = 2193.387 ; gain = 318.602

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1aacd50b2

Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1881
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1604608f8

Time (s): cpu = 00:01:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2230.047 ; gain = 355.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1604608f8

Time (s): cpu = 00:01:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2230.047 ; gain = 355.262
Phase 4 Rip-up And Reroute | Checksum: 1604608f8

Time (s): cpu = 00:01:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: bfa93a9e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:15 . Memory (MB): peak = 2230.047 ; gain = 355.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: bfa93a9e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bfa93a9e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 2230.047 ; gain = 355.262
Phase 5 Delay and Skew Optimization | Checksum: bfa93a9e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d6ad2864

Time (s): cpu = 00:02:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2230.047 ; gain = 355.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f3148a95

Time (s): cpu = 00:02:01 ; elapsed = 00:01:18 . Memory (MB): peak = 2230.047 ; gain = 355.262
Phase 6 Post Hold Fix | Checksum: 291ad41a3

Time (s): cpu = 00:02:01 ; elapsed = 00:01:18 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1ec8b5c38

Time (s): cpu = 00:02:17 ; elapsed = 00:01:27 . Memory (MB): peak = 2230.047 ; gain = 355.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 1ec8b5c38

Time (s): cpu = 00:02:17 ; elapsed = 00:01:27 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.611622 %
  Global Horizontal Routing Utilization  = 0.526091 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 15090cda6

Time (s): cpu = 00:02:20 ; elapsed = 00:01:28 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15090cda6

Time (s): cpu = 00:02:20 ; elapsed = 00:01:28 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y12/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y14/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y13/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTHE3_COMMON_X0Y3/COM0_REFCLKOUT5
Phase 10 Depositing Routes | Checksum: 15090cda6

Time (s): cpu = 00:02:21 ; elapsed = 00:01:29 . Memory (MB): peak = 2230.047 ; gain = 355.262

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.793  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 14bf0b806

Time (s): cpu = 00:02:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2230.047 ; gain = 355.262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2230.047 ; gain = 355.262

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 175 Warnings, 48 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:16 . Memory (MB): peak = 2230.047 ; gain = 355.262
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2230.047 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Soliton_work/Xilinx/DAC38RF82/UltraScale_P7_T14/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2230.047 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -403 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 176 Warnings, 48 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 2230.047 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2230.047 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -403 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: core_name_ddr4_mem_intfc
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: core_name_ddr4_mem_intfc
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mySystem_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:31 ; elapsed = 00:02:04 . Memory (MB): peak = 2282.941 ; gain = 52.895
INFO: [Common 17-206] Exiting Vivado at Fri Dec 08 05:38:51 2017...
