// Seed: 3913770196
module module_0;
  assign id_2 = 1;
  assign id_1 = 1;
  assign id_1 = id_2;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    input uwire   id_0,
    input supply0 id_1
);
  logic [7:0] id_3;
  module_0 modCall_1 ();
  uwire id_4;
  assign id_3[1'b0] = -1;
  wire id_5;
  assign id_4 = 1;
  wire id_6, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
