#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 25 22:14:56 2022
# Process ID: 1290881
# Current directory: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_0/design_1_InputLayer_0_0.dcp' for cell 'design_1_i/InputLayer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_0/design_1_conv_combined_0_0.dcp' for cell 'design_1_i/conv_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0/design_1_conv_combined_0_bram_0.dcp' for cell 'design_1_i/conv_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0_0/design_1_conv_combined_0_bram_0_0.dcp' for cell 'design_1_i/conv_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0/design_1_InputLayer_0_bram_0.dcp' for cell 'design_1_i/dx'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_1/design_1_fcc_combined_0_1.dcp' for cell 'design_1_i/fcc_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0/design_1_fcc_combined_0_bram_0.dcp' for cell 'design_1_i/fcc_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_0/design_1_fcc_combined_0_bram_0_0.dcp' for cell 'design_1_i/fcc_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_loss_derivative_0_0/design_1_loss_derivative_0_0.dcp' for cell 'design_1_i/loss_derivative_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_0/design_1_relu_combined_0_0.dcp' for cell 'design_1_i/relu_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0/design_1_relu_combined_0_bram_0.dcp' for cell 'design_1_i/relu_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0_0/design_1_relu_combined_0_bram_0_0.dcp' for cell 'design_1_i/relu_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_update_weights_0_0/design_1_update_weights_0_0.dcp' for cell 'design_1_i/update_weights_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0_0/design_1_InputLayer_0_bram_0_0.dcp' for cell 'design_1_i/x'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4.dcp' for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5.dcp' for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6.dcp' for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7.dcp' for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2357.973 ; gain = 0.000 ; free physical = 14180 ; free virtual = 24253
INFO: [Netlist 29-17] Analyzing 3191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.082 ; gain = 0.000 ; free physical = 14136 ; free virtual = 24147
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.082 ; gain = 368.180 ; free physical = 14136 ; free virtual = 24147
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2726.082 ; gain = 0.000 ; free physical = 14135 ; free virtual = 24141

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a605387d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2915.961 ; gain = 189.879 ; free physical = 13652 ; free virtual = 23678

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 192072730

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3097.805 ; gain = 0.000 ; free physical = 13539 ; free virtual = 23553
INFO: [Opt 31-389] Phase Retarget created 144 cells and removed 191 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 27 inverter(s) to 82 load pin(s).
Phase 2 Constant propagation | Checksum: cfd407a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3097.805 ; gain = 0.000 ; free physical = 13521 ; free virtual = 23539
INFO: [Opt 31-389] Phase Constant propagation created 2007 cells and removed 5342 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14b804088

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3097.805 ; gain = 0.000 ; free physical = 13523 ; free virtual = 23539
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1517 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14b804088

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3097.805 ; gain = 0.000 ; free physical = 13523 ; free virtual = 23539
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14b804088

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3097.805 ; gain = 0.000 ; free physical = 13523 ; free virtual = 23539
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14b804088

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3097.805 ; gain = 0.000 ; free physical = 13522 ; free virtual = 23538
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             144  |             191  |                                             24  |
|  Constant propagation         |            2007  |            5342  |                                             24  |
|  Sweep                        |               0  |            1517  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3097.805 ; gain = 0.000 ; free physical = 13522 ; free virtual = 23539
Ending Logic Optimization Task | Checksum: 18a07f414

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3097.805 ; gain = 0.000 ; free physical = 13522 ; free virtual = 23539

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 5 BRAM(s) out of a total of 101 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 13 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 24 Total Ports: 202
Number of Flops added for Enable Generation: 12

Ending PowerOpt Patch Enables Task | Checksum: 13a56e11c

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13445 ; free virtual = 23464
Ending Power Optimization Task | Checksum: 13a56e11c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3693.281 ; gain = 595.477 ; free physical = 13495 ; free virtual = 23514

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 9e2cc60b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13501 ; free virtual = 23526
Ending Final Cleanup Task | Checksum: 9e2cc60b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13501 ; free virtual = 23526

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13501 ; free virtual = 23526
Ending Netlist Obfuscation Task | Checksum: 9e2cc60b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13501 ; free virtual = 23526
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3693.281 ; gain = 967.199 ; free physical = 13501 ; free virtual = 23526
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13496 ; free virtual = 23524
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13413 ; free virtual = 23482
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13221 ; free virtual = 23344
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 94f9df73

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13221 ; free virtual = 23344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13218 ; free virtual = 23345

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19c0a00e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13285 ; free virtual = 23371

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 127771438

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13234 ; free virtual = 23340

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 127771438

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13234 ; free virtual = 23340
Phase 1 Placer Initialization | Checksum: 127771438

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13248 ; free virtual = 23337

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1283cb85f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13239 ; free virtual = 23322

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 5f8d2693

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13238 ; free virtual = 23314

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 110 LUTNM shape to break, 1954 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 44, two critical 66, total 110, new lutff created 14
INFO: [Physopt 32-775] End 1 Pass. Optimized 782 nets or cells. Created 110 new cells, deleted 672 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter2_reg_0 could not be optimized because driver design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/conv_combined_0/inst/mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg. 13 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13214 ; free virtual = 23278
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13214 ; free virtual = 23279

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          110  |            672  |                   782  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           13  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          123  |            672  |                   783  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 105e7c1bd

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13218 ; free virtual = 23282
Phase 2.3 Global Placement Core | Checksum: 224556c70

Time (s): cpu = 00:01:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13215 ; free virtual = 23279
Phase 2 Global Placement | Checksum: 224556c70

Time (s): cpu = 00:01:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13230 ; free virtual = 23294

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e2547be5

Time (s): cpu = 00:01:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13226 ; free virtual = 23291

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13d6ffb5f

Time (s): cpu = 00:01:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13221 ; free virtual = 23285

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 199a69aa0

Time (s): cpu = 00:01:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13221 ; free virtual = 23285

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f303f27d

Time (s): cpu = 00:01:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13221 ; free virtual = 23285

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a1718aa8

Time (s): cpu = 00:01:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13213 ; free virtual = 23278

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 210787b43

Time (s): cpu = 00:01:55 ; elapsed = 00:00:45 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13140 ; free virtual = 23241

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21d26aa77

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13065 ; free virtual = 23241

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 234398913

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13067 ; free virtual = 23239

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f4ce3366

Time (s): cpu = 00:02:13 ; elapsed = 00:00:51 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12937 ; free virtual = 23206
Phase 3 Detail Placement | Checksum: f4ce3366

Time (s): cpu = 00:02:13 ; elapsed = 00:00:51 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12937 ; free virtual = 23206

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15315310e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.576 | TNS=-619.380 |
Phase 1 Physical Synthesis Initialization | Checksum: 1548d4d82

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13029 ; free virtual = 23197
INFO: [Place 46-33] Processed net design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 870b347d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13040 ; free virtual = 23207
Phase 4.1.1.1 BUFG Insertion | Checksum: 15315310e

Time (s): cpu = 00:02:32 ; elapsed = 00:00:57 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 13047 ; free virtual = 23212
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.802. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:03 ; elapsed = 00:01:14 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12664 ; free virtual = 22806
Phase 4.1 Post Commit Optimization | Checksum: 16dba9e50

Time (s): cpu = 00:03:03 ; elapsed = 00:01:14 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12659 ; free virtual = 22801

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16dba9e50

Time (s): cpu = 00:03:03 ; elapsed = 00:01:15 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12663 ; free virtual = 22802

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16dba9e50

Time (s): cpu = 00:03:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12664 ; free virtual = 22801
Phase 4.3 Placer Reporting | Checksum: 16dba9e50

Time (s): cpu = 00:03:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12664 ; free virtual = 22803

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12664 ; free virtual = 22803

Time (s): cpu = 00:03:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12664 ; free virtual = 22803
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11b74ddce

Time (s): cpu = 00:03:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12670 ; free virtual = 22797
Ending Placer Task | Checksum: 55acfe6d

Time (s): cpu = 00:03:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12670 ; free virtual = 22795
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:01:17 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12721 ; free virtual = 22847
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12590 ; free virtual = 22818
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12720 ; free virtual = 22855
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12708 ; free virtual = 22843
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12717 ; free virtual = 22855
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12637 ; free virtual = 22798

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-49.771 |
Phase 1 Physical Synthesis Initialization | Checksum: 9600cad1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12503 ; free virtual = 22647
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-49.771 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 9600cad1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12493 ; free virtual = 22637

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-49.771 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[4].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-49.459 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[5].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-49.147 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[6].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-48.835 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[7].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.743 | TNS=-48.523 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[20].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[20]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.743 | TNS=-48.390 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[21].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[21]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.743 | TNS=-48.257 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[22].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[22]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.743 | TNS=-48.124 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[23].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[23]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.662 | TNS=-47.991 |
INFO: [Physopt 32-662] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[16].  Did not re-place instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[16]
INFO: [Physopt 32-702] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_8_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0].  Did not re-place instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len[31]_i_2
INFO: [Physopt 32-710] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]. Critical path length was reduced through logic transformation on cell design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/align_len[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.368 | TNS=-29.251 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[10].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.368 | TNS=-28.948 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[11].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.368 | TNS=-28.644 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[8].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.368 | TNS=-28.339 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[9].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-28.036 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[1].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-27.822 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[2].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-27.608 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[3].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.269 | TNS=-27.394 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[4].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.269 | TNS=-27.202 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[5].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.269 | TNS=-27.010 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[6].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.269 | TNS=-26.818 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[7].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-26.626 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[0].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-26.370 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[1].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-26.115 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[2].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-25.860 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[3].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-25.605 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[4].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-25.350 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[5].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-25.095 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[6].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-24.840 |
INFO: [Physopt 32-663] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[7].  Re-placed instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-24.585 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[12].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[12]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-24.437 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[13].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-24.294 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[14].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-24.151 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[15].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[15]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.215 | TNS=-24.008 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[16].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.215 | TNS=-23.875 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[17].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[17]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.215 | TNS=-23.865 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[18].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[18]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.215 | TNS=-23.855 |
INFO: [Physopt 32-663] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[19].  Re-placed instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[19]
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-23.845 |
INFO: [Physopt 32-662] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[17].  Did not re-place instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[17]
INFO: [Physopt 32-702] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0].  Did not re-place instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len[31]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-20.791 |
INFO: [Physopt 32-662] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[1].  Did not re-place instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in.  Did not re-place instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_len_buf[9]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/wreq_throttle/req_en__17.  Did not re-place instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1
INFO: [Physopt 32-702] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/wreq_throttle/req_en__17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/m_axi_gmem_WREADY_0.  Did not re-place instance design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/m_axi_gmem_AWVALID_INST_0_i_4
INFO: [Physopt 32-702] Processed net design_1_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/m_axi_gmem_WREADY_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready.  Did not re-place instance design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[4]_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/storage_data1_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/wr_tmp_wready[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg.  Did not re-place instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0].  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.013 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.013 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 9600cad1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12474 ; free virtual = 22619

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.013 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.013 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 9600cad1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12474 ; free virtual = 22618
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12475 ; free virtual = 22620
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.013 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.815  |         49.771  |            0  |              0  |                    38  |           0  |           2  |  00:00:11  |
|  Total          |          0.815  |         49.771  |            0  |              0  |                    38  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12478 ; free virtual = 22622
Ending Physical Synthesis Task | Checksum: 1e4e0965c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12466 ; free virtual = 22621
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12494 ; free virtual = 22649
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12406 ; free virtual = 22614
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12454 ; free virtual = 22604
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8d588cb4 ConstDB: 0 ShapeSum: 67a86dc6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5e9f3198

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12214 ; free virtual = 22413
Post Restoration Checksum: NetGraph: 15344ad5 NumContArr: 496ae6c3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5e9f3198

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12223 ; free virtual = 22424

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5e9f3198

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12193 ; free virtual = 22380

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5e9f3198

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12192 ; free virtual = 22378
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16be82270

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12187 ; free virtual = 22366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.177  | TNS=0.000  | WHS=-0.281 | THS=-398.676|

Phase 2 Router Initialization | Checksum: 20e5333fb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12184 ; free virtual = 22358

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 48041
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 48040
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20e5333fb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3693.281 ; gain = 0.000 ; free physical = 12192 ; free virtual = 22367
Phase 3 Initial Routing | Checksum: 17aee5955

Time (s): cpu = 00:02:03 ; elapsed = 00:00:52 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12181 ; free virtual = 22360
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                          design_1_i/conv_combined_0/inst/select_ln71_5_reg_4734_reg[10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3424
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.382 | TNS=-4.043 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e8b12533

Time (s): cpu = 00:03:19 ; elapsed = 00:01:50 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12189 ; free virtual = 22390

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.235 | TNS=-2.737 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a3ad821e

Time (s): cpu = 00:03:39 ; elapsed = 00:02:09 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12143 ; free virtual = 22347

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.239 | TNS=-2.096 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: a817fcaa

Time (s): cpu = 00:03:49 ; elapsed = 00:02:18 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12073 ; free virtual = 22328
Phase 4 Rip-up And Reroute | Checksum: a817fcaa

Time (s): cpu = 00:03:49 ; elapsed = 00:02:19 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12074 ; free virtual = 22330

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10ea10e18

Time (s): cpu = 00:03:53 ; elapsed = 00:02:20 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12084 ; free virtual = 22329
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.120 | TNS=-1.360 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e3c7f2b9

Time (s): cpu = 00:03:54 ; elapsed = 00:02:20 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12081 ; free virtual = 22326

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e3c7f2b9

Time (s): cpu = 00:03:54 ; elapsed = 00:02:20 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12080 ; free virtual = 22327
Phase 5 Delay and Skew Optimization | Checksum: e3c7f2b9

Time (s): cpu = 00:03:54 ; elapsed = 00:02:20 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12078 ; free virtual = 22325

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7342c284

Time (s): cpu = 00:03:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12124 ; free virtual = 22332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.070 | TNS=-0.550 | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d6dc7333

Time (s): cpu = 00:03:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12125 ; free virtual = 22333
Phase 6 Post Hold Fix | Checksum: d6dc7333

Time (s): cpu = 00:03:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12125 ; free virtual = 22333

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.8904 %
  Global Horizontal Routing Utilization  = 17.9232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 2x2 Area, Max Cong = 90.5405%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y48 -> INT_R_X19Y49
   INT_L_X20Y46 -> INT_R_X21Y47
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y59 -> INT_R_X25Y59
   INT_R_X15Y49 -> INT_R_X15Y49
   INT_L_X16Y49 -> INT_L_X16Y49
   INT_R_X17Y49 -> INT_R_X17Y49
   INT_R_X17Y46 -> INT_R_X17Y46
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X43Y51 -> INT_R_X43Y51
   INT_L_X42Y50 -> INT_L_X42Y50
   INT_L_X18Y49 -> INT_L_X18Y49
   INT_R_X19Y49 -> INT_R_X19Y49
   INT_L_X20Y49 -> INT_L_X20Y49

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.8 Sparse Ratio: 0.5625

Phase 7 Route finalize | Checksum: bfca5213

Time (s): cpu = 00:03:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 12048 ; free virtual = 22266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bfca5213

Time (s): cpu = 00:04:00 ; elapsed = 00:02:22 . Memory (MB): peak = 3746.270 ; gain = 52.988 ; free physical = 11942 ; free virtual = 22162

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ecc753d8

Time (s): cpu = 00:04:03 ; elapsed = 00:02:25 . Memory (MB): peak = 3778.285 ; gain = 85.004 ; free physical = 11951 ; free virtual = 22159

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.070 | TNS=-0.550 | WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ecc753d8

Time (s): cpu = 00:04:04 ; elapsed = 00:02:26 . Memory (MB): peak = 3778.285 ; gain = 85.004 ; free physical = 11928 ; free virtual = 22143
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:04 ; elapsed = 00:02:26 . Memory (MB): peak = 3778.285 ; gain = 85.004 ; free physical = 11992 ; free virtual = 22207

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
292 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:24 ; elapsed = 00:02:34 . Memory (MB): peak = 3778.285 ; gain = 85.004 ; free physical = 11992 ; free virtual = 22207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3778.285 ; gain = 0.000 ; free physical = 11899 ; free virtual = 22179
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3778.285 ; gain = 0.000 ; free physical = 11912 ; free virtual = 22181
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3818.305 ; gain = 40.020 ; free physical = 11882 ; free virtual = 22139
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3818.305 ; gain = 0.000 ; free physical = 11902 ; free virtual = 22140
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
304 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3818.305 ; gain = 0.000 ; free physical = 11931 ; free virtual = 22151
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 25 22:21:16 2022...
