{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556626155739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556626155739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 14:09:15 2019 " "Processing started: Tue Apr 30 14:09:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556626155739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556626155739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_protos -c SPI_protos " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_protos -c SPI_protos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556626155739 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556626156348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_protos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_protos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_protos-logic " "Found design unit 1: SPI_protos-logic" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556626157114 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_protos " "Found entity 1: SPI_protos" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556626157114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556626157114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_protos " "Elaborating entity \"SPI_protos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556626157160 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(101) " "VHDL Process Statement warning at SPI_protos.vhd(101): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(114) " "VHDL Process Statement warning at SPI_protos.vhd(114): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(119) " "VHDL Process Statement warning at SPI_protos.vhd(119): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_trdy SPI_protos.vhd(124) " "VHDL Process Statement warning at SPI_protos.vhd(124): signal \"s_st_load_s_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(124) " "VHDL Process Statement warning at SPI_protos.vhd(124): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_trdy SPI_protos.vhd(126) " "VHDL Process Statement warning at SPI_protos.vhd(126): signal \"s_st_load_s_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(128) " "VHDL Process Statement warning at SPI_protos.vhd(128): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(128) " "VHDL Process Statement warning at SPI_protos.vhd(128): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(130) " "VHDL Process Statement warning at SPI_protos.vhd(130): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(130) " "VHDL Process Statement warning at SPI_protos.vhd(130): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_rrdy SPI_protos.vhd(135) " "VHDL Process Statement warning at SPI_protos.vhd(135): signal \"s_st_load_s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(135) " "VHDL Process Statement warning at SPI_protos.vhd(135): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_rrdy SPI_protos.vhd(137) " "VHDL Process Statement warning at SPI_protos.vhd(137): signal \"s_st_load_s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(139) " "VHDL Process Statement warning at SPI_protos.vhd(139): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(139) " "VHDL Process Statement warning at SPI_protos.vhd(139): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(141) " "VHDL Process Statement warning at SPI_protos.vhd(141): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(141) " "VHDL Process Statement warning at SPI_protos.vhd(141): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_roe SPI_protos.vhd(146) " "VHDL Process Statement warning at SPI_protos.vhd(146): signal \"s_st_load_s_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(146) " "VHDL Process Statement warning at SPI_protos.vhd(146): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_roe SPI_protos.vhd(148) " "VHDL Process Statement warning at SPI_protos.vhd(148): signal \"s_st_load_s_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rrdy SPI_protos.vhd(150) " "VHDL Process Statement warning at SPI_protos.vhd(150): signal \"s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(150) " "VHDL Process Statement warning at SPI_protos.vhd(150): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(150) " "VHDL Process Statement warning at SPI_protos.vhd(150): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(152) " "VHDL Process Statement warning at SPI_protos.vhd(152): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(152) " "VHDL Process Statement warning at SPI_protos.vhd(152): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(158) " "VHDL Process Statement warning at SPI_protos.vhd(158): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(162) " "VHDL Process Statement warning at SPI_protos.vhd(162): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(162) " "VHDL Process Statement warning at SPI_protos.vhd(162): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157176 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(168) " "VHDL Process Statement warning at SPI_protos.vhd(168): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rx_buf SPI_protos.vhd(171) " "VHDL Process Statement warning at SPI_protos.vhd(171): signal \"s_rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(175) " "VHDL Process Statement warning at SPI_protos.vhd(175): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tx_load_data SPI_protos.vhd(178) " "VHDL Process Statement warning at SPI_protos.vhd(178): signal \"s_tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(179) " "VHDL Process Statement warning at SPI_protos.vhd(179): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(179) " "VHDL Process Statement warning at SPI_protos.vhd(179): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(184) " "VHDL Process Statement warning at SPI_protos.vhd(184): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(186) " "VHDL Process Statement warning at SPI_protos.vhd(186): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(193) " "VHDL Process Statement warning at SPI_protos.vhd(193): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(193) " "VHDL Process Statement warning at SPI_protos.vhd(193): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rx_data SPI_protos.vhd(110) " "VHDL Process Statement warning at SPI_protos.vhd(110): inferring latch(es) for signal or variable \"s_rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556626157192 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[0\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[0\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626157270 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[1\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[1\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626157270 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[2\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[2\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626157270 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[3\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[3\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626157270 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[4\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[4\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626157270 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[5\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[5\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626157270 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[6\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[6\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626157270 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[7\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[7\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626157270 "|SPI_protos"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1556626158708 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1556626158708 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_trdy~reg0 s_trdy~reg0_emulated s_trdy~1 " "Register \"s_trdy~reg0\" is converted into an equivalent circuit using register \"s_trdy~reg0_emulated\" and latch \"s_trdy~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_rrdy~reg0 s_rrdy~reg0_emulated s_rrdy~1 " "Register \"s_rrdy~reg0\" is converted into an equivalent circuit using register \"s_rrdy~reg0_emulated\" and latch \"s_rrdy~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_roe~reg0 s_roe~reg0_emulated s_roe~1 " "Register \"s_roe~reg0\" is converted into an equivalent circuit using register \"s_roe~reg0_emulated\" and latch \"s_roe~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[7\] s_tx_buf\[7\]~_emulated s_tx_buf\[7\]~1 " "Register \"s_tx_buf\[7\]\" is converted into an equivalent circuit using register \"s_tx_buf\[7\]~_emulated\" and latch \"s_tx_buf\[7\]~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[6\] s_tx_buf\[6\]~_emulated s_tx_buf\[6\]~5 " "Register \"s_tx_buf\[6\]\" is converted into an equivalent circuit using register \"s_tx_buf\[6\]~_emulated\" and latch \"s_tx_buf\[6\]~5\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[5\] s_tx_buf\[5\]~_emulated s_tx_buf\[5\]~9 " "Register \"s_tx_buf\[5\]\" is converted into an equivalent circuit using register \"s_tx_buf\[5\]~_emulated\" and latch \"s_tx_buf\[5\]~9\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[4\] s_tx_buf\[4\]~_emulated s_tx_buf\[4\]~13 " "Register \"s_tx_buf\[4\]\" is converted into an equivalent circuit using register \"s_tx_buf\[4\]~_emulated\" and latch \"s_tx_buf\[4\]~13\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[3\] s_tx_buf\[3\]~_emulated s_tx_buf\[3\]~17 " "Register \"s_tx_buf\[3\]\" is converted into an equivalent circuit using register \"s_tx_buf\[3\]~_emulated\" and latch \"s_tx_buf\[3\]~17\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[2\] s_tx_buf\[2\]~_emulated s_tx_buf\[2\]~21 " "Register \"s_tx_buf\[2\]\" is converted into an equivalent circuit using register \"s_tx_buf\[2\]~_emulated\" and latch \"s_tx_buf\[2\]~21\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[1\] s_tx_buf\[1\]~_emulated s_tx_buf\[1\]~25 " "Register \"s_tx_buf\[1\]\" is converted into an equivalent circuit using register \"s_tx_buf\[1\]~_emulated\" and latch \"s_tx_buf\[1\]~25\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[0\] s_tx_buf\[0\]~_emulated s_tx_buf\[0\]~29 " "Register \"s_tx_buf\[0\]\" is converted into an equivalent circuit using register \"s_tx_buf\[0\]~_emulated\" and latch \"s_tx_buf\[0\]~29\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626158708 "|SPI_protos|s_tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1556626158708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556626159192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556626159942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626159942 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[1\] " "No output dependent on input pin \"m_addr\[1\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[2\] " "No output dependent on input pin \"m_addr\[2\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[3\] " "No output dependent on input pin \"m_addr\[3\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[4\] " "No output dependent on input pin \"m_addr\[4\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[5\] " "No output dependent on input pin \"m_addr\[5\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[6\] " "No output dependent on input pin \"m_addr\[6\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[7\] " "No output dependent on input pin \"m_addr\[7\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[8\] " "No output dependent on input pin \"m_addr\[8\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[9\] " "No output dependent on input pin \"m_addr\[9\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[10\] " "No output dependent on input pin \"m_addr\[10\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[11\] " "No output dependent on input pin \"m_addr\[11\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[12\] " "No output dependent on input pin \"m_addr\[12\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[13\] " "No output dependent on input pin \"m_addr\[13\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[14\] " "No output dependent on input pin \"m_addr\[14\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[15\] " "No output dependent on input pin \"m_addr\[15\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[16\] " "No output dependent on input pin \"m_addr\[16\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[17\] " "No output dependent on input pin \"m_addr\[17\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[18\] " "No output dependent on input pin \"m_addr\[18\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[19\] " "No output dependent on input pin \"m_addr\[19\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[20\] " "No output dependent on input pin \"m_addr\[20\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[21\] " "No output dependent on input pin \"m_addr\[21\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[22\] " "No output dependent on input pin \"m_addr\[22\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[23\] " "No output dependent on input pin \"m_addr\[23\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[24\] " "No output dependent on input pin \"m_addr\[24\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[25\] " "No output dependent on input pin \"m_addr\[25\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[26\] " "No output dependent on input pin \"m_addr\[26\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[27\] " "No output dependent on input pin \"m_addr\[27\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[28\] " "No output dependent on input pin \"m_addr\[28\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[29\] " "No output dependent on input pin \"m_addr\[29\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[30\] " "No output dependent on input pin \"m_addr\[30\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626160161 "|SPI_protos|m_addr[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556626160161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "86 " "Implemented 86 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556626160176 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556626160176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556626160176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556626160176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556626160239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 14:09:20 2019 " "Processing ended: Tue Apr 30 14:09:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556626160239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556626160239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556626160239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556626160239 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556626163208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556626163208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 14:09:22 2019 " "Processing started: Tue Apr 30 14:09:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556626163208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556626163208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPI_protos -c SPI_protos " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPI_protos -c SPI_protos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556626163208 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556626163442 ""}
{ "Info" "0" "" "Project  = SPI_protos" {  } {  } 0 0 "Project  = SPI_protos" 0 0 "Fitter" 0 0 1556626163442 ""}
{ "Info" "0" "" "Revision = SPI_protos" {  } {  } 0 0 "Revision = SPI_protos" 0 0 "Fitter" 0 0 1556626163442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1556626163629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPI_protos EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"SPI_protos\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556626163629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556626163801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556626163801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556626163801 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556626163973 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556626164020 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556626164488 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556626164488 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556626164488 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556626164488 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556626164488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556626164488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 674 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556626164488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 676 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556626164488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556626164488 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556626164488 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556626164504 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "92 111 " "No exact pin location assignment(s) for 92 pins of 111 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_trdy " "Pin s_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_trdy } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_rrdy " "Pin s_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_rrdy } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 31 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_roe " "Pin s_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_roe } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_rx_data\[0\] " "Pin m_rx_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_rx_data[0] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 212 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_rx_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_rx_data\[1\] " "Pin m_rx_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_rx_data[1] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 212 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_rx_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_rx_data\[2\] " "Pin m_rx_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_rx_data[2] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 212 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_rx_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_rx_data\[3\] " "Pin m_rx_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_rx_data[3] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 212 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_rx_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_rx_data\[4\] " "Pin m_rx_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_rx_data[4] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 212 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_rx_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_rx_data\[5\] " "Pin m_rx_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_rx_data[5] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 212 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_rx_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_rx_data\[6\] " "Pin m_rx_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_rx_data[6] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 212 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_rx_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_rx_data\[7\] " "Pin m_rx_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_rx_data[7] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 212 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_rx_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[1\] " "Pin m_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[1] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[2\] " "Pin m_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[2] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[3\] " "Pin m_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[3] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[4\] " "Pin m_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[4] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[5\] " "Pin m_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[5] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[6\] " "Pin m_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[6] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[7\] " "Pin m_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[7] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[8\] " "Pin m_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[8] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[9\] " "Pin m_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[9] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[10\] " "Pin m_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[10] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[11\] " "Pin m_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[11] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[12\] " "Pin m_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[12] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[13\] " "Pin m_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[13] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[14\] " "Pin m_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[14] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[15\] " "Pin m_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[15] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[16\] " "Pin m_addr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[16] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[17\] " "Pin m_addr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[17] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[18\] " "Pin m_addr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[18] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[19\] " "Pin m_addr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[19] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[20\] " "Pin m_addr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[20] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[21\] " "Pin m_addr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[21] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[22\] " "Pin m_addr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[22] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[23\] " "Pin m_addr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[23] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[24\] " "Pin m_addr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[24] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[25\] " "Pin m_addr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[25] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[26\] " "Pin m_addr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[26] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[27\] " "Pin m_addr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[27] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[28\] " "Pin m_addr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[28] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[29\] " "Pin m_addr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[29] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[30\] " "Pin m_addr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[30] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_st_load_s_roe " "Pin s_st_load_s_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_st_load_s_roe } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_st_load_s_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_rx_req " "Pin s_rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_rx_req } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cpol " "Pin m_cpol not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_cpol } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 42 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_cpol } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cont " "Pin m_cont not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_cont } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_cont } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_st_load_s_trdy " "Pin s_st_load_s_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_st_load_s_trdy } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_st_load_s_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_en " "Pin s_tx_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_en } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_st_load_en " "Pin s_st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_st_load_en } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_st_load_s_rrdy " "Pin s_st_load_s_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_st_load_s_rrdy } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_st_load_s_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[0\] " "Pin m_clk_div\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[0] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[1\] " "Pin m_clk_div\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[1] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[2\] " "Pin m_clk_div\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[2] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[3\] " "Pin m_clk_div\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[3] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[4\] " "Pin m_clk_div\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[4] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[5\] " "Pin m_clk_div\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[5] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[6\] " "Pin m_clk_div\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[6] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[7\] " "Pin m_clk_div\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[7] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[8\] " "Pin m_clk_div\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[8] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[9\] " "Pin m_clk_div\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[9] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[10\] " "Pin m_clk_div\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[10] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[11\] " "Pin m_clk_div\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[11] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[12\] " "Pin m_clk_div\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[12] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[13\] " "Pin m_clk_div\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[13] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[14\] " "Pin m_clk_div\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[14] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[15\] " "Pin m_clk_div\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[15] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[16\] " "Pin m_clk_div\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[16] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[17\] " "Pin m_clk_div\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[17] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[18\] " "Pin m_clk_div\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[18] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[19\] " "Pin m_clk_div\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[19] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[20\] " "Pin m_clk_div\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[20] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[21\] " "Pin m_clk_div\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[21] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[22\] " "Pin m_clk_div\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[22] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[23\] " "Pin m_clk_div\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[23] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[24\] " "Pin m_clk_div\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[24] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[25\] " "Pin m_clk_div\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[25] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[26\] " "Pin m_clk_div\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[26] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[27\] " "Pin m_clk_div\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[27] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[28\] " "Pin m_clk_div\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[28] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[29\] " "Pin m_clk_div\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[29] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[30\] " "Pin m_clk_div\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[30] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk_div\[31\] " "Pin m_clk_div\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_clk_div[31] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clk_div[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[0\] " "Pin m_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[0] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[31\] " "Pin m_addr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[31] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_data\[7\] " "Pin s_tx_load_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_data[7] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cpha " "Pin m_cpha not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_cpha } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_cpha } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_data\[6\] " "Pin s_tx_load_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_data[6] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_data\[5\] " "Pin s_tx_load_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_data[5] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_data\[4\] " "Pin s_tx_load_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_data[4] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_data\[3\] " "Pin s_tx_load_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_data[3] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_data\[2\] " "Pin s_tx_load_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_data[2] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_data\[1\] " "Pin s_tx_load_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_data[1] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tx_load_data\[0\] " "Pin s_tx_load_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_tx_load_data[0] } } } { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_load_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556626166426 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1556626166426 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1556626166770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_protos.sdc " "Synopsys Design Constraints File file not found: 'SPI_protos.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556626166786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556626166786 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556626166786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556626166786 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556626166786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m_clock~input (placed in PIN G22 (CLK5, DIFFCLK_2n)) " "Automatically promoted node m_clock~input (placed in PIN G22 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""}  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 613 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556626166817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_1~0  " "Automatically promoted node process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556626166817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_1~9  " "Automatically promoted node process_1~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_tx_buf\[7\]~2 " "Destination node s_tx_buf\[7\]~2" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_buf[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_tx_buf\[6\]~6 " "Destination node s_tx_buf\[6\]~6" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_buf[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_tx_buf\[5\]~10 " "Destination node s_tx_buf\[5\]~10" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_buf[5]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_tx_buf\[4\]~14 " "Destination node s_tx_buf\[4\]~14" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_buf[4]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_tx_buf\[3\]~18 " "Destination node s_tx_buf\[3\]~18" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_buf[3]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_tx_buf\[2\]~22 " "Destination node s_tx_buf\[2\]~22" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_buf[2]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_tx_buf\[1\]~26 " "Destination node s_tx_buf\[1\]~26" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_buf[1]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_tx_buf\[0\]~30 " "Destination node s_tx_buf\[0\]~30" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tx_buf[0]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1556626166817 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1556626166817 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556626166817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556626167348 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556626167348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556626167348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556626167348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556626167348 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556626167363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556626167363 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556626167363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556626167832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1556626167832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556626167832 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "92 unused 2.5V 81 11 0 " "Number of I/O pins in group: 92 (unused VREF, 2.5V VCCIO, 81 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1556626167832 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1556626167832 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556626167832 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 14 19 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556626167832 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556626167832 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556626167832 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 8 33 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556626167832 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556626167832 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556626167832 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556626167832 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556626167832 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1556626167832 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556626167832 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556626168036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556626169879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556626170208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556626170223 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556626174973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556626174973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556626175505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/altera/13.1/projects/SPI_protos/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556626177098 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556626177098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556626179582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556626179582 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556626179582 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556626179598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556626179738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556626180379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556626180504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556626180816 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556626182098 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/projects/SPI_protos/output_files/SPI_protos.fit.smsg " "Generated suppressed messages file C:/altera/13.1/projects/SPI_protos/output_files/SPI_protos.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556626184035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556626184692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 14:09:44 2019 " "Processing ended: Tue Apr 30 14:09:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556626184692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556626184692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556626184692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556626184692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556626187098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556626187098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 14:09:46 2019 " "Processing started: Tue Apr 30 14:09:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556626187098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556626187098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPI_protos -c SPI_protos " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPI_protos -c SPI_protos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556626187098 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556626188504 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556626188598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556626189192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 14:09:49 2019 " "Processing ended: Tue Apr 30 14:09:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556626189192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556626189192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556626189192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556626189192 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556626189864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556626191864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556626191880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 14:09:51 2019 " "Processing started: Tue Apr 30 14:09:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556626191880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556626191880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPI_protos -c SPI_protos " "Command: quartus_sta SPI_protos -c SPI_protos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556626191880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556626192082 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556626192364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556626192364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556626192489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556626192489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1556626192785 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_protos.sdc " "Synopsys Design Constraints File file not found: 'SPI_protos.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556626192910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556626192910 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_clock m_clock " "create_clock -period 1.000 -name m_clock m_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556626192910 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s_ss_clk s_ss_clk " "create_clock -period 1.000 -name s_ss_clk s_ss_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556626192910 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s_ss_n s_ss_n " "create_clock -period 1.000 -name s_ss_n s_ss_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556626192910 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556626192910 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1556626193176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193176 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556626193176 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1556626193208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556626193333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556626193333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.587 " "Worst-case setup slack is -3.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.587            -265.658 m_clock  " "   -3.587            -265.658 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.146             -42.051 s_ss_clk  " "   -3.146             -42.051 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.573 s_ss_n  " "   -0.185              -0.573 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626193348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.188 " "Worst-case hold slack is -0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -1.093 s_ss_n  " "   -0.188              -1.093 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.119 m_clock  " "   -0.048              -0.119 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 s_ss_clk  " "    0.381               0.000 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626193395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.046 " "Worst-case recovery slack is -2.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.046             -33.784 s_ss_clk  " "   -2.046             -33.784 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626193411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.597 " "Worst-case removal slack is 0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 s_ss_clk  " "    0.597               0.000 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626193426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.000 m_clock  " "   -3.000            -107.000 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.000 s_ss_clk  " "   -3.000             -43.000 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 s_ss_n  " "   -3.000              -3.000 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626193473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626193473 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1556626193785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1556626193816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1556626194614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556626194817 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556626194817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.109 " "Worst-case setup slack is -3.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.109            -228.150 m_clock  " "   -3.109            -228.150 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.707             -34.630 s_ss_clk  " "   -2.707             -34.630 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.128 s_ss_n  " "   -0.089              -0.128 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626194832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.102 " "Worst-case hold slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.465 s_ss_n  " "   -0.102              -0.465 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.025 m_clock  " "   -0.014              -0.025 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 s_ss_clk  " "    0.333               0.000 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626194848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.738 " "Worst-case recovery slack is -1.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.738             -28.175 s_ss_clk  " "   -1.738             -28.175 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626194895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.539 " "Worst-case removal slack is 0.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 s_ss_clk  " "    0.539               0.000 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626194942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.000 m_clock  " "   -3.000            -107.000 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.000 s_ss_clk  " "   -3.000             -43.000 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 s_ss_n  " "   -3.000              -3.000 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626194958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626194958 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1556626195317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1556626195536 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556626195536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.976 " "Worst-case setup slack is -1.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -19.149 s_ss_clk  " "   -1.976             -19.149 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.635            -107.197 m_clock  " "   -1.635            -107.197 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 s_ss_n  " "    0.284               0.000 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626195552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.220 " "Worst-case hold slack is -0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -1.447 s_ss_n  " "   -0.220              -1.447 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.324 m_clock  " "   -0.109              -0.324 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 s_ss_clk  " "    0.199               0.000 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626195582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.359 " "Worst-case recovery slack is -1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359             -23.296 s_ss_clk  " "   -1.359             -23.296 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626195598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.328 " "Worst-case removal slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 s_ss_clk  " "    0.328               0.000 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626195660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -113.024 m_clock  " "   -3.000            -113.024 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.802 s_ss_clk  " "   -3.000             -48.802 s_ss_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.096 s_ss_n  " "   -3.000              -3.096 s_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556626195692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556626195692 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556626196427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556626196427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556626196739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 14:09:56 2019 " "Processing ended: Tue Apr 30 14:09:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556626196739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556626196739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556626196739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556626196739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556626199301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556626199301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 14:09:59 2019 " "Processing started: Tue Apr 30 14:09:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556626199301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556626199301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SPI_protos -c SPI_protos " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SPI_protos -c SPI_protos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556626199301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_protos_6_1200mv_85c_slow.vho C:/altera/13.1/projects/SPI_protos/simulation/modelsim/ simulation " "Generated file SPI_protos_6_1200mv_85c_slow.vho in folder \"C:/altera/13.1/projects/SPI_protos/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556626200286 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_protos_6_1200mv_0c_slow.vho C:/altera/13.1/projects/SPI_protos/simulation/modelsim/ simulation " "Generated file SPI_protos_6_1200mv_0c_slow.vho in folder \"C:/altera/13.1/projects/SPI_protos/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556626200442 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_protos_min_1200mv_0c_fast.vho C:/altera/13.1/projects/SPI_protos/simulation/modelsim/ simulation " "Generated file SPI_protos_min_1200mv_0c_fast.vho in folder \"C:/altera/13.1/projects/SPI_protos/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556626200582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_protos.vho C:/altera/13.1/projects/SPI_protos/simulation/modelsim/ simulation " "Generated file SPI_protos.vho in folder \"C:/altera/13.1/projects/SPI_protos/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556626200738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_protos_6_1200mv_85c_vhd_slow.sdo C:/altera/13.1/projects/SPI_protos/simulation/modelsim/ simulation " "Generated file SPI_protos_6_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/13.1/projects/SPI_protos/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556626200957 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_protos_6_1200mv_0c_vhd_slow.sdo C:/altera/13.1/projects/SPI_protos/simulation/modelsim/ simulation " "Generated file SPI_protos_6_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/13.1/projects/SPI_protos/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556626201129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_protos_min_1200mv_0c_vhd_fast.sdo C:/altera/13.1/projects/SPI_protos/simulation/modelsim/ simulation " "Generated file SPI_protos_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/13.1/projects/SPI_protos/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556626201301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_protos_vhd.sdo C:/altera/13.1/projects/SPI_protos/simulation/modelsim/ simulation " "Generated file SPI_protos_vhd.sdo in folder \"C:/altera/13.1/projects/SPI_protos/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556626201504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556626201676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 14:10:01 2019 " "Processing ended: Tue Apr 30 14:10:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556626201676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556626201676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556626201676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556626201676 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus II Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556626202411 ""}
