

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Tue Jan  7 20:04:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.964|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  157|  28354|  157|  28354|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  155|  28352| 155 ~ 1772 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  133|   1708|   19 ~ 61  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   14|     56|           2|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 5 
5 --> 6 9 
6 --> 7 8 
7 --> 6 
8 --> 8 5 
9 --> 9 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/padding2d.cpp:5]   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/padding2d.cpp:5]   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i6 %input_height_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 12 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i6 %input_width_read to i5" [../layers_c/padding2d.cpp:11]   --->   Operation 13 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln11 = add i5 2, %trunc_ln11" [../layers_c/padding2d.cpp:11]   --->   Operation 14 'add' 'add_ln11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i5 %add_ln11 to i12" [../layers_c/padding2d.cpp:11]   --->   Operation 15 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i7 %sext_ln5_1 to i12" [../layers_c/padding2d.cpp:11]   --->   Operation 16 'zext' 'zext_ln11_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.74ns)   --->   "%mul_ln11_1 = mul i12 %zext_ln11_1, %zext_ln11_4" [../layers_c/padding2d.cpp:11]   --->   Operation 17 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i12 %mul_ln11_1 to i10" [../layers_c/padding2d.cpp:11]   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i12 %mul_ln11_1 to i5" [../layers_c/padding2d.cpp:11]   --->   Operation 19 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_39 = trunc i6 %input_height_read to i5" [../layers_c/padding2d.cpp:5]   --->   Operation 20 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)" [../layers_c/padding2d.cpp:5]   --->   Operation 21 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i6 %input_width_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 22 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %add_ln11 to i14" [../layers_c/padding2d.cpp:11]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i7 %sext_ln5 to i14" [../layers_c/padding2d.cpp:11]   --->   Operation 24 'zext' 'zext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i7 %sext_ln5_1 to i14" [../layers_c/padding2d.cpp:11]   --->   Operation 25 'zext' 'zext_ln11_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.74ns)   --->   "%mul_ln11 = mul i14 %zext_ln11_2, %zext_ln11_3" [../layers_c/padding2d.cpp:11]   --->   Operation 26 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i12 %mul_ln11_1 to i16" [../layers_c/padding2d.cpp:11]   --->   Operation 27 'zext' 'zext_ln11_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%empty_37 = add i5 3, %trunc_ln11" [../layers_c/padding2d.cpp:11]   --->   Operation 28 'add' 'empty_37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast8 = zext i5 %empty_37 to i16" [../layers_c/padding2d.cpp:11]   --->   Operation 29 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast7 = zext i5 %empty_37 to i6" [../layers_c/padding2d.cpp:11]   --->   Operation 30 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_37 to i10" [../layers_c/padding2d.cpp:11]   --->   Operation 31 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %empty_37 to i14" [../layers_c/padding2d.cpp:11]   --->   Operation 32 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%empty_38 = add i5 1, %trunc_ln11" [../layers_c/padding2d.cpp:11]   --->   Operation 33 'add' 'empty_38' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast4 = zext i5 %empty_38 to i16" [../layers_c/padding2d.cpp:11]   --->   Operation 34 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast3 = zext i5 %empty_38 to i10" [../layers_c/padding2d.cpp:11]   --->   Operation 35 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_1 = add i10 %p_cast6, %empty" [../layers_c/padding2d.cpp:11]   --->   Operation 36 'add' 'add_ln11_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i10 %add_ln11_1, %p_cast3" [../layers_c/padding2d.cpp:11]   --->   Operation 37 'add' 'add_ln11_2' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i10 %add_ln11_2 to i14" [../layers_c/padding2d.cpp:11]   --->   Operation 38 'zext' 'zext_ln11_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln11_3 = add i6 %p_cast7, %input_width_read" [../layers_c/padding2d.cpp:11]   --->   Operation 39 'add' 'add_ln11_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i6 %add_ln11_3 to i14" [../layers_c/padding2d.cpp:11]   --->   Operation 40 'zext' 'zext_ln11_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln11 = shl i6 %input_width_read, 1" [../layers_c/padding2d.cpp:11]   --->   Operation 41 'shl' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i6 %shl_ln11 to i10" [../layers_c/padding2d.cpp:11]   --->   Operation 42 'zext' 'zext_ln11_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln11_4 = add i6 5, %shl_ln11" [../layers_c/padding2d.cpp:11]   --->   Operation 43 'add' 'add_ln11_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i6 %add_ln11_4 to i14" [../layers_c/padding2d.cpp:11]   --->   Operation 44 'zext' 'zext_ln11_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%add_ln11_5 = add i5 %trunc_ln11_1, %empty_37" [../layers_c/padding2d.cpp:11]   --->   Operation 45 'add' 'add_ln11_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_11 = add i5 %trunc_ln11, %add_ln11_5" [../layers_c/padding2d.cpp:11]   --->   Operation 46 'add' 'add_ln11_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln11_12 = add i5 1, %add_ln11_11" [../layers_c/padding2d.cpp:11]   --->   Operation 47 'add' 'add_ln11_12' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln11_13 = add i5 %add_ln11_5, %empty_38" [../layers_c/padding2d.cpp:11]   --->   Operation 48 'add' 'add_ln11_13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_40 = trunc i7 %input_depth_read to i5" [../layers_c/padding2d.cpp:5]   --->   Operation 49 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_8 = add i10 4, %empty" [../layers_c/padding2d.cpp:11]   --->   Operation 50 'add' 'add_ln11_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln11_9 = add i10 %zext_ln11_8, %add_ln11_8" [../layers_c/padding2d.cpp:11]   --->   Operation 51 'add' 'add_ln11_9' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i10 %add_ln11_9 to i14" [../layers_c/padding2d.cpp:11]   --->   Operation 52 'zext' 'zext_ln11_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/padding2d.cpp:11]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i5 [ %add_ln11_16, %15 ], [ %empty_37, %0 ]" [../layers_c/padding2d.cpp:11]   --->   Operation 54 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvars_iv = phi i5 [ %add_ln11_15, %15 ], [ %add_ln11_12, %0 ]" [../layers_c/padding2d.cpp:11]   --->   Operation 55 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i14 [ %add_ln11_10, %15 ], [ %zext_ln11_9, %0 ]" [../layers_c/padding2d.cpp:11]   --->   Operation 56 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%phi_ln11 = phi i14 [ %add_ln11_7, %15 ], [ %zext_ln11_7, %0 ]" [../layers_c/padding2d.cpp:11]   --->   Operation 57 'phi' 'phi_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%indvars_iv10 = phi i14 [ %add_ln11_6, %15 ], [ %p_cast5, %0 ]" [../layers_c/padding2d.cpp:11]   --->   Operation 58 'phi' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%o_count_0 = phi i16 [ %add_ln17_2, %15 ], [ 0, %0 ]" [../layers_c/padding2d.cpp:17]   --->   Operation 59 'phi' 'o_count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%i_count_0 = phi i14 [ %i_count, %15 ], [ 0, %0 ]"   --->   Operation 60 'phi' 'i_count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%depth_0 = phi i5 [ %depth, %15 ], [ 0, %0 ]"   --->   Operation 61 'phi' 'depth_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 62 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %depth_0, %empty_40" [../layers_c/padding2d.cpp:11]   --->   Operation 63 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.78ns)   --->   "%depth = add i5 %depth_0, 1" [../layers_c/padding2d.cpp:11]   --->   Operation 64 'add' 'depth' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %16, label %.preheader.preheader" [../layers_c/padding2d.cpp:11]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 66 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 67 'ret' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %add_ln17, %2 ], [ %o_count_0, %.preheader.preheader ]" [../layers_c/padding2d.cpp:17]   --->   Operation 68 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 31, i64 0)"   --->   Operation 69 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i16 %o_count_1 to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 70 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.36ns)   --->   "%icmp_ln13 = icmp eq i5 %trunc_ln13, %indvars_iv2" [../layers_c/padding2d.cpp:13]   --->   Operation 71 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %3, label %2" [../layers_c/padding2d.cpp:13]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i16 %o_count_1 to i64" [../layers_c/padding2d.cpp:16]   --->   Operation 73 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln16" [../layers_c/padding2d.cpp:16]   --->   Operation 74 'getelementptr' 'output_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [../layers_c/padding2d.cpp:16]   --->   Operation 75 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 76 [1/1] (2.07ns)   --->   "%add_ln17 = add i16 %o_count_1, 1" [../layers_c/padding2d.cpp:17]   --->   Operation 76 'add' 'add_ln17' <Predicate = (!icmp_ln13)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/padding2d.cpp:13]   --->   Operation 77 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.81ns)   --->   "%i_count = add i14 %mul_ln11, %i_count_0" [../layers_c/padding2d.cpp:27]   --->   Operation 78 'add' 'i_count' <Predicate = (icmp_ln13)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20 = add i16 %p_cast8, %o_count_0" [../layers_c/padding2d.cpp:20]   --->   Operation 79 'add' 'add_ln20' <Predicate = (icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln20_1 = add i16 %add_ln20, %zext_ln11_5" [../layers_c/padding2d.cpp:20]   --->   Operation 80 'add' 'add_ln20_1' <Predicate = (icmp_ln13)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (1.76ns)   --->   "br label %4" [../layers_c/padding2d.cpp:20]   --->   Operation 81 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.07>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%phi_ln11_1 = phi i14 [ %add_ln20_4, %11 ], [ %indvars_iv1, %3 ]" [../layers_c/padding2d.cpp:20]   --->   Operation 82 'phi' 'phi_ln11_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%o_count = phi i14 [ %add_ln20_3, %11 ], [ %phi_ln11, %3 ]" [../layers_c/padding2d.cpp:20]   --->   Operation 83 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%o_count_2 = phi i14 [ %add_ln17_3, %11 ], [ %indvars_iv10, %3 ]" [../layers_c/padding2d.cpp:17]   --->   Operation 84 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%i_count_1 = phi i14 [ %add_ln27, %11 ], [ %i_count_0, %3 ]" [../layers_c/padding2d.cpp:27]   --->   Operation 85 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%height_0 = phi i5 [ %height, %11 ], [ 0, %3 ]"   --->   Operation 86 'phi' 'height_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 87 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %height_0, %empty_39" [../layers_c/padding2d.cpp:20]   --->   Operation 88 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.78ns)   --->   "%height = add i5 %height_0, 1" [../layers_c/padding2d.cpp:20]   --->   Operation 89 'add' 'height' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %12, label %5" [../layers_c/padding2d.cpp:20]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.81ns)   --->   "%add_ln27 = add i14 %zext_ln11_2, %i_count_1" [../layers_c/padding2d.cpp:27]   --->   Operation 91 'add' 'add_ln27' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.76ns)   --->   "br label %6" [../layers_c/padding2d.cpp:23]   --->   Operation 92 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 93 [1/1] (2.07ns)   --->   "%add_ln17_2 = add i16 %add_ln20_1, %p_cast4" [../layers_c/padding2d.cpp:17]   --->   Operation 93 'add' 'add_ln17_2' <Predicate = (icmp_ln20)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.76ns)   --->   "br label %13" [../layers_c/padding2d.cpp:39]   --->   Operation 94 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%o_count_3 = phi i14 [ %o_count_2, %5 ], [ %o_count_7, %7 ]"   --->   Operation 95 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%i_count_2 = phi i14 [ %i_count_1, %5 ], [ %add_ln27_1, %7 ]" [../layers_c/padding2d.cpp:27]   --->   Operation 96 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.20ns)   --->   "%icmp_ln23 = icmp eq i14 %o_count_3, %o_count" [../layers_c/padding2d.cpp:23]   --->   Operation 97 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 98 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %8, label %7" [../layers_c/padding2d.cpp:23]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i14 %i_count_2 to i64" [../layers_c/padding2d.cpp:26]   --->   Operation 100 'zext' 'zext_ln26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26" [../layers_c/padding2d.cpp:26]   --->   Operation 101 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:26]   --->   Operation 102 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 103 [1/1] (1.81ns)   --->   "%add_ln27_1 = add i14 %i_count_2, 1" [../layers_c/padding2d.cpp:27]   --->   Operation 103 'add' 'add_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.81ns)   --->   "%add_ln17_3 = add i14 %zext_ln11, %o_count_2" [../layers_c/padding2d.cpp:17]   --->   Operation 104 'add' 'add_ln17_3' <Predicate = (icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.76ns)   --->   "br label %9" [../layers_c/padding2d.cpp:31]   --->   Operation 105 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 106 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:26]   --->   Operation 106 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i14 %o_count_3 to i64" [../layers_c/padding2d.cpp:26]   --->   Operation 107 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln26_1" [../layers_c/padding2d.cpp:26]   --->   Operation 108 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_2, align 2" [../layers_c/padding2d.cpp:26]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 110 [1/1] (1.81ns)   --->   "%o_count_7 = add i14 %o_count_3, 1" [../layers_c/padding2d.cpp:28]   --->   Operation 110 'add' 'o_count_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/padding2d.cpp:23]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%o_count_4 = phi i14 [ %o_count, %8 ], [ %o_count_8, %10 ]"   --->   Operation 112 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (2.20ns)   --->   "%icmp_ln31 = icmp eq i14 %o_count_4, %phi_ln11_1" [../layers_c/padding2d.cpp:31]   --->   Operation 113 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 114 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %11, label %10" [../layers_c/padding2d.cpp:31]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i14 %o_count_4 to i64" [../layers_c/padding2d.cpp:34]   --->   Operation 116 'zext' 'zext_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34" [../layers_c/padding2d.cpp:34]   --->   Operation 117 'getelementptr' 'output_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [../layers_c/padding2d.cpp:34]   --->   Operation 118 'store' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 119 [1/1] (1.81ns)   --->   "%o_count_8 = add i14 %o_count_4, 1" [../layers_c/padding2d.cpp:35]   --->   Operation 119 'add' 'o_count_8' <Predicate = (!icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br label %9" [../layers_c/padding2d.cpp:31]   --->   Operation 120 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (1.81ns)   --->   "%add_ln20_3 = add i14 %zext_ln11, %o_count" [../layers_c/padding2d.cpp:20]   --->   Operation 121 'add' 'add_ln20_3' <Predicate = (icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (1.81ns)   --->   "%add_ln20_4 = add i14 %zext_ln11, %phi_ln11_1" [../layers_c/padding2d.cpp:20]   --->   Operation 122 'add' 'add_ln20_4' <Predicate = (icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br label %4" [../layers_c/padding2d.cpp:20]   --->   Operation 123 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %add_ln20_1, %12 ], [ %o_count_6, %14 ]"   --->   Operation 124 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 29, i64 0)"   --->   Operation 125 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i16 %o_count_5 to i5" [../layers_c/padding2d.cpp:39]   --->   Operation 126 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.36ns)   --->   "%icmp_ln39 = icmp eq i5 %trunc_ln39, %indvars_iv" [../layers_c/padding2d.cpp:39]   --->   Operation 127 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %15, label %14" [../layers_c/padding2d.cpp:39]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i16 %o_count_5 to i64" [../layers_c/padding2d.cpp:42]   --->   Operation 129 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln42" [../layers_c/padding2d.cpp:42]   --->   Operation 130 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [../layers_c/padding2d.cpp:42]   --->   Operation 131 'store' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 132 [1/1] (2.07ns)   --->   "%o_count_6 = add i16 %o_count_5, 1" [../layers_c/padding2d.cpp:43]   --->   Operation 132 'add' 'o_count_6' <Predicate = (!icmp_ln39)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "br label %13" [../layers_c/padding2d.cpp:39]   --->   Operation 133 'br' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.81ns)   --->   "%add_ln11_6 = add i14 %zext_ln11_6, %indvars_iv10" [../layers_c/padding2d.cpp:11]   --->   Operation 134 'add' 'add_ln11_6' <Predicate = (icmp_ln39)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (1.81ns)   --->   "%add_ln11_7 = add i14 %zext_ln11_6, %phi_ln11" [../layers_c/padding2d.cpp:11]   --->   Operation 135 'add' 'add_ln11_7' <Predicate = (icmp_ln39)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (1.81ns)   --->   "%add_ln11_10 = add i14 %indvars_iv1, %zext_ln11_10" [../layers_c/padding2d.cpp:11]   --->   Operation 136 'add' 'add_ln11_10' <Predicate = (icmp_ln39)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (1.78ns)   --->   "%add_ln11_15 = add i5 %add_ln11_13, %indvars_iv" [../layers_c/padding2d.cpp:11]   --->   Operation 137 'add' 'add_ln11_15' <Predicate = (icmp_ln39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (1.78ns)   --->   "%add_ln11_16 = add i5 %add_ln11_13, %indvars_iv2" [../layers_c/padding2d.cpp:11]   --->   Operation 138 'add' 'add_ln11_16' <Predicate = (icmp_ln39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/padding2d.cpp:11]   --->   Operation 139 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read  (read             ) [ 0010000000]
input_height_read (read             ) [ 0000000000]
sext_ln5_1        (sext             ) [ 0010000000]
trunc_ln11        (trunc            ) [ 0010000000]
add_ln11          (add              ) [ 0010000000]
zext_ln11_1       (zext             ) [ 0000000000]
zext_ln11_4       (zext             ) [ 0000000000]
mul_ln11_1        (mul              ) [ 0010000000]
empty             (trunc            ) [ 0010000000]
trunc_ln11_1      (trunc            ) [ 0010000000]
empty_39          (trunc            ) [ 0011111111]
input_depth_read  (read             ) [ 0000000000]
sext_ln5          (sext             ) [ 0000000000]
zext_ln11         (zext             ) [ 0001111111]
zext_ln11_2       (zext             ) [ 0001111111]
zext_ln11_3       (zext             ) [ 0000000000]
mul_ln11          (mul              ) [ 0001111111]
zext_ln11_5       (zext             ) [ 0001111111]
empty_37          (add              ) [ 0011111111]
p_cast8           (zext             ) [ 0001111111]
p_cast7           (zext             ) [ 0000000000]
p_cast6           (zext             ) [ 0000000000]
p_cast5           (zext             ) [ 0011111111]
empty_38          (add              ) [ 0000000000]
p_cast4           (zext             ) [ 0001111111]
p_cast3           (zext             ) [ 0000000000]
add_ln11_1        (add              ) [ 0000000000]
add_ln11_2        (add              ) [ 0000000000]
zext_ln11_6       (zext             ) [ 0001111111]
add_ln11_3        (add              ) [ 0000000000]
zext_ln11_7       (zext             ) [ 0011111111]
shl_ln11          (shl              ) [ 0000000000]
zext_ln11_8       (zext             ) [ 0000000000]
add_ln11_4        (add              ) [ 0000000000]
zext_ln11_9       (zext             ) [ 0011111111]
add_ln11_5        (add              ) [ 0000000000]
add_ln11_11       (add              ) [ 0000000000]
add_ln11_12       (add              ) [ 0011111111]
add_ln11_13       (add              ) [ 0001111111]
empty_40          (trunc            ) [ 0001111111]
add_ln11_8        (add              ) [ 0000000000]
add_ln11_9        (add              ) [ 0000000000]
zext_ln11_10      (zext             ) [ 0001111111]
br_ln11           (br               ) [ 0011111111]
indvars_iv2       (phi              ) [ 0001111111]
indvars_iv        (phi              ) [ 0001111111]
indvars_iv1       (phi              ) [ 0001111111]
phi_ln11          (phi              ) [ 0001111111]
indvars_iv10      (phi              ) [ 0001111111]
o_count_0         (phi              ) [ 0001100000]
i_count_0         (phi              ) [ 0001111110]
depth_0           (phi              ) [ 0001000000]
empty_41          (speclooptripcount) [ 0000000000]
icmp_ln11         (icmp             ) [ 0001111111]
depth             (add              ) [ 0011111111]
br_ln11           (br               ) [ 0000000000]
br_ln0            (br               ) [ 0001111111]
ret_ln0           (ret              ) [ 0000000000]
o_count_1         (phi              ) [ 0000100000]
empty_42          (speclooptripcount) [ 0000000000]
trunc_ln13        (trunc            ) [ 0000000000]
icmp_ln13         (icmp             ) [ 0001111111]
br_ln13           (br               ) [ 0000000000]
zext_ln16         (zext             ) [ 0000000000]
output_addr       (getelementptr    ) [ 0000000000]
store_ln16        (store            ) [ 0000000000]
add_ln17          (add              ) [ 0001111111]
br_ln13           (br               ) [ 0001111111]
i_count           (add              ) [ 0011011111]
add_ln20          (add              ) [ 0000000000]
add_ln20_1        (add              ) [ 0000011111]
br_ln20           (br               ) [ 0001111111]
phi_ln11_1        (phi              ) [ 0000011110]
o_count           (phi              ) [ 0000011110]
o_count_2         (phi              ) [ 0000011100]
i_count_1         (phi              ) [ 0000011100]
height_0          (phi              ) [ 0000010000]
empty_43          (speclooptripcount) [ 0000000000]
icmp_ln20         (icmp             ) [ 0001111111]
height            (add              ) [ 0001111111]
br_ln20           (br               ) [ 0000000000]
add_ln27          (add              ) [ 0001111111]
br_ln23           (br               ) [ 0001111111]
add_ln17_2        (add              ) [ 0011000001]
br_ln39           (br               ) [ 0001111111]
o_count_3         (phi              ) [ 0000001100]
i_count_2         (phi              ) [ 0000001000]
icmp_ln23         (icmp             ) [ 0001111111]
empty_44          (speclooptripcount) [ 0000000000]
br_ln23           (br               ) [ 0000000000]
zext_ln26         (zext             ) [ 0000000000]
input_addr        (getelementptr    ) [ 0000000100]
add_ln27_1        (add              ) [ 0001111111]
add_ln17_3        (add              ) [ 0001110011]
br_ln31           (br               ) [ 0001111111]
input_load        (load             ) [ 0000000000]
zext_ln26_1       (zext             ) [ 0000000000]
output_addr_2     (getelementptr    ) [ 0000000000]
store_ln26        (store            ) [ 0000000000]
o_count_7         (add              ) [ 0001111111]
br_ln23           (br               ) [ 0001111111]
o_count_4         (phi              ) [ 0000000010]
icmp_ln31         (icmp             ) [ 0001111111]
empty_45          (speclooptripcount) [ 0000000000]
br_ln31           (br               ) [ 0000000000]
zext_ln34         (zext             ) [ 0000000000]
output_addr_3     (getelementptr    ) [ 0000000000]
store_ln34        (store            ) [ 0000000000]
o_count_8         (add              ) [ 0001111111]
br_ln31           (br               ) [ 0001111111]
add_ln20_3        (add              ) [ 0001111111]
add_ln20_4        (add              ) [ 0001111111]
br_ln20           (br               ) [ 0001111111]
o_count_5         (phi              ) [ 0000000001]
empty_46          (speclooptripcount) [ 0000000000]
trunc_ln39        (trunc            ) [ 0000000000]
icmp_ln39         (icmp             ) [ 0001111111]
br_ln39           (br               ) [ 0000000000]
zext_ln42         (zext             ) [ 0000000000]
output_addr_1     (getelementptr    ) [ 0000000000]
store_ln42        (store            ) [ 0000000000]
o_count_6         (add              ) [ 0001111111]
br_ln39           (br               ) [ 0001111111]
add_ln11_6        (add              ) [ 0011111111]
add_ln11_7        (add              ) [ 0011111111]
add_ln11_10       (add              ) [ 0011111111]
add_ln11_15       (add              ) [ 0011111111]
add_ln11_16       (add              ) [ 0011111111]
br_ln11           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="input_width_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_depth_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 store_ln26/7 store_ln34/8 store_ln42/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_addr_3_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/9 "/>
</bind>
</comp>

<comp id="128" class="1005" name="indvars_iv2_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvars_iv2_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="5" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvars_iv_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="3"/>
<pin id="140" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvars_iv_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvars_iv1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="2"/>
<pin id="150" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvars_iv1_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="6" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="phi_ln11_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="2"/>
<pin id="160" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="phi_ln11 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_ln11_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="6" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln11/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvars_iv10_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="2"/>
<pin id="170" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv10 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvars_iv10_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="5" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv10/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="o_count_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="o_count_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_0/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_count_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="1"/>
<pin id="192" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_count_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_0/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="depth_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="depth_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="depth_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth_0/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="o_count_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="o_count_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="16" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="phi_ln11_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="2"/>
<pin id="225" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="phi_ln11_1 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="phi_ln11_1_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="14" slack="2"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln11_1/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="o_count_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="o_count_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="14" slack="2"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/5 "/>
</bind>
</comp>

<comp id="245" class="1005" name="o_count_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="o_count_2_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="14" slack="2"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_count_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="1"/>
<pin id="258" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_count_1_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="14" slack="2"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/5 "/>
</bind>
</comp>

<comp id="267" class="1005" name="height_0_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="1"/>
<pin id="269" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="height_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height_0/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="o_count_3_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="1"/>
<pin id="280" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="o_count_3_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="14" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/6 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_count_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="291" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_count_2_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="14" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="o_count_4_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="301" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="o_count_4_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="2"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="14" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/8 "/>
</bind>
</comp>

<comp id="309" class="1005" name="o_count_5_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="o_count_5_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="2"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="16" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln5_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln11_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln11_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln11_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln11_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_4/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mul_ln11_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln11_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_1/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="empty_39_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="1"/>
<pin id="360" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln11_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="1"/>
<pin id="363" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln11_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln11_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="mul_ln11_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln11_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="1"/>
<pin id="379" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_5/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="empty_37_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="1"/>
<pin id="383" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_cast8_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_cast7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_cast6_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_cast5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_38_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="1"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_38/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_cast4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_cast3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln11_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="1"/>
<pin id="417" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln11_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln11_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_6/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln11_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="1"/>
<pin id="432" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln11_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_7/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln11_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln11/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln11_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_8/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln11_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="0"/>
<pin id="450" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_4/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln11_9_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_9/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln11_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="1"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_5/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln11_11_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="1"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_11/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln11_12_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_12/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln11_13_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_13/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_40_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln11_8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="10" slack="1"/>
<pin id="486" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_8/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln11_9_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_9/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln11_10_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_10/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln11_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="0" index="1" bw="5" slack="1"/>
<pin id="501" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="depth_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln13_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln13_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="5" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln16_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln17_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_count_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="2"/>
<pin id="532" dir="0" index="1" bw="14" slack="1"/>
<pin id="533" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln20_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="2"/>
<pin id="537" dir="0" index="1" bw="16" slack="1"/>
<pin id="538" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln20_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="12" slack="2"/>
<pin id="543" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln20_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="0" index="1" bw="5" slack="4"/>
<pin id="548" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="height_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln27_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="3"/>
<pin id="558" dir="0" index="1" bw="14" slack="0"/>
<pin id="559" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln17_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="0" index="1" bw="5" slack="3"/>
<pin id="564" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln23_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="14" slack="0"/>
<pin id="567" dir="0" index="1" bw="14" slack="1"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln26_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln27_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="14" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln17_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="4"/>
<pin id="584" dir="0" index="1" bw="14" slack="1"/>
<pin id="585" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_3/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln26_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="o_count_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="1"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln31_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="0"/>
<pin id="600" dir="0" index="1" bw="14" slack="2"/>
<pin id="601" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln34_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="o_count_8_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln20_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="5"/>
<pin id="617" dir="0" index="1" bw="14" slack="2"/>
<pin id="618" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_3/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln20_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="5"/>
<pin id="622" dir="0" index="1" bw="14" slack="2"/>
<pin id="623" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_4/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln39_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln39_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="0" index="1" bw="5" slack="3"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln42_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="o_count_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_6/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln11_6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="4"/>
<pin id="648" dir="0" index="1" bw="14" slack="3"/>
<pin id="649" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_6/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln11_7_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="4"/>
<pin id="653" dir="0" index="1" bw="14" slack="3"/>
<pin id="654" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_7/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln11_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="14" slack="3"/>
<pin id="658" dir="0" index="1" bw="10" slack="4"/>
<pin id="659" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_10/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln11_15_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="4"/>
<pin id="663" dir="0" index="1" bw="5" slack="3"/>
<pin id="664" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_15/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln11_16_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="4"/>
<pin id="668" dir="0" index="1" bw="5" slack="3"/>
<pin id="669" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_16/9 "/>
</bind>
</comp>

<comp id="671" class="1005" name="input_width_read_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="1"/>
<pin id="673" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="sext_ln5_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="1"/>
<pin id="680" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="trunc_ln11_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="1"/>
<pin id="685" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="690" class="1005" name="add_ln11_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="1"/>
<pin id="692" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="695" class="1005" name="mul_ln11_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="12" slack="1"/>
<pin id="697" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="empty_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="1"/>
<pin id="702" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="706" class="1005" name="trunc_ln11_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="empty_39_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="4"/>
<pin id="713" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="716" class="1005" name="zext_ln11_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="14" slack="4"/>
<pin id="718" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="723" class="1005" name="zext_ln11_2_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="3"/>
<pin id="725" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln11_2 "/>
</bind>
</comp>

<comp id="728" class="1005" name="mul_ln11_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="14" slack="2"/>
<pin id="730" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11 "/>
</bind>
</comp>

<comp id="733" class="1005" name="zext_ln11_5_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="2"/>
<pin id="735" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln11_5 "/>
</bind>
</comp>

<comp id="738" class="1005" name="empty_37_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="1"/>
<pin id="740" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="743" class="1005" name="p_cast8_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="2"/>
<pin id="745" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_cast8 "/>
</bind>
</comp>

<comp id="748" class="1005" name="p_cast5_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="14" slack="1"/>
<pin id="750" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_cast5 "/>
</bind>
</comp>

<comp id="753" class="1005" name="p_cast4_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="3"/>
<pin id="755" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_cast4 "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln11_6_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="14" slack="4"/>
<pin id="760" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln11_6 "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln11_7_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="14" slack="1"/>
<pin id="766" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11_7 "/>
</bind>
</comp>

<comp id="769" class="1005" name="zext_ln11_9_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="14" slack="1"/>
<pin id="771" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11_9 "/>
</bind>
</comp>

<comp id="774" class="1005" name="add_ln11_12_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="1"/>
<pin id="776" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_12 "/>
</bind>
</comp>

<comp id="779" class="1005" name="add_ln11_13_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="4"/>
<pin id="781" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="add_ln11_13 "/>
</bind>
</comp>

<comp id="785" class="1005" name="empty_40_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="1"/>
<pin id="787" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln11_10_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="14" slack="4"/>
<pin id="792" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln11_10 "/>
</bind>
</comp>

<comp id="798" class="1005" name="depth_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="5" slack="0"/>
<pin id="800" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="806" class="1005" name="add_ln17_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="811" class="1005" name="i_count_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="14" slack="1"/>
<pin id="813" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count "/>
</bind>
</comp>

<comp id="816" class="1005" name="add_ln20_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="height_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="0"/>
<pin id="827" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="830" class="1005" name="add_ln27_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="0"/>
<pin id="832" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="835" class="1005" name="add_ln17_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="1"/>
<pin id="837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="input_addr_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="14" slack="1"/>
<pin id="845" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln27_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="0"/>
<pin id="850" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="add_ln17_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="1"/>
<pin id="855" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17_3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="o_count_7_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="14" slack="1"/>
<pin id="860" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="866" class="1005" name="o_count_8_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="14" slack="0"/>
<pin id="868" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln20_3_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="14" slack="1"/>
<pin id="873" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="add_ln20_4_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="14" slack="1"/>
<pin id="878" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_4 "/>
</bind>
</comp>

<comp id="884" class="1005" name="o_count_6_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="0"/>
<pin id="886" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_6 "/>
</bind>
</comp>

<comp id="889" class="1005" name="add_ln11_6_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="1"/>
<pin id="891" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_6 "/>
</bind>
</comp>

<comp id="894" class="1005" name="add_ln11_7_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="14" slack="1"/>
<pin id="896" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_7 "/>
</bind>
</comp>

<comp id="899" class="1005" name="add_ln11_10_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="1"/>
<pin id="901" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_10 "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln11_15_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="1"/>
<pin id="906" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_15 "/>
</bind>
</comp>

<comp id="909" class="1005" name="add_ln11_16_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="1"/>
<pin id="911" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="97" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="111"><net_src comp="103" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="137"><net_src comp="131" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="147"><net_src comp="141" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="151" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="222"><net_src comp="178" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="232"><net_src comp="148" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="243"><net_src comp="158" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="254"><net_src comp="168" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="265"><net_src comp="190" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="287"><net_src comp="245" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="298"><net_src comp="256" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="308"><net_src comp="234" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="321"><net_src comp="64" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="58" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="318" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="332" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="64" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="364" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="384"><net_src comp="16" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="380" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="380" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="393" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="410" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="389" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="20" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="22" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="438" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="380" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="18" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="457" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="401" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="70" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="443" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="206" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="206" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="18" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="216" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="128" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="216" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="528"><net_src comp="216" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="44" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="190" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="178" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="271" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="271" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="18" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="259" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="569"><net_src comp="281" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="234" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="292" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="580"><net_src comp="292" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="245" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="278" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="596"><net_src comp="278" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="50" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="302" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="223" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="302" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="613"><net_src comp="302" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="50" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="234" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="223" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="312" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="138" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="312" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="644"><net_src comp="312" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="44" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="168" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="158" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="148" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="138" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="128" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="58" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="681"><net_src comp="318" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="686"><net_src comp="322" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="693"><net_src comp="326" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="698"><net_src comp="340" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="703"><net_src comp="346" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="709"><net_src comp="350" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="714"><net_src comp="354" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="719"><net_src comp="361" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="726"><net_src comp="364" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="731"><net_src comp="371" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="736"><net_src comp="377" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="741"><net_src comp="380" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="746"><net_src comp="385" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="751"><net_src comp="397" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="756"><net_src comp="406" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="761"><net_src comp="425" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="767"><net_src comp="434" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="772"><net_src comp="453" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="777"><net_src comp="467" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="782"><net_src comp="473" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="788"><net_src comp="479" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="793"><net_src comp="494" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="801"><net_src comp="503" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="809"><net_src comp="524" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="814"><net_src comp="530" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="819"><net_src comp="540" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="828"><net_src comp="550" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="833"><net_src comp="556" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="838"><net_src comp="561" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="846"><net_src comp="90" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="851"><net_src comp="576" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="856"><net_src comp="582" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="861"><net_src comp="592" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="869"><net_src comp="609" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="874"><net_src comp="615" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="879"><net_src comp="620" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="887"><net_src comp="640" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="892"><net_src comp="646" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="897"><net_src comp="651" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="902"><net_src comp="656" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="907"><net_src comp="661" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="912"><net_src comp="666" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 7 8 9 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {2 }
	Port: padding2d_fix16 : input_height | {1 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {6 7 }
  - Chain level:
	State 1
		add_ln11 : 1
		zext_ln11_1 : 2
		zext_ln11_4 : 1
		mul_ln11_1 : 3
		empty : 4
		trunc_ln11_1 : 4
	State 2
		zext_ln11_2 : 1
		mul_ln11 : 2
		p_cast8 : 1
		p_cast7 : 1
		p_cast6 : 1
		p_cast5 : 1
		p_cast4 : 1
		p_cast3 : 1
		add_ln11_1 : 2
		add_ln11_2 : 3
		zext_ln11_6 : 4
		add_ln11_3 : 2
		zext_ln11_7 : 3
		zext_ln11_9 : 1
		add_ln11_5 : 1
		add_ln11_11 : 2
		add_ln11_12 : 3
		add_ln11_13 : 2
		add_ln11_9 : 1
		zext_ln11_10 : 2
	State 3
		icmp_ln11 : 1
		depth : 1
		br_ln11 : 2
	State 4
		trunc_ln13 : 1
		icmp_ln13 : 2
		br_ln13 : 3
		zext_ln16 : 1
		output_addr : 2
		store_ln16 : 3
		add_ln17 : 1
		add_ln20_1 : 1
	State 5
		icmp_ln20 : 1
		height : 1
		br_ln20 : 2
		add_ln27 : 1
	State 6
		icmp_ln23 : 1
		br_ln23 : 2
		zext_ln26 : 1
		input_addr : 2
		input_load : 3
		add_ln27_1 : 1
	State 7
		output_addr_2 : 1
		store_ln26 : 2
	State 8
		icmp_ln31 : 1
		br_ln31 : 2
		zext_ln34 : 1
		output_addr_3 : 2
		store_ln34 : 3
		o_count_8 : 1
	State 9
		trunc_ln39 : 1
		icmp_ln39 : 2
		br_ln39 : 3
		zext_ln42 : 1
		output_addr_1 : 2
		store_ln42 : 3
		o_count_6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln11_fu_326       |    0    |    0    |    15   |
|          |        empty_37_fu_380       |    0    |    0    |    15   |
|          |        empty_38_fu_401       |    0    |    0    |    15   |
|          |       add_ln11_1_fu_414      |    0    |    0    |    16   |
|          |       add_ln11_2_fu_419      |    0    |    0    |    16   |
|          |       add_ln11_3_fu_429      |    0    |    0    |    15   |
|          |       add_ln11_4_fu_447      |    0    |    0    |    15   |
|          |       add_ln11_5_fu_457      |    0    |    0    |    15   |
|          |      add_ln11_11_fu_462      |    0    |    0    |    16   |
|          |      add_ln11_12_fu_467      |    0    |    0    |    16   |
|          |      add_ln11_13_fu_473      |    0    |    0    |    15   |
|          |       add_ln11_8_fu_483      |    0    |    0    |    16   |
|          |       add_ln11_9_fu_488      |    0    |    0    |    16   |
|          |         depth_fu_503         |    0    |    0    |    15   |
|          |        add_ln17_fu_524       |    0    |    0    |    23   |
|          |        i_count_fu_530        |    0    |    0    |    19   |
|    add   |        add_ln20_fu_535       |    0    |    0    |    16   |
|          |       add_ln20_1_fu_540      |    0    |    0    |    16   |
|          |         height_fu_550        |    0    |    0    |    15   |
|          |        add_ln27_fu_556       |    0    |    0    |    19   |
|          |       add_ln17_2_fu_561      |    0    |    0    |    23   |
|          |       add_ln27_1_fu_576      |    0    |    0    |    19   |
|          |       add_ln17_3_fu_582      |    0    |    0    |    19   |
|          |       o_count_7_fu_592       |    0    |    0    |    19   |
|          |       o_count_8_fu_609       |    0    |    0    |    19   |
|          |       add_ln20_3_fu_615      |    0    |    0    |    19   |
|          |       add_ln20_4_fu_620      |    0    |    0    |    19   |
|          |       o_count_6_fu_640       |    0    |    0    |    23   |
|          |       add_ln11_6_fu_646      |    0    |    0    |    19   |
|          |       add_ln11_7_fu_651      |    0    |    0    |    19   |
|          |      add_ln11_10_fu_656      |    0    |    0    |    19   |
|          |      add_ln11_15_fu_661      |    0    |    0    |    15   |
|          |      add_ln11_16_fu_666      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln11_fu_498       |    0    |    0    |    11   |
|          |       icmp_ln13_fu_513       |    0    |    0    |    11   |
|   icmp   |       icmp_ln20_fu_545       |    0    |    0    |    11   |
|          |       icmp_ln23_fu_565       |    0    |    0    |    13   |
|          |       icmp_ln31_fu_598       |    0    |    0    |    13   |
|          |       icmp_ln39_fu_629       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln11_1_fu_340      |    0    |    0    |    33   |
|          |        mul_ln11_fu_371       |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_58 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_64 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_70 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln5_1_fu_318      |    0    |    0    |    0    |
|          |        sext_ln5_fu_358       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln11_fu_322      |    0    |    0    |    0    |
|          |         empty_fu_346         |    0    |    0    |    0    |
|          |      trunc_ln11_1_fu_350     |    0    |    0    |    0    |
|   trunc  |        empty_39_fu_354       |    0    |    0    |    0    |
|          |        empty_40_fu_479       |    0    |    0    |    0    |
|          |       trunc_ln13_fu_509      |    0    |    0    |    0    |
|          |       trunc_ln39_fu_625      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln11_1_fu_332      |    0    |    0    |    0    |
|          |      zext_ln11_4_fu_336      |    0    |    0    |    0    |
|          |       zext_ln11_fu_361       |    0    |    0    |    0    |
|          |      zext_ln11_2_fu_364      |    0    |    0    |    0    |
|          |      zext_ln11_3_fu_368      |    0    |    0    |    0    |
|          |      zext_ln11_5_fu_377      |    0    |    0    |    0    |
|          |        p_cast8_fu_385        |    0    |    0    |    0    |
|          |        p_cast7_fu_389        |    0    |    0    |    0    |
|          |        p_cast6_fu_393        |    0    |    0    |    0    |
|          |        p_cast5_fu_397        |    0    |    0    |    0    |
|   zext   |        p_cast4_fu_406        |    0    |    0    |    0    |
|          |        p_cast3_fu_410        |    0    |    0    |    0    |
|          |      zext_ln11_6_fu_425      |    0    |    0    |    0    |
|          |      zext_ln11_7_fu_434      |    0    |    0    |    0    |
|          |      zext_ln11_8_fu_443      |    0    |    0    |    0    |
|          |      zext_ln11_9_fu_453      |    0    |    0    |    0    |
|          |      zext_ln11_10_fu_494     |    0    |    0    |    0    |
|          |       zext_ln16_fu_519       |    0    |    0    |    0    |
|          |       zext_ln26_fu_571       |    0    |    0    |    0    |
|          |      zext_ln26_1_fu_587      |    0    |    0    |    0    |
|          |       zext_ln34_fu_604       |    0    |    0    |    0    |
|          |       zext_ln42_fu_635       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |        shl_ln11_fu_438       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   707   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln11_10_reg_899  |   14   |
|   add_ln11_12_reg_774  |    5   |
|   add_ln11_13_reg_779  |    5   |
|   add_ln11_15_reg_904  |    5   |
|   add_ln11_16_reg_909  |    5   |
|   add_ln11_6_reg_889   |   14   |
|   add_ln11_7_reg_894   |   14   |
|    add_ln11_reg_690    |    5   |
|   add_ln17_2_reg_835   |   16   |
|   add_ln17_3_reg_853   |   14   |
|    add_ln17_reg_806    |   16   |
|   add_ln20_1_reg_816   |   16   |
|   add_ln20_3_reg_871   |   14   |
|   add_ln20_4_reg_876   |   14   |
|   add_ln27_1_reg_848   |   14   |
|    add_ln27_reg_830    |   14   |
|     depth_0_reg_202    |    5   |
|      depth_reg_798     |    5   |
|    empty_37_reg_738    |    5   |
|    empty_39_reg_711    |    5   |
|    empty_40_reg_785    |    5   |
|      empty_reg_700     |   10   |
|    height_0_reg_267    |    5   |
|     height_reg_825     |    5   |
|    i_count_0_reg_190   |   14   |
|    i_count_1_reg_256   |   14   |
|    i_count_2_reg_289   |   14   |
|     i_count_reg_811    |   14   |
|  indvars_iv10_reg_168  |   14   |
|   indvars_iv1_reg_148  |   14   |
|   indvars_iv2_reg_128  |    5   |
|   indvars_iv_reg_138   |    5   |
|   input_addr_reg_843   |   14   |
|input_width_read_reg_671|    6   |
|   mul_ln11_1_reg_695   |   12   |
|    mul_ln11_reg_728    |   14   |
|    o_count_0_reg_178   |   16   |
|    o_count_1_reg_213   |   16   |
|    o_count_2_reg_245   |   14   |
|    o_count_3_reg_278   |   14   |
|    o_count_4_reg_299   |   14   |
|    o_count_5_reg_309   |   16   |
|    o_count_6_reg_884   |   16   |
|    o_count_7_reg_858   |   14   |
|    o_count_8_reg_866   |   14   |
|     o_count_reg_234    |   14   |
|     p_cast4_reg_753    |   16   |
|     p_cast5_reg_748    |   14   |
|     p_cast8_reg_743    |   16   |
|   phi_ln11_1_reg_223   |   14   |
|    phi_ln11_reg_158    |   14   |
|   sext_ln5_1_reg_678   |    7   |
|  trunc_ln11_1_reg_706  |    5   |
|   trunc_ln11_reg_683   |    5   |
|  zext_ln11_10_reg_790  |   14   |
|   zext_ln11_2_reg_723  |   14   |
|   zext_ln11_5_reg_733  |   16   |
|   zext_ln11_6_reg_758  |   14   |
|   zext_ln11_7_reg_764  |   14   |
|   zext_ln11_9_reg_769  |   14   |
|    zext_ln11_reg_716   |   14   |
+------------------------+--------+
|          Total         |   709  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_83 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |  14  |   28   ||    9    |
| o_count_0_reg_178 |  p0  |   2  |  16  |   32   ||    9    |
| i_count_0_reg_190 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  8.9365 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   707  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   709  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   709  |   764  |
+-----------+--------+--------+--------+--------+
