// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition"

// DATE "02/11/2014 12:15:22"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ts7300_top (
	fl_d_pad,
	bd_pad,
	isa_add11_pad,
	isa_add12_pad,
	isa_add14_pad,
	isa_add15_pad,
	isa_add1_pad,
	add_pad,
	start_cycle_pad,
	bd_oe_pad,
	dio0to8_pad,
	dio9_pad,
	dio10to17_pad,
	sdram_data_pad,
	clk_25mhz_pad,
	clk_75mhz_pad,
	isa_wait_pad,
	dma_req_pad,
	irq7_pad,
	sd_soft_power_pad,
	sd_hard_power_pad,
	sd_wprot_pad,
	sd_present_pad,
	sd_dat_pad,
	sd_clk_pad,
	sd_cmd_pad,
	eth_mdio_pad,
	eth_mdc_pad,
	eth_rxdat_pad,
	eth_rxdv_pad,
	eth_rxclk_pad,
	eth_rxerr_pad,
	eth_txdat_pad,
	eth_txclk_pad,
	eth_txen_pad,
	eth_txerr_pad,
	eth_col_pad,
	eth_crs_pad,
	eth_pd_pad,
	sdram_add_pad,
	sdram_ras_pad,
	sdram_cas_pad,
	sdram_we_pad,
	sdram_ba_pad,
	sdram_clk_pad,
	wr_232_pad,
	rd_mux_pad,
	mux_cntrl_pad,
	mux_pad,
	blue_pad,
	red_pad,
	green_pad,
	hsync_pad,
	vsync_pad);
inout 	[7:0] fl_d_pad;
inout 	[7:0] bd_pad;
input 	isa_add11_pad;
input 	isa_add12_pad;
input 	isa_add14_pad;
input 	isa_add15_pad;
input 	isa_add1_pad;
input 	[3:0] add_pad;
input 	start_cycle_pad;
input 	bd_oe_pad;
inout 	[8:0] dio0to8_pad;
input 	dio9_pad;
inout 	[7:0] dio10to17_pad;
inout 	[15:0] sdram_data_pad;
input 	clk_25mhz_pad;
output 	clk_75mhz_pad;
inout 	isa_wait_pad;
inout 	dma_req_pad;
inout 	irq7_pad;
output 	sd_soft_power_pad;
output 	sd_hard_power_pad;
input 	sd_wprot_pad;
input 	sd_present_pad;
inout 	[3:0] sd_dat_pad;
output 	sd_clk_pad;
inout 	sd_cmd_pad;
inout 	eth_mdio_pad;
output 	eth_mdc_pad;
input 	[3:0] eth_rxdat_pad;
input 	eth_rxdv_pad;
input 	eth_rxclk_pad;
input 	eth_rxerr_pad;
output 	[3:0] eth_txdat_pad;
input 	eth_txclk_pad;
output 	eth_txen_pad;
output 	eth_txerr_pad;
input 	eth_col_pad;
input 	eth_crs_pad;
output 	eth_pd_pad;
output 	[12:0] sdram_add_pad;
output 	sdram_ras_pad;
output 	sdram_cas_pad;
output 	sdram_we_pad;
output 	[1:0] sdram_ba_pad;
output 	sdram_clk_pad;
output 	wr_232_pad;
output 	rd_mux_pad;
output 	mux_cntrl_pad;
inout 	[3:0] mux_pad;
inout 	[4:0] blue_pad;
inout 	[4:0] red_pad;
inout 	[4:0] green_pad;
inout 	hsync_pad;
inout 	vsync_pad;

// Design Ports Information
// eth_mdio_pad	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// fl_d_pad[0]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// fl_d_pad[1]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// fl_d_pad[2]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// fl_d_pad[3]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// fl_d_pad[4]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// fl_d_pad[5]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// fl_d_pad[6]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// fl_d_pad[7]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// bd_pad[0]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// bd_pad[1]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// bd_pad[2]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// bd_pad[3]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// bd_pad[4]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// bd_pad[5]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// bd_pad[6]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// bd_pad[7]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[0]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[1]	=>  Location: PIN_175,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[2]	=>  Location: PIN_180,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[3]	=>  Location: PIN_181,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[4]	=>  Location: PIN_187,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[5]	=>  Location: PIN_189,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[6]	=>  Location: PIN_195,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[7]	=>  Location: PIN_197,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio0to8_pad[8]	=>  Location: PIN_199,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio10to17_pad[0]	=>  Location: PIN_176,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio10to17_pad[1]	=>  Location: PIN_182,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio10to17_pad[2]	=>  Location: PIN_185,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio10to17_pad[3]	=>  Location: PIN_188,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio10to17_pad[4]	=>  Location: PIN_192,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio10to17_pad[5]	=>  Location: PIN_193,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio10to17_pad[6]	=>  Location: PIN_198,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio10to17_pad[7]	=>  Location: PIN_200,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[0]	=>  Location: PIN_207,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[1]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[2]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[3]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[4]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[5]	=>  Location: PIN_203,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[6]	=>  Location: PIN_201,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[7]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[8]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[9]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[10]	=>  Location: PIN_205,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[11]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[12]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[13]	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[14]	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_data_pad[15]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// isa_wait_pad	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dma_req_pad	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// irq7_pad	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sd_dat_pad[0]	=>  Location: PIN_179,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sd_dat_pad[1]	=>  Location: PIN_173,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sd_dat_pad[2]	=>  Location: PIN_170,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sd_dat_pad[3]	=>  Location: PIN_171,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sd_cmd_pad	=>  Location: PIN_191,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// mux_pad[0]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// mux_pad[1]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// mux_pad[2]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// mux_pad[3]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// blue_pad[0]	=>  Location: PIN_147,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// blue_pad[1]	=>  Location: PIN_162,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// blue_pad[2]	=>  Location: PIN_163,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// blue_pad[3]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// blue_pad[4]	=>  Location: PIN_145,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// red_pad[0]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// red_pad[1]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// red_pad[2]	=>  Location: PIN_168,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// red_pad[3]	=>  Location: PIN_151,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// red_pad[4]	=>  Location: PIN_149,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// green_pad[0]	=>  Location: PIN_165,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// green_pad[1]	=>  Location: PIN_160,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// green_pad[2]	=>  Location: PIN_164,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// green_pad[3]	=>  Location: PIN_146,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// green_pad[4]	=>  Location: PIN_150,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// hsync_pad	=>  Location: PIN_152,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// vsync_pad	=>  Location: PIN_161,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// dio9_pad	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clk_75mhz_pad	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sd_soft_power_pad	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sd_hard_power_pad	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sd_wprot_pad	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// sd_present_pad	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// sd_clk_pad	=>  Location: PIN_208,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// eth_mdc_pad	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// eth_rxdat_pad[0]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_rxdat_pad[1]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_rxdat_pad[2]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_rxdat_pad[3]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_rxdv_pad	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_rxclk_pad	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_rxerr_pad	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_txdat_pad[0]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// eth_txdat_pad[1]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// eth_txdat_pad[2]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// eth_txdat_pad[3]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// eth_txclk_pad	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_txen_pad	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// eth_txerr_pad	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// eth_col_pad	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_crs_pad	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// eth_pd_pad	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[0]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[1]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[2]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[3]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[4]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[5]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[6]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[7]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[8]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[9]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[10]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[11]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_add_pad[12]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_ras_pad	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_cas_pad	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_we_pad	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_ba_pad[0]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_ba_pad[1]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// sdram_clk_pad	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// wr_232_pad	=>  Location: PIN_206,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// rd_mux_pad	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// mux_cntrl_pad	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
// clk_25mhz_pad	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// bd_oe_pad	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// start_cycle_pad	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// isa_add11_pad	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// isa_add12_pad	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// isa_add14_pad	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// isa_add15_pad	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// add_pad[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// add_pad[1]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// add_pad[2]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// add_pad[3]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// isa_add1_pad	=>  Location: PIN_102,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ts7300_top_v.sdo");
// synopsys translate_on

wire \clkgencore|altpll_component|_clk0 ;
wire \clkgencore|altpll_component|pll~CLK2 ;
wire \usercore|Equal0~3_combout ;
wire \usercore|Selector12~1_combout ;
wire \usercore|WideNor0~0_combout ;
wire \usercore|dummyreg[14]~0_combout ;
wire \usercore|Selector10~0_combout ;
wire \usercore|Selector10~1_combout ;
wire \usercore|Selector10~2_combout ;
wire \start_cycle_negedge_q~regout ;
wire \start_cycle_negedge_q~0_combout ;
wire \bd_oe_pad~clkctrl_outclk ;
wire \start_cycle_pad~clkctrl_outclk ;
wire \epwbm_dat_o[3]~feeder_combout ;
wire \ep93xx_address[13]~feeder_combout ;
wire \epwbm_dat_o[11]~feeder_combout ;
wire \epwbm_dat_o[12]~feeder_combout ;
wire \ep93xx_address[6]~feeder_combout ;
wire \epwbm_dat_o[13]~feeder_combout ;
wire \epwbm_dat_o[14]~feeder_combout ;
wire \epwbm_dat_o[15]~feeder_combout ;
wire \ep93xx_address[18]~feeder_combout ;
wire \ep93xx_address[20]~feeder_combout ;
wire \fl_d_pad[0]~0 ;
wire \fl_d_pad[1]~1 ;
wire \fl_d_pad[2]~2 ;
wire \fl_d_pad[3]~3 ;
wire \fl_d_pad[4]~4 ;
wire \fl_d_pad[5]~5 ;
wire \fl_d_pad[6]~6 ;
wire \fl_d_pad[7]~7 ;
wire \bd_pad[0]~0 ;
wire \bd_pad[1]~1 ;
wire \bd_pad[2]~2 ;
wire \bd_pad[3]~3 ;
wire \bd_pad[4]~4 ;
wire \bd_pad[5]~5 ;
wire \bd_pad[6]~6 ;
wire \bd_pad[7]~7 ;
wire \dio0to8_pad[0]~0 ;
wire \dio0to8_pad[1]~1 ;
wire \dio0to8_pad[2]~2 ;
wire \dio0to8_pad[3]~3 ;
wire \dio0to8_pad[4]~4 ;
wire \dio0to8_pad[5]~5 ;
wire \dio0to8_pad[6]~6 ;
wire \dio0to8_pad[7]~7 ;
wire \dio0to8_pad[8]~8 ;
wire \dio10to17_pad[0]~0 ;
wire \dio10to17_pad[1]~1 ;
wire \dio10to17_pad[2]~2 ;
wire \dio10to17_pad[3]~3 ;
wire \dio10to17_pad[4]~4 ;
wire \dio10to17_pad[5]~5 ;
wire \dio10to17_pad[6]~6 ;
wire \dio10to17_pad[7]~7 ;
wire \blue_pad[0]~0 ;
wire \blue_pad[1]~1 ;
wire \blue_pad[2]~2 ;
wire \blue_pad[3]~3 ;
wire \blue_pad[4]~4 ;
wire \red_pad[0]~0 ;
wire \red_pad[1]~1 ;
wire \red_pad[2]~2 ;
wire \red_pad[3]~3 ;
wire \red_pad[4]~4 ;
wire \green_pad[0]~0 ;
wire \green_pad[1]~1 ;
wire \green_pad[2]~2 ;
wire \green_pad[3]~3 ;
wire \green_pad[4]~4 ;
wire \hsync_pad~0 ;
wire \vsync_pad~0 ;
wire \clk_25mhz_pad~combout ;
wire \clkgencore|altpll_component|_clk1 ;
wire \clkgencore|altpll_component|_clk1~clkctrl_outclk ;
wire \isa_add1_pad~combout ;
wire \isa_add1_pad_q~feeder_combout ;
wire \isa_add1_pad_q~regout ;
wire \start_cycle_negedge~feeder_combout ;
wire \clkgencore|altpll_component|_locked ;
wire \start_cycle_pad~combout ;
wire \start_cycle_negedge_aset~combout ;
wire \start_cycle_negedge~regout ;
wire \start_cycle_posedge~0_combout ;
wire \ep93xx_end_q~feeder_combout ;
wire \ep93xx_end_q~regout ;
wire \start_cycle_posedge~regout ;
wire \start_cycle_posedge_q~0_combout ;
wire \start_cycle_posedge_q~regout ;
wire \bd_oe_negedge~0_combout ;
wire \bd_oe_negedge~regout ;
wire \bd_oe_posedge~0_combout ;
wire \bd_oe_posedge~regout ;
wire \ep93xx_end~0_combout ;
wire \ep93xx_end~1_combout ;
wire \ep93xx_end~regout ;
wire \bd_oe_negedge_q~0_combout ;
wire \bd_oe_negedge_q~regout ;
wire \epwbm_stb_o~0_combout ;
wire \epwbm_stb_o~regout ;
wire \always0~0_combout ;
wire \epwbm_done32~0_combout ;
wire \epwbm_done32~regout ;
wire \always0~1_combout ;
wire \epwbm_done~0_combout ;
wire \epwbm_done~regout ;
wire \epwbm_we_o~feeder_combout ;
wire \epwbm_we_o~regout ;
wire \always0~2_combout ;
wire \ep93xx_address1_q~regout ;
wire \usercore|process_0~0_combout ;
wire \ep93xx_address[10]~feeder_combout ;
wire \isa_add11_pad~combout ;
wire \isa_add12_pad~combout ;
wire \ep93xx_address[12]~feeder_combout ;
wire \usercore|Equal0~1_combout ;
wire \ep93xx_address[5]~feeder_combout ;
wire \usercore|Equal0~0_combout ;
wire \isa_add14_pad~combout ;
wire \isa_add15_pad~combout ;
wire \ep93xx_address[16]~feeder_combout ;
wire \usercore|Equal0~2_combout ;
wire \usercore|Equal0~4_combout ;
wire \usercore|Equal0~5_combout ;
wire \usercore|WideNor0~2_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~0_combout ;
wire \epwbm_wb32m_bridgecore|datlatch[0]~1_combout ;
wire \usercore|vga_enable[0]~feeder_combout ;
wire \usercore|Equal1~0_combout ;
wire \usercore|vga_enable[0]~0_combout ;
wire \usercore|Equal1~1_combout ;
wire \usercore|Selector15~1_combout ;
wire \usercore|Equal3~0_combout ;
wire \usercore|dio2_enable[0]~0_combout ;
wire \usercore|Equal2~0_combout ;
wire \usercore|Selector15~2_combout ;
wire \usercore|Equal0~7_combout ;
wire \usercore|Selector15~0_combout ;
wire \usercore|Selector15~3_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[0]~0_combout ;
wire \bd_oe_pad~combout ;
wire \ep93xx_databus_oe~0_combout ;
wire \usercore|Selector14~0_combout ;
wire \epwbm_dat_o[1]~feeder_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~2_combout ;
wire \usercore|Selector14~1_combout ;
wire \usercore|Selector14~2_combout ;
wire \usercore|Selector14~3_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[1]~1_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~3_combout ;
wire \usercore|Selector13~0_combout ;
wire \usercore|vga_enable[2]~feeder_combout ;
wire \usercore|Selector13~1_combout ;
wire \usercore|Selector13~2_combout ;
wire \usercore|Selector13~3_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[2]~2_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~4_combout ;
wire \usercore|Selector12~0_combout ;
wire \usercore|Selector12~2_combout ;
wire \usercore|Selector12~3_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[3]~3_combout ;
wire \usercore|Equal5~0_combout ;
wire \usercore|WideNor0~1_combout ;
wire \epwbm_dat_o[4]~feeder_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~5_combout ;
wire \usercore|dummyreg[14]~1_combout ;
wire \usercore|Selector11~0_combout ;
wire \usercore|Selector11~1_combout ;
wire \usercore|Selector11~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[4]~4_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~6_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[5]~5_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~7_combout ;
wire \usercore|Selector9~0_combout ;
wire \usercore|Selector9~1_combout ;
wire \usercore|Selector9~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[6]~6_combout ;
wire \usercore|Equal4~0_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~8_combout ;
wire \usercore|Selector8~0_combout ;
wire \usercore|Selector8~1_combout ;
wire \usercore|Selector8~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[7]~7_combout ;
wire \epwbm_dat_o[8]~feeder_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~9_combout ;
wire \usercore|dio2_enable[8]~feeder_combout ;
wire \usercore|vga_enable[8]~feeder_combout ;
wire \usercore|Selector7~0_combout ;
wire \usercore|Selector7~1_combout ;
wire \usercore|Selector7~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[8]~8_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~10_combout ;
wire \usercore|Equal0~6_combout ;
wire \usercore|Selector6~0_combout ;
wire \usercore|Selector6~1_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[9]~9_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~11_combout ;
wire \usercore|Selector5~0_combout ;
wire \usercore|Selector5~1_combout ;
wire \usercore|Selector5~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[10]~10_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~12_combout ;
wire \usercore|vga_enable[11]~feeder_combout ;
wire \usercore|Selector4~0_combout ;
wire \usercore|Selector4~1_combout ;
wire \usercore|Selector4~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[11]~11_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~13_combout ;
wire \usercore|dio2_enable[12]~feeder_combout ;
wire \usercore|Selector3~0_combout ;
wire \usercore|Selector3~1_combout ;
wire \usercore|Selector3~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[12]~12_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~14_combout ;
wire \usercore|vga_enable[13]~feeder_combout ;
wire \usercore|Selector2~0_combout ;
wire \usercore|Selector2~1_combout ;
wire \usercore|Selector2~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[13]~13_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~15_combout ;
wire \usercore|vga_enable[14]~feeder_combout ;
wire \usercore|dio2_enable[14]~feeder_combout ;
wire \usercore|Selector1~0_combout ;
wire \usercore|Selector1~1_combout ;
wire \usercore|Selector1~2_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[14]~14_combout ;
wire \epwbm_wb32m_bridgecore|datlatch~16_combout ;
wire \usercore|Selector0~2_combout ;
wire \usercore|Selector0~3_combout ;
wire \epwbm_wb32m_bridgecore|wb16_dat_o[15]~15_combout ;
wire \usercore|dio2_reg[0]~feeder_combout ;
wire \usercore|dio2_reg[0]~0_combout ;
wire \usercore|dio2_reg[1]~feeder_combout ;
wire \usercore|dio2_reg[2]~feeder_combout ;
wire \usercore|dio2_reg[4]~feeder_combout ;
wire \usercore|dio2_reg[5]~feeder_combout ;
wire \usercore|dio2_reg[7]~feeder_combout ;
wire \usercore|dio2_reg[10]~feeder_combout ;
wire \usercore|dio2_reg[11]~feeder_combout ;
wire \usercore|dio2_reg[13]~feeder_combout ;
wire \usercore|dio2_reg[14]~feeder_combout ;
wire \usercore|dio2_reg[15]~feeder_combout ;
wire \usercore|dio2_enable[15]~feeder_combout ;
wire \usercore|misc_reg[2]~feeder_combout ;
wire \usercore|misc_reg[2]~0_combout ;
wire \usercore|misc_enable[2]~0_combout ;
wire \usercore|vga_reg[0]~feeder_combout ;
wire \usercore|vga_reg[0]~0_combout ;
wire \usercore|vga_reg[2]~feeder_combout ;
wire \usercore|vga_reg[4]~feeder_combout ;
wire \usercore|vga_reg[11]~feeder_combout ;
wire \usercore|vga_enable[12]~feeder_combout ;
wire \usercore|vga_reg[14]~feeder_combout ;
wire \usercore|vga_reg[5]~feeder_combout ;
wire \usercore|vga_enable[5]~feeder_combout ;
wire \usercore|vga_reg[6]~feeder_combout ;
wire \usercore|vga_enable[6]~feeder_combout ;
wire \usercore|vga_reg[8]~feeder_combout ;
wire \usercore|misc_reg[1]~feeder_combout ;
wire \sdram_clk_pad~0_combout ;
wire [15:0] epwbm_dat_o;
wire [15:0] ep93xx_dat_latch;
wire [23:0] ep93xx_address;
wire [15:0] \epwbm_wb32m_bridgecore|datlatch ;
wire [14:0] \usercore|vga_reg ;
wire [14:0] \usercore|vga_enable ;
wire [3:0] \usercore|misc_reg ;
wire [3:0] \usercore|misc_enable ;
wire [31:0] \usercore|dummyreg ;
wire [15:0] \usercore|dio2_reg ;
wire [15:0] \usercore|dio2_enable ;
wire [3:0] \add_pad~combout ;

wire [2:0] \clkgencore|altpll_component|pll_CLK_bus ;

assign \clkgencore|altpll_component|_clk0  = \clkgencore|altpll_component|pll_CLK_bus [0];
assign \clkgencore|altpll_component|_clk1  = \clkgencore|altpll_component|pll_CLK_bus [1];
assign \clkgencore|altpll_component|pll~CLK2  = \clkgencore|altpll_component|pll_CLK_bus [2];

// Location: LCFF_X24_Y15_N25
cycloneii_lcell_ff \usercore|dummyreg[5] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector10~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [5]));

// Location: LCFF_X24_Y12_N11
cycloneii_lcell_ff \ep93xx_address[6] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\ep93xx_address[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[6]));

// Location: LCFF_X24_Y12_N7
cycloneii_lcell_ff \ep93xx_address[9] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bd_pad[1]~1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[9]));

// Location: LCFF_X23_Y12_N31
cycloneii_lcell_ff \ep93xx_address[13] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\ep93xx_address[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[13]));

// Location: LCFF_X24_Y12_N3
cycloneii_lcell_ff \ep93xx_address[17] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\add_pad~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[17]));

// Location: LCFF_X25_Y12_N29
cycloneii_lcell_ff \ep93xx_address[18] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\ep93xx_address[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[18]));

// Location: LCFF_X24_Y12_N17
cycloneii_lcell_ff \ep93xx_address[19] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\add_pad~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[19]));

// Location: LCFF_X25_Y12_N7
cycloneii_lcell_ff \ep93xx_address[20] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\ep93xx_address[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[20]));

// Location: LCCOMB_X24_Y12_N16
cycloneii_lcell_comb \usercore|Equal0~3 (
// Equation(s):
// \usercore|Equal0~3_combout  = (!ep93xx_address[20] & (!ep93xx_address[17] & (!ep93xx_address[19] & !ep93xx_address[18])))

	.dataa(ep93xx_address[20]),
	.datab(ep93xx_address[17]),
	.datac(ep93xx_address[19]),
	.datad(ep93xx_address[18]),
	.cin(gnd),
	.combout(\usercore|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal0~3 .lut_mask = 16'h0001;
defparam \usercore|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N25
cycloneii_lcell_ff \ep93xx_address[22] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[1]~1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[22]));

// Location: LCFF_X21_Y12_N15
cycloneii_lcell_ff \epwbm_dat_o[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[0]~0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[0]));

// Location: LCFF_X23_Y12_N5
cycloneii_lcell_ff \epwbm_dat_o[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[3]));

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \usercore|Selector12~1 (
// Equation(s):
// \usercore|Selector12~1_combout  = ((ep93xx_address[4] & ((\usercore|misc_enable [3]))) # (!ep93xx_address[4] & (\usercore|vga_enable [3]))) # (!\usercore|Equal1~1_combout )

	.dataa(\usercore|vga_enable [3]),
	.datab(\usercore|misc_enable [3]),
	.datac(ep93xx_address[4]),
	.datad(\usercore|Equal1~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector12~1 .lut_mask = 16'hCAFF;
defparam \usercore|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneii_lcell_comb \usercore|WideNor0~0 (
// Equation(s):
// \usercore|WideNor0~0_combout  = ((ep93xx_address[22]) # (!ep93xx_address[23])) # (!ep93xx_address[21])

	.dataa(ep93xx_address[21]),
	.datab(ep93xx_address[22]),
	.datac(ep93xx_address[23]),
	.datad(vcc),
	.cin(gnd),
	.combout(\usercore|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|WideNor0~0 .lut_mask = 16'hDFDF;
defparam \usercore|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneii_lcell_comb \usercore|dummyreg[14]~0 (
// Equation(s):
// \usercore|dummyreg[14]~0_combout  = (ep93xx_address[21] & (ep93xx_address[23] & !ep93xx_address[22]))

	.dataa(ep93xx_address[21]),
	.datab(ep93xx_address[23]),
	.datac(ep93xx_address[22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\usercore|dummyreg[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dummyreg[14]~0 .lut_mask = 16'h0808;
defparam \usercore|dummyreg[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N1
cycloneii_lcell_ff \epwbm_dat_o[5] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[5]));

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \usercore|Selector10~0 (
// Equation(s):
// \usercore|Selector10~0_combout  = (\usercore|dummyreg[14]~1_combout  & (((!\usercore|WideNor0~1_combout )))) # (!\usercore|dummyreg[14]~1_combout  & ((\usercore|WideNor0~1_combout  & ((\green_pad[0]~0 ))) # (!\usercore|WideNor0~1_combout  & 
// (\dio0to8_pad[5]~5 ))))

	.dataa(\dio0to8_pad[5]~5 ),
	.datab(\green_pad[0]~0 ),
	.datac(\usercore|dummyreg[14]~1_combout ),
	.datad(\usercore|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector10~0 .lut_mask = 16'h0CFA;
defparam \usercore|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \usercore|Selector10~1 (
// Equation(s):
// \usercore|Selector10~1_combout  = (\usercore|dummyreg[14]~1_combout  & ((\usercore|Selector10~0_combout  & ((\usercore|dio2_enable [5]))) # (!\usercore|Selector10~0_combout  & (\usercore|vga_enable [5])))) # (!\usercore|dummyreg[14]~1_combout  & 
// (((\usercore|Selector10~0_combout ))))

	.dataa(\usercore|vga_enable [5]),
	.datab(\usercore|dummyreg[14]~1_combout ),
	.datac(\usercore|dio2_enable [5]),
	.datad(\usercore|Selector10~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector10~1 .lut_mask = 16'hF388;
defparam \usercore|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \usercore|Selector10~2 (
// Equation(s):
// \usercore|Selector10~2_combout  = (\usercore|WideNor0~2_combout ) # ((!\usercore|Equal5~0_combout  & (!\usercore|Equal4~0_combout  & \usercore|Selector10~1_combout )))

	.dataa(\usercore|Equal5~0_combout ),
	.datab(\usercore|WideNor0~2_combout ),
	.datac(\usercore|Equal4~0_combout ),
	.datad(\usercore|Selector10~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector10~2 .lut_mask = 16'hCDCC;
defparam \usercore|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N25
cycloneii_lcell_ff \epwbm_dat_o[7] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[7]~7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[7]));

// Location: LCFF_X21_Y12_N29
cycloneii_lcell_ff \epwbm_dat_o[9] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bd_pad[1]~1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[9]));

// Location: LCFF_X21_Y12_N11
cycloneii_lcell_ff \epwbm_dat_o[11] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[11]));

// Location: LCFF_X21_Y12_N9
cycloneii_lcell_ff \epwbm_dat_o[12] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[12]));

// Location: LCFF_X21_Y12_N3
cycloneii_lcell_ff \epwbm_dat_o[13] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[13]));

// Location: LCFF_X21_Y12_N21
cycloneii_lcell_ff \epwbm_dat_o[14] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[14]));

// Location: LCFF_X21_Y12_N31
cycloneii_lcell_ff \epwbm_dat_o[15] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[15]));

// Location: LCFF_X1_Y9_N11
cycloneii_lcell_ff start_cycle_negedge_q(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\start_cycle_negedge_q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\start_cycle_negedge_q~regout ));

// Location: LCCOMB_X1_Y9_N10
cycloneii_lcell_comb \start_cycle_negedge_q~0 (
// Equation(s):
// \start_cycle_negedge_q~0_combout  = (!\start_cycle_negedge~regout  & !\ep93xx_end~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\start_cycle_negedge~regout ),
	.datad(\ep93xx_end~regout ),
	.cin(gnd),
	.combout(\start_cycle_negedge_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \start_cycle_negedge_q~0 .lut_mask = 16'h000F;
defparam \start_cycle_negedge_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \add_pad[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\add_pad~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_pad[0]));
// synopsys translate_off
defparam \add_pad[0]~I .input_async_reset = "none";
defparam \add_pad[0]~I .input_power_up = "low";
defparam \add_pad[0]~I .input_register_mode = "none";
defparam \add_pad[0]~I .input_sync_reset = "none";
defparam \add_pad[0]~I .oe_async_reset = "none";
defparam \add_pad[0]~I .oe_power_up = "low";
defparam \add_pad[0]~I .oe_register_mode = "none";
defparam \add_pad[0]~I .oe_sync_reset = "none";
defparam \add_pad[0]~I .operation_mode = "input";
defparam \add_pad[0]~I .output_async_reset = "none";
defparam \add_pad[0]~I .output_power_up = "low";
defparam \add_pad[0]~I .output_register_mode = "none";
defparam \add_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \add_pad[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\add_pad~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_pad[1]));
// synopsys translate_off
defparam \add_pad[1]~I .input_async_reset = "none";
defparam \add_pad[1]~I .input_power_up = "low";
defparam \add_pad[1]~I .input_register_mode = "none";
defparam \add_pad[1]~I .input_sync_reset = "none";
defparam \add_pad[1]~I .oe_async_reset = "none";
defparam \add_pad[1]~I .oe_power_up = "low";
defparam \add_pad[1]~I .oe_register_mode = "none";
defparam \add_pad[1]~I .oe_sync_reset = "none";
defparam \add_pad[1]~I .operation_mode = "input";
defparam \add_pad[1]~I .output_async_reset = "none";
defparam \add_pad[1]~I .output_power_up = "low";
defparam \add_pad[1]~I .output_register_mode = "none";
defparam \add_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \add_pad[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\add_pad~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_pad[2]));
// synopsys translate_off
defparam \add_pad[2]~I .input_async_reset = "none";
defparam \add_pad[2]~I .input_power_up = "low";
defparam \add_pad[2]~I .input_register_mode = "none";
defparam \add_pad[2]~I .input_sync_reset = "none";
defparam \add_pad[2]~I .oe_async_reset = "none";
defparam \add_pad[2]~I .oe_power_up = "low";
defparam \add_pad[2]~I .oe_register_mode = "none";
defparam \add_pad[2]~I .oe_sync_reset = "none";
defparam \add_pad[2]~I .operation_mode = "input";
defparam \add_pad[2]~I .output_async_reset = "none";
defparam \add_pad[2]~I .output_power_up = "low";
defparam \add_pad[2]~I .output_register_mode = "none";
defparam \add_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \add_pad[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\add_pad~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_pad[3]));
// synopsys translate_off
defparam \add_pad[3]~I .input_async_reset = "none";
defparam \add_pad[3]~I .input_power_up = "low";
defparam \add_pad[3]~I .input_register_mode = "none";
defparam \add_pad[3]~I .input_sync_reset = "none";
defparam \add_pad[3]~I .oe_async_reset = "none";
defparam \add_pad[3]~I .oe_power_up = "low";
defparam \add_pad[3]~I .oe_register_mode = "none";
defparam \add_pad[3]~I .oe_sync_reset = "none";
defparam \add_pad[3]~I .operation_mode = "input";
defparam \add_pad[3]~I .output_async_reset = "none";
defparam \add_pad[3]~I .output_power_up = "low";
defparam \add_pad[3]~I .output_register_mode = "none";
defparam \add_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \bd_oe_pad~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bd_oe_pad~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bd_oe_pad~clkctrl_outclk ));
// synopsys translate_off
defparam \bd_oe_pad~clkctrl .clock_type = "global clock";
defparam \bd_oe_pad~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \start_cycle_pad~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\start_cycle_pad~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\start_cycle_pad~clkctrl_outclk ));
// synopsys translate_off
defparam \start_cycle_pad~clkctrl .clock_type = "global clock";
defparam \start_cycle_pad~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneii_lcell_comb \epwbm_dat_o[3]~feeder (
// Equation(s):
// \epwbm_dat_o[3]~feeder_combout  = \fl_d_pad[3]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fl_d_pad[3]~3 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[3]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneii_lcell_comb \ep93xx_address[13]~feeder (
// Equation(s):
// \ep93xx_address[13]~feeder_combout  = \fl_d_pad[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fl_d_pad[4]~4 ),
	.cin(gnd),
	.combout(\ep93xx_address[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_address[13]~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_address[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneii_lcell_comb \epwbm_dat_o[11]~feeder (
// Equation(s):
// \epwbm_dat_o[11]~feeder_combout  = \bd_pad[3]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[3]~3 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[11]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneii_lcell_comb \epwbm_dat_o[12]~feeder (
// Equation(s):
// \epwbm_dat_o[12]~feeder_combout  = \bd_pad[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[4]~4 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[12]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneii_lcell_comb \ep93xx_address[6]~feeder (
// Equation(s):
// \ep93xx_address[6]~feeder_combout  = \bd_pad[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[4]~4 ),
	.cin(gnd),
	.combout(\ep93xx_address[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_address[6]~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_address[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneii_lcell_comb \epwbm_dat_o[13]~feeder (
// Equation(s):
// \epwbm_dat_o[13]~feeder_combout  = \bd_pad[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[5]~5 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[13]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneii_lcell_comb \epwbm_dat_o[14]~feeder (
// Equation(s):
// \epwbm_dat_o[14]~feeder_combout  = \bd_pad[6]~6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[6]~6 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[14]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneii_lcell_comb \epwbm_dat_o[15]~feeder (
// Equation(s):
// \epwbm_dat_o[15]~feeder_combout  = \bd_pad[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[7]~7 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[15]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneii_lcell_comb \ep93xx_address[18]~feeder (
// Equation(s):
// \ep93xx_address[18]~feeder_combout  = \add_pad~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\add_pad~combout [1]),
	.cin(gnd),
	.combout(\ep93xx_address[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_address[18]~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_address[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \ep93xx_address[20]~feeder (
// Equation(s):
// \ep93xx_address[20]~feeder_combout  = \add_pad~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\add_pad~combout [3]),
	.cin(gnd),
	.combout(\ep93xx_address[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_address[20]~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_address[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \fl_d_pad[0]~I (
	.datain(ep93xx_dat_latch[0]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fl_d_pad[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fl_d_pad[0]));
// synopsys translate_off
defparam \fl_d_pad[0]~I .input_async_reset = "none";
defparam \fl_d_pad[0]~I .input_power_up = "low";
defparam \fl_d_pad[0]~I .input_register_mode = "none";
defparam \fl_d_pad[0]~I .input_sync_reset = "none";
defparam \fl_d_pad[0]~I .oe_async_reset = "none";
defparam \fl_d_pad[0]~I .oe_power_up = "low";
defparam \fl_d_pad[0]~I .oe_register_mode = "none";
defparam \fl_d_pad[0]~I .oe_sync_reset = "none";
defparam \fl_d_pad[0]~I .operation_mode = "bidir";
defparam \fl_d_pad[0]~I .output_async_reset = "none";
defparam \fl_d_pad[0]~I .output_power_up = "low";
defparam \fl_d_pad[0]~I .output_register_mode = "none";
defparam \fl_d_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \fl_d_pad[1]~I (
	.datain(ep93xx_dat_latch[1]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fl_d_pad[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fl_d_pad[1]));
// synopsys translate_off
defparam \fl_d_pad[1]~I .input_async_reset = "none";
defparam \fl_d_pad[1]~I .input_power_up = "low";
defparam \fl_d_pad[1]~I .input_register_mode = "none";
defparam \fl_d_pad[1]~I .input_sync_reset = "none";
defparam \fl_d_pad[1]~I .oe_async_reset = "none";
defparam \fl_d_pad[1]~I .oe_power_up = "low";
defparam \fl_d_pad[1]~I .oe_register_mode = "none";
defparam \fl_d_pad[1]~I .oe_sync_reset = "none";
defparam \fl_d_pad[1]~I .operation_mode = "bidir";
defparam \fl_d_pad[1]~I .output_async_reset = "none";
defparam \fl_d_pad[1]~I .output_power_up = "low";
defparam \fl_d_pad[1]~I .output_register_mode = "none";
defparam \fl_d_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \fl_d_pad[2]~I (
	.datain(ep93xx_dat_latch[2]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fl_d_pad[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fl_d_pad[2]));
// synopsys translate_off
defparam \fl_d_pad[2]~I .input_async_reset = "none";
defparam \fl_d_pad[2]~I .input_power_up = "low";
defparam \fl_d_pad[2]~I .input_register_mode = "none";
defparam \fl_d_pad[2]~I .input_sync_reset = "none";
defparam \fl_d_pad[2]~I .oe_async_reset = "none";
defparam \fl_d_pad[2]~I .oe_power_up = "low";
defparam \fl_d_pad[2]~I .oe_register_mode = "none";
defparam \fl_d_pad[2]~I .oe_sync_reset = "none";
defparam \fl_d_pad[2]~I .operation_mode = "bidir";
defparam \fl_d_pad[2]~I .output_async_reset = "none";
defparam \fl_d_pad[2]~I .output_power_up = "low";
defparam \fl_d_pad[2]~I .output_register_mode = "none";
defparam \fl_d_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \fl_d_pad[3]~I (
	.datain(ep93xx_dat_latch[3]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fl_d_pad[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fl_d_pad[3]));
// synopsys translate_off
defparam \fl_d_pad[3]~I .input_async_reset = "none";
defparam \fl_d_pad[3]~I .input_power_up = "low";
defparam \fl_d_pad[3]~I .input_register_mode = "none";
defparam \fl_d_pad[3]~I .input_sync_reset = "none";
defparam \fl_d_pad[3]~I .oe_async_reset = "none";
defparam \fl_d_pad[3]~I .oe_power_up = "low";
defparam \fl_d_pad[3]~I .oe_register_mode = "none";
defparam \fl_d_pad[3]~I .oe_sync_reset = "none";
defparam \fl_d_pad[3]~I .operation_mode = "bidir";
defparam \fl_d_pad[3]~I .output_async_reset = "none";
defparam \fl_d_pad[3]~I .output_power_up = "low";
defparam \fl_d_pad[3]~I .output_register_mode = "none";
defparam \fl_d_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \fl_d_pad[4]~I (
	.datain(ep93xx_dat_latch[4]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fl_d_pad[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fl_d_pad[4]));
// synopsys translate_off
defparam \fl_d_pad[4]~I .input_async_reset = "none";
defparam \fl_d_pad[4]~I .input_power_up = "low";
defparam \fl_d_pad[4]~I .input_register_mode = "none";
defparam \fl_d_pad[4]~I .input_sync_reset = "none";
defparam \fl_d_pad[4]~I .oe_async_reset = "none";
defparam \fl_d_pad[4]~I .oe_power_up = "low";
defparam \fl_d_pad[4]~I .oe_register_mode = "none";
defparam \fl_d_pad[4]~I .oe_sync_reset = "none";
defparam \fl_d_pad[4]~I .operation_mode = "bidir";
defparam \fl_d_pad[4]~I .output_async_reset = "none";
defparam \fl_d_pad[4]~I .output_power_up = "low";
defparam \fl_d_pad[4]~I .output_register_mode = "none";
defparam \fl_d_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \fl_d_pad[5]~I (
	.datain(ep93xx_dat_latch[5]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fl_d_pad[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fl_d_pad[5]));
// synopsys translate_off
defparam \fl_d_pad[5]~I .input_async_reset = "none";
defparam \fl_d_pad[5]~I .input_power_up = "low";
defparam \fl_d_pad[5]~I .input_register_mode = "none";
defparam \fl_d_pad[5]~I .input_sync_reset = "none";
defparam \fl_d_pad[5]~I .oe_async_reset = "none";
defparam \fl_d_pad[5]~I .oe_power_up = "low";
defparam \fl_d_pad[5]~I .oe_register_mode = "none";
defparam \fl_d_pad[5]~I .oe_sync_reset = "none";
defparam \fl_d_pad[5]~I .operation_mode = "bidir";
defparam \fl_d_pad[5]~I .output_async_reset = "none";
defparam \fl_d_pad[5]~I .output_power_up = "low";
defparam \fl_d_pad[5]~I .output_register_mode = "none";
defparam \fl_d_pad[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \fl_d_pad[6]~I (
	.datain(ep93xx_dat_latch[6]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fl_d_pad[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fl_d_pad[6]));
// synopsys translate_off
defparam \fl_d_pad[6]~I .input_async_reset = "none";
defparam \fl_d_pad[6]~I .input_power_up = "low";
defparam \fl_d_pad[6]~I .input_register_mode = "none";
defparam \fl_d_pad[6]~I .input_sync_reset = "none";
defparam \fl_d_pad[6]~I .oe_async_reset = "none";
defparam \fl_d_pad[6]~I .oe_power_up = "low";
defparam \fl_d_pad[6]~I .oe_register_mode = "none";
defparam \fl_d_pad[6]~I .oe_sync_reset = "none";
defparam \fl_d_pad[6]~I .operation_mode = "bidir";
defparam \fl_d_pad[6]~I .output_async_reset = "none";
defparam \fl_d_pad[6]~I .output_power_up = "low";
defparam \fl_d_pad[6]~I .output_register_mode = "none";
defparam \fl_d_pad[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \fl_d_pad[7]~I (
	.datain(ep93xx_dat_latch[7]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fl_d_pad[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fl_d_pad[7]));
// synopsys translate_off
defparam \fl_d_pad[7]~I .input_async_reset = "none";
defparam \fl_d_pad[7]~I .input_power_up = "low";
defparam \fl_d_pad[7]~I .input_register_mode = "none";
defparam \fl_d_pad[7]~I .input_sync_reset = "none";
defparam \fl_d_pad[7]~I .oe_async_reset = "none";
defparam \fl_d_pad[7]~I .oe_power_up = "low";
defparam \fl_d_pad[7]~I .oe_register_mode = "none";
defparam \fl_d_pad[7]~I .oe_sync_reset = "none";
defparam \fl_d_pad[7]~I .operation_mode = "bidir";
defparam \fl_d_pad[7]~I .output_async_reset = "none";
defparam \fl_d_pad[7]~I .output_power_up = "low";
defparam \fl_d_pad[7]~I .output_register_mode = "none";
defparam \fl_d_pad[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \bd_pad[0]~I (
	.datain(ep93xx_dat_latch[8]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_pad[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_pad[0]));
// synopsys translate_off
defparam \bd_pad[0]~I .input_async_reset = "none";
defparam \bd_pad[0]~I .input_power_up = "low";
defparam \bd_pad[0]~I .input_register_mode = "none";
defparam \bd_pad[0]~I .input_sync_reset = "none";
defparam \bd_pad[0]~I .oe_async_reset = "none";
defparam \bd_pad[0]~I .oe_power_up = "low";
defparam \bd_pad[0]~I .oe_register_mode = "none";
defparam \bd_pad[0]~I .oe_sync_reset = "none";
defparam \bd_pad[0]~I .operation_mode = "bidir";
defparam \bd_pad[0]~I .output_async_reset = "none";
defparam \bd_pad[0]~I .output_power_up = "low";
defparam \bd_pad[0]~I .output_register_mode = "none";
defparam \bd_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \bd_pad[1]~I (
	.datain(ep93xx_dat_latch[9]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_pad[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_pad[1]));
// synopsys translate_off
defparam \bd_pad[1]~I .input_async_reset = "none";
defparam \bd_pad[1]~I .input_power_up = "low";
defparam \bd_pad[1]~I .input_register_mode = "none";
defparam \bd_pad[1]~I .input_sync_reset = "none";
defparam \bd_pad[1]~I .oe_async_reset = "none";
defparam \bd_pad[1]~I .oe_power_up = "low";
defparam \bd_pad[1]~I .oe_register_mode = "none";
defparam \bd_pad[1]~I .oe_sync_reset = "none";
defparam \bd_pad[1]~I .operation_mode = "bidir";
defparam \bd_pad[1]~I .output_async_reset = "none";
defparam \bd_pad[1]~I .output_power_up = "low";
defparam \bd_pad[1]~I .output_register_mode = "none";
defparam \bd_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \bd_pad[2]~I (
	.datain(ep93xx_dat_latch[10]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_pad[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_pad[2]));
// synopsys translate_off
defparam \bd_pad[2]~I .input_async_reset = "none";
defparam \bd_pad[2]~I .input_power_up = "low";
defparam \bd_pad[2]~I .input_register_mode = "none";
defparam \bd_pad[2]~I .input_sync_reset = "none";
defparam \bd_pad[2]~I .oe_async_reset = "none";
defparam \bd_pad[2]~I .oe_power_up = "low";
defparam \bd_pad[2]~I .oe_register_mode = "none";
defparam \bd_pad[2]~I .oe_sync_reset = "none";
defparam \bd_pad[2]~I .operation_mode = "bidir";
defparam \bd_pad[2]~I .output_async_reset = "none";
defparam \bd_pad[2]~I .output_power_up = "low";
defparam \bd_pad[2]~I .output_register_mode = "none";
defparam \bd_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \bd_pad[3]~I (
	.datain(ep93xx_dat_latch[11]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_pad[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_pad[3]));
// synopsys translate_off
defparam \bd_pad[3]~I .input_async_reset = "none";
defparam \bd_pad[3]~I .input_power_up = "low";
defparam \bd_pad[3]~I .input_register_mode = "none";
defparam \bd_pad[3]~I .input_sync_reset = "none";
defparam \bd_pad[3]~I .oe_async_reset = "none";
defparam \bd_pad[3]~I .oe_power_up = "low";
defparam \bd_pad[3]~I .oe_register_mode = "none";
defparam \bd_pad[3]~I .oe_sync_reset = "none";
defparam \bd_pad[3]~I .operation_mode = "bidir";
defparam \bd_pad[3]~I .output_async_reset = "none";
defparam \bd_pad[3]~I .output_power_up = "low";
defparam \bd_pad[3]~I .output_register_mode = "none";
defparam \bd_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \bd_pad[4]~I (
	.datain(ep93xx_dat_latch[12]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_pad[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_pad[4]));
// synopsys translate_off
defparam \bd_pad[4]~I .input_async_reset = "none";
defparam \bd_pad[4]~I .input_power_up = "low";
defparam \bd_pad[4]~I .input_register_mode = "none";
defparam \bd_pad[4]~I .input_sync_reset = "none";
defparam \bd_pad[4]~I .oe_async_reset = "none";
defparam \bd_pad[4]~I .oe_power_up = "low";
defparam \bd_pad[4]~I .oe_register_mode = "none";
defparam \bd_pad[4]~I .oe_sync_reset = "none";
defparam \bd_pad[4]~I .operation_mode = "bidir";
defparam \bd_pad[4]~I .output_async_reset = "none";
defparam \bd_pad[4]~I .output_power_up = "low";
defparam \bd_pad[4]~I .output_register_mode = "none";
defparam \bd_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \bd_pad[5]~I (
	.datain(ep93xx_dat_latch[13]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_pad[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_pad[5]));
// synopsys translate_off
defparam \bd_pad[5]~I .input_async_reset = "none";
defparam \bd_pad[5]~I .input_power_up = "low";
defparam \bd_pad[5]~I .input_register_mode = "none";
defparam \bd_pad[5]~I .input_sync_reset = "none";
defparam \bd_pad[5]~I .oe_async_reset = "none";
defparam \bd_pad[5]~I .oe_power_up = "low";
defparam \bd_pad[5]~I .oe_register_mode = "none";
defparam \bd_pad[5]~I .oe_sync_reset = "none";
defparam \bd_pad[5]~I .operation_mode = "bidir";
defparam \bd_pad[5]~I .output_async_reset = "none";
defparam \bd_pad[5]~I .output_power_up = "low";
defparam \bd_pad[5]~I .output_register_mode = "none";
defparam \bd_pad[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \bd_pad[6]~I (
	.datain(ep93xx_dat_latch[14]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_pad[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_pad[6]));
// synopsys translate_off
defparam \bd_pad[6]~I .input_async_reset = "none";
defparam \bd_pad[6]~I .input_power_up = "low";
defparam \bd_pad[6]~I .input_register_mode = "none";
defparam \bd_pad[6]~I .input_sync_reset = "none";
defparam \bd_pad[6]~I .oe_async_reset = "none";
defparam \bd_pad[6]~I .oe_power_up = "low";
defparam \bd_pad[6]~I .oe_register_mode = "none";
defparam \bd_pad[6]~I .oe_sync_reset = "none";
defparam \bd_pad[6]~I .operation_mode = "bidir";
defparam \bd_pad[6]~I .output_async_reset = "none";
defparam \bd_pad[6]~I .output_power_up = "low";
defparam \bd_pad[6]~I .output_register_mode = "none";
defparam \bd_pad[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \bd_pad[7]~I (
	.datain(ep93xx_dat_latch[15]),
	.oe(\ep93xx_databus_oe~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_pad[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_pad[7]));
// synopsys translate_off
defparam \bd_pad[7]~I .input_async_reset = "none";
defparam \bd_pad[7]~I .input_power_up = "low";
defparam \bd_pad[7]~I .input_register_mode = "none";
defparam \bd_pad[7]~I .input_sync_reset = "none";
defparam \bd_pad[7]~I .oe_async_reset = "none";
defparam \bd_pad[7]~I .oe_power_up = "low";
defparam \bd_pad[7]~I .oe_register_mode = "none";
defparam \bd_pad[7]~I .oe_sync_reset = "none";
defparam \bd_pad[7]~I .operation_mode = "bidir";
defparam \bd_pad[7]~I .output_async_reset = "none";
defparam \bd_pad[7]~I .output_power_up = "low";
defparam \bd_pad[7]~I .output_register_mode = "none";
defparam \bd_pad[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_169,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[0]~I (
	.datain(\usercore|dio2_reg [0]),
	.oe(\usercore|dio2_enable [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[0]));
// synopsys translate_off
defparam \dio0to8_pad[0]~I .input_async_reset = "none";
defparam \dio0to8_pad[0]~I .input_power_up = "low";
defparam \dio0to8_pad[0]~I .input_register_mode = "none";
defparam \dio0to8_pad[0]~I .input_sync_reset = "none";
defparam \dio0to8_pad[0]~I .oe_async_reset = "none";
defparam \dio0to8_pad[0]~I .oe_power_up = "low";
defparam \dio0to8_pad[0]~I .oe_register_mode = "none";
defparam \dio0to8_pad[0]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[0]~I .operation_mode = "bidir";
defparam \dio0to8_pad[0]~I .output_async_reset = "none";
defparam \dio0to8_pad[0]~I .output_power_up = "low";
defparam \dio0to8_pad[0]~I .output_register_mode = "none";
defparam \dio0to8_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_175,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[1]~I (
	.datain(\usercore|dio2_reg [1]),
	.oe(\usercore|dio2_enable [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[1]));
// synopsys translate_off
defparam \dio0to8_pad[1]~I .input_async_reset = "none";
defparam \dio0to8_pad[1]~I .input_power_up = "low";
defparam \dio0to8_pad[1]~I .input_register_mode = "none";
defparam \dio0to8_pad[1]~I .input_sync_reset = "none";
defparam \dio0to8_pad[1]~I .oe_async_reset = "none";
defparam \dio0to8_pad[1]~I .oe_power_up = "low";
defparam \dio0to8_pad[1]~I .oe_register_mode = "none";
defparam \dio0to8_pad[1]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[1]~I .operation_mode = "bidir";
defparam \dio0to8_pad[1]~I .output_async_reset = "none";
defparam \dio0to8_pad[1]~I .output_power_up = "low";
defparam \dio0to8_pad[1]~I .output_register_mode = "none";
defparam \dio0to8_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_180,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[2]~I (
	.datain(\usercore|dio2_reg [2]),
	.oe(\usercore|dio2_enable [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[2]));
// synopsys translate_off
defparam \dio0to8_pad[2]~I .input_async_reset = "none";
defparam \dio0to8_pad[2]~I .input_power_up = "low";
defparam \dio0to8_pad[2]~I .input_register_mode = "none";
defparam \dio0to8_pad[2]~I .input_sync_reset = "none";
defparam \dio0to8_pad[2]~I .oe_async_reset = "none";
defparam \dio0to8_pad[2]~I .oe_power_up = "low";
defparam \dio0to8_pad[2]~I .oe_register_mode = "none";
defparam \dio0to8_pad[2]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[2]~I .operation_mode = "bidir";
defparam \dio0to8_pad[2]~I .output_async_reset = "none";
defparam \dio0to8_pad[2]~I .output_power_up = "low";
defparam \dio0to8_pad[2]~I .output_register_mode = "none";
defparam \dio0to8_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_181,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[3]~I (
	.datain(\usercore|dio2_reg [3]),
	.oe(\usercore|dio2_enable [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[3]));
// synopsys translate_off
defparam \dio0to8_pad[3]~I .input_async_reset = "none";
defparam \dio0to8_pad[3]~I .input_power_up = "low";
defparam \dio0to8_pad[3]~I .input_register_mode = "none";
defparam \dio0to8_pad[3]~I .input_sync_reset = "none";
defparam \dio0to8_pad[3]~I .oe_async_reset = "none";
defparam \dio0to8_pad[3]~I .oe_power_up = "low";
defparam \dio0to8_pad[3]~I .oe_register_mode = "none";
defparam \dio0to8_pad[3]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[3]~I .operation_mode = "bidir";
defparam \dio0to8_pad[3]~I .output_async_reset = "none";
defparam \dio0to8_pad[3]~I .output_power_up = "low";
defparam \dio0to8_pad[3]~I .output_register_mode = "none";
defparam \dio0to8_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_187,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[4]~I (
	.datain(\usercore|dio2_reg [4]),
	.oe(\usercore|dio2_enable [4]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[4]));
// synopsys translate_off
defparam \dio0to8_pad[4]~I .input_async_reset = "none";
defparam \dio0to8_pad[4]~I .input_power_up = "low";
defparam \dio0to8_pad[4]~I .input_register_mode = "none";
defparam \dio0to8_pad[4]~I .input_sync_reset = "none";
defparam \dio0to8_pad[4]~I .oe_async_reset = "none";
defparam \dio0to8_pad[4]~I .oe_power_up = "low";
defparam \dio0to8_pad[4]~I .oe_register_mode = "none";
defparam \dio0to8_pad[4]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[4]~I .operation_mode = "bidir";
defparam \dio0to8_pad[4]~I .output_async_reset = "none";
defparam \dio0to8_pad[4]~I .output_power_up = "low";
defparam \dio0to8_pad[4]~I .output_register_mode = "none";
defparam \dio0to8_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_189,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[5]~I (
	.datain(\usercore|dio2_reg [5]),
	.oe(\usercore|dio2_enable [5]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[5]));
// synopsys translate_off
defparam \dio0to8_pad[5]~I .input_async_reset = "none";
defparam \dio0to8_pad[5]~I .input_power_up = "low";
defparam \dio0to8_pad[5]~I .input_register_mode = "none";
defparam \dio0to8_pad[5]~I .input_sync_reset = "none";
defparam \dio0to8_pad[5]~I .oe_async_reset = "none";
defparam \dio0to8_pad[5]~I .oe_power_up = "low";
defparam \dio0to8_pad[5]~I .oe_register_mode = "none";
defparam \dio0to8_pad[5]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[5]~I .operation_mode = "bidir";
defparam \dio0to8_pad[5]~I .output_async_reset = "none";
defparam \dio0to8_pad[5]~I .output_power_up = "low";
defparam \dio0to8_pad[5]~I .output_register_mode = "none";
defparam \dio0to8_pad[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_195,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[6]~I (
	.datain(\usercore|dio2_reg [6]),
	.oe(\usercore|dio2_enable [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[6]));
// synopsys translate_off
defparam \dio0to8_pad[6]~I .input_async_reset = "none";
defparam \dio0to8_pad[6]~I .input_power_up = "low";
defparam \dio0to8_pad[6]~I .input_register_mode = "none";
defparam \dio0to8_pad[6]~I .input_sync_reset = "none";
defparam \dio0to8_pad[6]~I .oe_async_reset = "none";
defparam \dio0to8_pad[6]~I .oe_power_up = "low";
defparam \dio0to8_pad[6]~I .oe_register_mode = "none";
defparam \dio0to8_pad[6]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[6]~I .operation_mode = "bidir";
defparam \dio0to8_pad[6]~I .output_async_reset = "none";
defparam \dio0to8_pad[6]~I .output_power_up = "low";
defparam \dio0to8_pad[6]~I .output_register_mode = "none";
defparam \dio0to8_pad[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_197,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[7]~I (
	.datain(\usercore|dio2_reg [7]),
	.oe(\usercore|dio2_enable [7]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[7]));
// synopsys translate_off
defparam \dio0to8_pad[7]~I .input_async_reset = "none";
defparam \dio0to8_pad[7]~I .input_power_up = "low";
defparam \dio0to8_pad[7]~I .input_register_mode = "none";
defparam \dio0to8_pad[7]~I .input_sync_reset = "none";
defparam \dio0to8_pad[7]~I .oe_async_reset = "none";
defparam \dio0to8_pad[7]~I .oe_power_up = "low";
defparam \dio0to8_pad[7]~I .oe_register_mode = "none";
defparam \dio0to8_pad[7]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[7]~I .operation_mode = "bidir";
defparam \dio0to8_pad[7]~I .output_async_reset = "none";
defparam \dio0to8_pad[7]~I .output_power_up = "low";
defparam \dio0to8_pad[7]~I .output_register_mode = "none";
defparam \dio0to8_pad[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_199,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio0to8_pad[8]~I (
	.datain(\usercore|dio2_reg [8]),
	.oe(\usercore|dio2_enable [8]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio0to8_pad[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio0to8_pad[8]));
// synopsys translate_off
defparam \dio0to8_pad[8]~I .input_async_reset = "none";
defparam \dio0to8_pad[8]~I .input_power_up = "low";
defparam \dio0to8_pad[8]~I .input_register_mode = "none";
defparam \dio0to8_pad[8]~I .input_sync_reset = "none";
defparam \dio0to8_pad[8]~I .oe_async_reset = "none";
defparam \dio0to8_pad[8]~I .oe_power_up = "low";
defparam \dio0to8_pad[8]~I .oe_register_mode = "none";
defparam \dio0to8_pad[8]~I .oe_sync_reset = "none";
defparam \dio0to8_pad[8]~I .operation_mode = "bidir";
defparam \dio0to8_pad[8]~I .output_async_reset = "none";
defparam \dio0to8_pad[8]~I .output_power_up = "low";
defparam \dio0to8_pad[8]~I .output_register_mode = "none";
defparam \dio0to8_pad[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_176,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio10to17_pad[0]~I (
	.datain(\usercore|dio2_reg [10]),
	.oe(\usercore|dio2_enable [10]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio10to17_pad[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio10to17_pad[0]));
// synopsys translate_off
defparam \dio10to17_pad[0]~I .input_async_reset = "none";
defparam \dio10to17_pad[0]~I .input_power_up = "low";
defparam \dio10to17_pad[0]~I .input_register_mode = "none";
defparam \dio10to17_pad[0]~I .input_sync_reset = "none";
defparam \dio10to17_pad[0]~I .oe_async_reset = "none";
defparam \dio10to17_pad[0]~I .oe_power_up = "low";
defparam \dio10to17_pad[0]~I .oe_register_mode = "none";
defparam \dio10to17_pad[0]~I .oe_sync_reset = "none";
defparam \dio10to17_pad[0]~I .operation_mode = "bidir";
defparam \dio10to17_pad[0]~I .output_async_reset = "none";
defparam \dio10to17_pad[0]~I .output_power_up = "low";
defparam \dio10to17_pad[0]~I .output_register_mode = "none";
defparam \dio10to17_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_182,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio10to17_pad[1]~I (
	.datain(\usercore|dio2_reg [11]),
	.oe(\usercore|dio2_enable [11]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio10to17_pad[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio10to17_pad[1]));
// synopsys translate_off
defparam \dio10to17_pad[1]~I .input_async_reset = "none";
defparam \dio10to17_pad[1]~I .input_power_up = "low";
defparam \dio10to17_pad[1]~I .input_register_mode = "none";
defparam \dio10to17_pad[1]~I .input_sync_reset = "none";
defparam \dio10to17_pad[1]~I .oe_async_reset = "none";
defparam \dio10to17_pad[1]~I .oe_power_up = "low";
defparam \dio10to17_pad[1]~I .oe_register_mode = "none";
defparam \dio10to17_pad[1]~I .oe_sync_reset = "none";
defparam \dio10to17_pad[1]~I .operation_mode = "bidir";
defparam \dio10to17_pad[1]~I .output_async_reset = "none";
defparam \dio10to17_pad[1]~I .output_power_up = "low";
defparam \dio10to17_pad[1]~I .output_register_mode = "none";
defparam \dio10to17_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_185,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio10to17_pad[2]~I (
	.datain(\usercore|dio2_reg [12]),
	.oe(\usercore|dio2_enable [12]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio10to17_pad[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio10to17_pad[2]));
// synopsys translate_off
defparam \dio10to17_pad[2]~I .input_async_reset = "none";
defparam \dio10to17_pad[2]~I .input_power_up = "low";
defparam \dio10to17_pad[2]~I .input_register_mode = "none";
defparam \dio10to17_pad[2]~I .input_sync_reset = "none";
defparam \dio10to17_pad[2]~I .oe_async_reset = "none";
defparam \dio10to17_pad[2]~I .oe_power_up = "low";
defparam \dio10to17_pad[2]~I .oe_register_mode = "none";
defparam \dio10to17_pad[2]~I .oe_sync_reset = "none";
defparam \dio10to17_pad[2]~I .operation_mode = "bidir";
defparam \dio10to17_pad[2]~I .output_async_reset = "none";
defparam \dio10to17_pad[2]~I .output_power_up = "low";
defparam \dio10to17_pad[2]~I .output_register_mode = "none";
defparam \dio10to17_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_188,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio10to17_pad[3]~I (
	.datain(\usercore|dio2_reg [13]),
	.oe(\usercore|dio2_enable [13]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio10to17_pad[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio10to17_pad[3]));
// synopsys translate_off
defparam \dio10to17_pad[3]~I .input_async_reset = "none";
defparam \dio10to17_pad[3]~I .input_power_up = "low";
defparam \dio10to17_pad[3]~I .input_register_mode = "none";
defparam \dio10to17_pad[3]~I .input_sync_reset = "none";
defparam \dio10to17_pad[3]~I .oe_async_reset = "none";
defparam \dio10to17_pad[3]~I .oe_power_up = "low";
defparam \dio10to17_pad[3]~I .oe_register_mode = "none";
defparam \dio10to17_pad[3]~I .oe_sync_reset = "none";
defparam \dio10to17_pad[3]~I .operation_mode = "bidir";
defparam \dio10to17_pad[3]~I .output_async_reset = "none";
defparam \dio10to17_pad[3]~I .output_power_up = "low";
defparam \dio10to17_pad[3]~I .output_register_mode = "none";
defparam \dio10to17_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_192,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio10to17_pad[4]~I (
	.datain(\usercore|dio2_reg [14]),
	.oe(\usercore|dio2_enable [14]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio10to17_pad[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio10to17_pad[4]));
// synopsys translate_off
defparam \dio10to17_pad[4]~I .input_async_reset = "none";
defparam \dio10to17_pad[4]~I .input_power_up = "low";
defparam \dio10to17_pad[4]~I .input_register_mode = "none";
defparam \dio10to17_pad[4]~I .input_sync_reset = "none";
defparam \dio10to17_pad[4]~I .oe_async_reset = "none";
defparam \dio10to17_pad[4]~I .oe_power_up = "low";
defparam \dio10to17_pad[4]~I .oe_register_mode = "none";
defparam \dio10to17_pad[4]~I .oe_sync_reset = "none";
defparam \dio10to17_pad[4]~I .operation_mode = "bidir";
defparam \dio10to17_pad[4]~I .output_async_reset = "none";
defparam \dio10to17_pad[4]~I .output_power_up = "low";
defparam \dio10to17_pad[4]~I .output_register_mode = "none";
defparam \dio10to17_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_193,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio10to17_pad[5]~I (
	.datain(\usercore|dio2_reg [15]),
	.oe(\usercore|dio2_enable [15]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio10to17_pad[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio10to17_pad[5]));
// synopsys translate_off
defparam \dio10to17_pad[5]~I .input_async_reset = "none";
defparam \dio10to17_pad[5]~I .input_power_up = "low";
defparam \dio10to17_pad[5]~I .input_register_mode = "none";
defparam \dio10to17_pad[5]~I .input_sync_reset = "none";
defparam \dio10to17_pad[5]~I .oe_async_reset = "none";
defparam \dio10to17_pad[5]~I .oe_power_up = "low";
defparam \dio10to17_pad[5]~I .oe_register_mode = "none";
defparam \dio10to17_pad[5]~I .oe_sync_reset = "none";
defparam \dio10to17_pad[5]~I .operation_mode = "bidir";
defparam \dio10to17_pad[5]~I .output_async_reset = "none";
defparam \dio10to17_pad[5]~I .output_power_up = "low";
defparam \dio10to17_pad[5]~I .output_register_mode = "none";
defparam \dio10to17_pad[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_198,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio10to17_pad[6]~I (
	.datain(\usercore|misc_reg [2]),
	.oe(\usercore|misc_enable [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio10to17_pad[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio10to17_pad[6]));
// synopsys translate_off
defparam \dio10to17_pad[6]~I .input_async_reset = "none";
defparam \dio10to17_pad[6]~I .input_power_up = "low";
defparam \dio10to17_pad[6]~I .input_register_mode = "none";
defparam \dio10to17_pad[6]~I .input_sync_reset = "none";
defparam \dio10to17_pad[6]~I .oe_async_reset = "none";
defparam \dio10to17_pad[6]~I .oe_power_up = "low";
defparam \dio10to17_pad[6]~I .oe_register_mode = "none";
defparam \dio10to17_pad[6]~I .oe_sync_reset = "none";
defparam \dio10to17_pad[6]~I .operation_mode = "bidir";
defparam \dio10to17_pad[6]~I .output_async_reset = "none";
defparam \dio10to17_pad[6]~I .output_power_up = "low";
defparam \dio10to17_pad[6]~I .output_register_mode = "none";
defparam \dio10to17_pad[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_200,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dio10to17_pad[7]~I (
	.datain(\usercore|misc_reg [3]),
	.oe(\usercore|misc_enable [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dio10to17_pad[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio10to17_pad[7]));
// synopsys translate_off
defparam \dio10to17_pad[7]~I .input_async_reset = "none";
defparam \dio10to17_pad[7]~I .input_power_up = "low";
defparam \dio10to17_pad[7]~I .input_register_mode = "none";
defparam \dio10to17_pad[7]~I .input_sync_reset = "none";
defparam \dio10to17_pad[7]~I .oe_async_reset = "none";
defparam \dio10to17_pad[7]~I .oe_power_up = "low";
defparam \dio10to17_pad[7]~I .oe_register_mode = "none";
defparam \dio10to17_pad[7]~I .oe_sync_reset = "none";
defparam \dio10to17_pad[7]~I .operation_mode = "bidir";
defparam \dio10to17_pad[7]~I .output_async_reset = "none";
defparam \dio10to17_pad[7]~I .output_power_up = "low";
defparam \dio10to17_pad[7]~I .output_register_mode = "none";
defparam \dio10to17_pad[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_147,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \blue_pad[0]~I (
	.datain(\usercore|vga_reg [0]),
	.oe(\usercore|vga_enable [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\blue_pad[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(blue_pad[0]));
// synopsys translate_off
defparam \blue_pad[0]~I .input_async_reset = "none";
defparam \blue_pad[0]~I .input_power_up = "low";
defparam \blue_pad[0]~I .input_register_mode = "none";
defparam \blue_pad[0]~I .input_sync_reset = "none";
defparam \blue_pad[0]~I .oe_async_reset = "none";
defparam \blue_pad[0]~I .oe_power_up = "low";
defparam \blue_pad[0]~I .oe_register_mode = "none";
defparam \blue_pad[0]~I .oe_sync_reset = "none";
defparam \blue_pad[0]~I .operation_mode = "bidir";
defparam \blue_pad[0]~I .output_async_reset = "none";
defparam \blue_pad[0]~I .output_power_up = "low";
defparam \blue_pad[0]~I .output_register_mode = "none";
defparam \blue_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_162,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \blue_pad[1]~I (
	.datain(\usercore|vga_reg [1]),
	.oe(\usercore|vga_enable [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\blue_pad[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(blue_pad[1]));
// synopsys translate_off
defparam \blue_pad[1]~I .input_async_reset = "none";
defparam \blue_pad[1]~I .input_power_up = "low";
defparam \blue_pad[1]~I .input_register_mode = "none";
defparam \blue_pad[1]~I .input_sync_reset = "none";
defparam \blue_pad[1]~I .oe_async_reset = "none";
defparam \blue_pad[1]~I .oe_power_up = "low";
defparam \blue_pad[1]~I .oe_register_mode = "none";
defparam \blue_pad[1]~I .oe_sync_reset = "none";
defparam \blue_pad[1]~I .operation_mode = "bidir";
defparam \blue_pad[1]~I .output_async_reset = "none";
defparam \blue_pad[1]~I .output_power_up = "low";
defparam \blue_pad[1]~I .output_register_mode = "none";
defparam \blue_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_163,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \blue_pad[2]~I (
	.datain(\usercore|vga_reg [2]),
	.oe(\usercore|vga_enable [2]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\blue_pad[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(blue_pad[2]));
// synopsys translate_off
defparam \blue_pad[2]~I .input_async_reset = "none";
defparam \blue_pad[2]~I .input_power_up = "low";
defparam \blue_pad[2]~I .input_register_mode = "none";
defparam \blue_pad[2]~I .input_sync_reset = "none";
defparam \blue_pad[2]~I .oe_async_reset = "none";
defparam \blue_pad[2]~I .oe_power_up = "low";
defparam \blue_pad[2]~I .oe_register_mode = "none";
defparam \blue_pad[2]~I .oe_sync_reset = "none";
defparam \blue_pad[2]~I .operation_mode = "bidir";
defparam \blue_pad[2]~I .output_async_reset = "none";
defparam \blue_pad[2]~I .output_power_up = "low";
defparam \blue_pad[2]~I .output_register_mode = "none";
defparam \blue_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \blue_pad[3]~I (
	.datain(\usercore|vga_reg [3]),
	.oe(\usercore|vga_enable [3]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\blue_pad[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(blue_pad[3]));
// synopsys translate_off
defparam \blue_pad[3]~I .input_async_reset = "none";
defparam \blue_pad[3]~I .input_power_up = "low";
defparam \blue_pad[3]~I .input_register_mode = "none";
defparam \blue_pad[3]~I .input_sync_reset = "none";
defparam \blue_pad[3]~I .oe_async_reset = "none";
defparam \blue_pad[3]~I .oe_power_up = "low";
defparam \blue_pad[3]~I .oe_register_mode = "none";
defparam \blue_pad[3]~I .oe_sync_reset = "none";
defparam \blue_pad[3]~I .operation_mode = "bidir";
defparam \blue_pad[3]~I .output_async_reset = "none";
defparam \blue_pad[3]~I .output_power_up = "low";
defparam \blue_pad[3]~I .output_register_mode = "none";
defparam \blue_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_145,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \blue_pad[4]~I (
	.datain(\usercore|vga_reg [4]),
	.oe(\usercore|vga_enable [4]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\blue_pad[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(blue_pad[4]));
// synopsys translate_off
defparam \blue_pad[4]~I .input_async_reset = "none";
defparam \blue_pad[4]~I .input_power_up = "low";
defparam \blue_pad[4]~I .input_register_mode = "none";
defparam \blue_pad[4]~I .input_sync_reset = "none";
defparam \blue_pad[4]~I .oe_async_reset = "none";
defparam \blue_pad[4]~I .oe_power_up = "low";
defparam \blue_pad[4]~I .oe_register_mode = "none";
defparam \blue_pad[4]~I .oe_sync_reset = "none";
defparam \blue_pad[4]~I .operation_mode = "bidir";
defparam \blue_pad[4]~I .output_async_reset = "none";
defparam \blue_pad[4]~I .output_power_up = "low";
defparam \blue_pad[4]~I .output_register_mode = "none";
defparam \blue_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \red_pad[0]~I (
	.datain(\usercore|vga_reg [10]),
	.oe(\usercore|vga_enable [10]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\red_pad[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red_pad[0]));
// synopsys translate_off
defparam \red_pad[0]~I .input_async_reset = "none";
defparam \red_pad[0]~I .input_power_up = "low";
defparam \red_pad[0]~I .input_register_mode = "none";
defparam \red_pad[0]~I .input_sync_reset = "none";
defparam \red_pad[0]~I .oe_async_reset = "none";
defparam \red_pad[0]~I .oe_power_up = "low";
defparam \red_pad[0]~I .oe_register_mode = "none";
defparam \red_pad[0]~I .oe_sync_reset = "none";
defparam \red_pad[0]~I .operation_mode = "bidir";
defparam \red_pad[0]~I .output_async_reset = "none";
defparam \red_pad[0]~I .output_power_up = "low";
defparam \red_pad[0]~I .output_register_mode = "none";
defparam \red_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \red_pad[1]~I (
	.datain(\usercore|vga_reg [11]),
	.oe(\usercore|vga_enable [11]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\red_pad[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red_pad[1]));
// synopsys translate_off
defparam \red_pad[1]~I .input_async_reset = "none";
defparam \red_pad[1]~I .input_power_up = "low";
defparam \red_pad[1]~I .input_register_mode = "none";
defparam \red_pad[1]~I .input_sync_reset = "none";
defparam \red_pad[1]~I .oe_async_reset = "none";
defparam \red_pad[1]~I .oe_power_up = "low";
defparam \red_pad[1]~I .oe_register_mode = "none";
defparam \red_pad[1]~I .oe_sync_reset = "none";
defparam \red_pad[1]~I .operation_mode = "bidir";
defparam \red_pad[1]~I .output_async_reset = "none";
defparam \red_pad[1]~I .output_power_up = "low";
defparam \red_pad[1]~I .output_register_mode = "none";
defparam \red_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_168,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \red_pad[2]~I (
	.datain(\usercore|vga_reg [12]),
	.oe(\usercore|vga_enable [12]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\red_pad[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red_pad[2]));
// synopsys translate_off
defparam \red_pad[2]~I .input_async_reset = "none";
defparam \red_pad[2]~I .input_power_up = "low";
defparam \red_pad[2]~I .input_register_mode = "none";
defparam \red_pad[2]~I .input_sync_reset = "none";
defparam \red_pad[2]~I .oe_async_reset = "none";
defparam \red_pad[2]~I .oe_power_up = "low";
defparam \red_pad[2]~I .oe_register_mode = "none";
defparam \red_pad[2]~I .oe_sync_reset = "none";
defparam \red_pad[2]~I .operation_mode = "bidir";
defparam \red_pad[2]~I .output_async_reset = "none";
defparam \red_pad[2]~I .output_power_up = "low";
defparam \red_pad[2]~I .output_register_mode = "none";
defparam \red_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_151,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \red_pad[3]~I (
	.datain(\usercore|vga_reg [13]),
	.oe(\usercore|vga_enable [13]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\red_pad[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red_pad[3]));
// synopsys translate_off
defparam \red_pad[3]~I .input_async_reset = "none";
defparam \red_pad[3]~I .input_power_up = "low";
defparam \red_pad[3]~I .input_register_mode = "none";
defparam \red_pad[3]~I .input_sync_reset = "none";
defparam \red_pad[3]~I .oe_async_reset = "none";
defparam \red_pad[3]~I .oe_power_up = "low";
defparam \red_pad[3]~I .oe_register_mode = "none";
defparam \red_pad[3]~I .oe_sync_reset = "none";
defparam \red_pad[3]~I .operation_mode = "bidir";
defparam \red_pad[3]~I .output_async_reset = "none";
defparam \red_pad[3]~I .output_power_up = "low";
defparam \red_pad[3]~I .output_register_mode = "none";
defparam \red_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_149,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \red_pad[4]~I (
	.datain(\usercore|vga_reg [14]),
	.oe(\usercore|vga_enable [14]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\red_pad[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red_pad[4]));
// synopsys translate_off
defparam \red_pad[4]~I .input_async_reset = "none";
defparam \red_pad[4]~I .input_power_up = "low";
defparam \red_pad[4]~I .input_register_mode = "none";
defparam \red_pad[4]~I .input_sync_reset = "none";
defparam \red_pad[4]~I .oe_async_reset = "none";
defparam \red_pad[4]~I .oe_power_up = "low";
defparam \red_pad[4]~I .oe_register_mode = "none";
defparam \red_pad[4]~I .oe_sync_reset = "none";
defparam \red_pad[4]~I .operation_mode = "bidir";
defparam \red_pad[4]~I .output_async_reset = "none";
defparam \red_pad[4]~I .output_power_up = "low";
defparam \red_pad[4]~I .output_register_mode = "none";
defparam \red_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_165,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \green_pad[0]~I (
	.datain(\usercore|vga_reg [5]),
	.oe(\usercore|vga_enable [5]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\green_pad[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green_pad[0]));
// synopsys translate_off
defparam \green_pad[0]~I .input_async_reset = "none";
defparam \green_pad[0]~I .input_power_up = "low";
defparam \green_pad[0]~I .input_register_mode = "none";
defparam \green_pad[0]~I .input_sync_reset = "none";
defparam \green_pad[0]~I .oe_async_reset = "none";
defparam \green_pad[0]~I .oe_power_up = "low";
defparam \green_pad[0]~I .oe_register_mode = "none";
defparam \green_pad[0]~I .oe_sync_reset = "none";
defparam \green_pad[0]~I .operation_mode = "bidir";
defparam \green_pad[0]~I .output_async_reset = "none";
defparam \green_pad[0]~I .output_power_up = "low";
defparam \green_pad[0]~I .output_register_mode = "none";
defparam \green_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_160,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \green_pad[1]~I (
	.datain(\usercore|vga_reg [6]),
	.oe(\usercore|vga_enable [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\green_pad[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green_pad[1]));
// synopsys translate_off
defparam \green_pad[1]~I .input_async_reset = "none";
defparam \green_pad[1]~I .input_power_up = "low";
defparam \green_pad[1]~I .input_register_mode = "none";
defparam \green_pad[1]~I .input_sync_reset = "none";
defparam \green_pad[1]~I .oe_async_reset = "none";
defparam \green_pad[1]~I .oe_power_up = "low";
defparam \green_pad[1]~I .oe_register_mode = "none";
defparam \green_pad[1]~I .oe_sync_reset = "none";
defparam \green_pad[1]~I .operation_mode = "bidir";
defparam \green_pad[1]~I .output_async_reset = "none";
defparam \green_pad[1]~I .output_power_up = "low";
defparam \green_pad[1]~I .output_register_mode = "none";
defparam \green_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_164,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \green_pad[2]~I (
	.datain(\usercore|vga_reg [7]),
	.oe(\usercore|vga_enable [7]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\green_pad[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green_pad[2]));
// synopsys translate_off
defparam \green_pad[2]~I .input_async_reset = "none";
defparam \green_pad[2]~I .input_power_up = "low";
defparam \green_pad[2]~I .input_register_mode = "none";
defparam \green_pad[2]~I .input_sync_reset = "none";
defparam \green_pad[2]~I .oe_async_reset = "none";
defparam \green_pad[2]~I .oe_power_up = "low";
defparam \green_pad[2]~I .oe_register_mode = "none";
defparam \green_pad[2]~I .oe_sync_reset = "none";
defparam \green_pad[2]~I .operation_mode = "bidir";
defparam \green_pad[2]~I .output_async_reset = "none";
defparam \green_pad[2]~I .output_power_up = "low";
defparam \green_pad[2]~I .output_register_mode = "none";
defparam \green_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_146,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \green_pad[3]~I (
	.datain(\usercore|vga_reg [8]),
	.oe(\usercore|vga_enable [8]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\green_pad[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green_pad[3]));
// synopsys translate_off
defparam \green_pad[3]~I .input_async_reset = "none";
defparam \green_pad[3]~I .input_power_up = "low";
defparam \green_pad[3]~I .input_register_mode = "none";
defparam \green_pad[3]~I .input_sync_reset = "none";
defparam \green_pad[3]~I .oe_async_reset = "none";
defparam \green_pad[3]~I .oe_power_up = "low";
defparam \green_pad[3]~I .oe_register_mode = "none";
defparam \green_pad[3]~I .oe_sync_reset = "none";
defparam \green_pad[3]~I .operation_mode = "bidir";
defparam \green_pad[3]~I .output_async_reset = "none";
defparam \green_pad[3]~I .output_power_up = "low";
defparam \green_pad[3]~I .output_register_mode = "none";
defparam \green_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_150,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \green_pad[4]~I (
	.datain(\usercore|vga_reg [9]),
	.oe(\usercore|vga_enable [9]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\green_pad[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green_pad[4]));
// synopsys translate_off
defparam \green_pad[4]~I .input_async_reset = "none";
defparam \green_pad[4]~I .input_power_up = "low";
defparam \green_pad[4]~I .input_register_mode = "none";
defparam \green_pad[4]~I .input_sync_reset = "none";
defparam \green_pad[4]~I .oe_async_reset = "none";
defparam \green_pad[4]~I .oe_power_up = "low";
defparam \green_pad[4]~I .oe_register_mode = "none";
defparam \green_pad[4]~I .oe_sync_reset = "none";
defparam \green_pad[4]~I .operation_mode = "bidir";
defparam \green_pad[4]~I .output_async_reset = "none";
defparam \green_pad[4]~I .output_power_up = "low";
defparam \green_pad[4]~I .output_register_mode = "none";
defparam \green_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_152,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \hsync_pad~I (
	.datain(\usercore|misc_reg [0]),
	.oe(\usercore|misc_enable [0]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\hsync_pad~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hsync_pad));
// synopsys translate_off
defparam \hsync_pad~I .input_async_reset = "none";
defparam \hsync_pad~I .input_power_up = "low";
defparam \hsync_pad~I .input_register_mode = "none";
defparam \hsync_pad~I .input_sync_reset = "none";
defparam \hsync_pad~I .oe_async_reset = "none";
defparam \hsync_pad~I .oe_power_up = "low";
defparam \hsync_pad~I .oe_register_mode = "none";
defparam \hsync_pad~I .oe_sync_reset = "none";
defparam \hsync_pad~I .operation_mode = "bidir";
defparam \hsync_pad~I .output_async_reset = "none";
defparam \hsync_pad~I .output_power_up = "low";
defparam \hsync_pad~I .output_register_mode = "none";
defparam \hsync_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_161,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \vsync_pad~I (
	.datain(\usercore|misc_reg [1]),
	.oe(\usercore|misc_enable [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\vsync_pad~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vsync_pad));
// synopsys translate_off
defparam \vsync_pad~I .input_async_reset = "none";
defparam \vsync_pad~I .input_power_up = "low";
defparam \vsync_pad~I .input_register_mode = "none";
defparam \vsync_pad~I .input_sync_reset = "none";
defparam \vsync_pad~I .oe_async_reset = "none";
defparam \vsync_pad~I .oe_power_up = "low";
defparam \vsync_pad~I .oe_register_mode = "none";
defparam \vsync_pad~I .oe_sync_reset = "none";
defparam \vsync_pad~I .operation_mode = "bidir";
defparam \vsync_pad~I .output_async_reset = "none";
defparam \vsync_pad~I .output_power_up = "low";
defparam \vsync_pad~I .output_register_mode = "none";
defparam \vsync_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \clk_25mhz_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_25mhz_pad~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_25mhz_pad));
// synopsys translate_off
defparam \clk_25mhz_pad~I .input_async_reset = "none";
defparam \clk_25mhz_pad~I .input_power_up = "low";
defparam \clk_25mhz_pad~I .input_register_mode = "none";
defparam \clk_25mhz_pad~I .input_sync_reset = "none";
defparam \clk_25mhz_pad~I .oe_async_reset = "none";
defparam \clk_25mhz_pad~I .oe_power_up = "low";
defparam \clk_25mhz_pad~I .oe_register_mode = "none";
defparam \clk_25mhz_pad~I .oe_sync_reset = "none";
defparam \clk_25mhz_pad~I .operation_mode = "input";
defparam \clk_25mhz_pad~I .output_async_reset = "none";
defparam \clk_25mhz_pad~I .output_power_up = "low";
defparam \clk_25mhz_pad~I .output_register_mode = "none";
defparam \clk_25mhz_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_2
cycloneii_pll \clkgencore|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\clk_25mhz_pad~combout }),
	.locked(\clkgencore|altpll_component|_locked ),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\clkgencore|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \clkgencore|altpll_component|pll .bandwidth = 0;
defparam \clkgencore|altpll_component|pll .bandwidth_type = "low";
defparam \clkgencore|altpll_component|pll .c0_high = 5;
defparam \clkgencore|altpll_component|pll .c0_initial = 1;
defparam \clkgencore|altpll_component|pll .c0_low = 5;
defparam \clkgencore|altpll_component|pll .c0_mode = "even";
defparam \clkgencore|altpll_component|pll .c0_ph = 0;
defparam \clkgencore|altpll_component|pll .c1_mode = "bypass";
defparam \clkgencore|altpll_component|pll .c1_ph = 0;
defparam \clkgencore|altpll_component|pll .c2_mode = "bypass";
defparam \clkgencore|altpll_component|pll .c2_ph = 0;
defparam \clkgencore|altpll_component|pll .charge_pump_current = 80;
defparam \clkgencore|altpll_component|pll .clk0_duty_cycle = 50;
defparam \clkgencore|altpll_component|pll .clk0_phase_shift = "0";
defparam \clkgencore|altpll_component|pll .clk1_counter = "c0";
defparam \clkgencore|altpll_component|pll .clk1_divide_by = 1;
defparam \clkgencore|altpll_component|pll .clk1_duty_cycle = 50;
defparam \clkgencore|altpll_component|pll .clk1_multiply_by = 3;
defparam \clkgencore|altpll_component|pll .clk1_phase_shift = "0";
defparam \clkgencore|altpll_component|pll .clk2_duty_cycle = 50;
defparam \clkgencore|altpll_component|pll .clk2_phase_shift = "0";
defparam \clkgencore|altpll_component|pll .gate_lock_counter = 2500;
defparam \clkgencore|altpll_component|pll .gate_lock_signal = "yes";
defparam \clkgencore|altpll_component|pll .inclk0_input_frequency = 40000;
defparam \clkgencore|altpll_component|pll .inclk1_input_frequency = 40000;
defparam \clkgencore|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \clkgencore|altpll_component|pll .loop_filter_c = 3;
defparam \clkgencore|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \clkgencore|altpll_component|pll .m = 30;
defparam \clkgencore|altpll_component|pll .m_initial = 1;
defparam \clkgencore|altpll_component|pll .m_ph = 0;
defparam \clkgencore|altpll_component|pll .n = 1;
defparam \clkgencore|altpll_component|pll .operation_mode = "no_compensation";
defparam \clkgencore|altpll_component|pll .pfd_max = 100000;
defparam \clkgencore|altpll_component|pll .pfd_min = 2484;
defparam \clkgencore|altpll_component|pll .pll_compensation_delay = 2512;
defparam \clkgencore|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \clkgencore|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \clkgencore|altpll_component|pll .simulation_type = "timing";
defparam \clkgencore|altpll_component|pll .valid_lock_multiplier = 1;
defparam \clkgencore|altpll_component|pll .vco_center = 1333;
defparam \clkgencore|altpll_component|pll .vco_max = 2000;
defparam \clkgencore|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \clkgencore|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clkgencore|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \clkgencore|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \clkgencore|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \isa_add1_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isa_add1_pad~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isa_add1_pad));
// synopsys translate_off
defparam \isa_add1_pad~I .input_async_reset = "none";
defparam \isa_add1_pad~I .input_power_up = "low";
defparam \isa_add1_pad~I .input_register_mode = "none";
defparam \isa_add1_pad~I .input_sync_reset = "none";
defparam \isa_add1_pad~I .oe_async_reset = "none";
defparam \isa_add1_pad~I .oe_power_up = "low";
defparam \isa_add1_pad~I .oe_register_mode = "none";
defparam \isa_add1_pad~I .oe_sync_reset = "none";
defparam \isa_add1_pad~I .operation_mode = "input";
defparam \isa_add1_pad~I .output_async_reset = "none";
defparam \isa_add1_pad~I .output_power_up = "low";
defparam \isa_add1_pad~I .output_register_mode = "none";
defparam \isa_add1_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneii_lcell_comb \isa_add1_pad_q~feeder (
// Equation(s):
// \isa_add1_pad_q~feeder_combout  = \isa_add1_pad~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\isa_add1_pad~combout ),
	.cin(gnd),
	.combout(\isa_add1_pad_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \isa_add1_pad_q~feeder .lut_mask = 16'hFF00;
defparam \isa_add1_pad_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N31
cycloneii_lcell_ff isa_add1_pad_q(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\isa_add1_pad_q~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\isa_add1_pad_q~regout ));

// Location: LCCOMB_X1_Y9_N8
cycloneii_lcell_comb \start_cycle_negedge~feeder (
// Equation(s):
// \start_cycle_negedge~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\start_cycle_negedge~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \start_cycle_negedge~feeder .lut_mask = 16'hFFFF;
defparam \start_cycle_negedge~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \start_cycle_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start_cycle_pad~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start_cycle_pad));
// synopsys translate_off
defparam \start_cycle_pad~I .input_async_reset = "none";
defparam \start_cycle_pad~I .input_power_up = "low";
defparam \start_cycle_pad~I .input_register_mode = "none";
defparam \start_cycle_pad~I .input_sync_reset = "none";
defparam \start_cycle_pad~I .oe_async_reset = "none";
defparam \start_cycle_pad~I .oe_power_up = "low";
defparam \start_cycle_pad~I .oe_register_mode = "none";
defparam \start_cycle_pad~I .oe_sync_reset = "none";
defparam \start_cycle_pad~I .operation_mode = "input";
defparam \start_cycle_pad~I .output_async_reset = "none";
defparam \start_cycle_pad~I .output_power_up = "low";
defparam \start_cycle_pad~I .output_register_mode = "none";
defparam \start_cycle_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N12
cycloneii_lcell_comb start_cycle_negedge_aset(
// Equation(s):
// \start_cycle_negedge_aset~combout  = (\clkgencore|altpll_component|_locked  & !\start_cycle_pad~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clkgencore|altpll_component|_locked ),
	.datad(\start_cycle_pad~combout ),
	.cin(gnd),
	.combout(\start_cycle_negedge_aset~combout ),
	.cout());
// synopsys translate_off
defparam start_cycle_negedge_aset.lut_mask = 16'h00F0;
defparam start_cycle_negedge_aset.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N9
cycloneii_lcell_ff start_cycle_negedge(
	.clk(\ep93xx_end_q~regout ),
	.datain(\start_cycle_negedge~feeder_combout ),
	.sdata(gnd),
	.aclr(\start_cycle_negedge_aset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\start_cycle_negedge~regout ));

// Location: LCCOMB_X5_Y9_N24
cycloneii_lcell_comb \start_cycle_posedge~0 (
// Equation(s):
// \start_cycle_posedge~0_combout  = (\start_cycle_posedge~regout ) # (!\start_cycle_negedge~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\start_cycle_posedge~regout ),
	.datad(\start_cycle_negedge~regout ),
	.cin(gnd),
	.combout(\start_cycle_posedge~0_combout ),
	.cout());
// synopsys translate_off
defparam \start_cycle_posedge~0 .lut_mask = 16'hF0FF;
defparam \start_cycle_posedge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N30
cycloneii_lcell_comb \ep93xx_end_q~feeder (
// Equation(s):
// \ep93xx_end_q~feeder_combout  = \ep93xx_end~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ep93xx_end~regout ),
	.cin(gnd),
	.combout(\ep93xx_end_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_end_q~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_end_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N31
cycloneii_lcell_ff ep93xx_end_q(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\ep93xx_end_q~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ep93xx_end_q~regout ));

// Location: LCFF_X5_Y9_N25
cycloneii_lcell_ff start_cycle_posedge(
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\start_cycle_posedge~0_combout ),
	.sdata(gnd),
	.aclr(\ep93xx_end_q~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\start_cycle_posedge~regout ));

// Location: LCCOMB_X5_Y9_N20
cycloneii_lcell_comb \start_cycle_posedge_q~0 (
// Equation(s):
// \start_cycle_posedge_q~0_combout  = (!\ep93xx_end~regout  & \start_cycle_posedge~regout )

	.dataa(vcc),
	.datab(\ep93xx_end~regout ),
	.datac(\start_cycle_posedge~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\start_cycle_posedge_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \start_cycle_posedge_q~0 .lut_mask = 16'h3030;
defparam \start_cycle_posedge_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N21
cycloneii_lcell_ff start_cycle_posedge_q(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\start_cycle_posedge_q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\start_cycle_posedge_q~regout ));

// Location: LCCOMB_X4_Y9_N10
cycloneii_lcell_comb \bd_oe_negedge~0 (
// Equation(s):
// \bd_oe_negedge~0_combout  = (\bd_oe_negedge~regout ) # (\start_cycle_posedge~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bd_oe_negedge~regout ),
	.datad(\start_cycle_posedge~regout ),
	.cin(gnd),
	.combout(\bd_oe_negedge~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd_oe_negedge~0 .lut_mask = 16'hFFF0;
defparam \bd_oe_negedge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y9_N11
cycloneii_lcell_ff bd_oe_negedge(
	.clk(!\bd_oe_pad~clkctrl_outclk ),
	.datain(\bd_oe_negedge~0_combout ),
	.sdata(gnd),
	.aclr(\ep93xx_end_q~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bd_oe_negedge~regout ));

// Location: LCCOMB_X4_Y9_N16
cycloneii_lcell_comb \bd_oe_posedge~0 (
// Equation(s):
// \bd_oe_posedge~0_combout  = (\bd_oe_posedge~regout ) # (\bd_oe_negedge~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bd_oe_posedge~regout ),
	.datad(\bd_oe_negedge~regout ),
	.cin(gnd),
	.combout(\bd_oe_posedge~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd_oe_posedge~0 .lut_mask = 16'hFFF0;
defparam \bd_oe_posedge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y9_N17
cycloneii_lcell_ff bd_oe_posedge(
	.clk(\bd_oe_pad~clkctrl_outclk ),
	.datain(\bd_oe_posedge~0_combout ),
	.sdata(gnd),
	.aclr(\ep93xx_end_q~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bd_oe_posedge~regout ));

// Location: LCCOMB_X5_Y9_N28
cycloneii_lcell_comb \ep93xx_end~0 (
// Equation(s):
// \ep93xx_end~0_combout  = (\start_cycle_negedge_q~regout  & (\bd_oe_negedge_q~regout  & (\start_cycle_posedge_q~regout  & \bd_oe_posedge~regout )))

	.dataa(\start_cycle_negedge_q~regout ),
	.datab(\bd_oe_negedge_q~regout ),
	.datac(\start_cycle_posedge_q~regout ),
	.datad(\bd_oe_posedge~regout ),
	.cin(gnd),
	.combout(\ep93xx_end~0_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_end~0 .lut_mask = 16'h8000;
defparam \ep93xx_end~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N18
cycloneii_lcell_comb \ep93xx_end~1 (
// Equation(s):
// \ep93xx_end~1_combout  = (!\ep93xx_end~regout  & ((\ep93xx_end~0_combout ) # (!\clkgencore|altpll_component|_locked )))

	.dataa(\clkgencore|altpll_component|_locked ),
	.datab(vcc),
	.datac(\ep93xx_end~regout ),
	.datad(\ep93xx_end~0_combout ),
	.cin(gnd),
	.combout(\ep93xx_end~1_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_end~1 .lut_mask = 16'h0F05;
defparam \ep93xx_end~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N19
cycloneii_lcell_ff ep93xx_end(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\ep93xx_end~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ep93xx_end~regout ));

// Location: LCCOMB_X5_Y9_N8
cycloneii_lcell_comb \bd_oe_negedge_q~0 (
// Equation(s):
// \bd_oe_negedge_q~0_combout  = (!\ep93xx_end~regout  & \bd_oe_negedge~regout )

	.dataa(vcc),
	.datab(\ep93xx_end~regout ),
	.datac(vcc),
	.datad(\bd_oe_negedge~regout ),
	.cin(gnd),
	.combout(\bd_oe_negedge_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd_oe_negedge_q~0 .lut_mask = 16'h3300;
defparam \bd_oe_negedge_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N9
cycloneii_lcell_ff bd_oe_negedge_q(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\bd_oe_negedge_q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bd_oe_negedge_q~regout ));

// Location: LCCOMB_X5_Y9_N2
cycloneii_lcell_comb \epwbm_stb_o~0 (
// Equation(s):
// \epwbm_stb_o~0_combout  = (!\ep93xx_end~regout  & ((\epwbm_stb_o~regout  & ((!\start_cycle_posedge_q~regout ))) # (!\epwbm_stb_o~regout  & (\always0~2_combout ))))

	.dataa(\ep93xx_end~regout ),
	.datab(\always0~2_combout ),
	.datac(\epwbm_stb_o~regout ),
	.datad(\start_cycle_posedge_q~regout ),
	.cin(gnd),
	.combout(\epwbm_stb_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_stb_o~0 .lut_mask = 16'h0454;
defparam \epwbm_stb_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N3
cycloneii_lcell_ff epwbm_stb_o(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_stb_o~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_stb_o~regout ));

// Location: LCCOMB_X5_Y9_N10
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\start_cycle_posedge_q~regout  & \epwbm_stb_o~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\start_cycle_posedge_q~regout ),
	.datad(\epwbm_stb_o~regout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hF000;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N12
cycloneii_lcell_comb \epwbm_done32~0 (
// Equation(s):
// \epwbm_done32~0_combout  = (!\ep93xx_end~regout  & ((\epwbm_done32~regout ) # (\always0~1_combout )))

	.dataa(vcc),
	.datab(\ep93xx_end~regout ),
	.datac(\epwbm_done32~regout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\epwbm_done32~0_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_done32~0 .lut_mask = 16'h3330;
defparam \epwbm_done32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N13
cycloneii_lcell_ff epwbm_done32(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_done32~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_done32~regout ));

// Location: LCFF_X5_Y9_N1
cycloneii_lcell_ff \ep93xx_address[1] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\isa_add1_pad~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[1]));

// Location: LCCOMB_X5_Y9_N0
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\epwbm_done~regout  & (!\epwbm_done32~regout  & (ep93xx_address[1] $ (\isa_add1_pad_q~regout ))))

	.dataa(\epwbm_done~regout ),
	.datab(\epwbm_done32~regout ),
	.datac(ep93xx_address[1]),
	.datad(\isa_add1_pad_q~regout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h0220;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N16
cycloneii_lcell_comb \epwbm_done~0 (
// Equation(s):
// \epwbm_done~0_combout  = (!\ep93xx_end~regout  & (!\always0~1_combout  & ((\always0~0_combout ) # (\epwbm_done~regout ))))

	.dataa(\ep93xx_end~regout ),
	.datab(\always0~0_combout ),
	.datac(\epwbm_done~regout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\epwbm_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_done~0 .lut_mask = 16'h0054;
defparam \epwbm_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N17
cycloneii_lcell_ff epwbm_done(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_done~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_done~regout ));

// Location: LCCOMB_X13_Y9_N28
cycloneii_lcell_comb \epwbm_we_o~feeder (
// Equation(s):
// \epwbm_we_o~feeder_combout  = \fl_d_pad[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fl_d_pad[7]~7 ),
	.cin(gnd),
	.combout(\epwbm_we_o~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_we_o~feeder .lut_mask = 16'hFF00;
defparam \epwbm_we_o~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N29
cycloneii_lcell_ff epwbm_we_o(
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\epwbm_we_o~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_we_o~regout ));

// Location: LCCOMB_X5_Y9_N22
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\epwbm_we_o~regout  & (((\bd_oe_negedge_q~regout )))) # (!\epwbm_we_o~regout  & (\start_cycle_posedge_q~regout  & ((!\epwbm_done~regout ))))

	.dataa(\start_cycle_posedge_q~regout ),
	.datab(\bd_oe_negedge_q~regout ),
	.datac(\epwbm_done~regout ),
	.datad(\epwbm_we_o~regout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hCC0A;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N15
cycloneii_lcell_ff ep93xx_address1_q(
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\isa_add1_pad_q~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ep93xx_address1_q~regout ));

// Location: LCFF_X24_Y12_N21
cycloneii_lcell_ff \ep93xx_address[4] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bd_pad[6]~6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[4]));

// Location: LCCOMB_X13_Y9_N14
cycloneii_lcell_comb \usercore|process_0~0 (
// Equation(s):
// \usercore|process_0~0_combout  = (\epwbm_stb_o~regout  & (\start_cycle_posedge_q~regout  & \epwbm_we_o~regout ))

	.dataa(\epwbm_stb_o~regout ),
	.datab(\start_cycle_posedge_q~regout ),
	.datac(vcc),
	.datad(\epwbm_we_o~regout ),
	.cin(gnd),
	.combout(\usercore|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|process_0~0 .lut_mask = 16'h8800;
defparam \usercore|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N23
cycloneii_lcell_ff \ep93xx_address[3] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bd_pad[7]~7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[3]));

// Location: LCFF_X24_Y12_N15
cycloneii_lcell_ff \ep93xx_address[23] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[0]~0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[23]));

// Location: LCFF_X24_Y12_N1
cycloneii_lcell_ff \ep93xx_address[21] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[21]));

// Location: LCCOMB_X24_Y12_N28
cycloneii_lcell_comb \ep93xx_address[10]~feeder (
// Equation(s):
// \ep93xx_address[10]~feeder_combout  = \bd_pad[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[0]~0 ),
	.cin(gnd),
	.combout(\ep93xx_address[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_address[10]~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_address[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N29
cycloneii_lcell_ff \ep93xx_address[10] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\ep93xx_address[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[10]));

// Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \isa_add11_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isa_add11_pad~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isa_add11_pad));
// synopsys translate_off
defparam \isa_add11_pad~I .input_async_reset = "none";
defparam \isa_add11_pad~I .input_power_up = "low";
defparam \isa_add11_pad~I .input_register_mode = "none";
defparam \isa_add11_pad~I .input_sync_reset = "none";
defparam \isa_add11_pad~I .oe_async_reset = "none";
defparam \isa_add11_pad~I .oe_power_up = "low";
defparam \isa_add11_pad~I .oe_register_mode = "none";
defparam \isa_add11_pad~I .oe_sync_reset = "none";
defparam \isa_add11_pad~I .operation_mode = "input";
defparam \isa_add11_pad~I .output_async_reset = "none";
defparam \isa_add11_pad~I .output_power_up = "low";
defparam \isa_add11_pad~I .output_register_mode = "none";
defparam \isa_add11_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y12_N27
cycloneii_lcell_ff \ep93xx_address[11] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\isa_add11_pad~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[11]));

// Location: PIN_104,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \isa_add12_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isa_add12_pad~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isa_add12_pad));
// synopsys translate_off
defparam \isa_add12_pad~I .input_async_reset = "none";
defparam \isa_add12_pad~I .input_power_up = "low";
defparam \isa_add12_pad~I .input_register_mode = "none";
defparam \isa_add12_pad~I .input_sync_reset = "none";
defparam \isa_add12_pad~I .oe_async_reset = "none";
defparam \isa_add12_pad~I .oe_power_up = "low";
defparam \isa_add12_pad~I .oe_register_mode = "none";
defparam \isa_add12_pad~I .oe_sync_reset = "none";
defparam \isa_add12_pad~I .operation_mode = "input";
defparam \isa_add12_pad~I .output_async_reset = "none";
defparam \isa_add12_pad~I .output_power_up = "low";
defparam \isa_add12_pad~I .output_register_mode = "none";
defparam \isa_add12_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneii_lcell_comb \ep93xx_address[12]~feeder (
// Equation(s):
// \ep93xx_address[12]~feeder_combout  = \isa_add12_pad~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\isa_add12_pad~combout ),
	.cin(gnd),
	.combout(\ep93xx_address[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_address[12]~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_address[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N25
cycloneii_lcell_ff \ep93xx_address[12] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\ep93xx_address[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[12]));

// Location: LCCOMB_X24_Y12_N26
cycloneii_lcell_comb \usercore|Equal0~1 (
// Equation(s):
// \usercore|Equal0~1_combout  = (!ep93xx_address[9] & (!ep93xx_address[10] & (!ep93xx_address[11] & !ep93xx_address[12])))

	.dataa(ep93xx_address[9]),
	.datab(ep93xx_address[10]),
	.datac(ep93xx_address[11]),
	.datad(ep93xx_address[12]),
	.cin(gnd),
	.combout(\usercore|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal0~1 .lut_mask = 16'h0001;
defparam \usercore|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneii_lcell_comb \ep93xx_address[5]~feeder (
// Equation(s):
// \ep93xx_address[5]~feeder_combout  = \bd_pad[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[5]~5 ),
	.cin(gnd),
	.combout(\ep93xx_address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_address[5]~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N5
cycloneii_lcell_ff \ep93xx_address[5] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\ep93xx_address[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[5]));

// Location: LCFF_X24_Y12_N9
cycloneii_lcell_ff \ep93xx_address[7] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bd_pad[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[7]));

// Location: LCFF_X23_Y12_N9
cycloneii_lcell_ff \ep93xx_address[8] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bd_pad[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[8]));

// Location: LCCOMB_X24_Y12_N8
cycloneii_lcell_comb \usercore|Equal0~0 (
// Equation(s):
// \usercore|Equal0~0_combout  = (!ep93xx_address[6] & (!ep93xx_address[5] & (!ep93xx_address[7] & !ep93xx_address[8])))

	.dataa(ep93xx_address[6]),
	.datab(ep93xx_address[5]),
	.datac(ep93xx_address[7]),
	.datad(ep93xx_address[8]),
	.cin(gnd),
	.combout(\usercore|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal0~0 .lut_mask = 16'h0001;
defparam \usercore|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \isa_add14_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isa_add14_pad~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isa_add14_pad));
// synopsys translate_off
defparam \isa_add14_pad~I .input_async_reset = "none";
defparam \isa_add14_pad~I .input_power_up = "low";
defparam \isa_add14_pad~I .input_register_mode = "none";
defparam \isa_add14_pad~I .input_sync_reset = "none";
defparam \isa_add14_pad~I .oe_async_reset = "none";
defparam \isa_add14_pad~I .oe_power_up = "low";
defparam \isa_add14_pad~I .oe_register_mode = "none";
defparam \isa_add14_pad~I .oe_sync_reset = "none";
defparam \isa_add14_pad~I .operation_mode = "input";
defparam \isa_add14_pad~I .output_async_reset = "none";
defparam \isa_add14_pad~I .output_power_up = "low";
defparam \isa_add14_pad~I .output_register_mode = "none";
defparam \isa_add14_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X25_Y12_N15
cycloneii_lcell_ff \ep93xx_address[14] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\isa_add14_pad~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[14]));

// Location: PIN_101,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \isa_add15_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isa_add15_pad~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isa_add15_pad));
// synopsys translate_off
defparam \isa_add15_pad~I .input_async_reset = "none";
defparam \isa_add15_pad~I .input_power_up = "low";
defparam \isa_add15_pad~I .input_register_mode = "none";
defparam \isa_add15_pad~I .input_sync_reset = "none";
defparam \isa_add15_pad~I .oe_async_reset = "none";
defparam \isa_add15_pad~I .oe_power_up = "low";
defparam \isa_add15_pad~I .oe_register_mode = "none";
defparam \isa_add15_pad~I .oe_sync_reset = "none";
defparam \isa_add15_pad~I .operation_mode = "input";
defparam \isa_add15_pad~I .output_async_reset = "none";
defparam \isa_add15_pad~I .output_power_up = "low";
defparam \isa_add15_pad~I .output_register_mode = "none";
defparam \isa_add15_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y12_N13
cycloneii_lcell_ff \ep93xx_address[15] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\isa_add15_pad~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[15]));

// Location: LCCOMB_X23_Y12_N12
cycloneii_lcell_comb \ep93xx_address[16]~feeder (
// Equation(s):
// \ep93xx_address[16]~feeder_combout  = \fl_d_pad[3]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fl_d_pad[3]~3 ),
	.cin(gnd),
	.combout(\ep93xx_address[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_address[16]~feeder .lut_mask = 16'hFF00;
defparam \ep93xx_address[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N13
cycloneii_lcell_ff \ep93xx_address[16] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(\ep93xx_address[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[16]));

// Location: LCCOMB_X24_Y12_N12
cycloneii_lcell_comb \usercore|Equal0~2 (
// Equation(s):
// \usercore|Equal0~2_combout  = (!ep93xx_address[13] & (!ep93xx_address[14] & (!ep93xx_address[15] & !ep93xx_address[16])))

	.dataa(ep93xx_address[13]),
	.datab(ep93xx_address[14]),
	.datac(ep93xx_address[15]),
	.datad(ep93xx_address[16]),
	.cin(gnd),
	.combout(\usercore|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal0~2 .lut_mask = 16'h0001;
defparam \usercore|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneii_lcell_comb \usercore|Equal0~4 (
// Equation(s):
// \usercore|Equal0~4_combout  = (\usercore|Equal0~3_combout  & (\usercore|Equal0~1_combout  & (\usercore|Equal0~0_combout  & \usercore|Equal0~2_combout )))

	.dataa(\usercore|Equal0~3_combout ),
	.datab(\usercore|Equal0~1_combout ),
	.datac(\usercore|Equal0~0_combout ),
	.datad(\usercore|Equal0~2_combout ),
	.cin(gnd),
	.combout(\usercore|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal0~4 .lut_mask = 16'h8000;
defparam \usercore|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneii_lcell_comb \usercore|Equal0~5 (
// Equation(s):
// \usercore|Equal0~5_combout  = (!ep93xx_address[22] & (ep93xx_address[23] & (ep93xx_address[21] & \usercore|Equal0~4_combout )))

	.dataa(ep93xx_address[22]),
	.datab(ep93xx_address[23]),
	.datac(ep93xx_address[21]),
	.datad(\usercore|Equal0~4_combout ),
	.cin(gnd),
	.combout(\usercore|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal0~5 .lut_mask = 16'h4000;
defparam \usercore|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \usercore|WideNor0~2 (
// Equation(s):
// \usercore|WideNor0~2_combout  = ((ep93xx_address[4] & ep93xx_address[3])) # (!\usercore|Equal0~5_combout )

	.dataa(ep93xx_address[4]),
	.datab(vcc),
	.datac(ep93xx_address[3]),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|WideNor0~2 .lut_mask = 16'hA0FF;
defparam \usercore|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N21
cycloneii_lcell_ff \usercore|dummyreg[31] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|WideNor0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [31]));

// Location: LCCOMB_X22_Y12_N28
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~0 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~0_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[0])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[0]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~0 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch[0]~1 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch[0]~1_combout  = (\epwbm_stb_o~regout  & (!\ep93xx_address1_q~regout  & \start_cycle_posedge_q~regout ))

	.dataa(\epwbm_stb_o~regout ),
	.datab(vcc),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\start_cycle_posedge_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch[0]~1 .lut_mask = 16'h0A00;
defparam \epwbm_wb32m_bridgecore|datlatch[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N29
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [0]));

// Location: LCCOMB_X26_Y15_N6
cycloneii_lcell_comb \usercore|vga_enable[0]~feeder (
// Equation(s):
// \usercore|vga_enable[0]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [0]),
	.cin(gnd),
	.combout(\usercore|vga_enable[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[0]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N31
cycloneii_lcell_ff \ep93xx_address[2] (
	.clk(\start_cycle_pad~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_address[2]));

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \usercore|Equal1~0 (
// Equation(s):
// \usercore|Equal1~0_combout  = (!ep93xx_address[4] & (ep93xx_address[2] & (!ep93xx_address[3] & \usercore|Equal0~5_combout )))

	.dataa(ep93xx_address[4]),
	.datab(ep93xx_address[2]),
	.datac(ep93xx_address[3]),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal1~0 .lut_mask = 16'h0400;
defparam \usercore|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \usercore|vga_enable[0]~0 (
// Equation(s):
// \usercore|vga_enable[0]~0_combout  = (\ep93xx_address1_q~regout  & (\usercore|process_0~0_combout  & \usercore|Equal1~0_combout ))

	.dataa(\ep93xx_address1_q~regout ),
	.datab(\usercore|process_0~0_combout ),
	.datac(vcc),
	.datad(\usercore|Equal1~0_combout ),
	.cin(gnd),
	.combout(\usercore|vga_enable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[0]~0 .lut_mask = 16'h8800;
defparam \usercore|vga_enable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N7
cycloneii_lcell_ff \usercore|vga_enable[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [0]));

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \usercore|Equal1~1 (
// Equation(s):
// \usercore|Equal1~1_combout  = (ep93xx_address[2] & (!ep93xx_address[3] & \usercore|Equal0~5_combout ))

	.dataa(ep93xx_address[2]),
	.datab(ep93xx_address[3]),
	.datac(vcc),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal1~1 .lut_mask = 16'h2200;
defparam \usercore|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \usercore|Selector15~1 (
// Equation(s):
// \usercore|Selector15~1_combout  = ((ep93xx_address[4] & (\usercore|misc_enable [0])) # (!ep93xx_address[4] & ((\usercore|vga_enable [0])))) # (!\usercore|Equal1~1_combout )

	.dataa(\usercore|misc_enable [0]),
	.datab(ep93xx_address[4]),
	.datac(\usercore|vga_enable [0]),
	.datad(\usercore|Equal1~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector15~1 .lut_mask = 16'hB8FF;
defparam \usercore|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \usercore|Equal3~0 (
// Equation(s):
// \usercore|Equal3~0_combout  = (!ep93xx_address[4] & (ep93xx_address[2] & (ep93xx_address[3] & \usercore|Equal0~5_combout )))

	.dataa(ep93xx_address[4]),
	.datab(ep93xx_address[2]),
	.datac(ep93xx_address[3]),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal3~0 .lut_mask = 16'h4000;
defparam \usercore|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \usercore|dio2_enable[0]~0 (
// Equation(s):
// \usercore|dio2_enable[0]~0_combout  = (\ep93xx_address1_q~regout  & (\usercore|process_0~0_combout  & \usercore|Equal3~0_combout ))

	.dataa(\ep93xx_address1_q~regout ),
	.datab(\usercore|process_0~0_combout ),
	.datac(vcc),
	.datad(\usercore|Equal3~0_combout ),
	.cin(gnd),
	.combout(\usercore|dio2_enable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_enable[0]~0 .lut_mask = 16'h8800;
defparam \usercore|dio2_enable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N25
cycloneii_lcell_ff \usercore|dio2_enable[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [0]));

// Location: LCCOMB_X24_Y12_N22
cycloneii_lcell_comb \usercore|Equal2~0 (
// Equation(s):
// \usercore|Equal2~0_combout  = (!ep93xx_address[4] & (ep93xx_address[3] & \usercore|Equal0~5_combout ))

	.dataa(ep93xx_address[4]),
	.datab(vcc),
	.datac(ep93xx_address[3]),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal2~0 .lut_mask = 16'h5000;
defparam \usercore|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneii_lcell_comb \usercore|Selector15~2 (
// Equation(s):
// \usercore|Selector15~2_combout  = ((ep93xx_address[2] & ((\usercore|dio2_enable [0]))) # (!ep93xx_address[2] & (\dio0to8_pad[0]~0 ))) # (!\usercore|Equal2~0_combout )

	.dataa(ep93xx_address[2]),
	.datab(\dio0to8_pad[0]~0 ),
	.datac(\usercore|dio2_enable [0]),
	.datad(\usercore|Equal2~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector15~2 .lut_mask = 16'hE4FF;
defparam \usercore|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \usercore|Equal0~7 (
// Equation(s):
// \usercore|Equal0~7_combout  = (!ep93xx_address[3] & (!ep93xx_address[2] & \usercore|Equal0~5_combout ))

	.dataa(ep93xx_address[3]),
	.datab(vcc),
	.datac(ep93xx_address[2]),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal0~7 .lut_mask = 16'h0500;
defparam \usercore|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \usercore|Selector15~0 (
// Equation(s):
// \usercore|Selector15~0_combout  = ((ep93xx_address[4] & ((\hsync_pad~0 ))) # (!ep93xx_address[4] & (\blue_pad[0]~0 ))) # (!\usercore|Equal0~7_combout )

	.dataa(\blue_pad[0]~0 ),
	.datab(ep93xx_address[4]),
	.datac(\hsync_pad~0 ),
	.datad(\usercore|Equal0~7_combout ),
	.cin(gnd),
	.combout(\usercore|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector15~0 .lut_mask = 16'hE2FF;
defparam \usercore|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \usercore|Selector15~3 (
// Equation(s):
// \usercore|Selector15~3_combout  = (\usercore|Selector15~1_combout  & (\usercore|Selector15~2_combout  & \usercore|Selector15~0_combout ))

	.dataa(vcc),
	.datab(\usercore|Selector15~1_combout ),
	.datac(\usercore|Selector15~2_combout ),
	.datad(\usercore|Selector15~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector15~3 .lut_mask = 16'hC000;
defparam \usercore|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N21
cycloneii_lcell_ff \usercore|dummyreg[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector15~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [0]));

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[0]~0 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[0]~0_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [0])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [0])))

	.dataa(\epwbm_wb32m_bridgecore|datlatch [0]),
	.datab(vcc),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [0]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[0]~0 .lut_mask = 16'hAFA0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N29
cycloneii_lcell_ff \ep93xx_dat_latch[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[0]));

// Location: PIN_27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \bd_oe_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bd_oe_pad~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bd_oe_pad));
// synopsys translate_off
defparam \bd_oe_pad~I .input_async_reset = "none";
defparam \bd_oe_pad~I .input_power_up = "low";
defparam \bd_oe_pad~I .input_register_mode = "none";
defparam \bd_oe_pad~I .input_sync_reset = "none";
defparam \bd_oe_pad~I .oe_async_reset = "none";
defparam \bd_oe_pad~I .oe_power_up = "low";
defparam \bd_oe_pad~I .oe_register_mode = "none";
defparam \bd_oe_pad~I .oe_sync_reset = "none";
defparam \bd_oe_pad~I .operation_mode = "input";
defparam \bd_oe_pad~I .output_async_reset = "none";
defparam \bd_oe_pad~I .output_power_up = "low";
defparam \bd_oe_pad~I .output_register_mode = "none";
defparam \bd_oe_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N26
cycloneii_lcell_comb \ep93xx_databus_oe~0 (
// Equation(s):
// \ep93xx_databus_oe~0_combout  = (\start_cycle_posedge~regout  & (!\bd_oe_pad~combout  & !\epwbm_we_o~regout ))

	.dataa(\start_cycle_posedge~regout ),
	.datab(\bd_oe_pad~combout ),
	.datac(vcc),
	.datad(\epwbm_we_o~regout ),
	.cin(gnd),
	.combout(\ep93xx_databus_oe~0_combout ),
	.cout());
// synopsys translate_off
defparam \ep93xx_databus_oe~0 .lut_mask = 16'h0022;
defparam \ep93xx_databus_oe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \usercore|Selector14~0 (
// Equation(s):
// \usercore|Selector14~0_combout  = ((ep93xx_address[4] & ((\vsync_pad~0 ))) # (!ep93xx_address[4] & (\blue_pad[1]~1 ))) # (!\usercore|Equal0~7_combout )

	.dataa(\blue_pad[1]~1 ),
	.datab(ep93xx_address[4]),
	.datac(\vsync_pad~0 ),
	.datad(\usercore|Equal0~7_combout ),
	.cin(gnd),
	.combout(\usercore|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector14~0 .lut_mask = 16'hE2FF;
defparam \usercore|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneii_lcell_comb \epwbm_dat_o[1]~feeder (
// Equation(s):
// \epwbm_dat_o[1]~feeder_combout  = \fl_d_pad[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fl_d_pad[1]~1 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[1]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N5
cycloneii_lcell_ff \epwbm_dat_o[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[1]));

// Location: LCCOMB_X22_Y12_N2
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~2 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~2_combout  = (\usercore|process_0~0_combout  & (epwbm_dat_o[1] & !\ep93xx_address1_q~regout ))

	.dataa(vcc),
	.datab(\usercore|process_0~0_combout ),
	.datac(epwbm_dat_o[1]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~2_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~2 .lut_mask = 16'h00C0;
defparam \epwbm_wb32m_bridgecore|datlatch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N3
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [1]));

// Location: LCFF_X22_Y15_N19
cycloneii_lcell_ff \usercore|vga_enable[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [1]));

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \usercore|Selector14~1 (
// Equation(s):
// \usercore|Selector14~1_combout  = ((ep93xx_address[4] & (\usercore|misc_enable [1])) # (!ep93xx_address[4] & ((\usercore|vga_enable [1])))) # (!\usercore|Equal1~1_combout )

	.dataa(\usercore|misc_enable [1]),
	.datab(ep93xx_address[4]),
	.datac(\usercore|vga_enable [1]),
	.datad(\usercore|Equal1~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector14~1 .lut_mask = 16'hB8FF;
defparam \usercore|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N23
cycloneii_lcell_ff \usercore|dio2_enable[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [1]));

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \usercore|Selector14~2 (
// Equation(s):
// \usercore|Selector14~2_combout  = ((ep93xx_address[2] & (\usercore|dio2_enable [1])) # (!ep93xx_address[2] & ((\dio0to8_pad[1]~1 )))) # (!\usercore|Equal2~0_combout )

	.dataa(ep93xx_address[2]),
	.datab(\usercore|dio2_enable [1]),
	.datac(\dio0to8_pad[1]~1 ),
	.datad(\usercore|Equal2~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector14~2 .lut_mask = 16'hD8FF;
defparam \usercore|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \usercore|Selector14~3 (
// Equation(s):
// \usercore|Selector14~3_combout  = (\usercore|Selector14~0_combout  & (\usercore|Selector14~1_combout  & \usercore|Selector14~2_combout ))

	.dataa(vcc),
	.datab(\usercore|Selector14~0_combout ),
	.datac(\usercore|Selector14~1_combout ),
	.datad(\usercore|Selector14~2_combout ),
	.cin(gnd),
	.combout(\usercore|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector14~3 .lut_mask = 16'hC000;
defparam \usercore|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N23
cycloneii_lcell_ff \usercore|dummyreg[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector14~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [1]));

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[1]~1 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[1]~1_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [1])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [1])))

	.dataa(\epwbm_wb32m_bridgecore|datlatch [1]),
	.datab(vcc),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [1]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[1]~1 .lut_mask = 16'hAFA0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N19
cycloneii_lcell_ff \ep93xx_dat_latch[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[1]));

// Location: LCFF_X21_Y12_N19
cycloneii_lcell_ff \epwbm_dat_o[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[2]));

// Location: LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~3 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~3_combout  = (\ep93xx_address1_q~regout  & (\usercore|dummyreg [31])) # (!\ep93xx_address1_q~regout  & ((\usercore|process_0~0_combout  & ((epwbm_dat_o[2]))) # (!\usercore|process_0~0_combout  & (\usercore|dummyreg 
// [31]))))

	.dataa(\usercore|dummyreg [31]),
	.datab(\ep93xx_address1_q~regout ),
	.datac(\usercore|process_0~0_combout ),
	.datad(epwbm_dat_o[2]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~3_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~3 .lut_mask = 16'hBA8A;
defparam \epwbm_wb32m_bridgecore|datlatch~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N9
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [2]));

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \usercore|Selector13~0 (
// Equation(s):
// \usercore|Selector13~0_combout  = ((ep93xx_address[4] & (\dio10to17_pad[6]~6 )) # (!ep93xx_address[4] & ((\blue_pad[2]~2 )))) # (!\usercore|Equal0~7_combout )

	.dataa(\dio10to17_pad[6]~6 ),
	.datab(ep93xx_address[4]),
	.datac(\blue_pad[2]~2 ),
	.datad(\usercore|Equal0~7_combout ),
	.cin(gnd),
	.combout(\usercore|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector13~0 .lut_mask = 16'hB8FF;
defparam \usercore|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \usercore|vga_enable[2]~feeder (
// Equation(s):
// \usercore|vga_enable[2]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [2]),
	.cin(gnd),
	.combout(\usercore|vga_enable[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[2]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N17
cycloneii_lcell_ff \usercore|vga_enable[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [2]));

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \usercore|Selector13~1 (
// Equation(s):
// \usercore|Selector13~1_combout  = ((ep93xx_address[4] & (\usercore|misc_enable [2])) # (!ep93xx_address[4] & ((\usercore|vga_enable [2])))) # (!\usercore|Equal1~1_combout )

	.dataa(\usercore|misc_enable [2]),
	.datab(ep93xx_address[4]),
	.datac(\usercore|vga_enable [2]),
	.datad(\usercore|Equal1~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector13~1 .lut_mask = 16'hB8FF;
defparam \usercore|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N17
cycloneii_lcell_ff \usercore|dio2_enable[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [2]));

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \usercore|Selector13~2 (
// Equation(s):
// \usercore|Selector13~2_combout  = ((ep93xx_address[2] & ((\usercore|dio2_enable [2]))) # (!ep93xx_address[2] & (\dio0to8_pad[2]~2 ))) # (!\usercore|Equal2~0_combout )

	.dataa(\dio0to8_pad[2]~2 ),
	.datab(ep93xx_address[2]),
	.datac(\usercore|dio2_enable [2]),
	.datad(\usercore|Equal2~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector13~2 .lut_mask = 16'hE2FF;
defparam \usercore|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \usercore|Selector13~3 (
// Equation(s):
// \usercore|Selector13~3_combout  = (\usercore|Selector13~0_combout  & (\usercore|Selector13~1_combout  & \usercore|Selector13~2_combout ))

	.dataa(vcc),
	.datab(\usercore|Selector13~0_combout ),
	.datac(\usercore|Selector13~1_combout ),
	.datad(\usercore|Selector13~2_combout ),
	.cin(gnd),
	.combout(\usercore|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector13~3 .lut_mask = 16'hC000;
defparam \usercore|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N17
cycloneii_lcell_ff \usercore|dummyreg[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector13~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [2]));

// Location: LCCOMB_X21_Y12_N16
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[2]~2 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[2]~2_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [2])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [2])))

	.dataa(vcc),
	.datab(\epwbm_wb32m_bridgecore|datlatch [2]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [2]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[2]~2 .lut_mask = 16'hCFC0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N17
cycloneii_lcell_ff \ep93xx_dat_latch[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[2]));

// Location: LCCOMB_X22_Y12_N18
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~4 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~4_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[3])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[3]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~4_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~4 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N19
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [3]));

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \usercore|Selector12~0 (
// Equation(s):
// \usercore|Selector12~0_combout  = ((ep93xx_address[4] & (\dio10to17_pad[7]~7 )) # (!ep93xx_address[4] & ((\blue_pad[3]~3 )))) # (!\usercore|Equal0~7_combout )

	.dataa(\dio10to17_pad[7]~7 ),
	.datab(ep93xx_address[4]),
	.datac(\blue_pad[3]~3 ),
	.datad(\usercore|Equal0~7_combout ),
	.cin(gnd),
	.combout(\usercore|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector12~0 .lut_mask = 16'hB8FF;
defparam \usercore|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N3
cycloneii_lcell_ff \usercore|dio2_enable[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [3]));

// Location: LCCOMB_X23_Y12_N14
cycloneii_lcell_comb \usercore|Selector12~2 (
// Equation(s):
// \usercore|Selector12~2_combout  = ((ep93xx_address[2] & ((\usercore|dio2_enable [3]))) # (!ep93xx_address[2] & (\dio0to8_pad[3]~3 ))) # (!\usercore|Equal2~0_combout )

	.dataa(ep93xx_address[2]),
	.datab(\dio0to8_pad[3]~3 ),
	.datac(\usercore|dio2_enable [3]),
	.datad(\usercore|Equal2~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector12~2 .lut_mask = 16'hE4FF;
defparam \usercore|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \usercore|Selector12~3 (
// Equation(s):
// \usercore|Selector12~3_combout  = (\usercore|Selector12~1_combout  & (\usercore|Selector12~0_combout  & \usercore|Selector12~2_combout ))

	.dataa(\usercore|Selector12~1_combout ),
	.datab(vcc),
	.datac(\usercore|Selector12~0_combout ),
	.datad(\usercore|Selector12~2_combout ),
	.cin(gnd),
	.combout(\usercore|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector12~3 .lut_mask = 16'hA000;
defparam \usercore|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N19
cycloneii_lcell_ff \usercore|dummyreg[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector12~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [3]));

// Location: LCCOMB_X21_Y12_N6
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[3]~3 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[3]~3_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [3])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [3])))

	.dataa(vcc),
	.datab(\epwbm_wb32m_bridgecore|datlatch [3]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [3]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[3]~3 .lut_mask = 16'hCFC0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N7
cycloneii_lcell_ff \ep93xx_dat_latch[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[3]));

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \usercore|Equal5~0 (
// Equation(s):
// \usercore|Equal5~0_combout  = (ep93xx_address[4] & (ep93xx_address[2] & (!ep93xx_address[3] & \usercore|Equal0~5_combout )))

	.dataa(ep93xx_address[4]),
	.datab(ep93xx_address[2]),
	.datac(ep93xx_address[3]),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal5~0 .lut_mask = 16'h0800;
defparam \usercore|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneii_lcell_comb \usercore|WideNor0~1 (
// Equation(s):
// \usercore|WideNor0~1_combout  = (\usercore|WideNor0~0_combout ) # (((ep93xx_address[4]) # (!\usercore|Equal0~4_combout )) # (!ep93xx_address[3]))

	.dataa(\usercore|WideNor0~0_combout ),
	.datab(ep93xx_address[3]),
	.datac(ep93xx_address[4]),
	.datad(\usercore|Equal0~4_combout ),
	.cin(gnd),
	.combout(\usercore|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|WideNor0~1 .lut_mask = 16'hFBFF;
defparam \usercore|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneii_lcell_comb \epwbm_dat_o[4]~feeder (
// Equation(s):
// \epwbm_dat_o[4]~feeder_combout  = \fl_d_pad[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fl_d_pad[4]~4 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[4]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N25
cycloneii_lcell_ff \epwbm_dat_o[4] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[4]));

// Location: LCCOMB_X22_Y12_N24
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~5 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~5_combout  = (epwbm_dat_o[4] & (\usercore|process_0~0_combout  & !\ep93xx_address1_q~regout ))

	.dataa(vcc),
	.datab(epwbm_dat_o[4]),
	.datac(\usercore|process_0~0_combout ),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~5_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~5 .lut_mask = 16'h00C0;
defparam \epwbm_wb32m_bridgecore|datlatch~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N25
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[4] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [4]));

// Location: LCFF_X24_Y15_N1
cycloneii_lcell_ff \usercore|dio2_enable[4] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [4]));

// Location: LCCOMB_X24_Y12_N30
cycloneii_lcell_comb \usercore|dummyreg[14]~1 (
// Equation(s):
// \usercore|dummyreg[14]~1_combout  = (\usercore|dummyreg[14]~0_combout  & (!ep93xx_address[4] & (ep93xx_address[2] & \usercore|Equal0~4_combout )))

	.dataa(\usercore|dummyreg[14]~0_combout ),
	.datab(ep93xx_address[4]),
	.datac(ep93xx_address[2]),
	.datad(\usercore|Equal0~4_combout ),
	.cin(gnd),
	.combout(\usercore|dummyreg[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dummyreg[14]~1 .lut_mask = 16'h2000;
defparam \usercore|dummyreg[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \usercore|Selector11~0 (
// Equation(s):
// \usercore|Selector11~0_combout  = (\usercore|WideNor0~1_combout  & ((\usercore|dummyreg[14]~1_combout  & (\usercore|vga_enable [4])) # (!\usercore|dummyreg[14]~1_combout  & ((\blue_pad[4]~4 ))))) # (!\usercore|WideNor0~1_combout  & 
// (((\usercore|dummyreg[14]~1_combout ))))

	.dataa(\usercore|vga_enable [4]),
	.datab(\blue_pad[4]~4 ),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\usercore|dummyreg[14]~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector11~0 .lut_mask = 16'hAFC0;
defparam \usercore|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \usercore|Selector11~1 (
// Equation(s):
// \usercore|Selector11~1_combout  = (\usercore|WideNor0~1_combout  & (((\usercore|Selector11~0_combout )))) # (!\usercore|WideNor0~1_combout  & ((\usercore|Selector11~0_combout  & ((\usercore|dio2_enable [4]))) # (!\usercore|Selector11~0_combout  & 
// (\dio0to8_pad[4]~4 ))))

	.dataa(\dio0to8_pad[4]~4 ),
	.datab(\usercore|WideNor0~1_combout ),
	.datac(\usercore|dio2_enable [4]),
	.datad(\usercore|Selector11~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector11~1 .lut_mask = 16'hFC22;
defparam \usercore|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \usercore|Selector11~2 (
// Equation(s):
// \usercore|Selector11~2_combout  = (!\usercore|Equal4~0_combout  & (!\usercore|WideNor0~2_combout  & (!\usercore|Equal5~0_combout  & \usercore|Selector11~1_combout )))

	.dataa(\usercore|Equal4~0_combout ),
	.datab(\usercore|WideNor0~2_combout ),
	.datac(\usercore|Equal5~0_combout ),
	.datad(\usercore|Selector11~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector11~2 .lut_mask = 16'h0100;
defparam \usercore|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N31
cycloneii_lcell_ff \usercore|dummyreg[4] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector11~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [4]));

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[4]~4 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[4]~4_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [4])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [4])))

	.dataa(\epwbm_wb32m_bridgecore|datlatch [4]),
	.datab(vcc),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [4]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[4]~4 .lut_mask = 16'hAFA0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N21
cycloneii_lcell_ff \ep93xx_dat_latch[4] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[4]));

// Location: LCCOMB_X22_Y12_N26
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~6 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~6_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[5])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[5]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~6_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~6 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N27
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[5] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [5]));

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[5]~5 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[5]~5_combout  = (\ep93xx_address1_q~regout  & ((\epwbm_wb32m_bridgecore|datlatch [5]))) # (!\ep93xx_address1_q~regout  & (\usercore|dummyreg [5]))

	.dataa(\usercore|dummyreg [5]),
	.datab(\epwbm_wb32m_bridgecore|datlatch [5]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[5]~5 .lut_mask = 16'hCACA;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N7
cycloneii_lcell_ff \ep93xx_dat_latch[5] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[5]));

// Location: LCFF_X21_Y12_N27
cycloneii_lcell_ff \epwbm_dat_o[6] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\fl_d_pad[6]~6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[6]));

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~7 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~7_combout  = (epwbm_dat_o[6] & (\usercore|process_0~0_combout  & !\ep93xx_address1_q~regout ))

	.dataa(vcc),
	.datab(epwbm_dat_o[6]),
	.datac(\usercore|process_0~0_combout ),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~7_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~7 .lut_mask = 16'h00C0;
defparam \epwbm_wb32m_bridgecore|datlatch~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N5
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[6] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [6]));

// Location: LCFF_X24_Y15_N29
cycloneii_lcell_ff \usercore|dio2_enable[6] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [6]));

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \usercore|Selector9~0 (
// Equation(s):
// \usercore|Selector9~0_combout  = (\usercore|WideNor0~1_combout  & ((\usercore|dummyreg[14]~1_combout  & (\usercore|vga_enable [6])) # (!\usercore|dummyreg[14]~1_combout  & ((\green_pad[1]~1 ))))) # (!\usercore|WideNor0~1_combout  & 
// (((\usercore|dummyreg[14]~1_combout ))))

	.dataa(\usercore|vga_enable [6]),
	.datab(\green_pad[1]~1 ),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\usercore|dummyreg[14]~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector9~0 .lut_mask = 16'hAFC0;
defparam \usercore|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \usercore|Selector9~1 (
// Equation(s):
// \usercore|Selector9~1_combout  = (\usercore|WideNor0~1_combout  & (((\usercore|Selector9~0_combout )))) # (!\usercore|WideNor0~1_combout  & ((\usercore|Selector9~0_combout  & ((\usercore|dio2_enable [6]))) # (!\usercore|Selector9~0_combout  & 
// (\dio0to8_pad[6]~6 ))))

	.dataa(\dio0to8_pad[6]~6 ),
	.datab(\usercore|WideNor0~1_combout ),
	.datac(\usercore|dio2_enable [6]),
	.datad(\usercore|Selector9~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector9~1 .lut_mask = 16'hFC22;
defparam \usercore|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \usercore|Selector9~2 (
// Equation(s):
// \usercore|Selector9~2_combout  = (\usercore|WideNor0~2_combout ) # ((!\usercore|Equal4~0_combout  & (!\usercore|Equal5~0_combout  & \usercore|Selector9~1_combout )))

	.dataa(\usercore|Equal4~0_combout ),
	.datab(\usercore|WideNor0~2_combout ),
	.datac(\usercore|Equal5~0_combout ),
	.datad(\usercore|Selector9~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector9~2 .lut_mask = 16'hCDCC;
defparam \usercore|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N15
cycloneii_lcell_ff \usercore|dummyreg[6] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector9~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [6]));

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[6]~6 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[6]~6_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [6])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [6])))

	.dataa(\epwbm_wb32m_bridgecore|datlatch [6]),
	.datab(\usercore|dummyreg [6]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[6]~6 .lut_mask = 16'hACAC;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N9
cycloneii_lcell_ff \ep93xx_dat_latch[6] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[6]));

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \usercore|Equal4~0 (
// Equation(s):
// \usercore|Equal4~0_combout  = (!ep93xx_address[2] & (ep93xx_address[4] & (!ep93xx_address[3] & \usercore|Equal0~5_combout )))

	.dataa(ep93xx_address[2]),
	.datab(ep93xx_address[4]),
	.datac(ep93xx_address[3]),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal4~0 .lut_mask = 16'h0400;
defparam \usercore|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~8 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~8_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[7])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[7]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~8_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~8 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N31
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[7] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [7]));

// Location: LCFF_X24_Y15_N23
cycloneii_lcell_ff \usercore|dio2_enable[7] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [7]));

// Location: LCCOMB_X25_Y12_N4
cycloneii_lcell_comb \usercore|Selector8~0 (
// Equation(s):
// \usercore|Selector8~0_combout  = (\usercore|dummyreg[14]~1_combout  & (((!\usercore|WideNor0~1_combout )))) # (!\usercore|dummyreg[14]~1_combout  & ((\usercore|WideNor0~1_combout  & ((\green_pad[2]~2 ))) # (!\usercore|WideNor0~1_combout  & 
// (\dio0to8_pad[7]~7 ))))

	.dataa(\usercore|dummyreg[14]~1_combout ),
	.datab(\dio0to8_pad[7]~7 ),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\green_pad[2]~2 ),
	.cin(gnd),
	.combout(\usercore|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector8~0 .lut_mask = 16'h5E0E;
defparam \usercore|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \usercore|Selector8~1 (
// Equation(s):
// \usercore|Selector8~1_combout  = (\usercore|dummyreg[14]~1_combout  & ((\usercore|Selector8~0_combout  & ((\usercore|dio2_enable [7]))) # (!\usercore|Selector8~0_combout  & (\usercore|vga_enable [7])))) # (!\usercore|dummyreg[14]~1_combout  & 
// (((\usercore|Selector8~0_combout ))))

	.dataa(\usercore|vga_enable [7]),
	.datab(\usercore|dummyreg[14]~1_combout ),
	.datac(\usercore|dio2_enable [7]),
	.datad(\usercore|Selector8~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector8~1 .lut_mask = 16'hF388;
defparam \usercore|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \usercore|Selector8~2 (
// Equation(s):
// \usercore|Selector8~2_combout  = (\usercore|WideNor0~2_combout ) # ((!\usercore|Equal5~0_combout  & (!\usercore|Equal4~0_combout  & \usercore|Selector8~1_combout )))

	.dataa(\usercore|Equal5~0_combout ),
	.datab(\usercore|WideNor0~2_combout ),
	.datac(\usercore|Equal4~0_combout ),
	.datad(\usercore|Selector8~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector8~2 .lut_mask = 16'hCDCC;
defparam \usercore|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N17
cycloneii_lcell_ff \usercore|dummyreg[7] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector8~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [7]));

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[7]~7 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[7]~7_combout  = (\ep93xx_address1_q~regout  & ((\epwbm_wb32m_bridgecore|datlatch [7]))) # (!\ep93xx_address1_q~regout  & (\usercore|dummyreg [7]))

	.dataa(vcc),
	.datab(\usercore|dummyreg [7]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\epwbm_wb32m_bridgecore|datlatch [7]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[7]~7 .lut_mask = 16'hFC0C;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N23
cycloneii_lcell_ff \ep93xx_dat_latch[7] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[7]));

// Location: LCCOMB_X21_Y12_N22
cycloneii_lcell_comb \epwbm_dat_o[8]~feeder (
// Equation(s):
// \epwbm_dat_o[8]~feeder_combout  = \bd_pad[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bd_pad[0]~0 ),
	.cin(gnd),
	.combout(\epwbm_dat_o[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_dat_o[8]~feeder .lut_mask = 16'hFF00;
defparam \epwbm_dat_o[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N23
cycloneii_lcell_ff \epwbm_dat_o[8] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_dat_o[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[8]));

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~9 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~9_combout  = (epwbm_dat_o[8] & (\usercore|process_0~0_combout  & !\ep93xx_address1_q~regout ))

	.dataa(vcc),
	.datab(epwbm_dat_o[8]),
	.datac(\usercore|process_0~0_combout ),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~9_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~9 .lut_mask = 16'h00C0;
defparam \epwbm_wb32m_bridgecore|datlatch~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N13
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[8] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [8]));

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \usercore|dio2_enable[8]~feeder (
// Equation(s):
// \usercore|dio2_enable[8]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [8]),
	.cin(gnd),
	.combout(\usercore|dio2_enable[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_enable[8]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_enable[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N13
cycloneii_lcell_ff \usercore|dio2_enable[8] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_enable[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [8]));

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \usercore|vga_enable[8]~feeder (
// Equation(s):
// \usercore|vga_enable[8]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [8]),
	.cin(gnd),
	.combout(\usercore|vga_enable[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[8]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N5
cycloneii_lcell_ff \usercore|vga_enable[8] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [8]));

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \usercore|Selector7~0 (
// Equation(s):
// \usercore|Selector7~0_combout  = (\usercore|WideNor0~1_combout  & ((\usercore|dummyreg[14]~1_combout  & ((\usercore|vga_enable [8]))) # (!\usercore|dummyreg[14]~1_combout  & (\green_pad[3]~3 )))) # (!\usercore|WideNor0~1_combout  & 
// (((\usercore|dummyreg[14]~1_combout ))))

	.dataa(\green_pad[3]~3 ),
	.datab(\usercore|vga_enable [8]),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\usercore|dummyreg[14]~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector7~0 .lut_mask = 16'hCFA0;
defparam \usercore|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \usercore|Selector7~1 (
// Equation(s):
// \usercore|Selector7~1_combout  = (\usercore|WideNor0~1_combout  & (((\usercore|Selector7~0_combout )))) # (!\usercore|WideNor0~1_combout  & ((\usercore|Selector7~0_combout  & ((\usercore|dio2_enable [8]))) # (!\usercore|Selector7~0_combout  & 
// (\dio0to8_pad[8]~8 ))))

	.dataa(\dio0to8_pad[8]~8 ),
	.datab(\usercore|dio2_enable [8]),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\usercore|Selector7~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector7~1 .lut_mask = 16'hFC0A;
defparam \usercore|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \usercore|Selector7~2 (
// Equation(s):
// \usercore|Selector7~2_combout  = (!\usercore|Equal4~0_combout  & (!\usercore|Equal5~0_combout  & (!\usercore|WideNor0~2_combout  & \usercore|Selector7~1_combout )))

	.dataa(\usercore|Equal4~0_combout ),
	.datab(\usercore|Equal5~0_combout ),
	.datac(\usercore|WideNor0~2_combout ),
	.datad(\usercore|Selector7~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector7~2 .lut_mask = 16'h0100;
defparam \usercore|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N19
cycloneii_lcell_ff \usercore|dummyreg[8] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector7~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [8]));

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[8]~8 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[8]~8_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [8])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [8])))

	.dataa(vcc),
	.datab(\epwbm_wb32m_bridgecore|datlatch [8]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [8]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[8]~8 .lut_mask = 16'hCFC0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N5
cycloneii_lcell_ff \ep93xx_dat_latch[8] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[8]));

// Location: LCCOMB_X22_Y12_N10
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~10 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~10_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[9])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[9]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~10_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~10 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N11
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[9] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [9]));

// Location: LCFF_X22_Y15_N23
cycloneii_lcell_ff \usercore|vga_enable[9] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [9]));

// Location: LCFF_X23_Y15_N5
cycloneii_lcell_ff \usercore|dio2_enable[9] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [9]));

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \usercore|Equal0~6 (
// Equation(s):
// \usercore|Equal0~6_combout  = (!ep93xx_address[4] & (!ep93xx_address[2] & (!ep93xx_address[3] & \usercore|Equal0~5_combout )))

	.dataa(ep93xx_address[4]),
	.datab(ep93xx_address[2]),
	.datac(ep93xx_address[3]),
	.datad(\usercore|Equal0~5_combout ),
	.cin(gnd),
	.combout(\usercore|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Equal0~6 .lut_mask = 16'h0100;
defparam \usercore|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \usercore|Selector6~0 (
// Equation(s):
// \usercore|Selector6~0_combout  = (\green_pad[4]~4  & ((\usercore|Equal0~6_combout ) # ((\usercore|Equal3~0_combout  & \usercore|dio2_enable [9])))) # (!\green_pad[4]~4  & (\usercore|Equal3~0_combout  & (\usercore|dio2_enable [9])))

	.dataa(\green_pad[4]~4 ),
	.datab(\usercore|Equal3~0_combout ),
	.datac(\usercore|dio2_enable [9]),
	.datad(\usercore|Equal0~6_combout ),
	.cin(gnd),
	.combout(\usercore|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector6~0 .lut_mask = 16'hEAC0;
defparam \usercore|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \usercore|Selector6~1 (
// Equation(s):
// \usercore|Selector6~1_combout  = (\usercore|WideNor0~2_combout ) # ((\usercore|Selector6~0_combout ) # ((\usercore|vga_enable [9] & \usercore|Equal1~0_combout )))

	.dataa(\usercore|WideNor0~2_combout ),
	.datab(\usercore|vga_enable [9]),
	.datac(\usercore|Selector6~0_combout ),
	.datad(\usercore|Equal1~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector6~1 .lut_mask = 16'hFEFA;
defparam \usercore|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N9
cycloneii_lcell_ff \usercore|dummyreg[9] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [9]));

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[9]~9 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[9]~9_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [9])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [9])))

	.dataa(vcc),
	.datab(\epwbm_wb32m_bridgecore|datlatch [9]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [9]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[9]~9 .lut_mask = 16'hCFC0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N27
cycloneii_lcell_ff \ep93xx_dat_latch[9] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[9]));

// Location: LCFF_X23_Y12_N3
cycloneii_lcell_ff \epwbm_dat_o[10] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bd_pad[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(epwbm_dat_o[10]));

// Location: LCCOMB_X22_Y12_N20
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~11 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~11_combout  = (\ep93xx_address1_q~regout  & (\usercore|dummyreg [31])) # (!\ep93xx_address1_q~regout  & ((\usercore|process_0~0_combout  & ((epwbm_dat_o[10]))) # (!\usercore|process_0~0_combout  & (\usercore|dummyreg 
// [31]))))

	.dataa(\usercore|dummyreg [31]),
	.datab(\ep93xx_address1_q~regout ),
	.datac(\usercore|process_0~0_combout ),
	.datad(epwbm_dat_o[10]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~11_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~11 .lut_mask = 16'hBA8A;
defparam \epwbm_wb32m_bridgecore|datlatch~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N21
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[10] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [10]));

// Location: LCFF_X24_Y15_N21
cycloneii_lcell_ff \usercore|dio2_enable[10] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [10]));

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \usercore|Selector5~0 (
// Equation(s):
// \usercore|Selector5~0_combout  = (\usercore|WideNor0~1_combout  & (((\red_pad[0]~0  & !\usercore|dummyreg[14]~1_combout )))) # (!\usercore|WideNor0~1_combout  & ((\dio10to17_pad[0]~0 ) # ((\usercore|dummyreg[14]~1_combout ))))

	.dataa(\dio10to17_pad[0]~0 ),
	.datab(\red_pad[0]~0 ),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\usercore|dummyreg[14]~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector5~0 .lut_mask = 16'h0FCA;
defparam \usercore|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \usercore|Selector5~1 (
// Equation(s):
// \usercore|Selector5~1_combout  = (\usercore|dummyreg[14]~1_combout  & ((\usercore|Selector5~0_combout  & ((\usercore|dio2_enable [10]))) # (!\usercore|Selector5~0_combout  & (\usercore|vga_enable [10])))) # (!\usercore|dummyreg[14]~1_combout  & 
// (((\usercore|Selector5~0_combout ))))

	.dataa(\usercore|vga_enable [10]),
	.datab(\usercore|dummyreg[14]~1_combout ),
	.datac(\usercore|dio2_enable [10]),
	.datad(\usercore|Selector5~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector5~1 .lut_mask = 16'hF388;
defparam \usercore|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \usercore|Selector5~2 (
// Equation(s):
// \usercore|Selector5~2_combout  = (\usercore|WideNor0~2_combout ) # ((!\usercore|Equal4~0_combout  & (\usercore|Selector5~1_combout  & !\usercore|Equal5~0_combout )))

	.dataa(\usercore|Equal4~0_combout ),
	.datab(\usercore|WideNor0~2_combout ),
	.datac(\usercore|Selector5~1_combout ),
	.datad(\usercore|Equal5~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector5~2 .lut_mask = 16'hCCDC;
defparam \usercore|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N7
cycloneii_lcell_ff \usercore|dummyreg[10] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [10]));

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[10]~10 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[10]~10_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [10])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [10])))

	.dataa(vcc),
	.datab(\epwbm_wb32m_bridgecore|datlatch [10]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [10]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[10]~10 .lut_mask = 16'hCFC0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N13
cycloneii_lcell_ff \ep93xx_dat_latch[10] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[10]));

// Location: LCCOMB_X22_Y12_N14
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~12 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~12_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[11])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[11]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~12_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~12 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N15
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[11] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [11]));

// Location: LCFF_X24_Y15_N19
cycloneii_lcell_ff \usercore|dio2_enable[11] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [11]));

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \usercore|vga_enable[11]~feeder (
// Equation(s):
// \usercore|vga_enable[11]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [11]),
	.cin(gnd),
	.combout(\usercore|vga_enable[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[11]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N1
cycloneii_lcell_ff \usercore|vga_enable[11] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [11]));

// Location: LCCOMB_X25_Y12_N2
cycloneii_lcell_comb \usercore|Selector4~0 (
// Equation(s):
// \usercore|Selector4~0_combout  = (\usercore|dummyreg[14]~1_combout  & ((\usercore|vga_enable [11]) # ((!\usercore|WideNor0~1_combout )))) # (!\usercore|dummyreg[14]~1_combout  & (((\usercore|WideNor0~1_combout  & \red_pad[1]~1 ))))

	.dataa(\usercore|dummyreg[14]~1_combout ),
	.datab(\usercore|vga_enable [11]),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\red_pad[1]~1 ),
	.cin(gnd),
	.combout(\usercore|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector4~0 .lut_mask = 16'hDA8A;
defparam \usercore|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \usercore|Selector4~1 (
// Equation(s):
// \usercore|Selector4~1_combout  = (\usercore|WideNor0~1_combout  & (((\usercore|Selector4~0_combout )))) # (!\usercore|WideNor0~1_combout  & ((\usercore|Selector4~0_combout  & ((\usercore|dio2_enable [11]))) # (!\usercore|Selector4~0_combout  & 
// (\dio10to17_pad[1]~1 ))))

	.dataa(\dio10to17_pad[1]~1 ),
	.datab(\usercore|WideNor0~1_combout ),
	.datac(\usercore|dio2_enable [11]),
	.datad(\usercore|Selector4~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector4~1 .lut_mask = 16'hFC22;
defparam \usercore|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \usercore|Selector4~2 (
// Equation(s):
// \usercore|Selector4~2_combout  = (\usercore|WideNor0~2_combout ) # ((!\usercore|Equal5~0_combout  & (!\usercore|Equal4~0_combout  & \usercore|Selector4~1_combout )))

	.dataa(\usercore|Equal5~0_combout ),
	.datab(\usercore|WideNor0~2_combout ),
	.datac(\usercore|Equal4~0_combout ),
	.datad(\usercore|Selector4~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector4~2 .lut_mask = 16'hCDCC;
defparam \usercore|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N9
cycloneii_lcell_ff \usercore|dummyreg[11] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [11]));

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[11]~11 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[11]~11_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [11])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [11])))

	.dataa(\epwbm_wb32m_bridgecore|datlatch [11]),
	.datab(vcc),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [11]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[11]~11 .lut_mask = 16'hAFA0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N31
cycloneii_lcell_ff \ep93xx_dat_latch[11] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[11]));

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~13 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~13_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[12])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[12]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~13_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~13 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N17
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[12] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [12]));

// Location: LCCOMB_X23_Y13_N8
cycloneii_lcell_comb \usercore|dio2_enable[12]~feeder (
// Equation(s):
// \usercore|dio2_enable[12]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [12]),
	.cin(gnd),
	.combout(\usercore|dio2_enable[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_enable[12]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_enable[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N9
cycloneii_lcell_ff \usercore|dio2_enable[12] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_enable[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [12]));

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \usercore|Selector3~0 (
// Equation(s):
// \usercore|Selector3~0_combout  = (\usercore|WideNor0~1_combout  & (\red_pad[2]~2  & ((!\usercore|dummyreg[14]~1_combout )))) # (!\usercore|WideNor0~1_combout  & (((\dio10to17_pad[2]~2 ) # (\usercore|dummyreg[14]~1_combout ))))

	.dataa(\red_pad[2]~2 ),
	.datab(\dio10to17_pad[2]~2 ),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\usercore|dummyreg[14]~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector3~0 .lut_mask = 16'h0FAC;
defparam \usercore|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneii_lcell_comb \usercore|Selector3~1 (
// Equation(s):
// \usercore|Selector3~1_combout  = (\usercore|dummyreg[14]~1_combout  & ((\usercore|Selector3~0_combout  & ((\usercore|dio2_enable [12]))) # (!\usercore|Selector3~0_combout  & (\usercore|vga_enable [12])))) # (!\usercore|dummyreg[14]~1_combout  & 
// (((\usercore|Selector3~0_combout ))))

	.dataa(\usercore|vga_enable [12]),
	.datab(\usercore|dio2_enable [12]),
	.datac(\usercore|dummyreg[14]~1_combout ),
	.datad(\usercore|Selector3~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector3~1 .lut_mask = 16'hCFA0;
defparam \usercore|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \usercore|Selector3~2 (
// Equation(s):
// \usercore|Selector3~2_combout  = (\usercore|WideNor0~2_combout ) # ((!\usercore|Equal5~0_combout  & (!\usercore|Equal4~0_combout  & \usercore|Selector3~1_combout )))

	.dataa(\usercore|Equal5~0_combout ),
	.datab(\usercore|Equal4~0_combout ),
	.datac(\usercore|Selector3~1_combout ),
	.datad(\usercore|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\usercore|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector3~2 .lut_mask = 16'hFF10;
defparam \usercore|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N11
cycloneii_lcell_ff \usercore|dummyreg[12] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector3~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [12]));

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[12]~12 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[12]~12_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [12])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [12])))

	.dataa(\epwbm_wb32m_bridgecore|datlatch [12]),
	.datab(vcc),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [12]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[12]~12 .lut_mask = 16'hAFA0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N17
cycloneii_lcell_ff \ep93xx_dat_latch[12] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[12]));

// Location: LCCOMB_X22_Y12_N6
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~14 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~14_combout  = (epwbm_dat_o[13] & (\usercore|process_0~0_combout  & !\ep93xx_address1_q~regout ))

	.dataa(epwbm_dat_o[13]),
	.datab(vcc),
	.datac(\usercore|process_0~0_combout ),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~14_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~14 .lut_mask = 16'h00A0;
defparam \epwbm_wb32m_bridgecore|datlatch~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N7
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[13] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [13]));

// Location: LCFF_X24_Y15_N5
cycloneii_lcell_ff \usercore|dio2_enable[13] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [13]));

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \usercore|vga_enable[13]~feeder (
// Equation(s):
// \usercore|vga_enable[13]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [13]),
	.cin(gnd),
	.combout(\usercore|vga_enable[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[13]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N13
cycloneii_lcell_ff \usercore|vga_enable[13] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [13]));

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \usercore|Selector2~0 (
// Equation(s):
// \usercore|Selector2~0_combout  = (\usercore|WideNor0~1_combout  & ((\usercore|dummyreg[14]~1_combout  & ((\usercore|vga_enable [13]))) # (!\usercore|dummyreg[14]~1_combout  & (\red_pad[3]~3 )))) # (!\usercore|WideNor0~1_combout  & 
// (((\usercore|dummyreg[14]~1_combout ))))

	.dataa(\red_pad[3]~3 ),
	.datab(\usercore|vga_enable [13]),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\usercore|dummyreg[14]~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector2~0 .lut_mask = 16'hCFA0;
defparam \usercore|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \usercore|Selector2~1 (
// Equation(s):
// \usercore|Selector2~1_combout  = (\usercore|WideNor0~1_combout  & (((\usercore|Selector2~0_combout )))) # (!\usercore|WideNor0~1_combout  & ((\usercore|Selector2~0_combout  & ((\usercore|dio2_enable [13]))) # (!\usercore|Selector2~0_combout  & 
// (\dio10to17_pad[3]~3 ))))

	.dataa(\dio10to17_pad[3]~3 ),
	.datab(\usercore|WideNor0~1_combout ),
	.datac(\usercore|dio2_enable [13]),
	.datad(\usercore|Selector2~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector2~1 .lut_mask = 16'hFC22;
defparam \usercore|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \usercore|Selector2~2 (
// Equation(s):
// \usercore|Selector2~2_combout  = (\usercore|WideNor0~2_combout ) # ((!\usercore|Equal4~0_combout  & (\usercore|Selector2~1_combout  & !\usercore|Equal5~0_combout )))

	.dataa(\usercore|Equal4~0_combout ),
	.datab(\usercore|WideNor0~2_combout ),
	.datac(\usercore|Selector2~1_combout ),
	.datad(\usercore|Equal5~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector2~2 .lut_mask = 16'hCCDC;
defparam \usercore|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N11
cycloneii_lcell_ff \usercore|dummyreg[13] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [13]));

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[13]~13 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[13]~13_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [13])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [13])))

	.dataa(vcc),
	.datab(\epwbm_wb32m_bridgecore|datlatch [13]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [13]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[13]~13 .lut_mask = 16'hCFC0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N11
cycloneii_lcell_ff \ep93xx_dat_latch[13] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[13]));

// Location: LCCOMB_X22_Y12_N0
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~15 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~15_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[14])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[14]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~15_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~15 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N1
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[14] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [14]));

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \usercore|vga_enable[14]~feeder (
// Equation(s):
// \usercore|vga_enable[14]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [14]),
	.cin(gnd),
	.combout(\usercore|vga_enable[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[14]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N27
cycloneii_lcell_ff \usercore|vga_enable[14] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [14]));

// Location: LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \usercore|dio2_enable[14]~feeder (
// Equation(s):
// \usercore|dio2_enable[14]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [14]),
	.cin(gnd),
	.combout(\usercore|dio2_enable[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_enable[14]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_enable[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N17
cycloneii_lcell_ff \usercore|dio2_enable[14] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_enable[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [14]));

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \usercore|Selector1~0 (
// Equation(s):
// \usercore|Selector1~0_combout  = (\usercore|WideNor0~1_combout  & (((\red_pad[4]~4  & !\usercore|dummyreg[14]~1_combout )))) # (!\usercore|WideNor0~1_combout  & ((\dio10to17_pad[4]~4 ) # ((\usercore|dummyreg[14]~1_combout ))))

	.dataa(\dio10to17_pad[4]~4 ),
	.datab(\red_pad[4]~4 ),
	.datac(\usercore|WideNor0~1_combout ),
	.datad(\usercore|dummyreg[14]~1_combout ),
	.cin(gnd),
	.combout(\usercore|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector1~0 .lut_mask = 16'h0FCA;
defparam \usercore|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \usercore|Selector1~1 (
// Equation(s):
// \usercore|Selector1~1_combout  = (\usercore|dummyreg[14]~1_combout  & ((\usercore|Selector1~0_combout  & ((\usercore|dio2_enable [14]))) # (!\usercore|Selector1~0_combout  & (\usercore|vga_enable [14])))) # (!\usercore|dummyreg[14]~1_combout  & 
// (((\usercore|Selector1~0_combout ))))

	.dataa(\usercore|dummyreg[14]~1_combout ),
	.datab(\usercore|vga_enable [14]),
	.datac(\usercore|dio2_enable [14]),
	.datad(\usercore|Selector1~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector1~1 .lut_mask = 16'hF588;
defparam \usercore|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \usercore|Selector1~2 (
// Equation(s):
// \usercore|Selector1~2_combout  = (!\usercore|Equal4~0_combout  & (!\usercore|WideNor0~2_combout  & (\usercore|Selector1~1_combout  & !\usercore|Equal5~0_combout )))

	.dataa(\usercore|Equal4~0_combout ),
	.datab(\usercore|WideNor0~2_combout ),
	.datac(\usercore|Selector1~1_combout ),
	.datad(\usercore|Equal5~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector1~2 .lut_mask = 16'h0010;
defparam \usercore|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N21
cycloneii_lcell_ff \usercore|dummyreg[14] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [14]));

// Location: LCCOMB_X21_Y12_N12
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[14]~14 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[14]~14_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [14])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [14])))

	.dataa(vcc),
	.datab(\epwbm_wb32m_bridgecore|datlatch [14]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [14]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[14]~14 .lut_mask = 16'hCFC0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N13
cycloneii_lcell_ff \ep93xx_dat_latch[14] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[14]));

// Location: LCCOMB_X22_Y12_N22
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|datlatch~16 (
// Equation(s):
// \epwbm_wb32m_bridgecore|datlatch~16_combout  = (\usercore|process_0~0_combout  & ((\ep93xx_address1_q~regout  & ((\usercore|dummyreg [31]))) # (!\ep93xx_address1_q~regout  & (epwbm_dat_o[15])))) # (!\usercore|process_0~0_combout  & (((\usercore|dummyreg 
// [31]))))

	.dataa(epwbm_dat_o[15]),
	.datab(\usercore|process_0~0_combout ),
	.datac(\usercore|dummyreg [31]),
	.datad(\ep93xx_address1_q~regout ),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|datlatch~16_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|datlatch~16 .lut_mask = 16'hF0B8;
defparam \epwbm_wb32m_bridgecore|datlatch~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N23
cycloneii_lcell_ff \epwbm_wb32m_bridgecore|datlatch[15] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|datlatch~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epwbm_wb32m_bridgecore|datlatch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\epwbm_wb32m_bridgecore|datlatch [15]));

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \usercore|Selector0~2 (
// Equation(s):
// \usercore|Selector0~2_combout  = (\usercore|Equal2~0_combout  & ((ep93xx_address[2] & (\usercore|dio2_enable [15])) # (!ep93xx_address[2] & ((\dio10to17_pad[5]~5 )))))

	.dataa(\usercore|dio2_enable [15]),
	.datab(ep93xx_address[2]),
	.datac(\dio10to17_pad[5]~5 ),
	.datad(\usercore|Equal2~0_combout ),
	.cin(gnd),
	.combout(\usercore|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector0~2 .lut_mask = 16'hB800;
defparam \usercore|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \usercore|Selector0~3 (
// Equation(s):
// \usercore|Selector0~3_combout  = (\usercore|Selector0~2_combout ) # (((ep93xx_address[3] & ep93xx_address[4])) # (!\usercore|Equal0~5_combout ))

	.dataa(ep93xx_address[3]),
	.datab(\usercore|Selector0~2_combout ),
	.datac(\usercore|Equal0~5_combout ),
	.datad(ep93xx_address[4]),
	.cin(gnd),
	.combout(\usercore|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|Selector0~3 .lut_mask = 16'hEFCF;
defparam \usercore|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N27
cycloneii_lcell_ff \usercore|dummyreg[15] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|Selector0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dummyreg [15]));

// Location: LCCOMB_X24_Y11_N24
cycloneii_lcell_comb \epwbm_wb32m_bridgecore|wb16_dat_o[15]~15 (
// Equation(s):
// \epwbm_wb32m_bridgecore|wb16_dat_o[15]~15_combout  = (\ep93xx_address1_q~regout  & (\epwbm_wb32m_bridgecore|datlatch [15])) # (!\ep93xx_address1_q~regout  & ((\usercore|dummyreg [15])))

	.dataa(vcc),
	.datab(\epwbm_wb32m_bridgecore|datlatch [15]),
	.datac(\ep93xx_address1_q~regout ),
	.datad(\usercore|dummyreg [15]),
	.cin(gnd),
	.combout(\epwbm_wb32m_bridgecore|wb16_dat_o[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[15]~15 .lut_mask = 16'hCFC0;
defparam \epwbm_wb32m_bridgecore|wb16_dat_o[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N25
cycloneii_lcell_ff \ep93xx_dat_latch[15] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\epwbm_wb32m_bridgecore|wb16_dat_o[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ep93xx_dat_latch[15]));

// Location: LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \usercore|dio2_reg[0]~feeder (
// Equation(s):
// \usercore|dio2_reg[0]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [0]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \usercore|dio2_reg[0]~0 (
// Equation(s):
// \usercore|dio2_reg[0]~0_combout  = (!ep93xx_address[2] & (\ep93xx_address1_q~regout  & (\usercore|process_0~0_combout  & \usercore|Equal2~0_combout )))

	.dataa(ep93xx_address[2]),
	.datab(\ep93xx_address1_q~regout ),
	.datac(\usercore|process_0~0_combout ),
	.datad(\usercore|Equal2~0_combout ),
	.cin(gnd),
	.combout(\usercore|dio2_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[0]~0 .lut_mask = 16'h4000;
defparam \usercore|dio2_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N17
cycloneii_lcell_ff \usercore|dio2_reg[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [0]));

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \usercore|dio2_reg[1]~feeder (
// Equation(s):
// \usercore|dio2_reg[1]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [1]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N3
cycloneii_lcell_ff \usercore|dio2_reg[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [1]));

// Location: LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \usercore|dio2_reg[2]~feeder (
// Equation(s):
// \usercore|dio2_reg[2]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [2]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N29
cycloneii_lcell_ff \usercore|dio2_reg[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [2]));

// Location: LCFF_X23_Y14_N13
cycloneii_lcell_ff \usercore|dio2_reg[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [3]));

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \usercore|dio2_reg[4]~feeder (
// Equation(s):
// \usercore|dio2_reg[4]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [4]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N11
cycloneii_lcell_ff \usercore|dio2_reg[4] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [4]));

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \usercore|dio2_reg[5]~feeder (
// Equation(s):
// \usercore|dio2_reg[5]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [5]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N23
cycloneii_lcell_ff \usercore|dio2_reg[5] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [5]));

// Location: LCFF_X24_Y15_N27
cycloneii_lcell_ff \usercore|dio2_enable[5] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [5]));

// Location: LCFF_X23_Y14_N21
cycloneii_lcell_ff \usercore|dio2_reg[6] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [6]));

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \usercore|dio2_reg[7]~feeder (
// Equation(s):
// \usercore|dio2_reg[7]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [7]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N13
cycloneii_lcell_ff \usercore|dio2_reg[7] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [7]));

// Location: LCFF_X23_Y14_N27
cycloneii_lcell_ff \usercore|dio2_reg[8] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [8]));

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \usercore|dio2_reg[10]~feeder (
// Equation(s):
// \usercore|dio2_reg[10]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [10]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N25
cycloneii_lcell_ff \usercore|dio2_reg[10] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [10]));

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \usercore|dio2_reg[11]~feeder (
// Equation(s):
// \usercore|dio2_reg[11]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [11]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N23
cycloneii_lcell_ff \usercore|dio2_reg[11] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [11]));

// Location: LCFF_X23_Y14_N1
cycloneii_lcell_ff \usercore|dio2_reg[12] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [12]));

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \usercore|dio2_reg[13]~feeder (
// Equation(s):
// \usercore|dio2_reg[13]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [13]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N11
cycloneii_lcell_ff \usercore|dio2_reg[13] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [13]));

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \usercore|dio2_reg[14]~feeder (
// Equation(s):
// \usercore|dio2_reg[14]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [14]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N1
cycloneii_lcell_ff \usercore|dio2_reg[14] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [14]));

// Location: LCCOMB_X22_Y14_N6
cycloneii_lcell_comb \usercore|dio2_reg[15]~feeder (
// Equation(s):
// \usercore|dio2_reg[15]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [15]),
	.cin(gnd),
	.combout(\usercore|dio2_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N7
cycloneii_lcell_ff \usercore|dio2_reg[15] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_reg[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_reg [15]));

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \usercore|dio2_enable[15]~feeder (
// Equation(s):
// \usercore|dio2_enable[15]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [15]),
	.cin(gnd),
	.combout(\usercore|dio2_enable[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|dio2_enable[15]~feeder .lut_mask = 16'hFF00;
defparam \usercore|dio2_enable[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N11
cycloneii_lcell_ff \usercore|dio2_enable[15] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|dio2_enable[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|dio2_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|dio2_enable [15]));

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \usercore|misc_reg[2]~feeder (
// Equation(s):
// \usercore|misc_reg[2]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [2]),
	.cin(gnd),
	.combout(\usercore|misc_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|misc_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \usercore|misc_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneii_lcell_comb \usercore|misc_reg[2]~0 (
// Equation(s):
// \usercore|misc_reg[2]~0_combout  = (\usercore|process_0~0_combout  & (\ep93xx_address1_q~regout  & \usercore|Equal4~0_combout ))

	.dataa(\usercore|process_0~0_combout ),
	.datab(\ep93xx_address1_q~regout ),
	.datac(vcc),
	.datad(\usercore|Equal4~0_combout ),
	.cin(gnd),
	.combout(\usercore|misc_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|misc_reg[2]~0 .lut_mask = 16'h8800;
defparam \usercore|misc_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N5
cycloneii_lcell_ff \usercore|misc_reg[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|misc_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|misc_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|misc_reg [2]));

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \usercore|misc_enable[2]~0 (
// Equation(s):
// \usercore|misc_enable[2]~0_combout  = (\usercore|process_0~0_combout  & (\ep93xx_address1_q~regout  & \usercore|Equal5~0_combout ))

	.dataa(\usercore|process_0~0_combout ),
	.datab(\ep93xx_address1_q~regout ),
	.datac(vcc),
	.datad(\usercore|Equal5~0_combout ),
	.cin(gnd),
	.combout(\usercore|misc_enable[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|misc_enable[2]~0 .lut_mask = 16'h8800;
defparam \usercore|misc_enable[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N5
cycloneii_lcell_ff \usercore|misc_enable[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|misc_enable[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|misc_enable [2]));

// Location: LCFF_X24_Y13_N15
cycloneii_lcell_ff \usercore|misc_reg[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|misc_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|misc_reg [3]));

// Location: LCFF_X24_Y14_N11
cycloneii_lcell_ff \usercore|misc_enable[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|misc_enable[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|misc_enable [3]));

// Location: LCCOMB_X26_Y15_N4
cycloneii_lcell_comb \usercore|vga_reg[0]~feeder (
// Equation(s):
// \usercore|vga_reg[0]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [0]),
	.cin(gnd),
	.combout(\usercore|vga_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \usercore|vga_reg[0]~0 (
// Equation(s):
// \usercore|vga_reg[0]~0_combout  = (\ep93xx_address1_q~regout  & (\usercore|process_0~0_combout  & \usercore|Equal0~6_combout ))

	.dataa(\ep93xx_address1_q~regout ),
	.datab(\usercore|process_0~0_combout ),
	.datac(vcc),
	.datad(\usercore|Equal0~6_combout ),
	.cin(gnd),
	.combout(\usercore|vga_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[0]~0 .lut_mask = 16'h8800;
defparam \usercore|vga_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N5
cycloneii_lcell_ff \usercore|vga_reg[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [0]));

// Location: LCFF_X22_Y15_N13
cycloneii_lcell_ff \usercore|vga_reg[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [1]));

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \usercore|vga_reg[2]~feeder (
// Equation(s):
// \usercore|vga_reg[2]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [2]),
	.cin(gnd),
	.combout(\usercore|vga_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N9
cycloneii_lcell_ff \usercore|vga_reg[2] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [2]));

// Location: LCFF_X22_Y15_N7
cycloneii_lcell_ff \usercore|vga_reg[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [3]));

// Location: LCFF_X23_Y14_N7
cycloneii_lcell_ff \usercore|vga_enable[3] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [3]));

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \usercore|vga_reg[4]~feeder (
// Equation(s):
// \usercore|vga_reg[4]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [4]),
	.cin(gnd),
	.combout(\usercore|vga_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N17
cycloneii_lcell_ff \usercore|vga_reg[4] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [4]));

// Location: LCFF_X25_Y15_N11
cycloneii_lcell_ff \usercore|vga_enable[4] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [4]));

// Location: LCFF_X26_Y15_N25
cycloneii_lcell_ff \usercore|vga_reg[10] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [10]));

// Location: LCFF_X26_Y15_N19
cycloneii_lcell_ff \usercore|vga_enable[10] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [10]));

// Location: LCCOMB_X26_Y15_N12
cycloneii_lcell_comb \usercore|vga_reg[11]~feeder (
// Equation(s):
// \usercore|vga_reg[11]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [11]),
	.cin(gnd),
	.combout(\usercore|vga_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N13
cycloneii_lcell_ff \usercore|vga_reg[11] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_reg[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [11]));

// Location: LCFF_X22_Y15_N15
cycloneii_lcell_ff \usercore|vga_reg[12] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [12]));

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \usercore|vga_enable[12]~feeder (
// Equation(s):
// \usercore|vga_enable[12]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [12]),
	.cin(gnd),
	.combout(\usercore|vga_enable[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[12]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N23
cycloneii_lcell_ff \usercore|vga_enable[12] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [12]));

// Location: LCFF_X26_Y15_N11
cycloneii_lcell_ff \usercore|vga_reg[13] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [13]));

// Location: LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \usercore|vga_reg[14]~feeder (
// Equation(s):
// \usercore|vga_reg[14]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [14]),
	.cin(gnd),
	.combout(\usercore|vga_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N29
cycloneii_lcell_ff \usercore|vga_reg[14] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [14]));

// Location: LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \usercore|vga_reg[5]~feeder (
// Equation(s):
// \usercore|vga_reg[5]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [5]),
	.cin(gnd),
	.combout(\usercore|vga_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N31
cycloneii_lcell_ff \usercore|vga_reg[5] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [5]));

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \usercore|vga_enable[5]~feeder (
// Equation(s):
// \usercore|vga_enable[5]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [5]),
	.cin(gnd),
	.combout(\usercore|vga_enable[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[5]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N5
cycloneii_lcell_ff \usercore|vga_enable[5] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [5]));

// Location: LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \usercore|vga_reg[6]~feeder (
// Equation(s):
// \usercore|vga_reg[6]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [6]),
	.cin(gnd),
	.combout(\usercore|vga_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N27
cycloneii_lcell_ff \usercore|vga_reg[6] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [6]));

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \usercore|vga_enable[6]~feeder (
// Equation(s):
// \usercore|vga_enable[6]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [6]),
	.cin(gnd),
	.combout(\usercore|vga_enable[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_enable[6]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_enable[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N21
cycloneii_lcell_ff \usercore|vga_enable[6] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_enable[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [6]));

// Location: LCFF_X22_Y15_N11
cycloneii_lcell_ff \usercore|vga_reg[7] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [7]));

// Location: LCFF_X22_Y15_N25
cycloneii_lcell_ff \usercore|vga_enable[7] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_enable[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_enable [7]));

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \usercore|vga_reg[8]~feeder (
// Equation(s):
// \usercore|vga_reg[8]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [8]),
	.cin(gnd),
	.combout(\usercore|vga_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|vga_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \usercore|vga_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N3
cycloneii_lcell_ff \usercore|vga_reg[8] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|vga_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [8]));

// Location: LCFF_X22_Y15_N1
cycloneii_lcell_ff \usercore|vga_reg[9] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|vga_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|vga_reg [9]));

// Location: LCFF_X24_Y13_N9
cycloneii_lcell_ff \usercore|misc_reg[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|misc_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|misc_reg [0]));

// Location: LCFF_X24_Y14_N9
cycloneii_lcell_ff \usercore|misc_enable[0] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|misc_enable[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|misc_enable [0]));

// Location: LCCOMB_X24_Y13_N2
cycloneii_lcell_comb \usercore|misc_reg[1]~feeder (
// Equation(s):
// \usercore|misc_reg[1]~feeder_combout  = \epwbm_wb32m_bridgecore|datlatch [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\epwbm_wb32m_bridgecore|datlatch [1]),
	.cin(gnd),
	.combout(\usercore|misc_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \usercore|misc_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \usercore|misc_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N3
cycloneii_lcell_ff \usercore|misc_reg[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\usercore|misc_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\usercore|misc_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|misc_reg [1]));

// Location: LCFF_X24_Y14_N7
cycloneii_lcell_ff \usercore|misc_enable[1] (
	.clk(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\epwbm_wb32m_bridgecore|datlatch [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\usercore|misc_enable[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\usercore|misc_enable [1]));

// Location: LCCOMB_X1_Y9_N20
cycloneii_lcell_comb \sdram_clk_pad~0 (
// Equation(s):
// \sdram_clk_pad~0_combout  = (\clkgencore|altpll_component|_locked  & GLOBAL(\clkgencore|altpll_component|_clk1~clkctrl_outclk ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\clkgencore|altpll_component|_locked ),
	.datad(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.cin(gnd),
	.combout(\sdram_clk_pad~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_clk_pad~0 .lut_mask = 16'hF000;
defparam \sdram_clk_pad~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_mdio_pad~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_mdio_pad));
// synopsys translate_off
defparam \eth_mdio_pad~I .input_async_reset = "none";
defparam \eth_mdio_pad~I .input_power_up = "low";
defparam \eth_mdio_pad~I .input_register_mode = "none";
defparam \eth_mdio_pad~I .input_sync_reset = "none";
defparam \eth_mdio_pad~I .oe_async_reset = "none";
defparam \eth_mdio_pad~I .oe_power_up = "low";
defparam \eth_mdio_pad~I .oe_register_mode = "none";
defparam \eth_mdio_pad~I .oe_sync_reset = "none";
defparam \eth_mdio_pad~I .open_drain_output = "true";
defparam \eth_mdio_pad~I .operation_mode = "bidir";
defparam \eth_mdio_pad~I .output_async_reset = "none";
defparam \eth_mdio_pad~I .output_power_up = "low";
defparam \eth_mdio_pad~I .output_register_mode = "none";
defparam \eth_mdio_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_207,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[0]));
// synopsys translate_off
defparam \sdram_data_pad[0]~I .input_async_reset = "none";
defparam \sdram_data_pad[0]~I .input_power_up = "low";
defparam \sdram_data_pad[0]~I .input_register_mode = "none";
defparam \sdram_data_pad[0]~I .input_sync_reset = "none";
defparam \sdram_data_pad[0]~I .oe_async_reset = "none";
defparam \sdram_data_pad[0]~I .oe_power_up = "low";
defparam \sdram_data_pad[0]~I .oe_register_mode = "none";
defparam \sdram_data_pad[0]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[0]~I .open_drain_output = "true";
defparam \sdram_data_pad[0]~I .operation_mode = "bidir";
defparam \sdram_data_pad[0]~I .output_async_reset = "none";
defparam \sdram_data_pad[0]~I .output_power_up = "low";
defparam \sdram_data_pad[0]~I .output_register_mode = "none";
defparam \sdram_data_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[1]));
// synopsys translate_off
defparam \sdram_data_pad[1]~I .input_async_reset = "none";
defparam \sdram_data_pad[1]~I .input_power_up = "low";
defparam \sdram_data_pad[1]~I .input_register_mode = "none";
defparam \sdram_data_pad[1]~I .input_sync_reset = "none";
defparam \sdram_data_pad[1]~I .oe_async_reset = "none";
defparam \sdram_data_pad[1]~I .oe_power_up = "low";
defparam \sdram_data_pad[1]~I .oe_register_mode = "none";
defparam \sdram_data_pad[1]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[1]~I .open_drain_output = "true";
defparam \sdram_data_pad[1]~I .operation_mode = "bidir";
defparam \sdram_data_pad[1]~I .output_async_reset = "none";
defparam \sdram_data_pad[1]~I .output_power_up = "low";
defparam \sdram_data_pad[1]~I .output_register_mode = "none";
defparam \sdram_data_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[2]));
// synopsys translate_off
defparam \sdram_data_pad[2]~I .input_async_reset = "none";
defparam \sdram_data_pad[2]~I .input_power_up = "low";
defparam \sdram_data_pad[2]~I .input_register_mode = "none";
defparam \sdram_data_pad[2]~I .input_sync_reset = "none";
defparam \sdram_data_pad[2]~I .oe_async_reset = "none";
defparam \sdram_data_pad[2]~I .oe_power_up = "low";
defparam \sdram_data_pad[2]~I .oe_register_mode = "none";
defparam \sdram_data_pad[2]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[2]~I .open_drain_output = "true";
defparam \sdram_data_pad[2]~I .operation_mode = "bidir";
defparam \sdram_data_pad[2]~I .output_async_reset = "none";
defparam \sdram_data_pad[2]~I .output_power_up = "low";
defparam \sdram_data_pad[2]~I .output_register_mode = "none";
defparam \sdram_data_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[3]));
// synopsys translate_off
defparam \sdram_data_pad[3]~I .input_async_reset = "none";
defparam \sdram_data_pad[3]~I .input_power_up = "low";
defparam \sdram_data_pad[3]~I .input_register_mode = "none";
defparam \sdram_data_pad[3]~I .input_sync_reset = "none";
defparam \sdram_data_pad[3]~I .oe_async_reset = "none";
defparam \sdram_data_pad[3]~I .oe_power_up = "low";
defparam \sdram_data_pad[3]~I .oe_register_mode = "none";
defparam \sdram_data_pad[3]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[3]~I .open_drain_output = "true";
defparam \sdram_data_pad[3]~I .operation_mode = "bidir";
defparam \sdram_data_pad[3]~I .output_async_reset = "none";
defparam \sdram_data_pad[3]~I .output_power_up = "low";
defparam \sdram_data_pad[3]~I .output_register_mode = "none";
defparam \sdram_data_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[4]));
// synopsys translate_off
defparam \sdram_data_pad[4]~I .input_async_reset = "none";
defparam \sdram_data_pad[4]~I .input_power_up = "low";
defparam \sdram_data_pad[4]~I .input_register_mode = "none";
defparam \sdram_data_pad[4]~I .input_sync_reset = "none";
defparam \sdram_data_pad[4]~I .oe_async_reset = "none";
defparam \sdram_data_pad[4]~I .oe_power_up = "low";
defparam \sdram_data_pad[4]~I .oe_register_mode = "none";
defparam \sdram_data_pad[4]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[4]~I .open_drain_output = "true";
defparam \sdram_data_pad[4]~I .operation_mode = "bidir";
defparam \sdram_data_pad[4]~I .output_async_reset = "none";
defparam \sdram_data_pad[4]~I .output_power_up = "low";
defparam \sdram_data_pad[4]~I .output_register_mode = "none";
defparam \sdram_data_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_203,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[5]));
// synopsys translate_off
defparam \sdram_data_pad[5]~I .input_async_reset = "none";
defparam \sdram_data_pad[5]~I .input_power_up = "low";
defparam \sdram_data_pad[5]~I .input_register_mode = "none";
defparam \sdram_data_pad[5]~I .input_sync_reset = "none";
defparam \sdram_data_pad[5]~I .oe_async_reset = "none";
defparam \sdram_data_pad[5]~I .oe_power_up = "low";
defparam \sdram_data_pad[5]~I .oe_register_mode = "none";
defparam \sdram_data_pad[5]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[5]~I .open_drain_output = "true";
defparam \sdram_data_pad[5]~I .operation_mode = "bidir";
defparam \sdram_data_pad[5]~I .output_async_reset = "none";
defparam \sdram_data_pad[5]~I .output_power_up = "low";
defparam \sdram_data_pad[5]~I .output_register_mode = "none";
defparam \sdram_data_pad[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_201,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[6]));
// synopsys translate_off
defparam \sdram_data_pad[6]~I .input_async_reset = "none";
defparam \sdram_data_pad[6]~I .input_power_up = "low";
defparam \sdram_data_pad[6]~I .input_register_mode = "none";
defparam \sdram_data_pad[6]~I .input_sync_reset = "none";
defparam \sdram_data_pad[6]~I .oe_async_reset = "none";
defparam \sdram_data_pad[6]~I .oe_power_up = "low";
defparam \sdram_data_pad[6]~I .oe_register_mode = "none";
defparam \sdram_data_pad[6]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[6]~I .open_drain_output = "true";
defparam \sdram_data_pad[6]~I .operation_mode = "bidir";
defparam \sdram_data_pad[6]~I .output_async_reset = "none";
defparam \sdram_data_pad[6]~I .output_power_up = "low";
defparam \sdram_data_pad[6]~I .output_register_mode = "none";
defparam \sdram_data_pad[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[7]));
// synopsys translate_off
defparam \sdram_data_pad[7]~I .input_async_reset = "none";
defparam \sdram_data_pad[7]~I .input_power_up = "low";
defparam \sdram_data_pad[7]~I .input_register_mode = "none";
defparam \sdram_data_pad[7]~I .input_sync_reset = "none";
defparam \sdram_data_pad[7]~I .oe_async_reset = "none";
defparam \sdram_data_pad[7]~I .oe_power_up = "low";
defparam \sdram_data_pad[7]~I .oe_register_mode = "none";
defparam \sdram_data_pad[7]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[7]~I .open_drain_output = "true";
defparam \sdram_data_pad[7]~I .operation_mode = "bidir";
defparam \sdram_data_pad[7]~I .output_async_reset = "none";
defparam \sdram_data_pad[7]~I .output_power_up = "low";
defparam \sdram_data_pad[7]~I .output_register_mode = "none";
defparam \sdram_data_pad[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[8]));
// synopsys translate_off
defparam \sdram_data_pad[8]~I .input_async_reset = "none";
defparam \sdram_data_pad[8]~I .input_power_up = "low";
defparam \sdram_data_pad[8]~I .input_register_mode = "none";
defparam \sdram_data_pad[8]~I .input_sync_reset = "none";
defparam \sdram_data_pad[8]~I .oe_async_reset = "none";
defparam \sdram_data_pad[8]~I .oe_power_up = "low";
defparam \sdram_data_pad[8]~I .oe_register_mode = "none";
defparam \sdram_data_pad[8]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[8]~I .open_drain_output = "true";
defparam \sdram_data_pad[8]~I .operation_mode = "bidir";
defparam \sdram_data_pad[8]~I .output_async_reset = "none";
defparam \sdram_data_pad[8]~I .output_power_up = "low";
defparam \sdram_data_pad[8]~I .output_register_mode = "none";
defparam \sdram_data_pad[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[9]));
// synopsys translate_off
defparam \sdram_data_pad[9]~I .input_async_reset = "none";
defparam \sdram_data_pad[9]~I .input_power_up = "low";
defparam \sdram_data_pad[9]~I .input_register_mode = "none";
defparam \sdram_data_pad[9]~I .input_sync_reset = "none";
defparam \sdram_data_pad[9]~I .oe_async_reset = "none";
defparam \sdram_data_pad[9]~I .oe_power_up = "low";
defparam \sdram_data_pad[9]~I .oe_register_mode = "none";
defparam \sdram_data_pad[9]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[9]~I .open_drain_output = "true";
defparam \sdram_data_pad[9]~I .operation_mode = "bidir";
defparam \sdram_data_pad[9]~I .output_async_reset = "none";
defparam \sdram_data_pad[9]~I .output_power_up = "low";
defparam \sdram_data_pad[9]~I .output_register_mode = "none";
defparam \sdram_data_pad[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_205,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[10]));
// synopsys translate_off
defparam \sdram_data_pad[10]~I .input_async_reset = "none";
defparam \sdram_data_pad[10]~I .input_power_up = "low";
defparam \sdram_data_pad[10]~I .input_register_mode = "none";
defparam \sdram_data_pad[10]~I .input_sync_reset = "none";
defparam \sdram_data_pad[10]~I .oe_async_reset = "none";
defparam \sdram_data_pad[10]~I .oe_power_up = "low";
defparam \sdram_data_pad[10]~I .oe_register_mode = "none";
defparam \sdram_data_pad[10]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[10]~I .open_drain_output = "true";
defparam \sdram_data_pad[10]~I .operation_mode = "bidir";
defparam \sdram_data_pad[10]~I .output_async_reset = "none";
defparam \sdram_data_pad[10]~I .output_power_up = "low";
defparam \sdram_data_pad[10]~I .output_register_mode = "none";
defparam \sdram_data_pad[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[11]));
// synopsys translate_off
defparam \sdram_data_pad[11]~I .input_async_reset = "none";
defparam \sdram_data_pad[11]~I .input_power_up = "low";
defparam \sdram_data_pad[11]~I .input_register_mode = "none";
defparam \sdram_data_pad[11]~I .input_sync_reset = "none";
defparam \sdram_data_pad[11]~I .oe_async_reset = "none";
defparam \sdram_data_pad[11]~I .oe_power_up = "low";
defparam \sdram_data_pad[11]~I .oe_register_mode = "none";
defparam \sdram_data_pad[11]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[11]~I .open_drain_output = "true";
defparam \sdram_data_pad[11]~I .operation_mode = "bidir";
defparam \sdram_data_pad[11]~I .output_async_reset = "none";
defparam \sdram_data_pad[11]~I .output_power_up = "low";
defparam \sdram_data_pad[11]~I .output_register_mode = "none";
defparam \sdram_data_pad[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[12]));
// synopsys translate_off
defparam \sdram_data_pad[12]~I .input_async_reset = "none";
defparam \sdram_data_pad[12]~I .input_power_up = "low";
defparam \sdram_data_pad[12]~I .input_register_mode = "none";
defparam \sdram_data_pad[12]~I .input_sync_reset = "none";
defparam \sdram_data_pad[12]~I .oe_async_reset = "none";
defparam \sdram_data_pad[12]~I .oe_power_up = "low";
defparam \sdram_data_pad[12]~I .oe_register_mode = "none";
defparam \sdram_data_pad[12]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[12]~I .open_drain_output = "true";
defparam \sdram_data_pad[12]~I .operation_mode = "bidir";
defparam \sdram_data_pad[12]~I .output_async_reset = "none";
defparam \sdram_data_pad[12]~I .output_power_up = "low";
defparam \sdram_data_pad[12]~I .output_register_mode = "none";
defparam \sdram_data_pad[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[13]));
// synopsys translate_off
defparam \sdram_data_pad[13]~I .input_async_reset = "none";
defparam \sdram_data_pad[13]~I .input_power_up = "low";
defparam \sdram_data_pad[13]~I .input_register_mode = "none";
defparam \sdram_data_pad[13]~I .input_sync_reset = "none";
defparam \sdram_data_pad[13]~I .oe_async_reset = "none";
defparam \sdram_data_pad[13]~I .oe_power_up = "low";
defparam \sdram_data_pad[13]~I .oe_register_mode = "none";
defparam \sdram_data_pad[13]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[13]~I .open_drain_output = "true";
defparam \sdram_data_pad[13]~I .operation_mode = "bidir";
defparam \sdram_data_pad[13]~I .output_async_reset = "none";
defparam \sdram_data_pad[13]~I .output_power_up = "low";
defparam \sdram_data_pad[13]~I .output_register_mode = "none";
defparam \sdram_data_pad[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[14]));
// synopsys translate_off
defparam \sdram_data_pad[14]~I .input_async_reset = "none";
defparam \sdram_data_pad[14]~I .input_power_up = "low";
defparam \sdram_data_pad[14]~I .input_register_mode = "none";
defparam \sdram_data_pad[14]~I .input_sync_reset = "none";
defparam \sdram_data_pad[14]~I .oe_async_reset = "none";
defparam \sdram_data_pad[14]~I .oe_power_up = "low";
defparam \sdram_data_pad[14]~I .oe_register_mode = "none";
defparam \sdram_data_pad[14]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[14]~I .open_drain_output = "true";
defparam \sdram_data_pad[14]~I .operation_mode = "bidir";
defparam \sdram_data_pad[14]~I .output_async_reset = "none";
defparam \sdram_data_pad[14]~I .output_power_up = "low";
defparam \sdram_data_pad[14]~I .output_register_mode = "none";
defparam \sdram_data_pad[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_data_pad[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_data_pad[15]));
// synopsys translate_off
defparam \sdram_data_pad[15]~I .input_async_reset = "none";
defparam \sdram_data_pad[15]~I .input_power_up = "low";
defparam \sdram_data_pad[15]~I .input_register_mode = "none";
defparam \sdram_data_pad[15]~I .input_sync_reset = "none";
defparam \sdram_data_pad[15]~I .oe_async_reset = "none";
defparam \sdram_data_pad[15]~I .oe_power_up = "low";
defparam \sdram_data_pad[15]~I .oe_register_mode = "none";
defparam \sdram_data_pad[15]~I .oe_sync_reset = "none";
defparam \sdram_data_pad[15]~I .open_drain_output = "true";
defparam \sdram_data_pad[15]~I .operation_mode = "bidir";
defparam \sdram_data_pad[15]~I .output_async_reset = "none";
defparam \sdram_data_pad[15]~I .output_power_up = "low";
defparam \sdram_data_pad[15]~I .output_register_mode = "none";
defparam \sdram_data_pad[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \isa_wait_pad~I (
	.datain(\epwbm_done~regout ),
	.oe(!\start_cycle_negedge~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isa_wait_pad));
// synopsys translate_off
defparam \isa_wait_pad~I .input_async_reset = "none";
defparam \isa_wait_pad~I .input_power_up = "low";
defparam \isa_wait_pad~I .input_register_mode = "none";
defparam \isa_wait_pad~I .input_sync_reset = "none";
defparam \isa_wait_pad~I .oe_async_reset = "none";
defparam \isa_wait_pad~I .oe_power_up = "low";
defparam \isa_wait_pad~I .oe_register_mode = "none";
defparam \isa_wait_pad~I .oe_sync_reset = "none";
defparam \isa_wait_pad~I .operation_mode = "bidir";
defparam \isa_wait_pad~I .output_async_reset = "none";
defparam \isa_wait_pad~I .output_power_up = "low";
defparam \isa_wait_pad~I .output_register_mode = "none";
defparam \isa_wait_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \dma_req_pad~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dma_req_pad));
// synopsys translate_off
defparam \dma_req_pad~I .input_async_reset = "none";
defparam \dma_req_pad~I .input_power_up = "low";
defparam \dma_req_pad~I .input_register_mode = "none";
defparam \dma_req_pad~I .input_sync_reset = "none";
defparam \dma_req_pad~I .oe_async_reset = "none";
defparam \dma_req_pad~I .oe_power_up = "low";
defparam \dma_req_pad~I .oe_register_mode = "none";
defparam \dma_req_pad~I .oe_sync_reset = "none";
defparam \dma_req_pad~I .open_drain_output = "true";
defparam \dma_req_pad~I .operation_mode = "bidir";
defparam \dma_req_pad~I .output_async_reset = "none";
defparam \dma_req_pad~I .output_power_up = "low";
defparam \dma_req_pad~I .output_register_mode = "none";
defparam \dma_req_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \irq7_pad~I (
	.datain(vcc),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irq7_pad));
// synopsys translate_off
defparam \irq7_pad~I .input_async_reset = "none";
defparam \irq7_pad~I .input_power_up = "low";
defparam \irq7_pad~I .input_register_mode = "none";
defparam \irq7_pad~I .input_sync_reset = "none";
defparam \irq7_pad~I .oe_async_reset = "none";
defparam \irq7_pad~I .oe_power_up = "low";
defparam \irq7_pad~I .oe_register_mode = "none";
defparam \irq7_pad~I .oe_sync_reset = "none";
defparam \irq7_pad~I .operation_mode = "bidir";
defparam \irq7_pad~I .output_async_reset = "none";
defparam \irq7_pad~I .output_power_up = "low";
defparam \irq7_pad~I .output_register_mode = "none";
defparam \irq7_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_179,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sd_dat_pad[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_dat_pad[0]));
// synopsys translate_off
defparam \sd_dat_pad[0]~I .input_async_reset = "none";
defparam \sd_dat_pad[0]~I .input_power_up = "low";
defparam \sd_dat_pad[0]~I .input_register_mode = "none";
defparam \sd_dat_pad[0]~I .input_sync_reset = "none";
defparam \sd_dat_pad[0]~I .oe_async_reset = "none";
defparam \sd_dat_pad[0]~I .oe_power_up = "low";
defparam \sd_dat_pad[0]~I .oe_register_mode = "none";
defparam \sd_dat_pad[0]~I .oe_sync_reset = "none";
defparam \sd_dat_pad[0]~I .open_drain_output = "true";
defparam \sd_dat_pad[0]~I .operation_mode = "bidir";
defparam \sd_dat_pad[0]~I .output_async_reset = "none";
defparam \sd_dat_pad[0]~I .output_power_up = "low";
defparam \sd_dat_pad[0]~I .output_register_mode = "none";
defparam \sd_dat_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_173,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sd_dat_pad[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_dat_pad[1]));
// synopsys translate_off
defparam \sd_dat_pad[1]~I .input_async_reset = "none";
defparam \sd_dat_pad[1]~I .input_power_up = "low";
defparam \sd_dat_pad[1]~I .input_register_mode = "none";
defparam \sd_dat_pad[1]~I .input_sync_reset = "none";
defparam \sd_dat_pad[1]~I .oe_async_reset = "none";
defparam \sd_dat_pad[1]~I .oe_power_up = "low";
defparam \sd_dat_pad[1]~I .oe_register_mode = "none";
defparam \sd_dat_pad[1]~I .oe_sync_reset = "none";
defparam \sd_dat_pad[1]~I .open_drain_output = "true";
defparam \sd_dat_pad[1]~I .operation_mode = "bidir";
defparam \sd_dat_pad[1]~I .output_async_reset = "none";
defparam \sd_dat_pad[1]~I .output_power_up = "low";
defparam \sd_dat_pad[1]~I .output_register_mode = "none";
defparam \sd_dat_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_170,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sd_dat_pad[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_dat_pad[2]));
// synopsys translate_off
defparam \sd_dat_pad[2]~I .input_async_reset = "none";
defparam \sd_dat_pad[2]~I .input_power_up = "low";
defparam \sd_dat_pad[2]~I .input_register_mode = "none";
defparam \sd_dat_pad[2]~I .input_sync_reset = "none";
defparam \sd_dat_pad[2]~I .oe_async_reset = "none";
defparam \sd_dat_pad[2]~I .oe_power_up = "low";
defparam \sd_dat_pad[2]~I .oe_register_mode = "none";
defparam \sd_dat_pad[2]~I .oe_sync_reset = "none";
defparam \sd_dat_pad[2]~I .open_drain_output = "true";
defparam \sd_dat_pad[2]~I .operation_mode = "bidir";
defparam \sd_dat_pad[2]~I .output_async_reset = "none";
defparam \sd_dat_pad[2]~I .output_power_up = "low";
defparam \sd_dat_pad[2]~I .output_register_mode = "none";
defparam \sd_dat_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_171,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sd_dat_pad[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_dat_pad[3]));
// synopsys translate_off
defparam \sd_dat_pad[3]~I .input_async_reset = "none";
defparam \sd_dat_pad[3]~I .input_power_up = "low";
defparam \sd_dat_pad[3]~I .input_register_mode = "none";
defparam \sd_dat_pad[3]~I .input_sync_reset = "none";
defparam \sd_dat_pad[3]~I .oe_async_reset = "none";
defparam \sd_dat_pad[3]~I .oe_power_up = "low";
defparam \sd_dat_pad[3]~I .oe_register_mode = "none";
defparam \sd_dat_pad[3]~I .oe_sync_reset = "none";
defparam \sd_dat_pad[3]~I .open_drain_output = "true";
defparam \sd_dat_pad[3]~I .operation_mode = "bidir";
defparam \sd_dat_pad[3]~I .output_async_reset = "none";
defparam \sd_dat_pad[3]~I .output_power_up = "low";
defparam \sd_dat_pad[3]~I .output_register_mode = "none";
defparam \sd_dat_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_191,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sd_cmd_pad~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_cmd_pad));
// synopsys translate_off
defparam \sd_cmd_pad~I .input_async_reset = "none";
defparam \sd_cmd_pad~I .input_power_up = "low";
defparam \sd_cmd_pad~I .input_register_mode = "none";
defparam \sd_cmd_pad~I .input_sync_reset = "none";
defparam \sd_cmd_pad~I .oe_async_reset = "none";
defparam \sd_cmd_pad~I .oe_power_up = "low";
defparam \sd_cmd_pad~I .oe_register_mode = "none";
defparam \sd_cmd_pad~I .oe_sync_reset = "none";
defparam \sd_cmd_pad~I .open_drain_output = "true";
defparam \sd_cmd_pad~I .operation_mode = "bidir";
defparam \sd_cmd_pad~I .output_async_reset = "none";
defparam \sd_cmd_pad~I .output_power_up = "low";
defparam \sd_cmd_pad~I .output_register_mode = "none";
defparam \sd_cmd_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \mux_pad[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux_pad[0]));
// synopsys translate_off
defparam \mux_pad[0]~I .bus_hold = "true";
defparam \mux_pad[0]~I .input_async_reset = "none";
defparam \mux_pad[0]~I .input_power_up = "low";
defparam \mux_pad[0]~I .input_register_mode = "none";
defparam \mux_pad[0]~I .input_sync_reset = "none";
defparam \mux_pad[0]~I .oe_async_reset = "none";
defparam \mux_pad[0]~I .oe_power_up = "low";
defparam \mux_pad[0]~I .oe_register_mode = "none";
defparam \mux_pad[0]~I .oe_sync_reset = "none";
defparam \mux_pad[0]~I .open_drain_output = "true";
defparam \mux_pad[0]~I .operation_mode = "bidir";
defparam \mux_pad[0]~I .output_async_reset = "none";
defparam \mux_pad[0]~I .output_power_up = "low";
defparam \mux_pad[0]~I .output_register_mode = "none";
defparam \mux_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \mux_pad[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux_pad[1]));
// synopsys translate_off
defparam \mux_pad[1]~I .bus_hold = "true";
defparam \mux_pad[1]~I .input_async_reset = "none";
defparam \mux_pad[1]~I .input_power_up = "low";
defparam \mux_pad[1]~I .input_register_mode = "none";
defparam \mux_pad[1]~I .input_sync_reset = "none";
defparam \mux_pad[1]~I .oe_async_reset = "none";
defparam \mux_pad[1]~I .oe_power_up = "low";
defparam \mux_pad[1]~I .oe_register_mode = "none";
defparam \mux_pad[1]~I .oe_sync_reset = "none";
defparam \mux_pad[1]~I .open_drain_output = "true";
defparam \mux_pad[1]~I .operation_mode = "bidir";
defparam \mux_pad[1]~I .output_async_reset = "none";
defparam \mux_pad[1]~I .output_power_up = "low";
defparam \mux_pad[1]~I .output_register_mode = "none";
defparam \mux_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \mux_pad[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux_pad[2]));
// synopsys translate_off
defparam \mux_pad[2]~I .bus_hold = "true";
defparam \mux_pad[2]~I .input_async_reset = "none";
defparam \mux_pad[2]~I .input_power_up = "low";
defparam \mux_pad[2]~I .input_register_mode = "none";
defparam \mux_pad[2]~I .input_sync_reset = "none";
defparam \mux_pad[2]~I .oe_async_reset = "none";
defparam \mux_pad[2]~I .oe_power_up = "low";
defparam \mux_pad[2]~I .oe_register_mode = "none";
defparam \mux_pad[2]~I .oe_sync_reset = "none";
defparam \mux_pad[2]~I .open_drain_output = "true";
defparam \mux_pad[2]~I .operation_mode = "bidir";
defparam \mux_pad[2]~I .output_async_reset = "none";
defparam \mux_pad[2]~I .output_power_up = "low";
defparam \mux_pad[2]~I .output_register_mode = "none";
defparam \mux_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \mux_pad[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux_pad[3]));
// synopsys translate_off
defparam \mux_pad[3]~I .bus_hold = "true";
defparam \mux_pad[3]~I .input_async_reset = "none";
defparam \mux_pad[3]~I .input_power_up = "low";
defparam \mux_pad[3]~I .input_register_mode = "none";
defparam \mux_pad[3]~I .input_sync_reset = "none";
defparam \mux_pad[3]~I .oe_async_reset = "none";
defparam \mux_pad[3]~I .oe_power_up = "low";
defparam \mux_pad[3]~I .oe_register_mode = "none";
defparam \mux_pad[3]~I .oe_sync_reset = "none";
defparam \mux_pad[3]~I .open_drain_output = "true";
defparam \mux_pad[3]~I .operation_mode = "bidir";
defparam \mux_pad[3]~I .output_async_reset = "none";
defparam \mux_pad[3]~I .output_power_up = "low";
defparam \mux_pad[3]~I .output_register_mode = "none";
defparam \mux_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \dio9_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dio9_pad));
// synopsys translate_off
defparam \dio9_pad~I .input_async_reset = "none";
defparam \dio9_pad~I .input_power_up = "low";
defparam \dio9_pad~I .input_register_mode = "none";
defparam \dio9_pad~I .input_sync_reset = "none";
defparam \dio9_pad~I .oe_async_reset = "none";
defparam \dio9_pad~I .oe_power_up = "low";
defparam \dio9_pad~I .oe_register_mode = "none";
defparam \dio9_pad~I .oe_sync_reset = "none";
defparam \dio9_pad~I .operation_mode = "input";
defparam \dio9_pad~I .output_async_reset = "none";
defparam \dio9_pad~I .output_power_up = "low";
defparam \dio9_pad~I .output_register_mode = "none";
defparam \dio9_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \clk_75mhz_pad~I (
	.datain(\clkgencore|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_75mhz_pad));
// synopsys translate_off
defparam \clk_75mhz_pad~I .input_async_reset = "none";
defparam \clk_75mhz_pad~I .input_power_up = "low";
defparam \clk_75mhz_pad~I .input_register_mode = "none";
defparam \clk_75mhz_pad~I .input_sync_reset = "none";
defparam \clk_75mhz_pad~I .oe_async_reset = "none";
defparam \clk_75mhz_pad~I .oe_power_up = "low";
defparam \clk_75mhz_pad~I .oe_register_mode = "none";
defparam \clk_75mhz_pad~I .oe_sync_reset = "none";
defparam \clk_75mhz_pad~I .operation_mode = "output";
defparam \clk_75mhz_pad~I .output_async_reset = "none";
defparam \clk_75mhz_pad~I .output_power_up = "low";
defparam \clk_75mhz_pad~I .output_register_mode = "none";
defparam \clk_75mhz_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sd_soft_power_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_soft_power_pad));
// synopsys translate_off
defparam \sd_soft_power_pad~I .input_async_reset = "none";
defparam \sd_soft_power_pad~I .input_power_up = "low";
defparam \sd_soft_power_pad~I .input_register_mode = "none";
defparam \sd_soft_power_pad~I .input_sync_reset = "none";
defparam \sd_soft_power_pad~I .oe_async_reset = "none";
defparam \sd_soft_power_pad~I .oe_power_up = "low";
defparam \sd_soft_power_pad~I .oe_register_mode = "none";
defparam \sd_soft_power_pad~I .oe_sync_reset = "none";
defparam \sd_soft_power_pad~I .operation_mode = "output";
defparam \sd_soft_power_pad~I .output_async_reset = "none";
defparam \sd_soft_power_pad~I .output_power_up = "low";
defparam \sd_soft_power_pad~I .output_register_mode = "none";
defparam \sd_soft_power_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sd_hard_power_pad~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_hard_power_pad));
// synopsys translate_off
defparam \sd_hard_power_pad~I .input_async_reset = "none";
defparam \sd_hard_power_pad~I .input_power_up = "low";
defparam \sd_hard_power_pad~I .input_register_mode = "none";
defparam \sd_hard_power_pad~I .input_sync_reset = "none";
defparam \sd_hard_power_pad~I .oe_async_reset = "none";
defparam \sd_hard_power_pad~I .oe_power_up = "low";
defparam \sd_hard_power_pad~I .oe_register_mode = "none";
defparam \sd_hard_power_pad~I .oe_sync_reset = "none";
defparam \sd_hard_power_pad~I .operation_mode = "output";
defparam \sd_hard_power_pad~I .output_async_reset = "none";
defparam \sd_hard_power_pad~I .output_power_up = "low";
defparam \sd_hard_power_pad~I .output_register_mode = "none";
defparam \sd_hard_power_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \sd_wprot_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_wprot_pad));
// synopsys translate_off
defparam \sd_wprot_pad~I .input_async_reset = "none";
defparam \sd_wprot_pad~I .input_power_up = "low";
defparam \sd_wprot_pad~I .input_register_mode = "none";
defparam \sd_wprot_pad~I .input_sync_reset = "none";
defparam \sd_wprot_pad~I .oe_async_reset = "none";
defparam \sd_wprot_pad~I .oe_power_up = "low";
defparam \sd_wprot_pad~I .oe_register_mode = "none";
defparam \sd_wprot_pad~I .oe_sync_reset = "none";
defparam \sd_wprot_pad~I .operation_mode = "input";
defparam \sd_wprot_pad~I .output_async_reset = "none";
defparam \sd_wprot_pad~I .output_power_up = "low";
defparam \sd_wprot_pad~I .output_register_mode = "none";
defparam \sd_wprot_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \sd_present_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_present_pad));
// synopsys translate_off
defparam \sd_present_pad~I .input_async_reset = "none";
defparam \sd_present_pad~I .input_power_up = "low";
defparam \sd_present_pad~I .input_register_mode = "none";
defparam \sd_present_pad~I .input_sync_reset = "none";
defparam \sd_present_pad~I .oe_async_reset = "none";
defparam \sd_present_pad~I .oe_power_up = "low";
defparam \sd_present_pad~I .oe_register_mode = "none";
defparam \sd_present_pad~I .oe_sync_reset = "none";
defparam \sd_present_pad~I .operation_mode = "input";
defparam \sd_present_pad~I .output_async_reset = "none";
defparam \sd_present_pad~I .output_power_up = "low";
defparam \sd_present_pad~I .output_register_mode = "none";
defparam \sd_present_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_208,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sd_clk_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sd_clk_pad));
// synopsys translate_off
defparam \sd_clk_pad~I .input_async_reset = "none";
defparam \sd_clk_pad~I .input_power_up = "low";
defparam \sd_clk_pad~I .input_register_mode = "none";
defparam \sd_clk_pad~I .input_sync_reset = "none";
defparam \sd_clk_pad~I .oe_async_reset = "none";
defparam \sd_clk_pad~I .oe_power_up = "low";
defparam \sd_clk_pad~I .oe_register_mode = "none";
defparam \sd_clk_pad~I .oe_sync_reset = "none";
defparam \sd_clk_pad~I .operation_mode = "output";
defparam \sd_clk_pad~I .output_async_reset = "none";
defparam \sd_clk_pad~I .output_power_up = "low";
defparam \sd_clk_pad~I .output_register_mode = "none";
defparam \sd_clk_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_mdc_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_mdc_pad));
// synopsys translate_off
defparam \eth_mdc_pad~I .input_async_reset = "none";
defparam \eth_mdc_pad~I .input_power_up = "low";
defparam \eth_mdc_pad~I .input_register_mode = "none";
defparam \eth_mdc_pad~I .input_sync_reset = "none";
defparam \eth_mdc_pad~I .oe_async_reset = "none";
defparam \eth_mdc_pad~I .oe_power_up = "low";
defparam \eth_mdc_pad~I .oe_register_mode = "none";
defparam \eth_mdc_pad~I .oe_sync_reset = "none";
defparam \eth_mdc_pad~I .operation_mode = "output";
defparam \eth_mdc_pad~I .output_async_reset = "none";
defparam \eth_mdc_pad~I .output_power_up = "low";
defparam \eth_mdc_pad~I .output_register_mode = "none";
defparam \eth_mdc_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_rxdat_pad[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_rxdat_pad[0]));
// synopsys translate_off
defparam \eth_rxdat_pad[0]~I .input_async_reset = "none";
defparam \eth_rxdat_pad[0]~I .input_power_up = "low";
defparam \eth_rxdat_pad[0]~I .input_register_mode = "none";
defparam \eth_rxdat_pad[0]~I .input_sync_reset = "none";
defparam \eth_rxdat_pad[0]~I .oe_async_reset = "none";
defparam \eth_rxdat_pad[0]~I .oe_power_up = "low";
defparam \eth_rxdat_pad[0]~I .oe_register_mode = "none";
defparam \eth_rxdat_pad[0]~I .oe_sync_reset = "none";
defparam \eth_rxdat_pad[0]~I .operation_mode = "input";
defparam \eth_rxdat_pad[0]~I .output_async_reset = "none";
defparam \eth_rxdat_pad[0]~I .output_power_up = "low";
defparam \eth_rxdat_pad[0]~I .output_register_mode = "none";
defparam \eth_rxdat_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_rxdat_pad[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_rxdat_pad[1]));
// synopsys translate_off
defparam \eth_rxdat_pad[1]~I .input_async_reset = "none";
defparam \eth_rxdat_pad[1]~I .input_power_up = "low";
defparam \eth_rxdat_pad[1]~I .input_register_mode = "none";
defparam \eth_rxdat_pad[1]~I .input_sync_reset = "none";
defparam \eth_rxdat_pad[1]~I .oe_async_reset = "none";
defparam \eth_rxdat_pad[1]~I .oe_power_up = "low";
defparam \eth_rxdat_pad[1]~I .oe_register_mode = "none";
defparam \eth_rxdat_pad[1]~I .oe_sync_reset = "none";
defparam \eth_rxdat_pad[1]~I .operation_mode = "input";
defparam \eth_rxdat_pad[1]~I .output_async_reset = "none";
defparam \eth_rxdat_pad[1]~I .output_power_up = "low";
defparam \eth_rxdat_pad[1]~I .output_register_mode = "none";
defparam \eth_rxdat_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_rxdat_pad[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_rxdat_pad[2]));
// synopsys translate_off
defparam \eth_rxdat_pad[2]~I .input_async_reset = "none";
defparam \eth_rxdat_pad[2]~I .input_power_up = "low";
defparam \eth_rxdat_pad[2]~I .input_register_mode = "none";
defparam \eth_rxdat_pad[2]~I .input_sync_reset = "none";
defparam \eth_rxdat_pad[2]~I .oe_async_reset = "none";
defparam \eth_rxdat_pad[2]~I .oe_power_up = "low";
defparam \eth_rxdat_pad[2]~I .oe_register_mode = "none";
defparam \eth_rxdat_pad[2]~I .oe_sync_reset = "none";
defparam \eth_rxdat_pad[2]~I .operation_mode = "input";
defparam \eth_rxdat_pad[2]~I .output_async_reset = "none";
defparam \eth_rxdat_pad[2]~I .output_power_up = "low";
defparam \eth_rxdat_pad[2]~I .output_register_mode = "none";
defparam \eth_rxdat_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_rxdat_pad[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_rxdat_pad[3]));
// synopsys translate_off
defparam \eth_rxdat_pad[3]~I .input_async_reset = "none";
defparam \eth_rxdat_pad[3]~I .input_power_up = "low";
defparam \eth_rxdat_pad[3]~I .input_register_mode = "none";
defparam \eth_rxdat_pad[3]~I .input_sync_reset = "none";
defparam \eth_rxdat_pad[3]~I .oe_async_reset = "none";
defparam \eth_rxdat_pad[3]~I .oe_power_up = "low";
defparam \eth_rxdat_pad[3]~I .oe_register_mode = "none";
defparam \eth_rxdat_pad[3]~I .oe_sync_reset = "none";
defparam \eth_rxdat_pad[3]~I .operation_mode = "input";
defparam \eth_rxdat_pad[3]~I .output_async_reset = "none";
defparam \eth_rxdat_pad[3]~I .output_power_up = "low";
defparam \eth_rxdat_pad[3]~I .output_register_mode = "none";
defparam \eth_rxdat_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_rxdv_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_rxdv_pad));
// synopsys translate_off
defparam \eth_rxdv_pad~I .input_async_reset = "none";
defparam \eth_rxdv_pad~I .input_power_up = "low";
defparam \eth_rxdv_pad~I .input_register_mode = "none";
defparam \eth_rxdv_pad~I .input_sync_reset = "none";
defparam \eth_rxdv_pad~I .oe_async_reset = "none";
defparam \eth_rxdv_pad~I .oe_power_up = "low";
defparam \eth_rxdv_pad~I .oe_register_mode = "none";
defparam \eth_rxdv_pad~I .oe_sync_reset = "none";
defparam \eth_rxdv_pad~I .operation_mode = "input";
defparam \eth_rxdv_pad~I .output_async_reset = "none";
defparam \eth_rxdv_pad~I .output_power_up = "low";
defparam \eth_rxdv_pad~I .output_register_mode = "none";
defparam \eth_rxdv_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_rxclk_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_rxclk_pad));
// synopsys translate_off
defparam \eth_rxclk_pad~I .input_async_reset = "none";
defparam \eth_rxclk_pad~I .input_power_up = "low";
defparam \eth_rxclk_pad~I .input_register_mode = "none";
defparam \eth_rxclk_pad~I .input_sync_reset = "none";
defparam \eth_rxclk_pad~I .oe_async_reset = "none";
defparam \eth_rxclk_pad~I .oe_power_up = "low";
defparam \eth_rxclk_pad~I .oe_register_mode = "none";
defparam \eth_rxclk_pad~I .oe_sync_reset = "none";
defparam \eth_rxclk_pad~I .operation_mode = "input";
defparam \eth_rxclk_pad~I .output_async_reset = "none";
defparam \eth_rxclk_pad~I .output_power_up = "low";
defparam \eth_rxclk_pad~I .output_register_mode = "none";
defparam \eth_rxclk_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_rxerr_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_rxerr_pad));
// synopsys translate_off
defparam \eth_rxerr_pad~I .input_async_reset = "none";
defparam \eth_rxerr_pad~I .input_power_up = "low";
defparam \eth_rxerr_pad~I .input_register_mode = "none";
defparam \eth_rxerr_pad~I .input_sync_reset = "none";
defparam \eth_rxerr_pad~I .oe_async_reset = "none";
defparam \eth_rxerr_pad~I .oe_power_up = "low";
defparam \eth_rxerr_pad~I .oe_register_mode = "none";
defparam \eth_rxerr_pad~I .oe_sync_reset = "none";
defparam \eth_rxerr_pad~I .operation_mode = "input";
defparam \eth_rxerr_pad~I .output_async_reset = "none";
defparam \eth_rxerr_pad~I .output_power_up = "low";
defparam \eth_rxerr_pad~I .output_register_mode = "none";
defparam \eth_rxerr_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_txdat_pad[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_txdat_pad[0]));
// synopsys translate_off
defparam \eth_txdat_pad[0]~I .input_async_reset = "none";
defparam \eth_txdat_pad[0]~I .input_power_up = "low";
defparam \eth_txdat_pad[0]~I .input_register_mode = "none";
defparam \eth_txdat_pad[0]~I .input_sync_reset = "none";
defparam \eth_txdat_pad[0]~I .oe_async_reset = "none";
defparam \eth_txdat_pad[0]~I .oe_power_up = "low";
defparam \eth_txdat_pad[0]~I .oe_register_mode = "none";
defparam \eth_txdat_pad[0]~I .oe_sync_reset = "none";
defparam \eth_txdat_pad[0]~I .operation_mode = "output";
defparam \eth_txdat_pad[0]~I .output_async_reset = "none";
defparam \eth_txdat_pad[0]~I .output_power_up = "low";
defparam \eth_txdat_pad[0]~I .output_register_mode = "none";
defparam \eth_txdat_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_txdat_pad[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_txdat_pad[1]));
// synopsys translate_off
defparam \eth_txdat_pad[1]~I .input_async_reset = "none";
defparam \eth_txdat_pad[1]~I .input_power_up = "low";
defparam \eth_txdat_pad[1]~I .input_register_mode = "none";
defparam \eth_txdat_pad[1]~I .input_sync_reset = "none";
defparam \eth_txdat_pad[1]~I .oe_async_reset = "none";
defparam \eth_txdat_pad[1]~I .oe_power_up = "low";
defparam \eth_txdat_pad[1]~I .oe_register_mode = "none";
defparam \eth_txdat_pad[1]~I .oe_sync_reset = "none";
defparam \eth_txdat_pad[1]~I .operation_mode = "output";
defparam \eth_txdat_pad[1]~I .output_async_reset = "none";
defparam \eth_txdat_pad[1]~I .output_power_up = "low";
defparam \eth_txdat_pad[1]~I .output_register_mode = "none";
defparam \eth_txdat_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_txdat_pad[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_txdat_pad[2]));
// synopsys translate_off
defparam \eth_txdat_pad[2]~I .input_async_reset = "none";
defparam \eth_txdat_pad[2]~I .input_power_up = "low";
defparam \eth_txdat_pad[2]~I .input_register_mode = "none";
defparam \eth_txdat_pad[2]~I .input_sync_reset = "none";
defparam \eth_txdat_pad[2]~I .oe_async_reset = "none";
defparam \eth_txdat_pad[2]~I .oe_power_up = "low";
defparam \eth_txdat_pad[2]~I .oe_register_mode = "none";
defparam \eth_txdat_pad[2]~I .oe_sync_reset = "none";
defparam \eth_txdat_pad[2]~I .operation_mode = "output";
defparam \eth_txdat_pad[2]~I .output_async_reset = "none";
defparam \eth_txdat_pad[2]~I .output_power_up = "low";
defparam \eth_txdat_pad[2]~I .output_register_mode = "none";
defparam \eth_txdat_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_txdat_pad[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_txdat_pad[3]));
// synopsys translate_off
defparam \eth_txdat_pad[3]~I .input_async_reset = "none";
defparam \eth_txdat_pad[3]~I .input_power_up = "low";
defparam \eth_txdat_pad[3]~I .input_register_mode = "none";
defparam \eth_txdat_pad[3]~I .input_sync_reset = "none";
defparam \eth_txdat_pad[3]~I .oe_async_reset = "none";
defparam \eth_txdat_pad[3]~I .oe_power_up = "low";
defparam \eth_txdat_pad[3]~I .oe_register_mode = "none";
defparam \eth_txdat_pad[3]~I .oe_sync_reset = "none";
defparam \eth_txdat_pad[3]~I .operation_mode = "output";
defparam \eth_txdat_pad[3]~I .output_async_reset = "none";
defparam \eth_txdat_pad[3]~I .output_power_up = "low";
defparam \eth_txdat_pad[3]~I .output_register_mode = "none";
defparam \eth_txdat_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_txclk_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_txclk_pad));
// synopsys translate_off
defparam \eth_txclk_pad~I .input_async_reset = "none";
defparam \eth_txclk_pad~I .input_power_up = "low";
defparam \eth_txclk_pad~I .input_register_mode = "none";
defparam \eth_txclk_pad~I .input_sync_reset = "none";
defparam \eth_txclk_pad~I .oe_async_reset = "none";
defparam \eth_txclk_pad~I .oe_power_up = "low";
defparam \eth_txclk_pad~I .oe_register_mode = "none";
defparam \eth_txclk_pad~I .oe_sync_reset = "none";
defparam \eth_txclk_pad~I .operation_mode = "input";
defparam \eth_txclk_pad~I .output_async_reset = "none";
defparam \eth_txclk_pad~I .output_power_up = "low";
defparam \eth_txclk_pad~I .output_register_mode = "none";
defparam \eth_txclk_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_txen_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_txen_pad));
// synopsys translate_off
defparam \eth_txen_pad~I .input_async_reset = "none";
defparam \eth_txen_pad~I .input_power_up = "low";
defparam \eth_txen_pad~I .input_register_mode = "none";
defparam \eth_txen_pad~I .input_sync_reset = "none";
defparam \eth_txen_pad~I .oe_async_reset = "none";
defparam \eth_txen_pad~I .oe_power_up = "low";
defparam \eth_txen_pad~I .oe_register_mode = "none";
defparam \eth_txen_pad~I .oe_sync_reset = "none";
defparam \eth_txen_pad~I .operation_mode = "output";
defparam \eth_txen_pad~I .output_async_reset = "none";
defparam \eth_txen_pad~I .output_power_up = "low";
defparam \eth_txen_pad~I .output_register_mode = "none";
defparam \eth_txen_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_txerr_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_txerr_pad));
// synopsys translate_off
defparam \eth_txerr_pad~I .input_async_reset = "none";
defparam \eth_txerr_pad~I .input_power_up = "low";
defparam \eth_txerr_pad~I .input_register_mode = "none";
defparam \eth_txerr_pad~I .input_sync_reset = "none";
defparam \eth_txerr_pad~I .oe_async_reset = "none";
defparam \eth_txerr_pad~I .oe_power_up = "low";
defparam \eth_txerr_pad~I .oe_register_mode = "none";
defparam \eth_txerr_pad~I .oe_sync_reset = "none";
defparam \eth_txerr_pad~I .operation_mode = "output";
defparam \eth_txerr_pad~I .output_async_reset = "none";
defparam \eth_txerr_pad~I .output_power_up = "low";
defparam \eth_txerr_pad~I .output_register_mode = "none";
defparam \eth_txerr_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_col_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_col_pad));
// synopsys translate_off
defparam \eth_col_pad~I .input_async_reset = "none";
defparam \eth_col_pad~I .input_power_up = "low";
defparam \eth_col_pad~I .input_register_mode = "none";
defparam \eth_col_pad~I .input_sync_reset = "none";
defparam \eth_col_pad~I .oe_async_reset = "none";
defparam \eth_col_pad~I .oe_power_up = "low";
defparam \eth_col_pad~I .oe_register_mode = "none";
defparam \eth_col_pad~I .oe_sync_reset = "none";
defparam \eth_col_pad~I .operation_mode = "input";
defparam \eth_col_pad~I .output_async_reset = "none";
defparam \eth_col_pad~I .output_power_up = "low";
defparam \eth_col_pad~I .output_register_mode = "none";
defparam \eth_col_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
cycloneii_io \eth_crs_pad~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_crs_pad));
// synopsys translate_off
defparam \eth_crs_pad~I .input_async_reset = "none";
defparam \eth_crs_pad~I .input_power_up = "low";
defparam \eth_crs_pad~I .input_register_mode = "none";
defparam \eth_crs_pad~I .input_sync_reset = "none";
defparam \eth_crs_pad~I .oe_async_reset = "none";
defparam \eth_crs_pad~I .oe_power_up = "low";
defparam \eth_crs_pad~I .oe_register_mode = "none";
defparam \eth_crs_pad~I .oe_sync_reset = "none";
defparam \eth_crs_pad~I .operation_mode = "input";
defparam \eth_crs_pad~I .output_async_reset = "none";
defparam \eth_crs_pad~I .output_power_up = "low";
defparam \eth_crs_pad~I .output_register_mode = "none";
defparam \eth_crs_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \eth_pd_pad~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eth_pd_pad));
// synopsys translate_off
defparam \eth_pd_pad~I .input_async_reset = "none";
defparam \eth_pd_pad~I .input_power_up = "low";
defparam \eth_pd_pad~I .input_register_mode = "none";
defparam \eth_pd_pad~I .input_sync_reset = "none";
defparam \eth_pd_pad~I .oe_async_reset = "none";
defparam \eth_pd_pad~I .oe_power_up = "low";
defparam \eth_pd_pad~I .oe_register_mode = "none";
defparam \eth_pd_pad~I .oe_sync_reset = "none";
defparam \eth_pd_pad~I .operation_mode = "output";
defparam \eth_pd_pad~I .output_async_reset = "none";
defparam \eth_pd_pad~I .output_power_up = "low";
defparam \eth_pd_pad~I .output_register_mode = "none";
defparam \eth_pd_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[0]));
// synopsys translate_off
defparam \sdram_add_pad[0]~I .input_async_reset = "none";
defparam \sdram_add_pad[0]~I .input_power_up = "low";
defparam \sdram_add_pad[0]~I .input_register_mode = "none";
defparam \sdram_add_pad[0]~I .input_sync_reset = "none";
defparam \sdram_add_pad[0]~I .oe_async_reset = "none";
defparam \sdram_add_pad[0]~I .oe_power_up = "low";
defparam \sdram_add_pad[0]~I .oe_register_mode = "none";
defparam \sdram_add_pad[0]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[0]~I .operation_mode = "output";
defparam \sdram_add_pad[0]~I .output_async_reset = "none";
defparam \sdram_add_pad[0]~I .output_power_up = "low";
defparam \sdram_add_pad[0]~I .output_register_mode = "none";
defparam \sdram_add_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[1]));
// synopsys translate_off
defparam \sdram_add_pad[1]~I .input_async_reset = "none";
defparam \sdram_add_pad[1]~I .input_power_up = "low";
defparam \sdram_add_pad[1]~I .input_register_mode = "none";
defparam \sdram_add_pad[1]~I .input_sync_reset = "none";
defparam \sdram_add_pad[1]~I .oe_async_reset = "none";
defparam \sdram_add_pad[1]~I .oe_power_up = "low";
defparam \sdram_add_pad[1]~I .oe_register_mode = "none";
defparam \sdram_add_pad[1]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[1]~I .operation_mode = "output";
defparam \sdram_add_pad[1]~I .output_async_reset = "none";
defparam \sdram_add_pad[1]~I .output_power_up = "low";
defparam \sdram_add_pad[1]~I .output_register_mode = "none";
defparam \sdram_add_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[2]));
// synopsys translate_off
defparam \sdram_add_pad[2]~I .input_async_reset = "none";
defparam \sdram_add_pad[2]~I .input_power_up = "low";
defparam \sdram_add_pad[2]~I .input_register_mode = "none";
defparam \sdram_add_pad[2]~I .input_sync_reset = "none";
defparam \sdram_add_pad[2]~I .oe_async_reset = "none";
defparam \sdram_add_pad[2]~I .oe_power_up = "low";
defparam \sdram_add_pad[2]~I .oe_register_mode = "none";
defparam \sdram_add_pad[2]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[2]~I .operation_mode = "output";
defparam \sdram_add_pad[2]~I .output_async_reset = "none";
defparam \sdram_add_pad[2]~I .output_power_up = "low";
defparam \sdram_add_pad[2]~I .output_register_mode = "none";
defparam \sdram_add_pad[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[3]));
// synopsys translate_off
defparam \sdram_add_pad[3]~I .input_async_reset = "none";
defparam \sdram_add_pad[3]~I .input_power_up = "low";
defparam \sdram_add_pad[3]~I .input_register_mode = "none";
defparam \sdram_add_pad[3]~I .input_sync_reset = "none";
defparam \sdram_add_pad[3]~I .oe_async_reset = "none";
defparam \sdram_add_pad[3]~I .oe_power_up = "low";
defparam \sdram_add_pad[3]~I .oe_register_mode = "none";
defparam \sdram_add_pad[3]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[3]~I .operation_mode = "output";
defparam \sdram_add_pad[3]~I .output_async_reset = "none";
defparam \sdram_add_pad[3]~I .output_power_up = "low";
defparam \sdram_add_pad[3]~I .output_register_mode = "none";
defparam \sdram_add_pad[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[4]));
// synopsys translate_off
defparam \sdram_add_pad[4]~I .input_async_reset = "none";
defparam \sdram_add_pad[4]~I .input_power_up = "low";
defparam \sdram_add_pad[4]~I .input_register_mode = "none";
defparam \sdram_add_pad[4]~I .input_sync_reset = "none";
defparam \sdram_add_pad[4]~I .oe_async_reset = "none";
defparam \sdram_add_pad[4]~I .oe_power_up = "low";
defparam \sdram_add_pad[4]~I .oe_register_mode = "none";
defparam \sdram_add_pad[4]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[4]~I .operation_mode = "output";
defparam \sdram_add_pad[4]~I .output_async_reset = "none";
defparam \sdram_add_pad[4]~I .output_power_up = "low";
defparam \sdram_add_pad[4]~I .output_register_mode = "none";
defparam \sdram_add_pad[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[5]));
// synopsys translate_off
defparam \sdram_add_pad[5]~I .input_async_reset = "none";
defparam \sdram_add_pad[5]~I .input_power_up = "low";
defparam \sdram_add_pad[5]~I .input_register_mode = "none";
defparam \sdram_add_pad[5]~I .input_sync_reset = "none";
defparam \sdram_add_pad[5]~I .oe_async_reset = "none";
defparam \sdram_add_pad[5]~I .oe_power_up = "low";
defparam \sdram_add_pad[5]~I .oe_register_mode = "none";
defparam \sdram_add_pad[5]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[5]~I .operation_mode = "output";
defparam \sdram_add_pad[5]~I .output_async_reset = "none";
defparam \sdram_add_pad[5]~I .output_power_up = "low";
defparam \sdram_add_pad[5]~I .output_register_mode = "none";
defparam \sdram_add_pad[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[6]));
// synopsys translate_off
defparam \sdram_add_pad[6]~I .input_async_reset = "none";
defparam \sdram_add_pad[6]~I .input_power_up = "low";
defparam \sdram_add_pad[6]~I .input_register_mode = "none";
defparam \sdram_add_pad[6]~I .input_sync_reset = "none";
defparam \sdram_add_pad[6]~I .oe_async_reset = "none";
defparam \sdram_add_pad[6]~I .oe_power_up = "low";
defparam \sdram_add_pad[6]~I .oe_register_mode = "none";
defparam \sdram_add_pad[6]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[6]~I .operation_mode = "output";
defparam \sdram_add_pad[6]~I .output_async_reset = "none";
defparam \sdram_add_pad[6]~I .output_power_up = "low";
defparam \sdram_add_pad[6]~I .output_register_mode = "none";
defparam \sdram_add_pad[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[7]));
// synopsys translate_off
defparam \sdram_add_pad[7]~I .input_async_reset = "none";
defparam \sdram_add_pad[7]~I .input_power_up = "low";
defparam \sdram_add_pad[7]~I .input_register_mode = "none";
defparam \sdram_add_pad[7]~I .input_sync_reset = "none";
defparam \sdram_add_pad[7]~I .oe_async_reset = "none";
defparam \sdram_add_pad[7]~I .oe_power_up = "low";
defparam \sdram_add_pad[7]~I .oe_register_mode = "none";
defparam \sdram_add_pad[7]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[7]~I .operation_mode = "output";
defparam \sdram_add_pad[7]~I .output_async_reset = "none";
defparam \sdram_add_pad[7]~I .output_power_up = "low";
defparam \sdram_add_pad[7]~I .output_register_mode = "none";
defparam \sdram_add_pad[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[8]));
// synopsys translate_off
defparam \sdram_add_pad[8]~I .input_async_reset = "none";
defparam \sdram_add_pad[8]~I .input_power_up = "low";
defparam \sdram_add_pad[8]~I .input_register_mode = "none";
defparam \sdram_add_pad[8]~I .input_sync_reset = "none";
defparam \sdram_add_pad[8]~I .oe_async_reset = "none";
defparam \sdram_add_pad[8]~I .oe_power_up = "low";
defparam \sdram_add_pad[8]~I .oe_register_mode = "none";
defparam \sdram_add_pad[8]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[8]~I .operation_mode = "output";
defparam \sdram_add_pad[8]~I .output_async_reset = "none";
defparam \sdram_add_pad[8]~I .output_power_up = "low";
defparam \sdram_add_pad[8]~I .output_register_mode = "none";
defparam \sdram_add_pad[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[9]));
// synopsys translate_off
defparam \sdram_add_pad[9]~I .input_async_reset = "none";
defparam \sdram_add_pad[9]~I .input_power_up = "low";
defparam \sdram_add_pad[9]~I .input_register_mode = "none";
defparam \sdram_add_pad[9]~I .input_sync_reset = "none";
defparam \sdram_add_pad[9]~I .oe_async_reset = "none";
defparam \sdram_add_pad[9]~I .oe_power_up = "low";
defparam \sdram_add_pad[9]~I .oe_register_mode = "none";
defparam \sdram_add_pad[9]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[9]~I .operation_mode = "output";
defparam \sdram_add_pad[9]~I .output_async_reset = "none";
defparam \sdram_add_pad[9]~I .output_power_up = "low";
defparam \sdram_add_pad[9]~I .output_register_mode = "none";
defparam \sdram_add_pad[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[10]));
// synopsys translate_off
defparam \sdram_add_pad[10]~I .input_async_reset = "none";
defparam \sdram_add_pad[10]~I .input_power_up = "low";
defparam \sdram_add_pad[10]~I .input_register_mode = "none";
defparam \sdram_add_pad[10]~I .input_sync_reset = "none";
defparam \sdram_add_pad[10]~I .oe_async_reset = "none";
defparam \sdram_add_pad[10]~I .oe_power_up = "low";
defparam \sdram_add_pad[10]~I .oe_register_mode = "none";
defparam \sdram_add_pad[10]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[10]~I .operation_mode = "output";
defparam \sdram_add_pad[10]~I .output_async_reset = "none";
defparam \sdram_add_pad[10]~I .output_power_up = "low";
defparam \sdram_add_pad[10]~I .output_register_mode = "none";
defparam \sdram_add_pad[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[11]));
// synopsys translate_off
defparam \sdram_add_pad[11]~I .input_async_reset = "none";
defparam \sdram_add_pad[11]~I .input_power_up = "low";
defparam \sdram_add_pad[11]~I .input_register_mode = "none";
defparam \sdram_add_pad[11]~I .input_sync_reset = "none";
defparam \sdram_add_pad[11]~I .oe_async_reset = "none";
defparam \sdram_add_pad[11]~I .oe_power_up = "low";
defparam \sdram_add_pad[11]~I .oe_register_mode = "none";
defparam \sdram_add_pad[11]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[11]~I .operation_mode = "output";
defparam \sdram_add_pad[11]~I .output_async_reset = "none";
defparam \sdram_add_pad[11]~I .output_power_up = "low";
defparam \sdram_add_pad[11]~I .output_register_mode = "none";
defparam \sdram_add_pad[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_add_pad[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_add_pad[12]));
// synopsys translate_off
defparam \sdram_add_pad[12]~I .input_async_reset = "none";
defparam \sdram_add_pad[12]~I .input_power_up = "low";
defparam \sdram_add_pad[12]~I .input_register_mode = "none";
defparam \sdram_add_pad[12]~I .input_sync_reset = "none";
defparam \sdram_add_pad[12]~I .oe_async_reset = "none";
defparam \sdram_add_pad[12]~I .oe_power_up = "low";
defparam \sdram_add_pad[12]~I .oe_register_mode = "none";
defparam \sdram_add_pad[12]~I .oe_sync_reset = "none";
defparam \sdram_add_pad[12]~I .operation_mode = "output";
defparam \sdram_add_pad[12]~I .output_async_reset = "none";
defparam \sdram_add_pad[12]~I .output_power_up = "low";
defparam \sdram_add_pad[12]~I .output_register_mode = "none";
defparam \sdram_add_pad[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_ras_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_ras_pad));
// synopsys translate_off
defparam \sdram_ras_pad~I .input_async_reset = "none";
defparam \sdram_ras_pad~I .input_power_up = "low";
defparam \sdram_ras_pad~I .input_register_mode = "none";
defparam \sdram_ras_pad~I .input_sync_reset = "none";
defparam \sdram_ras_pad~I .oe_async_reset = "none";
defparam \sdram_ras_pad~I .oe_power_up = "low";
defparam \sdram_ras_pad~I .oe_register_mode = "none";
defparam \sdram_ras_pad~I .oe_sync_reset = "none";
defparam \sdram_ras_pad~I .operation_mode = "output";
defparam \sdram_ras_pad~I .output_async_reset = "none";
defparam \sdram_ras_pad~I .output_power_up = "low";
defparam \sdram_ras_pad~I .output_register_mode = "none";
defparam \sdram_ras_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_cas_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_cas_pad));
// synopsys translate_off
defparam \sdram_cas_pad~I .input_async_reset = "none";
defparam \sdram_cas_pad~I .input_power_up = "low";
defparam \sdram_cas_pad~I .input_register_mode = "none";
defparam \sdram_cas_pad~I .input_sync_reset = "none";
defparam \sdram_cas_pad~I .oe_async_reset = "none";
defparam \sdram_cas_pad~I .oe_power_up = "low";
defparam \sdram_cas_pad~I .oe_register_mode = "none";
defparam \sdram_cas_pad~I .oe_sync_reset = "none";
defparam \sdram_cas_pad~I .operation_mode = "output";
defparam \sdram_cas_pad~I .output_async_reset = "none";
defparam \sdram_cas_pad~I .output_power_up = "low";
defparam \sdram_cas_pad~I .output_register_mode = "none";
defparam \sdram_cas_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_we_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_we_pad));
// synopsys translate_off
defparam \sdram_we_pad~I .input_async_reset = "none";
defparam \sdram_we_pad~I .input_power_up = "low";
defparam \sdram_we_pad~I .input_register_mode = "none";
defparam \sdram_we_pad~I .input_sync_reset = "none";
defparam \sdram_we_pad~I .oe_async_reset = "none";
defparam \sdram_we_pad~I .oe_power_up = "low";
defparam \sdram_we_pad~I .oe_register_mode = "none";
defparam \sdram_we_pad~I .oe_sync_reset = "none";
defparam \sdram_we_pad~I .operation_mode = "output";
defparam \sdram_we_pad~I .output_async_reset = "none";
defparam \sdram_we_pad~I .output_power_up = "low";
defparam \sdram_we_pad~I .output_register_mode = "none";
defparam \sdram_we_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_ba_pad[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_ba_pad[0]));
// synopsys translate_off
defparam \sdram_ba_pad[0]~I .input_async_reset = "none";
defparam \sdram_ba_pad[0]~I .input_power_up = "low";
defparam \sdram_ba_pad[0]~I .input_register_mode = "none";
defparam \sdram_ba_pad[0]~I .input_sync_reset = "none";
defparam \sdram_ba_pad[0]~I .oe_async_reset = "none";
defparam \sdram_ba_pad[0]~I .oe_power_up = "low";
defparam \sdram_ba_pad[0]~I .oe_register_mode = "none";
defparam \sdram_ba_pad[0]~I .oe_sync_reset = "none";
defparam \sdram_ba_pad[0]~I .operation_mode = "output";
defparam \sdram_ba_pad[0]~I .output_async_reset = "none";
defparam \sdram_ba_pad[0]~I .output_power_up = "low";
defparam \sdram_ba_pad[0]~I .output_register_mode = "none";
defparam \sdram_ba_pad[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_ba_pad[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_ba_pad[1]));
// synopsys translate_off
defparam \sdram_ba_pad[1]~I .input_async_reset = "none";
defparam \sdram_ba_pad[1]~I .input_power_up = "low";
defparam \sdram_ba_pad[1]~I .input_register_mode = "none";
defparam \sdram_ba_pad[1]~I .input_sync_reset = "none";
defparam \sdram_ba_pad[1]~I .oe_async_reset = "none";
defparam \sdram_ba_pad[1]~I .oe_power_up = "low";
defparam \sdram_ba_pad[1]~I .oe_register_mode = "none";
defparam \sdram_ba_pad[1]~I .oe_sync_reset = "none";
defparam \sdram_ba_pad[1]~I .operation_mode = "output";
defparam \sdram_ba_pad[1]~I .output_async_reset = "none";
defparam \sdram_ba_pad[1]~I .output_power_up = "low";
defparam \sdram_ba_pad[1]~I .output_register_mode = "none";
defparam \sdram_ba_pad[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \sdram_clk_pad~I (
	.datain(\sdram_clk_pad~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sdram_clk_pad));
// synopsys translate_off
defparam \sdram_clk_pad~I .input_async_reset = "none";
defparam \sdram_clk_pad~I .input_power_up = "low";
defparam \sdram_clk_pad~I .input_register_mode = "none";
defparam \sdram_clk_pad~I .input_sync_reset = "none";
defparam \sdram_clk_pad~I .oe_async_reset = "none";
defparam \sdram_clk_pad~I .oe_power_up = "low";
defparam \sdram_clk_pad~I .oe_register_mode = "none";
defparam \sdram_clk_pad~I .oe_sync_reset = "none";
defparam \sdram_clk_pad~I .operation_mode = "output";
defparam \sdram_clk_pad~I .output_async_reset = "none";
defparam \sdram_clk_pad~I .output_power_up = "low";
defparam \sdram_clk_pad~I .output_register_mode = "none";
defparam \sdram_clk_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_206,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \wr_232_pad~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_232_pad));
// synopsys translate_off
defparam \wr_232_pad~I .input_async_reset = "none";
defparam \wr_232_pad~I .input_power_up = "low";
defparam \wr_232_pad~I .input_register_mode = "none";
defparam \wr_232_pad~I .input_sync_reset = "none";
defparam \wr_232_pad~I .oe_async_reset = "none";
defparam \wr_232_pad~I .oe_power_up = "low";
defparam \wr_232_pad~I .oe_register_mode = "none";
defparam \wr_232_pad~I .oe_sync_reset = "none";
defparam \wr_232_pad~I .operation_mode = "output";
defparam \wr_232_pad~I .output_async_reset = "none";
defparam \wr_232_pad~I .output_power_up = "low";
defparam \wr_232_pad~I .output_register_mode = "none";
defparam \wr_232_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \rd_mux_pad~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_mux_pad));
// synopsys translate_off
defparam \rd_mux_pad~I .input_async_reset = "none";
defparam \rd_mux_pad~I .input_power_up = "low";
defparam \rd_mux_pad~I .input_register_mode = "none";
defparam \rd_mux_pad~I .input_sync_reset = "none";
defparam \rd_mux_pad~I .oe_async_reset = "none";
defparam \rd_mux_pad~I .oe_power_up = "low";
defparam \rd_mux_pad~I .oe_register_mode = "none";
defparam \rd_mux_pad~I .oe_sync_reset = "none";
defparam \rd_mux_pad~I .operation_mode = "output";
defparam \rd_mux_pad~I .output_async_reset = "none";
defparam \rd_mux_pad~I .output_power_up = "low";
defparam \rd_mux_pad~I .output_register_mode = "none";
defparam \rd_mux_pad~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 4mA
cycloneii_io \mux_cntrl_pad~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux_cntrl_pad));
// synopsys translate_off
defparam \mux_cntrl_pad~I .input_async_reset = "none";
defparam \mux_cntrl_pad~I .input_power_up = "low";
defparam \mux_cntrl_pad~I .input_register_mode = "none";
defparam \mux_cntrl_pad~I .input_sync_reset = "none";
defparam \mux_cntrl_pad~I .oe_async_reset = "none";
defparam \mux_cntrl_pad~I .oe_power_up = "low";
defparam \mux_cntrl_pad~I .oe_register_mode = "none";
defparam \mux_cntrl_pad~I .oe_sync_reset = "none";
defparam \mux_cntrl_pad~I .operation_mode = "output";
defparam \mux_cntrl_pad~I .output_async_reset = "none";
defparam \mux_cntrl_pad~I .output_power_up = "low";
defparam \mux_cntrl_pad~I .output_register_mode = "none";
defparam \mux_cntrl_pad~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
