# Verilog 字符自动机

> 896-6

| 名称 | 功能简述           | 位宽 |
| ---- | ------------------ | ---- |
| char | 接受串行输入的字符 | 8    |
| clk  | 接受时钟信号       | 1    |
| out  | 状态机输出         | 1    |



S0: char == [a-zA-Z] -> S1

S1: char == [a-zA-Z] ->S1

​	char == [0-9] ->S2

S2: char ==