# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assignment_2.srcs/sources_1/new/ALU.vhd" \
"../../../../assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd" \
"../../../../assignment_2.srcs/sources_1/new/B input Logic.vhd" \
"../../../../assignment_2.srcs/sources_1/new/FullAdder.vhd" \
"../../../../assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd" \
"../../../../assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd" \
"../../../../assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd" \
"../../../../assignment_2.srcs/sources_1/new/Shifter.vhd" \
"../../../../assignment_2.srcs/sources_1/new/ZeroDetect.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd" \
"../../../../assignment_2.srcs/sources_1/new/function_Unit.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/reg16.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/reg_file.vhd" \
"../../../../assignment_2.srcs/sources_1/new/entirety.vhd" \

# Do not sort compile order
nosort
