Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 16 17:33:53 2024
| Host         : DESKTOP-PE1H9N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.551        0.000                      0                   17        0.324        0.000                      0                   17        3.750        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.551        0.000                      0                   17        0.324        0.000                      0                   17        3.750        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  ssd1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    ssd1/counter_reg[8]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  ssd1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.550    ssd1/counter_reg[12]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.773 r  ssd1/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.773    ssd1/counter_reg[16]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    ssd1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  7.551    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  ssd1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    ssd1/counter_reg[8]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.770 r  ssd1/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.770    ssd1/counter_reg[12]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[13]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    ssd1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  ssd1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    ssd1/counter_reg[8]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.749 r  ssd1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.749    ssd1/counter_reg[12]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[15]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    ssd1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  ssd1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    ssd1/counter_reg[8]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.675 r  ssd1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.675    ssd1/counter_reg[12]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[14]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    ssd1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  ssd1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    ssd1/counter_reg[8]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.659 r  ssd1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.659    ssd1/counter_reg[12]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[12]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    ssd1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  ssd1/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.656    ssd1/counter_reg[8]_i_1_n_6
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    ssd1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[9]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    ssd1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 r  ssd1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.635    ssd1/counter_reg[8]_i_1_n_4
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    ssd1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[11]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    ssd1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.483ns (66.062%)  route 0.762ns (33.938%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.561 r  ssd1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.561    ssd1/counter_reg[8]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    ssd1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[10]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    ssd1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.467ns (65.818%)  route 0.762ns (34.182%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ssd1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ssd1/counter_reg[4]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.545 r  ssd1/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.545    ssd1/counter_reg[8]_i_1_n_7
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    ssd1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[8]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    ssd1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.464ns (65.772%)  route 0.762ns (34.228%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.713     5.316    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd1/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    ssd1/counter_reg_n_0_[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  ssd1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ssd1/counter_reg[0]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  ssd1/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.542    ssd1/counter_reg[4]_i_1_n_6
    SLICE_X0Y81          FDRE                                         r  ssd1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.595    15.018    ssd1/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  ssd1/counter_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    ssd1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  7.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  ssd1/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.829    ssd1/counter_reg_n_0_[0]
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  ssd1/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.874    ssd1/counter[0]_i_2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.944 r  ssd1/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    ssd1/counter_reg[0]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    ssd1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    ssd1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ssd1/counter_reg[8]/Q
                         net (fo=1, routed)           0.176     1.835    ssd1/counter_reg_n_0_[8]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  ssd1/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    ssd1/counter_reg[8]_i_1_n_7
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    ssd1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[8]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    ssd1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ssd1/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.836    ssd1/counter_reg_n_0_[12]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.951 r  ssd1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    ssd1/counter_reg[12]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[12]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ssd1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    ssd1/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ssd1/counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.834    ssd1/counter_reg_n_0_[4]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  ssd1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    ssd1/counter_reg[4]_i_1_n_7
    SLICE_X0Y81          FDRE                                         r  ssd1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    ssd1/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  ssd1/counter_reg[4]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    ssd1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  ssd1/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.829    ssd1/counter_reg_n_0_[0]
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  ssd1/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.874    ssd1/counter[0]_i_2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.980 r  ssd1/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    ssd1/counter_reg[0]_i_1_n_6
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    ssd1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    ssd1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ssd1/counter_reg[8]/Q
                         net (fo=1, routed)           0.176     1.835    ssd1/counter_reg_n_0_[8]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.986 r  ssd1/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    ssd1/counter_reg[8]_i_1_n_6
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    ssd1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssd1/counter_reg[9]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    ssd1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ssd1/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.836    ssd1/counter_reg_n_0_[12]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.987 r  ssd1/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.987    ssd1/counter_reg[12]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[13]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ssd1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    ssd1/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ssd1/counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.834    ssd1/counter_reg_n_0_[4]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.985 r  ssd1/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    ssd1/counter_reg[4]_i_1_n_6
    SLICE_X0Y81          FDRE                                         r  ssd1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    ssd1/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  ssd1/counter_reg[5]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    ssd1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.256ns (52.278%)  route 0.234ns (47.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.234     1.894    ssd1/selection[2]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  ssd1/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    ssd1/counter_reg[16]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ssd1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ssd1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  ssd1/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.829    ssd1/counter_reg_n_0_[0]
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  ssd1/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.874    ssd1/counter[0]_i_2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.020 r  ssd1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.020    ssd1/counter_reg[0]_i_1_n_5
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    ssd1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ssd1/counter_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    ssd1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y80     ssd1/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y82     ssd1/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y82     ssd1/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y83     ssd1/counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y83     ssd1/counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y83     ssd1/counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y83     ssd1/counter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y84     ssd1/counter_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y80     ssd1/counter_reg[1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y80     ssd1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y80     ssd1/counter_reg[0]/C
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     unitateMem/ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y80     ssd1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y80     ssd1/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.017ns  (logic 5.971ns (49.687%)  route 6.046ns (50.313%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           2.329     3.823    ssd1/sw_IBUF[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     3.947 r  ssd1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     3.947    ssd1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.245     4.192 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.987     5.179    ssd1/sel0[2]
    SLICE_X1Y83          LUT5 (Prop_lut5_I2_O)        0.328     5.507 r  ssd1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.730     8.237    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    12.017 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.017    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.847ns  (logic 5.920ns (49.973%)  route 5.927ns (50.027%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           2.494     3.988    ssd1/sw_IBUF[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     4.112 r  ssd1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.112    ssd1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     4.329 r  ssd1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845     5.174    ssd1/sel0[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.327     5.501 r  ssd1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.588     8.089    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    11.847 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.847    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 5.690ns (48.235%)  route 6.106ns (51.765%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           2.494     3.988    ssd1/sw_IBUF[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     4.112 r  ssd1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.112    ssd1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     4.329 r  ssd1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845     5.174    ssd1/sel0[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.299     5.473 r  ssd1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.767     8.240    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.795 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.795    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.542ns  (logic 5.722ns (49.572%)  route 5.821ns (50.428%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           2.329     3.823    ssd1/sw_IBUF[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     3.947 r  ssd1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     3.947    ssd1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.245     4.192 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.987     5.179    ssd1/sel0[2]
    SLICE_X1Y83          LUT5 (Prop_lut5_I2_O)        0.298     5.477 r  ssd1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504     7.982    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.542 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.542    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.144ns  (logic 5.695ns (51.101%)  route 5.449ns (48.899%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           2.329     3.823    ssd1/sw_IBUF[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     3.947 r  ssd1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     3.947    ssd1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.245     4.192 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.992     5.184    ssd1/sel0[2]
    SLICE_X1Y83          LUT5 (Prop_lut5_I3_O)        0.298     5.482 r  ssd1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.128     7.610    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.144 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.144    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.918ns  (logic 5.905ns (54.090%)  route 5.012ns (45.910%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           2.494     3.988    ssd1/sw_IBUF[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     4.112 r  ssd1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.112    ssd1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     4.329 r  ssd1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.641     4.971    ssd1/sel0[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.325     5.296 r  ssd1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.877     7.173    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    10.918 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.918    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.827ns  (logic 5.627ns (51.974%)  route 5.200ns (48.026%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           2.494     3.988    ssd1/sw_IBUF[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     4.112 f  ssd1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.112    ssd1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     4.329 f  ssd1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.641     4.971    ssd1/sel0[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.299     5.270 r  ssd1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.064     7.334    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.827 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.827    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.549ns (55.152%)  route 1.260ns (44.848%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           0.565     0.830    ssd1/sw_IBUF[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.875 r  ssd1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.185     1.061    ssd1/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.045     1.106 r  ssd1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.615    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.809 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.809    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.664ns (58.583%)  route 1.177ns (41.417%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           0.565     0.830    ssd1/sw_IBUF[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.875 r  ssd1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.185     1.061    ssd1/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.049     1.110 r  ssd1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.536    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     2.841 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.841    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.589ns (53.383%)  route 1.388ns (46.617%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           0.562     0.827    ssd1/sw_IBUF[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.872 f  ssd1/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.274     1.146    ssd1/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I2_O)        0.045     1.191 r  ssd1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.552     1.743    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.977 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.977    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.741ns (56.405%)  route 1.346ns (43.595%))
  Logic Levels:           5  (IBUF=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           0.422     0.687    ssd1/sw_IBUF[0]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.045     0.732 r  ssd1/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.732    ssd1/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.794 r  ssd1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.234     1.029    ssd1/sel0[0]
    SLICE_X1Y83          LUT5 (Prop_lut5_I3_O)        0.108     1.137 r  ssd1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     1.826    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.087 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.087    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.821ns (56.737%)  route 1.389ns (43.263%))
  Logic Levels:           5  (IBUF=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=6, routed)           0.508     0.783    ssd1/sw_IBUF[2]
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.045     0.828 r  ssd1/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.828    ssd1/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.071     0.899 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.179     1.079    ssd1/sel0[2]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.112     1.191 r  ssd1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.702     1.892    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.210 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.210    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.756ns (53.876%)  route 1.503ns (46.124%))
  Logic Levels:           5  (IBUF=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=6, routed)           0.508     0.783    ssd1/sw_IBUF[2]
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.045     0.828 r  ssd1/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.828    ssd1/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.071     0.899 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.179     1.079    ssd1/sel0[2]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.108     1.187 r  ssd1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.002    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.259 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.259    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.289ns  (logic 1.828ns (55.593%)  route 1.461ns (44.407%))
  Logic Levels:           5  (IBUF=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           0.422     0.687    ssd1/sw_IBUF[0]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.045     0.732 r  ssd1/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.732    ssd1/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.794 r  ssd1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.234     1.029    ssd1/sel0[0]
    SLICE_X1Y83          LUT5 (Prop_lut5_I3_O)        0.114     1.143 r  ssd1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.804     1.947    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.342     3.289 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.289    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 unitateMem/ram_reg_0_63_2_2/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 5.794ns (57.514%)  route 4.280ns (42.486%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    unitateMem/ram_reg_0_63_2_2/WCLK
    SLICE_X2Y86          RAMS64E                                      r  unitateMem/ram_reg_0_63_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.317     6.640 r  unitateMem/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.563     7.203    ssd1/memData[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  ssd1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.327    ssd1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.245     7.572 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.987     8.559    ssd1/sel0[2]
    SLICE_X1Y83          LUT5 (Prop_lut5_I2_O)        0.328     8.887 r  ssd1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.730    11.617    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    15.397 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.397    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.710ns  (logic 4.098ns (42.199%)  route 5.613ns (57.801%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  ssd1/counter_reg[14]/Q
                         net (fo=15, routed)          0.884     6.660    ssd1/selection[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.784 r  ssd1/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.728    11.512    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.030 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.030    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitateMem/ram_reg_0_63_2_2/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 5.545ns (57.763%)  route 4.054ns (42.237%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    unitateMem/ram_reg_0_63_2_2/WCLK
    SLICE_X2Y86          RAMS64E                                      r  unitateMem/ram_reg_0_63_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.317     6.640 r  unitateMem/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.563     7.203    ssd1/memData[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  ssd1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.327    ssd1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.245     7.572 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.987     8.559    ssd1/sel0[2]
    SLICE_X1Y83          LUT5 (Prop_lut5_I2_O)        0.298     8.857 r  ssd1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504    11.361    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.922 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.922    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitateMem/ram_reg_0_63_0_0/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 5.745ns (60.694%)  route 3.721ns (39.306%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    unitateMem/ram_reg_0_63_0_0/WCLK
    SLICE_X2Y86          RAMS64E                                      r  unitateMem/ram_reg_0_63_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.642 r  unitateMem/ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.288     6.930    ssd1/memData[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  ssd1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.054    ssd1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.271 r  ssd1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845     8.116    ssd1/sel0[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.327     8.443 r  ssd1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.588    11.030    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.789 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.789    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitateMem/ram_reg_0_63_0_0/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.414ns  (logic 5.514ns (58.576%)  route 3.900ns (41.424%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    unitateMem/ram_reg_0_63_0_0/WCLK
    SLICE_X2Y86          RAMS64E                                      r  unitateMem/ram_reg_0_63_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.642 r  unitateMem/ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.288     6.930    ssd1/memData[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  ssd1/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.054    ssd1/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.271 r  ssd1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845     8.116    ssd1/sel0[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.299     8.415 r  ssd1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.767    11.182    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.737 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.737    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitateMem/ram_reg_0_63_2_2/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.201ns  (logic 5.518ns (59.969%)  route 3.683ns (40.031%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    unitateMem/ram_reg_0_63_2_2/WCLK
    SLICE_X2Y86          RAMS64E                                      r  unitateMem/ram_reg_0_63_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.317     6.640 r  unitateMem/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.563     7.203    ssd1/memData[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  ssd1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.327    ssd1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.245     7.572 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.992     8.564    ssd1/sel0[2]
    SLICE_X1Y83          LUT5 (Prop_lut5_I3_O)        0.298     8.862 r  ssd1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.128    10.990    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.523 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.523    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitateMem/ram_reg_0_63_2_2/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 5.757ns (66.069%)  route 2.957ns (33.931%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    unitateMem/ram_reg_0_63_2_2/WCLK
    SLICE_X2Y86          RAMS64E                                      r  unitateMem/ram_reg_0_63_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.317     6.640 r  unitateMem/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.563     7.203    ssd1/memData[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  ssd1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.327    ssd1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.245     7.572 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.517     8.088    ssd1/sel0[2]
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.326     8.414 r  ssd1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.877    10.291    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.037 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.037    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitateMem/ram_reg_0_63_2_2/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 5.477ns (63.530%)  route 3.144ns (36.470%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    unitateMem/ram_reg_0_63_2_2/WCLK
    SLICE_X2Y86          RAMS64E                                      r  unitateMem/ram_reg_0_63_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.317     6.640 r  unitateMem/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.563     7.203    ssd1/memData[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  ssd1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.327    ssd1/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.245     7.572 r  ssd1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.517     8.088    ssd1/sel0[2]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.298     8.386 r  ssd1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.064    10.451    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.944 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.944    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.369ns (54.739%)  route 3.613ns (45.261%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ssd1/counter_reg[14]/Q
                         net (fo=15, routed)          0.884     6.660    ssd1/selection[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.152     6.812 r  ssd1/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.728     9.541    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    13.302 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.302    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.154ns (53.270%)  route 3.644ns (46.730%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ssd1/counter_reg[15]/Q
                         net (fo=15, routed)          0.866     6.642    ssd1/selection[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     6.766 r  ssd1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.778     9.544    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.118 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.118    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.437ns (72.592%)  route 0.542ns (27.408%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  ssd1/counter_reg[15]/Q
                         net (fo=15, routed)          0.261     1.920    ssd1/selection[1]
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.045     1.965 r  ssd1/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.247    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.497 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.497    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.420ns (63.596%)  route 0.813ns (36.404%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.261     1.921    ssd1/selection[2]
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.966 r  ssd1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.518    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.753 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.753    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.422ns (62.199%)  route 0.864ns (37.801%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.289     1.950    ssd1/selection[2]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.995 r  ssd1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.570    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.806 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.806    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.499ns (65.241%)  route 0.799ns (34.759%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    ssd1/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssd1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  ssd1/counter_reg[15]/Q
                         net (fo=15, routed)          0.261     1.920    ssd1/selection[1]
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.044     1.964 r  ssd1/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.538     2.502    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.816 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.816    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.380ns (58.887%)  route 0.964ns (41.113%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.454     2.115    ssd1/selection[2]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.045     2.160 r  ssd1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.669    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.863 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.863    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.481ns (62.800%)  route 0.877ns (37.200%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.289     1.950    ssd1/selection[2]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.042     1.992 r  ssd1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.580    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.878 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.878    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.489ns (62.848%)  route 0.880ns (37.152%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.454     2.115    ssd1/selection[2]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.043     2.158 r  ssd1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.584    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.889 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.889    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.447ns (60.390%)  route 0.949ns (39.610%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.260     1.920    ssd1/selection[2]
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.965 r  ssd1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     2.655    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.916 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.916    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.502ns (60.614%)  route 0.976ns (39.386%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.274     1.934    ssd1/selection[2]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.043     1.977 r  ssd1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.702     2.679    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.997 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.997    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.498ns (60.368%)  route 0.983ns (39.632%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    ssd1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssd1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  ssd1/counter_reg[16]/Q
                         net (fo=18, routed)          0.285     1.945    ssd1/selection[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.042     1.987 r  ssd1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.686    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.000 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.000    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





