Fitter report for uart
Fri Nov 06 01:26:34 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Nov 06 01:26:34 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; uart                                        ;
; Top-level Entity Name              ; uart                                        ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,348 / 6,272 ( 21 % )                      ;
;     Total combinational functions  ; 1,347 / 6,272 ( 21 % )                      ;
;     Dedicated logic registers      ; 111 / 6,272 ( 2 % )                         ;
; Total registers                    ; 111                                         ;
; Total pins                         ; 54 / 92 ( 59 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   1.7%      ;
;     Processor 4            ;   1.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1580 ) ; 0.00 % ( 0 / 1580 )        ; 0.00 % ( 0 / 1580 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1580 ) ; 0.00 % ( 0 / 1580 )        ; 0.00 % ( 0 / 1580 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1568 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/output_files/uart.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,348 / 6,272 ( 21 % ) ;
;     -- Combinational with no register       ; 1237                   ;
;     -- Register only                        ; 1                      ;
;     -- Combinational with a register        ; 110                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 579                    ;
;     -- 3 input functions                    ; 541                    ;
;     -- <=2 input functions                  ; 227                    ;
;     -- Register only                        ; 1                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 715                    ;
;     -- arithmetic mode                      ; 632                    ;
;                                             ;                        ;
; Total registers*                            ; 111 / 6,684 ( 2 % )    ;
;     -- Dedicated logic registers            ; 111 / 6,272 ( 2 % )    ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 102 / 392 ( 26 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 54 / 92 ( 59 % )       ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )        ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 30 ( 0 % )         ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )         ;
; PLLs                                        ; 1 / 2 ( 50 % )         ;
; Global signals                              ; 2                      ;
;     -- Global clocks                        ; 2 / 10 ( 20 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 6.1% / 5.2% / 7.2%     ;
; Peak interconnect usage (total/H/V)         ; 20.5% / 17.4% / 25.0%  ;
; Maximum fan-out                             ; 78                     ;
; Highest non-global fan-out                  ; 47                     ;
; Total fan-out                               ; 4701                   ;
; Average fan-out                             ; 2.98                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1348 / 6272 ( 21 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1237                 ; 0                              ;
;     -- Register only                        ; 1                    ; 0                              ;
;     -- Combinational with a register        ; 110                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 579                  ; 0                              ;
;     -- 3 input functions                    ; 541                  ; 0                              ;
;     -- <=2 input functions                  ; 227                  ; 0                              ;
;     -- Register only                        ; 1                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 715                  ; 0                              ;
;     -- arithmetic mode                      ; 632                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 111                  ; 0                              ;
;     -- Dedicated logic registers            ; 111 / 6272 ( 2 % )   ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 102 / 392 ( 26 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 54                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 1 / 12 ( 8 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 33                   ; 1                              ;
;     -- Registered Input Connections         ; 33                   ; 0                              ;
;     -- Output Connections                   ; 1                    ; 33                             ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 4694                 ; 41                             ;
;     -- Registered Connections               ; 337                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 34                             ;
;     -- hard_block:auto_generated_inst       ; 34                   ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 43                   ; 1                              ;
;     -- Output Ports                         ; 11                   ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; baud[0]       ; 87    ; 5        ; 34           ; 10           ; 7            ; 47                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[10]      ; 75    ; 5        ; 34           ; 3            ; 21           ; 23                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[11]      ; 86    ; 5        ; 34           ; 9            ; 0            ; 24                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[12]      ; 77    ; 5        ; 34           ; 4            ; 14           ; 26                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[13]      ; 104   ; 6        ; 34           ; 18           ; 0            ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[14]      ; 100   ; 6        ; 34           ; 17           ; 0            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[15]      ; 98    ; 6        ; 34           ; 17           ; 21           ; 23                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[16]      ; 70    ; 4        ; 32           ; 0            ; 21           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[17]      ; 103   ; 6        ; 34           ; 18           ; 14           ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[18]      ; 71    ; 4        ; 32           ; 0            ; 14           ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[19]      ; 68    ; 4        ; 30           ; 0            ; 7            ; 14                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[1]       ; 74    ; 5        ; 34           ; 2            ; 14           ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[20]      ; 72    ; 4        ; 32           ; 0            ; 7            ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[21]      ; 54    ; 4        ; 18           ; 0            ; 21           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[22]      ; 67    ; 4        ; 30           ; 0            ; 21           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[23]      ; 99    ; 6        ; 34           ; 17           ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[24]      ; 89    ; 5        ; 34           ; 12           ; 14           ; 14                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[25]      ; 69    ; 4        ; 30           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[26]      ; 105   ; 6        ; 34           ; 19           ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[27]      ; 88    ; 5        ; 34           ; 12           ; 21           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[28]      ; 64    ; 4        ; 25           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[29]      ; 59    ; 4        ; 23           ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[2]       ; 73    ; 5        ; 34           ; 2            ; 21           ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[30]      ; 120   ; 7        ; 23           ; 24           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[31]      ; 60    ; 4        ; 23           ; 0            ; 7            ; 39                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[3]       ; 76    ; 5        ; 34           ; 4            ; 21           ; 32                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[4]       ; 91    ; 6        ; 34           ; 12           ; 0            ; 29                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[5]       ; 84    ; 5        ; 34           ; 9            ; 14           ; 29                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[6]       ; 85    ; 5        ; 34           ; 9            ; 7            ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[7]       ; 83    ; 5        ; 34           ; 9            ; 21           ; 27                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[8]       ; 80    ; 5        ; 34           ; 7            ; 7            ; 28                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; baud[9]       ; 90    ; 6        ; 34           ; 12           ; 7            ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; en_tx         ; 119   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; osc           ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rx            ; 115   ; 7        ; 28           ; 24           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; tx_data[0][0] ; 128   ; 8        ; 16           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; tx_data[0][1] ; 111   ; 7        ; 30           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; tx_data[0][2] ; 113   ; 7        ; 28           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; tx_data[0][3] ; 124   ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; tx_data[0][4] ; 125   ; 7        ; 18           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; tx_data[0][5] ; 127   ; 7        ; 16           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; tx_data[0][6] ; 129   ; 8        ; 16           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; tx_data[0][7] ; 126   ; 7        ; 16           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; rx_data[0][0] ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rx_data[0][1] ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rx_data[0][2] ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rx_data[0][3] ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rx_data[0][4] ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rx_data[0][5] ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rx_data[0][6] ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rx_data[0][7] ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rx_full       ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; tx            ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_busy       ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; baud[11]                ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; baud[0]                 ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; baud[15]                ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; baud[23]                ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; baud[17]                ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; rx_data[0][3]           ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; rx_full                 ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; rx_data[0][1]           ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; rx_data[0][6]           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )   ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )     ; 2.5V          ; --           ;
; 3        ; 1 / 11 ( 9 % )    ; 2.5V          ; --           ;
; 4        ; 11 / 14 ( 79 % )  ; 2.5V          ; --           ;
; 5        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 10 ( 90 % )   ; 2.5V          ; --           ;
; 7        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 8        ; 9 / 12 ( 75 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; osc                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; rx_data[0][7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; baud[21]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; tx_busy                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; baud[29]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; baud[31]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; baud[28]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; baud[22]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; baud[19]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; baud[25]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; baud[16]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 99         ; 4        ; baud[18]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 100        ; 4        ; baud[20]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ; 102        ; 5        ; baud[2]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 74       ; 103        ; 5        ; baud[1]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 104        ; 5        ; baud[10]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 76       ; 106        ; 5        ; baud[3]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; baud[12]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; baud[8]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; baud[7]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 84       ; 118        ; 5        ; baud[5]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; baud[6]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 86       ; 120        ; 5        ; baud[11]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; baud[0]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; baud[27]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 89       ; 126        ; 5        ; baud[24]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 90       ; 127        ; 6        ; baud[9]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 91       ; 128        ; 6        ; baud[4]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; baud[15]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; baud[23]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; baud[14]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; baud[17]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 141        ; 6        ; baud[13]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ; 142        ; 6        ; baud[26]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; tx_data[0][1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; tx_data[0][2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; tx                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; rx                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; en_tx                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; baud[30]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; rx_data[0][2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; tx_data[0][3]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; tx_data[0][4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; tx_data[0][7]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; tx_data[0][5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; tx_data[0][0]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; tx_data[0][6]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; rx_data[0][3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; rx_full                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; rx_data[0][0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; rx_data[0][4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; rx_data[0][1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; rx_data[0][6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; rx_data[0][5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                            ;
; Freq max lock                 ; 54.18 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 12                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; osc                                                                 ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; tx            ; Incomplete set of assignments ;
; tx_busy       ; Incomplete set of assignments ;
; rx_data[0][0] ; Incomplete set of assignments ;
; rx_data[0][1] ; Incomplete set of assignments ;
; rx_data[0][2] ; Incomplete set of assignments ;
; rx_data[0][3] ; Incomplete set of assignments ;
; rx_data[0][4] ; Incomplete set of assignments ;
; rx_data[0][5] ; Incomplete set of assignments ;
; rx_data[0][6] ; Incomplete set of assignments ;
; rx_data[0][7] ; Incomplete set of assignments ;
; rx_full       ; Incomplete set of assignments ;
; tx_data[0][5] ; Incomplete set of assignments ;
; tx_data[0][4] ; Incomplete set of assignments ;
; tx_data[0][3] ; Incomplete set of assignments ;
; tx_data[0][2] ; Incomplete set of assignments ;
; tx_data[0][1] ; Incomplete set of assignments ;
; tx_data[0][0] ; Incomplete set of assignments ;
; tx_data[0][7] ; Incomplete set of assignments ;
; tx_data[0][6] ; Incomplete set of assignments ;
; rx            ; Incomplete set of assignments ;
; en_tx         ; Incomplete set of assignments ;
; baud[2]       ; Incomplete set of assignments ;
; baud[1]       ; Incomplete set of assignments ;
; baud[0]       ; Incomplete set of assignments ;
; baud[10]      ; Incomplete set of assignments ;
; baud[11]      ; Incomplete set of assignments ;
; baud[12]      ; Incomplete set of assignments ;
; baud[31]      ; Incomplete set of assignments ;
; baud[28]      ; Incomplete set of assignments ;
; baud[29]      ; Incomplete set of assignments ;
; baud[30]      ; Incomplete set of assignments ;
; baud[25]      ; Incomplete set of assignments ;
; baud[26]      ; Incomplete set of assignments ;
; baud[27]      ; Incomplete set of assignments ;
; baud[24]      ; Incomplete set of assignments ;
; baud[22]      ; Incomplete set of assignments ;
; baud[23]      ; Incomplete set of assignments ;
; baud[19]      ; Incomplete set of assignments ;
; baud[20]      ; Incomplete set of assignments ;
; baud[21]      ; Incomplete set of assignments ;
; baud[17]      ; Incomplete set of assignments ;
; baud[18]      ; Incomplete set of assignments ;
; baud[16]      ; Incomplete set of assignments ;
; baud[13]      ; Incomplete set of assignments ;
; baud[14]      ; Incomplete set of assignments ;
; baud[15]      ; Incomplete set of assignments ;
; baud[7]       ; Incomplete set of assignments ;
; baud[8]       ; Incomplete set of assignments ;
; baud[9]       ; Incomplete set of assignments ;
; baud[4]       ; Incomplete set of assignments ;
; baud[5]       ; Incomplete set of assignments ;
; baud[6]       ; Incomplete set of assignments ;
; baud[3]       ; Incomplete set of assignments ;
; osc           ; Incomplete set of assignments ;
; tx_busy       ; Missing location assignment   ;
; rx_data[0][0] ; Missing location assignment   ;
; rx_data[0][1] ; Missing location assignment   ;
; rx_data[0][2] ; Missing location assignment   ;
; rx_data[0][3] ; Missing location assignment   ;
; rx_data[0][4] ; Missing location assignment   ;
; rx_data[0][5] ; Missing location assignment   ;
; rx_data[0][6] ; Missing location assignment   ;
; rx_data[0][7] ; Missing location assignment   ;
; rx_full       ; Missing location assignment   ;
; tx_data[0][5] ; Missing location assignment   ;
; tx_data[0][4] ; Missing location assignment   ;
; tx_data[0][3] ; Missing location assignment   ;
; tx_data[0][2] ; Missing location assignment   ;
; tx_data[0][1] ; Missing location assignment   ;
; tx_data[0][0] ; Missing location assignment   ;
; tx_data[0][7] ; Missing location assignment   ;
; tx_data[0][6] ; Missing location assignment   ;
; en_tx         ; Missing location assignment   ;
; baud[2]       ; Missing location assignment   ;
; baud[1]       ; Missing location assignment   ;
; baud[0]       ; Missing location assignment   ;
; baud[10]      ; Missing location assignment   ;
; baud[11]      ; Missing location assignment   ;
; baud[12]      ; Missing location assignment   ;
; baud[31]      ; Missing location assignment   ;
; baud[28]      ; Missing location assignment   ;
; baud[29]      ; Missing location assignment   ;
; baud[30]      ; Missing location assignment   ;
; baud[25]      ; Missing location assignment   ;
; baud[26]      ; Missing location assignment   ;
; baud[27]      ; Missing location assignment   ;
; baud[24]      ; Missing location assignment   ;
; baud[22]      ; Missing location assignment   ;
; baud[23]      ; Missing location assignment   ;
; baud[19]      ; Missing location assignment   ;
; baud[20]      ; Missing location assignment   ;
; baud[21]      ; Missing location assignment   ;
; baud[17]      ; Missing location assignment   ;
; baud[18]      ; Missing location assignment   ;
; baud[16]      ; Missing location assignment   ;
; baud[13]      ; Missing location assignment   ;
; baud[14]      ; Missing location assignment   ;
; baud[15]      ; Missing location assignment   ;
; baud[7]       ; Missing location assignment   ;
; baud[8]       ; Missing location assignment   ;
; baud[9]       ; Missing location assignment   ;
; baud[4]       ; Missing location assignment   ;
; baud[5]       ; Missing location assignment   ;
; baud[6]       ; Missing location assignment   ;
; baud[3]       ; Missing location assignment   ;
+---------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                   ; Entity Name         ; Library Name ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |uart                                  ; 1348 (259)  ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 54   ; 0            ; 1237 (148)   ; 1 (1)             ; 110 (110)        ; |uart                                                                                                 ; uart                ; work         ;
;    |lpm_divide:Div0|                   ; 1089 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1089 (0)     ; 0 (0)             ; 0 (0)            ; |uart|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_kkm:auto_generated|  ; 1089 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1089 (0)     ; 0 (0)             ; 0 (0)            ; |uart|lpm_divide:Div0|lpm_divide_kkm:auto_generated                                                   ; lpm_divide_kkm      ; work         ;
;          |sign_div_unsign_9nh:divider| ; 1089 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1089 (0)     ; 0 (0)             ; 0 (0)            ; |uart|lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;             |alt_u_div_6af:divider|    ; 1089 (1089) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1089 (1089)  ; 0 (0)             ; 0 (0)            ; |uart|lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af       ; work         ;
;    |pll:pll_inst|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart|pll:pll_inst                                                                                    ; pll                 ; work         ;
;       |altpll:altpll_component|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart|pll:pll_inst|altpll:altpll_component                                                            ; altpll              ; work         ;
;          |pll_altpll:auto_generated|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                  ; pll_altpll          ; work         ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; tx            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx_busy       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0][0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0][1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0][2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0][3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0][4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0][5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0][6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0][7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_full       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx_data[0][5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; tx_data[0][4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; tx_data[0][3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; tx_data[0][2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; tx_data[0][1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; tx_data[0][0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; tx_data[0][7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; tx_data[0][6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rx            ; Input    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; en_tx         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; baud[2]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[1]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[0]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[10]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[11]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[12]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[31]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[28]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[29]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[30]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[25]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[26]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[27]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; baud[24]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; baud[22]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[23]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[19]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; baud[20]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[21]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[17]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[18]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[16]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[13]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[14]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[15]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[7]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[8]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[9]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; baud[4]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; baud[5]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[6]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; baud[3]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; osc           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; tx_data[0][5]                                                                                                                       ;                   ;         ;
;      - ShiftRight0~0                                                                                                                ; 0                 ; 6       ;
; tx_data[0][4]                                                                                                                       ;                   ;         ;
;      - ShiftRight0~0                                                                                                                ; 0                 ; 6       ;
; tx_data[0][3]                                                                                                                       ;                   ;         ;
;      - ShiftRight0~1                                                                                                                ; 0                 ; 6       ;
; tx_data[0][2]                                                                                                                       ;                   ;         ;
;      - ShiftRight0~1                                                                                                                ; 0                 ; 6       ;
; tx_data[0][1]                                                                                                                       ;                   ;         ;
;      - ShiftRight0~2                                                                                                                ; 0                 ; 6       ;
; tx_data[0][0]                                                                                                                       ;                   ;         ;
;      - ShiftRight0~2                                                                                                                ; 1                 ; 6       ;
; tx_data[0][7]                                                                                                                       ;                   ;         ;
;      - ShiftRight0~4                                                                                                                ; 0                 ; 6       ;
; tx_data[0][6]                                                                                                                       ;                   ;         ;
;      - ShiftRight0~4                                                                                                                ; 0                 ; 6       ;
; rx                                                                                                                                  ;                   ;         ;
;      - ShiftLeft0~0                                                                                                                 ; 1                 ; 6       ;
;      - rx_data~1                                                                                                                    ; 1                 ; 6       ;
;      - rx_full~0                                                                                                                    ; 0                 ; 6       ;
;      - st_rx[0]~0                                                                                                                   ; 0                 ; 6       ;
; en_tx                                                                                                                               ;                   ;         ;
;      - Selector31~0                                                                                                                 ; 0                 ; 6       ;
; baud[2]                                                                                                                             ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_11~4                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_22~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_25~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_26~4                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[2]~2    ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~4                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[2]~2    ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[2]~2    ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[2]~2   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[2]~2   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[2]~2   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~4                       ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[2]~2   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~4                       ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[2]~2   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[2]~2   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[2]~2   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[2]~2   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[2]~2   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~4                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~5                      ; 0                 ; 0       ;
; baud[1]                                                                                                                             ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_11~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_22~2                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_25~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_26~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[1]~0    ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[1]~0    ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[1]~0    ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[1]~0   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[1]~0   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[1]~0   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~2                       ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[1]~0   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~2                       ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[1]~0   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[1]~0   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[1]~0   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[1]~0   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[1]~0   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~2                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~3                      ; 0                 ; 0       ;
; baud[0]                                                                                                                             ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_11~1                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_22~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_25~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_26~1                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~1                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~1                       ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~1                       ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~1                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[64]~2               ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[96]~6               ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[128]~11             ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[160]~17             ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[192]~24             ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[224]~32             ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[256]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[288]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[320]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[352]                ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[384]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[416]~96             ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[448]                ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[480]~126            ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[512]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[544]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[576]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[608]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[640]~217            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[672]~239            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[704]~262            ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[736]~286            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[768]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[800]~336            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[832]~363            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[864]~391            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[896]~420            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[928]~450            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[960]~481            ; 1                 ; 0       ;
; baud[10]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[10]~18 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[10]~18 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[10]~18 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~20                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[10]~18 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~20                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[10]~18 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[10]~18 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[10]~18 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[10]~18 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[10]~18 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~20                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~20                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~21                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[297]                     ; 1                 ; 0       ;
; baud[11]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[11]~20 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[11]~20 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~22                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[11]~20 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~22                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[11]~20 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[11]~20 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[11]~20 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[11]~20 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[11]~20 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~22                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~23                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[297]                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[330]~44              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[330]                 ; 0                 ; 0       ;
; baud[12]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[12]~22 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~24                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[12]~22 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~24                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[12]~22 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[12]~22 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[12]~22 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[12]~22 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[12]~22 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~24                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~25                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[297]                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[330]~44              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[363]~45              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[352]                ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[363]                 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[330]                 ; 0                 ; 0       ;
; baud[31]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~63                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[891]~32              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]~54              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[957]~55              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[928]~450            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[990]~451            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[989]~452            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[988]~453            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[987]~454            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[986]~455            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[985]~456            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[984]~457            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[983]~458            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[982]~459            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[981]~460            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[980]~461            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[979]~462            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[978]~463            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[977]~464            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[976]~465            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[975]~466            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[974]~467            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[973]~468            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[972]~469            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[971]~470            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[970]~471            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[969]~472            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[968]~473            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[967]~474            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[966]~475            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[965]~476            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[964]~477            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[963]~478            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[962]~479            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[961]~480            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[960]~481            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[990]                 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[957]                 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]                 ; 1                 ; 0       ;
; baud[28]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~56                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~56                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~56                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~57                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[891]~32              ; 0                 ; 0       ;
; baud[29]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~58                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~58                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~59                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[891]~32              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]~54              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]                 ; 1                 ; 0       ;
; baud[30]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~60                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~61                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[891]~32              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]~54              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[957]~55              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[928]~450            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[957]                 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]                 ; 1                 ; 0       ;
; baud[25]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~50                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~50                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~50                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~50                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~50                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~50                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~51                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[792]~33              ; 1                 ; 0       ;
; baud[26]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~52                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~52                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~52                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~52                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~52                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~53                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[792]~33              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[825]~52              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[825]                 ; 0                 ; 0       ;
; baud[27]                                                                                                                            ;                   ;         ;
; baud[24]                                                                                                                            ;                   ;         ;
; baud[22]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~44                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~44                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[22]~42 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~44                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~44                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~44                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~44                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~44                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~44                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~45                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[693]~34              ; 1                 ; 0       ;
; baud[23]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~46                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[23]~44 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~46                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~46                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~46                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~46                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~46                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~46                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~47                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[693]~34              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[726]~51              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[726]                 ; 1                 ; 0       ;
; baud[19]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[19]~36 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[19]~36 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~38                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~39                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[594]~35              ; 0                 ; 0       ;
; baud[20]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[20]~38 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~40                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~41                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[594]~35              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[627]~49              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[627]                 ; 0                 ; 0       ;
; baud[21]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[21]~40 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~42                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~43                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[594]~35              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[627]~49              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[660]~50              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[640]~217            ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[660]                 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[627]                 ; 1                 ; 0       ;
; baud[17]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[17]~32 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[17]~32 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[17]~32 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[17]~32 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~34                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~35                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[495]~36              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[528]                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[528]                 ; 0                 ; 0       ;
; baud[18]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[18]~34 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[18]~34 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[18]~34 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~36                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~37                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[495]~36              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[528]                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[561]~48              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[544]                ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[561]                 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[528]                 ; 0                 ; 0       ;
; baud[16]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[16]~30 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[16]~30 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[16]~30 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[16]~30 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[16]~30 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~32                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~33                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[495]~36              ; 1                 ; 0       ;
; baud[13]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~26                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[13]~24 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~26                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[13]~24 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[13]~24 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[13]~24 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[13]~24 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[13]~24 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~26                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~27                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[396]~37              ; 0                 ; 0       ;
; baud[14]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[14]~26 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~28                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[14]~26 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[14]~26 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[14]~26 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[14]~26 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[14]~26 ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~28                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~29                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[396]~37              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[429]~46              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[429]                 ; 0                 ; 0       ;
; baud[15]                                                                                                                            ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~30                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[15]~28 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[15]~28 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[15]~28 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[15]~28 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[15]~28 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~30                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~31                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[396]~37              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[429]~46              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[462]~47              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[448]                ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[462]                 ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[429]                 ; 1                 ; 0       ;
; baud[7]                                                                                                                             ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~14                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[7]~12   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[7]~12   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[7]~12  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[7]~12  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[7]~12  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~14                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[7]~12  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~14                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[7]~12  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[7]~12  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[7]~12  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[7]~12  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[7]~12  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~14                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~15                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[198]~38              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[192]~24             ; 0                 ; 0       ;
; baud[8]                                                                                                                             ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[8]~14   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[8]~14   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[8]~14  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[8]~14  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[8]~14  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~16                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[8]~14  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~16                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[8]~14  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[8]~14  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[8]~14  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[8]~14  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[8]~14  ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~16                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~17                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[198]~38              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[192]                ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[231]~42              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[231]                 ; 1                 ; 0       ;
; baud[9]                                                                                                                             ;                   ;         ;
; baud[4]                                                                                                                             ;                   ;         ;
; baud[5]                                                                                                                             ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_26~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[5]~8    ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[5]~8    ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[5]~8    ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[5]~8   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[5]~8   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[5]~8   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~10                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[5]~8   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~10                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[5]~8   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[5]~8   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[5]~8   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[5]~8   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[5]~8   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~10                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~11                     ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[99]~39               ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[132]~40              ; 0                 ; 0       ;
; baud[6]                                                                                                                             ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[6]~10   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[6]~10   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[6]~10   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~12                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~12                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[6]~10  ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~12                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~13                     ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[99]~39               ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[132]~40              ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[165]~41              ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[160]~17             ; 0                 ; 0       ;
; baud[3]                                                                                                                             ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_22~6                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_25~6                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_26~6                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[3]~4    ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~6                      ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[3]~4    ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[3]~4    ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[3]~4   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[3]~4   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[3]~4   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~6                       ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[3]~4   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~6                       ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[3]~4   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[3]~4   ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_18_result_int[3]~4   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[3]~4   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_14~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_24_result_int[3]~4   ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~6                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_24~7                      ; 1                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[66]~0               ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[65]~1               ; 0                 ; 0       ;
;      - lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[64]~2               ; 1                 ; 0       ;
; osc                                                                                                                                 ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Equal0~19                                                                       ; LCCOMB_X22_Y12_N0  ; 33      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; n_rx[9]~0                                                                       ; LCCOMB_X18_Y20_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; osc                                                                             ; PIN_23             ; 1       ; Clock        ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 33      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; rx_data~1                                                                       ; LCCOMB_X12_Y20_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sclk                                                                            ; FF_X26_Y12_N19     ; 78      ; Clock        ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; st_rx[0]                                                                        ; FF_X12_Y20_N13     ; 13      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 33      ; 32                                   ; Global Clock         ; GCLK3            ; --                        ;
; sclk                                                                            ; FF_X26_Y12_N19 ; 78      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,447 / 32,401 ( 8 % ) ;
; C16 interconnects     ; 66 / 1,326 ( 5 % )     ;
; C4 interconnects      ; 1,448 / 21,816 ( 7 % ) ;
; Direct links          ; 348 / 32,401 ( 1 % )   ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 570 / 10,320 ( 6 % )   ;
; R24 interconnects     ; 53 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 1,366 / 28,186 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.22) ; Number of LABs  (Total = 102) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 3                             ;
; 3                                           ; 1                             ;
; 4                                           ; 0                             ;
; 5                                           ; 0                             ;
; 6                                           ; 0                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 2                             ;
; 11                                          ; 1                             ;
; 12                                          ; 4                             ;
; 13                                          ; 5                             ;
; 14                                          ; 5                             ;
; 15                                          ; 3                             ;
; 16                                          ; 65                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.22) ; Number of LABs  (Total = 102) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 15                            ;
; 1 Clock enable                     ; 3                             ;
; 1 Sync. clear                      ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.81) ; Number of LABs  (Total = 102) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 3                             ;
; 3                                            ; 2                             ;
; 4                                            ; 0                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 3                             ;
; 13                                           ; 3                             ;
; 14                                           ; 6                             ;
; 15                                           ; 19                            ;
; 16                                           ; 39                            ;
; 17                                           ; 0                             ;
; 18                                           ; 0                             ;
; 19                                           ; 0                             ;
; 20                                           ; 1                             ;
; 21                                           ; 0                             ;
; 22                                           ; 1                             ;
; 23                                           ; 1                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 1                             ;
; 27                                           ; 0                             ;
; 28                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.08) ; Number of LABs  (Total = 102) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 10                            ;
; 2                                                ; 4                             ;
; 3                                                ; 2                             ;
; 4                                                ; 0                             ;
; 5                                                ; 1                             ;
; 6                                                ; 0                             ;
; 7                                                ; 2                             ;
; 8                                                ; 1                             ;
; 9                                                ; 9                             ;
; 10                                               ; 5                             ;
; 11                                               ; 6                             ;
; 12                                               ; 7                             ;
; 13                                               ; 11                            ;
; 14                                               ; 14                            ;
; 15                                               ; 9                             ;
; 16                                               ; 19                            ;
; 17                                               ; 0                             ;
; 18                                               ; 0                             ;
; 19                                               ; 0                             ;
; 20                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.94) ; Number of LABs  (Total = 102) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 5                             ;
; 4                                            ; 2                             ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 1                             ;
; 15                                           ; 0                             ;
; 16                                           ; 6                             ;
; 17                                           ; 4                             ;
; 18                                           ; 2                             ;
; 19                                           ; 0                             ;
; 20                                           ; 0                             ;
; 21                                           ; 0                             ;
; 22                                           ; 6                             ;
; 23                                           ; 4                             ;
; 24                                           ; 4                             ;
; 25                                           ; 4                             ;
; 26                                           ; 2                             ;
; 27                                           ; 3                             ;
; 28                                           ; 7                             ;
; 29                                           ; 4                             ;
; 30                                           ; 7                             ;
; 31                                           ; 11                            ;
; 32                                           ; 6                             ;
; 33                                           ; 2                             ;
; 34                                           ; 4                             ;
; 35                                           ; 3                             ;
; 36                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 3            ; 0            ; 3            ; 0            ; 0            ; 54        ; 3            ; 0            ; 54        ; 54        ; 0            ; 11           ; 0            ; 0            ; 43           ; 0            ; 11           ; 43           ; 0            ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 54        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 51           ; 54           ; 51           ; 54           ; 54           ; 0         ; 51           ; 54           ; 0         ; 0         ; 54           ; 43           ; 54           ; 54           ; 11           ; 54           ; 43           ; 11           ; 54           ; 54           ; 54           ; 43           ; 54           ; 54           ; 54           ; 54           ; 54           ; 0         ; 54           ; 54           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; tx                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_busy            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0][0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0][1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0][2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0][3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0][4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0][5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0][6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0][7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_full            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0][5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0][4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0][3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0][2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0][1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0][0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0][7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0][6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; en_tx              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[31]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[28]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[29]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[30]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[25]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[26]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[27]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[24]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[22]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[23]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[19]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[20]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[21]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[18]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; osc                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; sclk                 ; 3.0               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; rx              ; rx_full~reg0         ; 1.411             ;
; en_tx           ; st_tx[0]             ; 0.277             ;
; n_rx[30]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[3]         ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[4]         ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[5]         ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[6]         ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[7]         ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[8]         ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[9]         ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[10]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[11]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[12]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[13]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[14]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[15]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[16]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[17]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[18]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[19]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[20]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[21]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[22]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[23]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[24]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[25]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[26]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[27]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[28]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[29]        ; rx_data[0][0]~reg0   ; 0.100             ;
; n_rx[31]        ; rx_data[0][0]~reg0   ; 0.100             ;
; st_rx[0]        ; rx_data[0][0]~reg0   ; 0.100             ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 32 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "uart"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/db/pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/db/pll_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 51 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'uart.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'uart_io.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          osc
    Info (332111):   20.000 pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111): 8680.000         sclk
    Info (332111):   20.000  virt_clk_in
    Info (332111):   20.000 virt_clk_out
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/db/pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sclk  File: C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv Line: 35
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 51 (unused VREF, 2.5V VCCIO, 41 input, 10 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 1.04 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/output_files/uart.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5506 megabytes
    Info: Processing ended: Fri Nov 06 01:26:35 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/output_files/uart.fit.smsg.


