#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed May 13 04:20:07 2015
# Process ID: 4481
# Log file: /Xilinx/hdl/projects/adv7511/zed/vivado.log
# Journal file: /Xilinx/hdl/projects/adv7511/zed/vivado.jou
#-----------------------------------------------------------
start_gui
source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir  "../../.."
## set ad_phdl_dir "../../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/projects/scripts/adi_project.tcl
## set xl_board "none"
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2014.2"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## proc adi_project_create {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global xl_board
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   set xl_board "none"
##   set project_part "none"
##   set project_board "none"
## 
##   if [regexp "_ml605$" $project_name] {
##     set xl_board "ml605"
##     set project_part "xc6vlx240tff1156-1"
##     set project_board "ml605"
##   }
##   if [regexp "_ac701$" $project_name] {
##     set xl_board "ac701"
##     set project_part "xc7a200tfbg676-2"
##     set project_board "xilinx.com:artix7:ac701:1.0"
##   }
##   if [regexp "_kc705$" $project_name] {
##     set xl_board "kc705"
##     set project_part "xc7k325tffg900-2"
##     set project_board "xilinx.com:kintex7:kc705:1.1"
##   }
##   if [regexp "_vc707$" $project_name] {
##     set xl_board "vc707"
##     set project_part "xc7vx485tffg1761-2"
##     set project_board "xilinx.com:virtex7:vc707:1.1"
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set xl_board "kcu105"
##     set project_part "xcku040-ffva1156-2-e-es1"
##     set project_board "not-applicable"
##   }
##   if [regexp "_zed$" $project_name] {
##     set xl_board "zed"
##     set project_part "xc7z020clg484-1"
##     set project_board "em.avnet.com:zynq:zed:d"
##   }
##   if [regexp "_zc702$" $project_name] {
##     set xl_board "zc702"
##     set project_part "xc7z020clg484-1"
##     set project_board "xilinx.com:zynq:zc702:1.0"
##   }
##   if [regexp "_zc706$" $project_name] {
##     set xl_board "zc706"
##     set project_part "xc7z045ffg900-2"
##     set project_board "xilinx.com:zc706:part0:1.0"
##   }
## 
##    if [regexp "_mitx045$" $project_name] {
##     set xl_board "mitx045"
##     set project_part "xc7z045ffg900-2"
##     set project_board "em.avnet.com:mini_itx_7z045:part0:1.0"
##   }
## 
##   # planahead - 6 and down
## 
##   if {$xl_board eq "ml605"} {
## 
##     set project_system_dir "./$project_name.srcs/sources_1/edk/$xl_board"
## 
##     create_project $project_name . -part $project_part  -force
##     set_property board $project_board [current_project]
## 
##     import_files -norecurse $ad_hdl_dir/projects/common/ml605/system.xmp
## 
##     generate_target {synthesis implementation} [get_files $project_system_dir/system.xmp]
##     make_wrapper -files [get_files $project_system_dir/system.xmp] -top
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/system_stub.v
## 
##     return
##   }
## 
##   # vivado - 7 and up
## 
##   if {!$IGNORE_VERSION_CHECK && [string compare [version -short] $REQUIRED_VIVADO_VERSION] != 0} {
##     return -code error [format "ERROR: This project requires Vivado %s." $REQUIRED_VIVADO_VERSION]
##   }
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   create_project $project_name . -part $project_part -force
##   if {$project_board ne "not-applicable"} {
##     set_property board $project_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   set_msg_config -id {BD 41-1348} -new_severity info
##   set_msg_config -id {BD 41-1343} -new_severity info
##   set_msg_config -id {BD 41-1306} -new_severity info
##   set_msg_config -id {IP_Flow 19-1687} -new_severity info
##   set_msg_config -id {filemgmt 20-1763} -new_severity info
##   set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity error
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
##   import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
## }
## proc adi_project_files {project_name project_files} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
## 
##   add_files -norecurse -fileset sources_1 $project_files
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global xl_board
## 
##   # planahead - 6 and down
## 
##   if {$xl_board eq "ml605"} {
## 
##     set project_system_dir "./$project_name.srcs/sources_1/edk/$xl_board"
## 
##     set_property strategy MapTiming [get_runs impl_1]
##     set_property strategy TimingWithIOBPacking [get_runs synth_1]
## 
##     launch_runs synth_1
##     wait_on_run synth_1
##     open_run synth_1
##     report_timing -file timing_synth.log
## 
##     launch_runs impl_1 -to_step bitgen
##     wait_on_run impl_1
##     open_run impl_1
##     report_timing -file timing_impl.log
## 
##     # -- Unable to find an equivalent
##     #if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     #  puts "ERROR: Timing Constraints NOT met."
##     #  use_this_invalid_command_to_crash
##     #}
## 
##     export_hardware [get_files $project_system_dir/system.xmp] [get_runs impl_1] -bitstream
## 
##     return
##   }
## 
##   # vivado - 7 and up
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   set_property constrs_type XDC [current_fileset -constrset]
## 
##   launch_runs synth_1
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
##   set_property STRATEGY "Performance_Explore" [get_runs impl_1]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   #get_property STATS.THS [get_runs impl_1]
##   #get_property STATS.TNS [get_runs impl_1]
##   #get_property STATS.TPWS [get_runs impl_1]
## 
##   export_hardware [get_files $project_system_dir/system.bd] [get_runs impl_1] -bitstream
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     puts "ERROR: Timing Constraints NOT met."
##     use_this_invalid_command_to_crash
##   }
## }
# adi_project_create adv7511_zed
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
INFO: [Project 1-518] Migrating old board value em.avnet.com:zynq:zed:d to new board_part em.avnet.com:zed:part0:1.0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/Xilinx/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2014.2/data/ip'.
Wrote  : </Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl
### set DDR [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR]
### set FIXED_IO [create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO]
### set IIC_FMC [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_FMC]
### set GPIO_I [create_bd_port -dir I -from 31 -to 0 GPIO_I]
### set GPIO_O [create_bd_port -dir O -from 31 -to 0 GPIO_O]
### set GPIO_T [create_bd_port -dir O -from 31 -to 0 GPIO_T]
### set hdmi_out_clk    [create_bd_port -dir O hdmi_out_clk]
### set hdmi_hsync      [create_bd_port -dir O hdmi_hsync]
### set hdmi_vsync      [create_bd_port -dir O hdmi_vsync]
### set hdmi_data_e     [create_bd_port -dir O hdmi_data_e]
### set hdmi_data       [create_bd_port -dir O -from 15 -to 0 hdmi_data]
### set i2s_mclk        [create_bd_port -dir O -type clk i2s_mclk]
### set i2s_bclk        [create_bd_port -dir O i2s_bclk]
### set i2s_lrclk       [create_bd_port -dir O i2s_lrclk]
### set i2s_sdata_out   [create_bd_port -dir O i2s_sdata_out]
### set i2s_sdata_in    [create_bd_port -dir I i2s_sdata_in]
### set iic_mux_scl_I   [create_bd_port -dir I -from 1 -to 0 iic_mux_scl_I]
### set iic_mux_scl_O   [create_bd_port -dir O -from 1 -to 0 iic_mux_scl_O]
### set iic_mux_scl_T   [create_bd_port -dir O iic_mux_scl_T]
### set iic_mux_sda_I   [create_bd_port -dir I -from 1 -to 0 iic_mux_sda_I]
### set iic_mux_sda_O   [create_bd_port -dir O -from 1 -to 0 iic_mux_sda_O]
### set iic_mux_sda_T   [create_bd_port -dir O iic_mux_sda_T ]
### set otg_vbusoc      [create_bd_port -dir I otg_vbusoc]
### set spdif           [create_bd_port -dir O spdif]
### set sys_ps7  [create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.4 sys_ps7]
### set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {ZedBoard}] $sys_ps7
INFO: [PS7-1] Applying Board Preset ZedBoard...
### set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_RST1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {32}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA1 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA2 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_IRQ_F2P_MODE {REVERSE}] $sys_ps7
### set axi_iic_main [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_main]
### set_property -dict [list CONFIG.USE_BOARD_FLOW {true} CONFIG.IIC_BOARD_INTERFACE {IIC_MAIN}] $axi_iic_main
### set sys_i2c_mixer [create_bd_cell -type ip -vlnv analog.com:user:util_i2c_mixer:1.0 sys_i2c_mixer]
### set sys_concat_intc [create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 sys_concat_intc]
### set_property -dict [list CONFIG.NUM_PORTS {16}] $sys_concat_intc
### set axi_cpu_interconnect [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_cpu_interconnect]
### set_property -dict [list CONFIG.NUM_MI {7}] $axi_cpu_interconnect
### set_property -dict [list CONFIG.STRATEGY {1}] $axi_cpu_interconnect
### set sys_rstgen [create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 sys_rstgen]
### set_property -dict [list CONFIG.C_EXT_RST_WIDTH {1}] $sys_rstgen
### set sys_logic_inv [create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 sys_logic_inv]
### set_property -dict [list CONFIG.C_SIZE {1}] $sys_logic_inv
### set_property -dict [list CONFIG.C_OPERATION {not}] $sys_logic_inv
ERROR: [BD 5-216] VLNV <analog.com:user:axi_clkgen:1.0> is not supported for this version of the tools.
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

    while executing
"create_bd_cell -type ip -vlnv analog.com:user:axi_clkgen:1.0 axi_hdmi_clkgen"
    invoked from within
"set axi_hdmi_clkgen [create_bd_cell -type ip -vlnv analog.com:user:axi_clkgen:1.0 axi_hdmi_clkgen]"
    (file "../../../projects/common/zed/zed_system_bd.tcl" line 84)

    while executing
"source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl"
    (file "system_bd.tcl" line 2)

    while executing
"source system_bd.tcl"
    (procedure "adi_project_create" line 107)
    invoked from within
"adi_project_create adv7511_zed"
    (file "system_project.tcl" line 7)
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 13 04:20:53 2015...
