module ftoi (
    input wire [31:0] x,
    output wire [31:0] y,
    input wire ready,
    output wire valid,
    input wire clk,
    input wire rstn );

    assign valid = ready; // ã¨ã‚Šã‚ãˆãš

    wire s = x[31];
    wire [7:0] e = x[30:23];
    wire [22:0] m = x[22:0];

    wire [7:0] e_unbised_plus_1_8 = e - 8'd126;

    wire [4:0] e_unbised_plus_1 = e_unbised_plus_1_8[4:0];

    wire [54:0] ext_abs_ans = ({32'b1, m} << e_unbised_plus_1);

    wire [30:0] abs_ans = ext_abs_ans[54:24] + {30'b0, ext_abs_ans[23]};
    wire [31:0] ans = s ? (~{1'b0, abs_ans} + 32'b1) : {1'b0, abs_ans};

    assign y = // e >= 158 (|x| >= 2^31) ã®ã¨ãã?¯ int_max or int_min ã‚’è¿”ã™
        e <= 8'd125
            ? 32'b0
            : (e >= 8'd158
                ? (s
                    ? {1'b1, {31{1'b0}}}
                    : {1'b0, {31{1'b1}}})
                : ans);

endmodule
