Dennis Abts , Natalie D. Enright Jerger , John Kim , Dan Gibson , Mikko H. Lipasti, Achieving predictable performance through better memory controller placement in many-core CMPs, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555810]
AMD. 2011. AMD Accelerated ProcessingUnits. http://www.amd.com/us/products/technologies/apu/Pages/apu.aspx.
Rachata Ausavarungnirun , Kevin Kai-Wei Chang , Lavanya Subramanian , Gabriel H. Loh , Onur Mutlu, Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Ali Bakhoda , John Kim , Tor M. Aamodt, Throughput-Effective On-Chip Networks for Manycore Accelerators, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.421-432, December 04-08, 2010[doi>10.1109/MICRO.2010.50]
E. Beigne , F. Clermidy , P. Vivet , A. Clouard , M. Renaudin, An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.54-63, March 14-16, 2005[doi>10.1109/ASYNC.2005.10]
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]
Tobias Bjerregaard , Jens Sparso, A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.1226-1231, March 07-11, 2005[doi>10.1109/DATE.2005.36]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004[doi>10.1016/j.sysarc.2003.07.004]
Daniel W. Chang , Christipher D. Jenkins , Philip C. Garcia , Syed Z. Gilani , Paula Aguilera , Aishwarya Nagarajan , Michael J. Anderson , Matthew A. Kenny , Sean M. Bauer , Michael J. Schulte , Katherine Compton, ERCBench: An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing, Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, p.408-413, August 31-September 02, 2010[doi>10.1109/FPL.2010.85]
Kevin Kai-Wei Chang , Rachata Ausavarungnirun , Chris Fallin , Onur Mutlu, HAT: Heterogeneous Adaptive Throttling for On-Chip Networks, Proceedings of the 2012 IEEE 24th International Symposium on Computer Architecture and High Performance Computing, p.9-18, October 24-26, 2012[doi>10.1109/SBAC-PAD.2012.44]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Yungho Choi , Timothy Mark Pinkston, Evaluation of queue designs for true fully adaptive routers, Journal of Parallel and Distributed Computing, v.64 n.5, p.606-616, May 2004[doi>10.1016/j.jpdc.2003.09.006]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Application-aware prioritization mechanisms for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669150]
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Aérgia: exploiting packet latency slack in on-chip networks, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815976]
Dobkin (Reuven) Rostislav , Victoria Vishnyakov , Eyal Friedman , Ran Ginosar, An Asynchronous Router for Multiple Service Levels Networks on Chip, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.44-53, March 14-16, 2005[doi>10.1109/ASYNC.2005.11]
J. Duato , I. Johnson , J. Flich , F. Naven , P. Garcia , T. Nachiondo, A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.108-119, February 12-16, 2005[doi>10.1109/HPCA.2005.1]
Jose Duato , Sudhakar Yalamanchili , Lionel Ni, Interconnection Networks: An Engineering Approach, IEEE Computer Society Press, Los Alamitos, CA, 1997
Marios Evripidou , Chrysostomos Nicopoulos , Vassos Soteriou , Jongman Kim, Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.21-26, August 19-21, 2012[doi>10.1109/ISVLSI.2012.44]
Kees Goossens , John Dielissen , Om Prakash Gangwal , Santiago Gonzalez Pestana , Andrei Radulescu , Edwin Rijpkema, A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification, Proceedings of the conference on Design, Automation and Test in Europe, p.1182-1187, March 07-11, 2005[doi>10.1109/DATE.2005.11]
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
K. Goossens , P. Wielage , A. Peeters , J. Van Meerbergen, Networks on Silicon: Combining Best-Effort and Guaranteed Services, Proceedings of the conference on Design, automation and test in Europe, p.423, March 04-08, 2002
Boris Grot , Joel Hestness , Stephen W. Keckler , Onur Mutlu, Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000112]
Boris Grot , Stephen W. Keckler , Onur Mutlu, Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669149]
Andreas Hansson , Mahesh Subburaman , Kees Goossens, aelite: a flit-synchronous network on chip with composable and predictable services, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Harmanci, M. D., Escudero, N. P., Leblebici, Y., and Ienne, P. 2005. Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip. In Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS'05, Vol. 2. IEEE, 1782--1785.
HPArch Research Group. 2011. MacSim. http://code.google.com/p/macsim/.
Intel. Haswell. http://www.intel.com/content/www/us/en/processors/core/4th-gen-core-processor-family. html.
Intel. Ivy Bridge. http://www.intel.com/content/www/us/en/silicon-innovations/intel-22nm-technology.html. Intel. Sandy Bridge. http://software.intel.com/en-us/articles/sandy-bridge/.
Aamer Jaleel , William Hasenplaugh , Moinuddin Qureshi , Julien Sebot , Simon Steely, Jr. , Joel Emer, Adaptive insertion policies for managing shared caches, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454145]
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Min Kyu Jeong , Mattan Erez , Chander Sudanthi , Nigel Paver, A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228513]
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
Kim, Y., Han, D., Mutlu, O., and Harchol-Balter, M. 2010a. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the 16th International Symposium on High Performance Computer Architecture. IEEE, 1--12.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Mingche Lai , Zhiying Wang , Lei Gao , Hongyi Lu , Kui Dai, A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391630]
Jaekyu Lee , Hyesoon Kim, TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168947]
Jae W. Lee , Man Cheuk Ng , Krste Asanovic, Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.89-100, June 21-25, 2008[doi>10.1109/ISCA.2008.31]
Lap-Fai Leung , Chi-Ying Tsui, Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147122]
Jian Liang , Andrew Laffely , Sriram Srinivasan , Russell Tessier, An architecture and compiler for scalable on-chip communication, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.711-726, July 2004[doi>10.1109/TVLSI.2004.830919]
Jian Liang , Sriram Swaminathan , Russell Tessier, aSOC: A Scalable, Single-Chip Communications Architecture, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.37, October 15-19, 2000
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
Théodore Marescaux , Henk Corporaal, Introducing the SuperGT network-on-chip: SuperGT QoS: more than just GT, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278510]
Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
Asit K. Mishra , N. Vijaykrishnan , Chita R. Das, A case for heterogeneous on-chip interconnects for CMPs, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000111]
Sai Prashanth Muralidhara , Lavanya Subramanian , Onur Mutlu , Mahmut Kandemir , Thomas Moscibroda, Reducing memory interference in multicore systems via application-aware memory channel partitioning, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155664]
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
Chrysostomos A. Nicopoulos , Dongkook Park , Jongman Kim , N. Vijaykrishnan , Mazin S. Yousif , Chita R. Das, ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.333-346, December 09-13, 2006[doi>10.1109/MICRO.2006.50]
Erland Nilsson , Mikael Millberg , Johnny Oberg , Axel Jantsch, Load Distribution with the Proximity Congestion Awareness in a Network on Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.11126, March 03-07, 2003
NVIDIA. Fermi: NVIDIA's Next Generation CUDA Compute Architecture. http://www.nvidia.com/fermi.
NVIDIA. Project Denver. http://blogs.nvidia.com/2011/01/project-denver-processor-to-usher-in-new-era-ofcomputing/.
Umit Y. Ogras , Radu Marculescu, Analysis and optimization of prediction-based flow control in networks-on-chip, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-28, January 2008[doi>10.1145/1297666.1297677]
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
E. Rijpkema , K. G.  W. Goossens , A. Radulescu , J. Dielissen , J. van Meerbergen , P. Wielage , E. Waterlander, Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.10350, March 03-07, 2003
Shekhar Srikantaiah , Mahmut Kandemir , Qian Wang, SHARP control: controlled shared cache management in chip multiprocessors, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669177]
Stefan, R., Molnos, A., and Goossens, K. 2012. dAElite: A TDM NoC supporting QoS, multicast, and fast connection set-up. IEEE Trans. Comput. 99, PrePrints.
G. Edward Suh , Srinivas Devadas , Larry Rudolph, A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.117, February 02-06, 2002
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004[doi>10.1023/B:SUPE.0000014800.27383.8f]
Yuval Tamir , Gregory L. Frazier, Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches, IEEE Transactions on Computers, v.41 n.6, p.725-737, June 1992[doi>10.1109/12.144624]
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
The IMPACT Research Group, UIUC. Parboil Benchmark Suite. http://impact.crhc.illinois.edu/parboil.php.
F. Trivino , J. L. Sánchez , F. J. Alfaro , J. Flich, Exploring NoC Virtualization Alternatives in CMPs, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing, p.473-482, February 15-17, 2012[doi>10.1109/PDP.2012.47]
J. W. van den Brand , C. Ciordas , K. Goossens , T. Basten, Congestion-controlled best-effort communication for networks-on-chip, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514116]
Wolf-Dietrich Weber , Joe Chou , Ian Swarbrick , Drew Wingard, A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1232-1237, March 07-11, 2005[doi>10.1109/DATE.2005.33]
Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555778]
Yi Yang , Ping Xiang , Mike Mantor , Huiyang Zhou, CPU-assisted GPGPU on fused CPU-GPU architectures, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168948]
George L. Yuan , Ali Bakhoda , Tor M. Aamodt, Complexity effective memory access scheduling for many-core accelerator architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669119]
