{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727301920453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727301920453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 19:05:20 2024 " "Processing started: Wed Sep 25 19:05:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727301920453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727301920453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Robo_Aspirador -c Robo_Aspirador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Robo_Aspirador -c Robo_Aspirador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727301920453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727301920641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727301920641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito.v" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito " "Found entity 1: Circuito" {  } { { "Circuito.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727301927261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727301927261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conderro.v 1 1 " "Found 1 design units, including 1 entities, in source file conderro.v" { { "Info" "ISGN_ENTITY_NAME" "1 CondErro " "Found entity 1: CondErro" {  } { { "CondErro.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/CondErro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727301927262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727301927262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ligadesliga.v 1 1 " "Found 1 design units, including 1 entities, in source file ligadesliga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LigaDesliga " "Found entity 1: LigaDesliga" {  } { { "LigaDesliga.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/LigaDesliga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727301927263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727301927263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores.v 1 1 " "Found 1 design units, including 1 entities, in source file motores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Motores " "Found entity 1: Motores" {  } { { "Motores.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Motores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727301927264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727301927264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuito " "Elaborating entity \"Circuito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727301927280 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Circuito.v(60) " "Verilog HDL warning at Circuito.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "Circuito.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727301927281 "|Circuito"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Circuito.v(61) " "Verilog HDL warning at Circuito.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "Circuito.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727301927281 "|Circuito"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Circuito.v(62) " "Verilog HDL warning at Circuito.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "Circuito.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727301927281 "|Circuito"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondErro CondErro:cond_erro " "Elaborating entity \"CondErro\" for hierarchy \"CondErro:cond_erro\"" {  } { { "Circuito.v" "cond_erro" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727301927281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LigaDesliga LigaDesliga:liga_desliga " "Elaborating entity \"LigaDesliga\" for hierarchy \"LigaDesliga:liga_desliga\"" {  } { { "Circuito.v" "liga_desliga" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727301927282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motores Motores:motores " "Elaborating entity \"Motores\" for hierarchy \"Motores:motores\"" {  } { { "Circuito.v" "motores" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727301927282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DigOff_2a4\[0\] VCC " "Pin \"DigOff_2a4\[0\]\" is stuck at VCC" {  } { { "Circuito.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727301927408 "|Circuito|DigOff_2a4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigOff_2a4\[1\] VCC " "Pin \"DigOff_2a4\[1\]\" is stuck at VCC" {  } { { "Circuito.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727301927408 "|Circuito|DigOff_2a4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigOff_2a4\[2\] VCC " "Pin \"DigOff_2a4\[2\]\" is stuck at VCC" {  } { { "Circuito.v" "" { Text "C:/Users/guili/OneDrive/Trabalhos UEFS/Robo_Aspirador/Circuito.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727301927408 "|Circuito|DigOff_2a4[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727301927408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727301927415 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727301927415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727301927415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727301927415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727301927432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 19:05:27 2024 " "Processing ended: Wed Sep 25 19:05:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727301927432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727301927432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727301927432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727301927432 ""}
