m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/sim_ex1
T_opt
!s110 1748996410
VMI@Pb9DGRZ^Q9jS`YTAEE3
04 22 4 work mealy_zero_detector_tf fast 0
=11-ac675dfda9e9-683f9139-203-3544
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vmealy_zero_detector
2D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/caracol_robotico.v
Z4 !s110 1748996404
!i10b 1
!s100 fGl4IBX0jhf>2SQYbi`^=2
IhJNW?CFV<0f4=Tjh^?QVk0
R2
w1748996172
8D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/caracol_robotico.v
FD:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/caracol_robotico.v
!i122 10
L0 1 35
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1748996404.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/caracol_robotico.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/caracol_robotico.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vmealy_zero_detector_tf
2D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/mealy_zero_detector_tf.v
R4
!i10b 1
!s100 6<:hhlYk_24A2MTB_TanK0
IW7S0;aX0l3LUGA=dIK_1R2
R2
w1748996381
8D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/mealy_zero_detector_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/mealy_zero_detector_tf.v
!i122 11
L0 18 64
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/mealy_zero_detector_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/mealy_zero_detector_tf.v|
!i113 0
R8
R3
