// Seed: 1304270035
module module_0 (
    input  wand id_0,
    input  wor  id_1,
    output tri  id_2
);
  assign id_2 = id_1;
  module_2();
  wire id_4;
  assign id_2 = id_1;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  wand id_3
);
  wire id_5;
  xnor (id_0, id_3, id_1, id_2);
  tri0 id_6 = 1;
  wire id_7;
  module_0(
      id_3, id_1, id_0
  );
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri0 id_8
);
  wire id_10;
  module_2();
endmodule
