git clone --depth 1 --no-tags https://github.com/caiovpsilveira/Processador-8-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514743186
git clone --depth 1 --no-tags https://github.com/Sp1c4/posit-FMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512674039
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Devansh0210.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516018808
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-ManishPatla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515883624
git clone --depth 1 --no-tags https://github.com/Antony0579/VLSI_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516205436
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-mihirrana620.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516248499
git clone --depth 1 --no-tags https://github.com/PRK-innerpeace/MIPS-32bit-FullProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516027479
git clone --depth 1 --no-tags https://github.com/Ansaf-Ahmad/16-Bit-Register-File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516387577
git clone --depth 1 --no-tags https://github.com/aastha0603/clock_with_alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513823450
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-SURYA-M-84.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516682588
git clone --depth 1 --no-tags https://github.com/birlutiuclaudiu/StructureOfComputerSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518427158
git clone --depth 1 --no-tags https://github.com/yashkthr/LIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518303877
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Mohammed-shafi466.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518604730
git clone --depth 1 --no-tags https://github.com/jessimd/caravel-ml-accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518233271
git clone --depth 1 --no-tags https://github.com/zumahun/cpu_4bit_zep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515576187
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-AlPrime2k1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515889238
git clone --depth 1 --no-tags https://github.com/LanaP2000/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515253784
git clone --depth 1 --no-tags https://github.com/RadhaKulkarni26/ALU-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515237554
git clone --depth 1 --no-tags https://github.com/jemoralesuvg/apio_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515801644
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-sameeryada.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515945425
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Tabrez-dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515952304
git clone --depth 1 --no-tags https://github.com/Gayathrishetty007/Router1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517263167
git clone --depth 1 --no-tags https://github.com/V1pi/sistemas-embarcados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517332992
git clone --depth 1 --no-tags https://github.com/sohilaakram/SPI-Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516584415
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-InvincibleJuggernaut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516972064
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-ajinkyaghude.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517142341
git clone --depth 1 --no-tags https://github.com/jbaum81/JBX16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517002886
git clone --depth 1 --no-tags https://github.com/shally520/3-8decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516647542
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-krishna-gup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516863248
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517296371
git clone --depth 1 --no-tags https://github.com/steve-aurifexlabs/mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517406069
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Yash-tomar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516215778
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-AsheshPangma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516101777
git clone --depth 1 --no-tags https://github.com/Ason4901/Image-processing-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516253468
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Anmol-wq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513759025
git clone --depth 1 --no-tags https://github.com/achyutshegade/Traffic-Signal-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515557004
git clone --depth 1 --no-tags https://github.com/malivinayak/T-Intersection-Traffic-Signal-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515599868
git clone --depth 1 --no-tags https://github.com/NAvi349/rad-2-booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515477729
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Sidsahu4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515856944
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-RajeshwarBoyina.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515854961
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Nihar-A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515852120
git clone --depth 1 --no-tags https://github.com/CornPrincess/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514992586
git clone --depth 1 --no-tags https://github.com/canbozaci/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512731379
git clone --depth 1 --no-tags https://github.com/noemiabril/Amstrad-PCW_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512677108
git clone --depth 1 --no-tags https://github.com/Sheldon38/Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512825380
git clone --depth 1 --no-tags https://github.com/Sarthakm31/RISC-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513112517
git clone --depth 1 --no-tags https://github.com/Bianca66/BresenhamCircle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513661092
git clone --depth 1 --no-tags https://github.com/work-git8/verilog-sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515302628
git clone --depth 1 --no-tags https://github.com/Sritam519/iiitb_bcdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518306536
git clone --depth 1 --no-tags https://github.com/chykon/utf8decoder-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518497337
git clone --depth 1 --no-tags https://github.com/jhzengl/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518386931
git clone --depth 1 --no-tags https://github.com/Rishabh-zhcet/parity-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518576684
git clone --depth 1 --no-tags https://github.com/ganeshbs17/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515471991
git clone --depth 1 --no-tags https://github.com/zumahun/filter_average_etc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515568211
git clone --depth 1 --no-tags https://github.com/npk77/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515672768
git clone --depth 1 --no-tags https://github.com/noriHanda/lsi-engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515492773
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-devikabh1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517018988
git clone --depth 1 --no-tags https://github.com/msaideroglu/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517330791
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-MahimaGoyen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516781946
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Diwakar-12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517096477
git clone --depth 1 --no-tags https://github.com/nihalgeorge01/riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514543895
git clone --depth 1 --no-tags https://github.com/ce31062/Getting_start_with_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513835876
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-MaharshiLegacy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517735298
git clone --depth 1 --no-tags https://github.com/projectDV/Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517956339
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-harshithsn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515851914
git clone --depth 1 --no-tags https://github.com/SukanyaMore/FPGA-12Hour-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516478203
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-RamAIbot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516510017
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-ShubhamShriram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515858203
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Prajvalsv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515854160
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Aksingh1998.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515954154
git clone --depth 1 --no-tags https://github.com/dhruvagar/Basic-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516638023
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-GLeela-2520.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515993323
git clone --depth 1 --no-tags https://github.com/evanso931/Pong-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515752637
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-RAbh-inav.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515892463
git clone --depth 1 --no-tags https://github.com/GaelZu/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515929715
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Krishnachaitanya-422.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516302180
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-iaakash47.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516323133
git clone --depth 1 --no-tags https://github.com/MartPeggy/my_openmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515818836
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-wilfredkisku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515908210
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-HARSHIL156.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515867990
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-pranavprabhu01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516708912
git clone --depth 1 --no-tags https://github.com/joshua410RB/CPU-Team13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514962256
git clone --depth 1 --no-tags https://github.com/minggfan/8Bit_Five_Stage_Pipelined_RISC_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515312121
git clone --depth 1 --no-tags https://github.com/elgron-eon/eonv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513199821
git clone --depth 1 --no-tags https://github.com/Jerrycpp/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512632184
git clone --depth 1 --no-tags https://github.com/oreomustdoit/Traffic_Light_Tjunction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512728155
git clone --depth 1 --no-tags https://github.com/bhavya-0-shah/Sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512698737
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/SPIKING-NEURAL-NETWORK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516065114
git clone --depth 1 --no-tags https://github.com/SundeepA28/Design-and-implement-a-Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517983424
git clone --depth 1 --no-tags https://github.com/qinhant/SE_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515431934
git clone --depth 1 --no-tags https://github.com/lemonflynn/fpga_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515190674
git clone --depth 1 --no-tags https://github.com/termias19/New_horner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515277645
git clone --depth 1 --no-tags https://github.com/krishna-gup/elevator-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514939538
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-vaikunth-coder27.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515993861
git clone --depth 1 --no-tags https://github.com/PRK-innerpeace/MIPS-32bit-processor-R-and-I-type.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516009308
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-infini8-13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516034027
git clone --depth 1 --no-tags https://github.com/eshinchuang/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517055934
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-sreeja-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517234283
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-yousuf122786.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516821274
