# Day 2: Timing libs, hierarchical vs flat synthesis and efficient flop coding styles

## Lab Steps

# Introduction to timing .libs

## Introduction to dot Lib 

![image](https://github.com/user-attachments/assets/035d7cf3-845b-4185-a30a-528c4d198a30)

## sky130_fd_sc_hd__tt_025c_1v80
### Here tt --> indicates a typical process
### 025c --> temperature
### 1v80 --> voltage that is 1.8 V
![image](https://github.com/user-attachments/assets/fc7d9485-4cac-4079-b400-50bcca7c237d)

## Different types of cells in library

![image](https://github.com/user-attachments/assets/43b4f3e7-5b50-4174-828d-187a2c0641fd)

# Behavioral model of a particular cell

## In the gvim write the command as

:sp /home/comp/sky130RTLDesignAndSynthesisWorkshop/verilog_model/sky130_fd_sc_a2111o_1.behavioral.v

![image](https://github.com/user-attachments/assets/5ebc9c4b-3037-475c-b87c-9763dc740d43)

## Verilog model of 2 input AND Gate

![image](https://github.com/user-attachments/assets/7160414a-e348-471c-8855-82171faa54e9)

## Wider cells are faster but area is going to be more. They also consume more power.

## Smaller cells delay will be more and area will be less

![image](https://github.com/user-attachments/assets/6b204267-0b92-4b7b-b51f-2136a9e67c26)







