<stg><name>interStage2</name>


<trans_list>

<trans id="291" from="1" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="18" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="98" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="332" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i332 %resultStream, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SyDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SxSquaredDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SxDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:9 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %SxDivSTemp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SxDivS

]]></Node>
<StgValue><ssdm name="SxDivSTemp"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry:11 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i2P0A, i2 %last2, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:12 %br_ln137 = br i1 %tmp, void %while.end, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
while.body.preheader:0 %Stt = alloca i32 1

]]></Node>
<StgValue><ssdm name="Stt"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
while.body.preheader:1 %bSum = alloca i32 1

]]></Node>
<StgValue><ssdm name="bSum"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
while.body.preheader:2 %SxDivSTemp_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="SxDivSTemp_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.preheader:3 %store_ln138 = store i64 %SxDivSTemp, i64 %SxDivSTemp_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.preheader:4 %store_ln138 = store i64 0, i64 %bSum

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.preheader:5 %store_ln138 = store i64 0, i64 %Stt

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
while.body.preheader:6 %br_ln138 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body:2 %SxDivSTemp_2 = load i64 %SxDivSTemp_1

]]></Node>
<StgValue><ssdm name="SxDivSTemp_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %sigmaDiv1Temp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %sigmaDiv1

]]></Node>
<StgValue><ssdm name="sigmaDiv1Temp"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.body:6 %x1_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %x1

]]></Node>
<StgValue><ssdm name="x1_read"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="44" op_0_bw="44" op_1_bw="12" op_2_bw="32">
<![CDATA[
while.body:7 %shl_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i12.i32, i12 %x1_read, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="65" op_0_bw="44">
<![CDATA[
while.body:8 %sext_ln140 = sext i44 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="65" op_0_bw="64">
<![CDATA[
while.body:9 %sext_ln140_1 = sext i64 %SxDivSTemp_2

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
while.body:10 %sub_ln140 = sub i65 %sext_ln140, i65 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="sub_ln140"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.body:20 %y1_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %y1

]]></Node>
<StgValue><ssdm name="y1_read"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
while.body:29 %last2_read = read i2 @_ssdm_op_Read.ap_fifo.volatile.i2P0A, i2 %last2

]]></Node>
<StgValue><ssdm name="last2_read"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
while.body:30 %icmp_ln144 = icmp_eq  i2 %last2_read, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="96" op_0_bw="64">
<![CDATA[
while.body:11 %sext_ln140_2 = sext i64 %sigmaDiv1Temp

]]></Node>
<StgValue><ssdm name="sext_ln140_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="96" op_0_bw="65">
<![CDATA[
while.body:12 %sext_ln140_3 = sext i65 %sub_ln140

]]></Node>
<StgValue><ssdm name="sext_ln140_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:13 %mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="132" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:13 %mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:13 %mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:13 %mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:13 %mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:14 %t = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %mul_ln140, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="76" op_0_bw="64">
<![CDATA[
while.body:21 %sext_ln142 = sext i64 %t

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="76" op_0_bw="12">
<![CDATA[
while.body:22 %sext_ln142_1 = sext i12 %y1_read

]]></Node>
<StgValue><ssdm name="sext_ln142_1"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
while.body:23 %mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1

]]></Node>
<StgValue><ssdm name="mul_ln142"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
while.body:23 %mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1

]]></Node>
<StgValue><ssdm name="mul_ln142"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
while.body:23 %mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1

]]></Node>
<StgValue><ssdm name="mul_ln142"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
while.body:23 %mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1

]]></Node>
<StgValue><ssdm name="mul_ln142"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="96" op_0_bw="64">
<![CDATA[
while.body:15 %sext_ln141 = sext i64 %t

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:16 %mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141

]]></Node>
<StgValue><ssdm name="mul_ln141"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
while.body:23 %mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1

]]></Node>
<StgValue><ssdm name="mul_ln142"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:16 %mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141

]]></Node>
<StgValue><ssdm name="mul_ln141"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="96" op_0_bw="76">
<![CDATA[
while.body:24 %sext_ln142_2 = sext i76 %mul_ln142

]]></Node>
<StgValue><ssdm name="sext_ln142_2"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:25 %mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln142_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="149" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:16 %mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141

]]></Node>
<StgValue><ssdm name="mul_ln141"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:25 %mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln142_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:16 %mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141

]]></Node>
<StgValue><ssdm name="mul_ln141"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:25 %mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln142_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="153" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:16 %mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141

]]></Node>
<StgValue><ssdm name="mul_ln141"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:25 %mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln142_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body:0 %Stt_1 = load i64 %Stt

]]></Node>
<StgValue><ssdm name="Stt_1"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="32">
<![CDATA[
while.body:17 %shl_ln1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %Stt_1, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:18 %add_ln141 = add i96 %mul_ln141, i96 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:19 %Stt_2 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %add_ln141, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="Stt_2"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:25 %mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln142_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body:1 %bSum_1 = load i64 %bSum

]]></Node>
<StgValue><ssdm name="bSum_1"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body:3 %speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 5000, i64 2750

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln138"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:4 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="32">
<![CDATA[
while.body:26 %shl_ln2 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %bSum_1, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
while.body:27 %add_ln142 = add i96 %mul_ln142_1, i96 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:28 %bSum_2 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %add_ln142, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="bSum_2"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:31 %br_ln144 = br i1 %icmp_ln144, void %_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %while.body.if.end36_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="66" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %sext_ln147 = sext i64 %Stt_2

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="70" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.if.end36_crit_edge:0 %store_ln144 = store i64 %bSum_2, i64 %bSum

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.if.end36_crit_edge:1 %store_ln144 = store i64 %Stt_2, i64 %Stt

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
while.body.if.end36_crit_edge:2 %br_ln144 = br void %if.end36

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="172" st_id="19" stage="69" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="173" st_id="20" stage="68" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="174" st_id="21" stage="67" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="175" st_id="22" stage="66" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="176" st_id="23" stage="65" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="177" st_id="24" stage="64" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="178" st_id="25" stage="63" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="179" st_id="26" stage="62" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="180" st_id="27" stage="61" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="181" st_id="28" stage="60" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="182" st_id="29" stage="59" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="183" st_id="30" stage="58" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="184" st_id="31" stage="57" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="185" st_id="32" stage="56" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="186" st_id="33" stage="55" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="187" st_id="34" stage="54" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="188" st_id="35" stage="53" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="189" st_id="36" stage="52" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="190" st_id="37" stage="51" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="191" st_id="38" stage="50" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="192" st_id="39" stage="49" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="193" st_id="40" stage="48" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="194" st_id="41" stage="47" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="195" st_id="42" stage="46" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="196" st_id="43" stage="45" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="197" st_id="44" stage="44" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="198" st_id="45" stage="43" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="199" st_id="46" stage="42" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="200" st_id="47" stage="41" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="201" st_id="48" stage="40" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="202" st_id="49" stage="39" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="203" st_id="50" stage="38" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="204" st_id="51" stage="37" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="205" st_id="52" stage="36" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="206" st_id="53" stage="35" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="207" st_id="54" stage="34" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="208" st_id="55" stage="33" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="209" st_id="56" stage="32" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="210" st_id="57" stage="31" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="211" st_id="58" stage="30" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="212" st_id="59" stage="29" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="213" st_id="60" stage="28" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="214" st_id="61" stage="27" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="215" st_id="62" stage="26" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="216" st_id="63" stage="25" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="217" st_id="64" stage="24" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="218" st_id="65" stage="23" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="219" st_id="66" stage="22" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="220" st_id="67" stage="21" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="221" st_id="68" stage="20" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="222" st_id="69" stage="19" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="223" st_id="70" stage="18" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="224" st_id="71" stage="17" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="225" st_id="72" stage="16" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="226" st_id="73" stage="15" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="227" st_id="74" stage="14" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="228" st_id="75" stage="13" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="229" st_id="76" stage="12" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="230" st_id="77" stage="11" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="231" st_id="78" stage="10" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="232" st_id="79" stage="9" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="233" st_id="80" stage="8" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="234" st_id="81" stage="7" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="235" st_id="82" stage="6" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="236" st_id="83" stage="5" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="237" st_id="84" stage="4" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="238" st_id="85" stage="3" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="239" st_id="86" stage="2" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="240" st_id="87" stage="1" lat="70">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147

]]></Node>
<StgValue><ssdm name="sdiv_ln147"/></StgValue>
</operation>

<operation id="241" st_id="87" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7 %SyDivS_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SyDivS

]]></Node>
<StgValue><ssdm name="SyDivS_read"/></StgValue>
</operation>

<operation id="242" st_id="87" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:13 %SDiv1_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SDiv1

]]></Node>
<StgValue><ssdm name="SDiv1_read"/></StgValue>
</operation>

<operation id="243" st_id="87" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:14 %SxSquaredDivS_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SxSquaredDivS

]]></Node>
<StgValue><ssdm name="SxSquaredDivS_read"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="244" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %r_sigmaB = trunc i64 %sdiv_ln147

]]></Node>
<StgValue><ssdm name="r_sigmaB"/></StgValue>
</operation>

<operation id="245" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="96" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %sext_ln148 = sext i64 %bSum_2

]]></Node>
<StgValue><ssdm name="sext_ln148"/></StgValue>
</operation>

<operation id="246" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="96" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %sext_ln148_1 = sext i64 %r_sigmaB

]]></Node>
<StgValue><ssdm name="sext_ln148_1"/></StgValue>
</operation>

<operation id="247" st_id="88" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148

]]></Node>
<StgValue><ssdm name="mul_ln148"/></StgValue>
</operation>

<operation id="248" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:15 %sext_ln150 = sext i64 %SDiv1_read

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="249" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:17 %sext_ln150_2 = sext i64 %r_sigmaB

]]></Node>
<StgValue><ssdm name="sext_ln150_2"/></StgValue>
</operation>

<operation id="250" st_id="88" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18 %mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="251" st_id="89" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148

]]></Node>
<StgValue><ssdm name="mul_ln148"/></StgValue>
</operation>

<operation id="252" st_id="89" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18 %mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="253" st_id="90" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148

]]></Node>
<StgValue><ssdm name="mul_ln148"/></StgValue>
</operation>

<operation id="254" st_id="90" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18 %mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="255" st_id="91" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148

]]></Node>
<StgValue><ssdm name="mul_ln148"/></StgValue>
</operation>

<operation id="256" st_id="91" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18 %mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="257" st_id="92" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148

]]></Node>
<StgValue><ssdm name="mul_ln148"/></StgValue>
</operation>

<operation id="258" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6 %r_b = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %mul_ln148, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="r_b"/></StgValue>
</operation>

<operation id="259" st_id="92" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18 %mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="260" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="96" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8 %sext_ln149 = sext i64 %SxDivSTemp_2

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="261" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="96" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9 %sext_ln149_1 = sext i64 %r_b

]]></Node>
<StgValue><ssdm name="sext_ln149_1"/></StgValue>
</operation>

<operation id="262" st_id="93" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="263" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:16 %sext_ln150_1 = sext i64 %SxSquaredDivS_read

]]></Node>
<StgValue><ssdm name="sext_ln150_1"/></StgValue>
</operation>

<operation id="264" st_id="93" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19 %mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="mul_ln150_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="265" st_id="94" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="266" st_id="94" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19 %mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="mul_ln150_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="267" st_id="95" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="268" st_id="95" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19 %mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="mul_ln150_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="269" st_id="96" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="270" st_id="96" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19 %mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="mul_ln150_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="271" st_id="97" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="272" st_id="97" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19 %mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="mul_ln150_1"/></StgValue>
</operation>

<operation id="273" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:21 %tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln150_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="274" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11 %shl_ln3 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %SyDivS_read, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="275" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12 %sub_ln149 = sub i96 %shl_ln3, i96 %mul_ln149

]]></Node>
<StgValue><ssdm name="sub_ln149"/></StgValue>
</operation>

<operation id="276" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:20 %tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %sub_ln149, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="277" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="268" op_0_bw="268" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="12">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:22 %or_ln152_5 = bitconcatenate i268 @_ssdm_op_BitConcatenate.i268.i64.i64.i64.i64.i12, i64 %r_sigmaB, i64 %tmp_2, i64 %r_b, i64 %tmp_1, i12 0

]]></Node>
<StgValue><ssdm name="or_ln152_5"/></StgValue>
</operation>

<operation id="278" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="332" op_0_bw="268">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:23 %zext_ln152 = zext i268 %or_ln152_5

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="279" st_id="98" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="332" op_2_bw="332">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:24 %write_ln152 = write void @_ssdm_op_Write.ap_fifo.volatile.i332P0A, i332 %resultStream, i332 %zext_ln152

]]></Node>
<StgValue><ssdm name="write_ln152"/></StgValue>
</operation>

<operation id="280" st_id="98" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:25 %tmp_9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %SxDivS, i32 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="281" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:26 %store_ln158 = store i64 0, i64 %bSum

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="282" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:27 %store_ln158 = store i64 0, i64 %Stt

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="283" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:28 %br_ln158 = br i1 %tmp_9, void %if.end36, void %if.then34

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="284" st_id="98" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then34:0 %SxDivSTemp_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SxDivS

]]></Node>
<StgValue><ssdm name="SxDivSTemp_3"/></StgValue>
</operation>

<operation id="285" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then34:1 %store_ln158 = store i64 %SxDivSTemp_3, i64 %SxDivSTemp_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="286" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln144" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then34:2 %br_ln158 = br void %if.end36

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="287" st_id="98" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end36:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i2P0A, i2 %last2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="288" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end36:1 %br_ln137 = br i1 %tmp_s, void %while.end.loopexit, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="289" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
while.end.loopexit:0 %br_ln0 = br void %while.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="290" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
while.end:0 %ret_ln161 = ret

]]></Node>
<StgValue><ssdm name="ret_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
