
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004578  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084578  00084578  00014578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000970  20070000  00084580  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00001a9c  20070970  00084ef0  00020970  2**2
                  ALLOC
  4 .stack        00002004  2007240c  0008698c  00020970  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020970  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020999  2**0
                  CONTENTS, READONLY
  7 .debug_info   00037c8e  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004ef9  00000000  00000000  00058680  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000069a7  00000000  00000000  0005d579  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cb0  00000000  00000000  00063f20  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c40  00000000  00000000  00064bd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ebb1  00000000  00000000  00065810  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00019cd5  00000000  00000000  000843c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00066dff  00000000  00000000  0009e096  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001fd8  00000000  00000000  00104e98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	10 44 07 20 ed 09 08 00 e9 09 08 00 e9 09 08 00     .D. ............
   80010:	e9 09 08 00 e9 09 08 00 e9 09 08 00 00 00 00 00     ................
	...
   8002c:	e9 09 08 00 e9 09 08 00 00 00 00 00 e9 09 08 00     ................
   8003c:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   8004c:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   8005c:	e9 09 08 00 e9 2c 08 00 e9 09 08 00 00 00 00 00     .....,..........
   8006c:	81 18 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
	...
   80084:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   80094:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   800a4:	00 00 00 00 e9 09 08 00 71 22 08 00 81 22 08 00     ........q"..."..
   800b4:	91 22 08 00 a1 22 08 00 b1 22 08 00 c1 22 08 00     ."..."..."..."..
   800c4:	d1 22 08 00 e1 22 08 00 f1 22 08 00 e9 09 08 00     ."..."..."......
   800d4:	cd 0c 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   800e4:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070970 	.word	0x20070970
   80110:	00000000 	.word	0x00000000
   80114:	00084580 	.word	0x00084580

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084580 	.word	0x00084580
   80154:	20070974 	.word	0x20070974
   80158:	00084580 	.word	0x00084580
   8015c:	00000000 	.word	0x00000000

00080160 <at24cxx_acknowledge_polling>:
   80160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80164:	b082      	sub	sp, #8
   80166:	4604      	mov	r4, r0
   80168:	2200      	movs	r2, #0
   8016a:	ab02      	add	r3, sp, #8
   8016c:	f803 2d01 	strb.w	r2, [r3, #-1]!
   80170:	f890 a000 	ldrb.w	sl, [r0]
   80174:	f8d0 9004 	ldr.w	r9, [r0, #4]
   80178:	f8d0 8008 	ldr.w	r8, [r0, #8]
   8017c:	68c7      	ldr	r7, [r0, #12]
   8017e:	7002      	strb	r2, [r0, #0]
   80180:	6042      	str	r2, [r0, #4]
   80182:	6083      	str	r3, [r0, #8]
   80184:	2301      	movs	r3, #1
   80186:	60c3      	str	r3, [r0, #12]
   80188:	4e08      	ldr	r6, [pc, #32]	; (801ac <at24cxx_acknowledge_polling+0x4c>)
   8018a:	4d09      	ldr	r5, [pc, #36]	; (801b0 <at24cxx_acknowledge_polling+0x50>)
   8018c:	4621      	mov	r1, r4
   8018e:	4630      	mov	r0, r6
   80190:	47a8      	blx	r5
   80192:	2800      	cmp	r0, #0
   80194:	d1fa      	bne.n	8018c <at24cxx_acknowledge_polling+0x2c>
   80196:	f884 a000 	strb.w	sl, [r4]
   8019a:	f8c4 9004 	str.w	r9, [r4, #4]
   8019e:	f8c4 8008 	str.w	r8, [r4, #8]
   801a2:	60e7      	str	r7, [r4, #12]
   801a4:	b002      	add	sp, #8
   801a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   801aa:	bf00      	nop
   801ac:	40090000 	.word	0x40090000
   801b0:	00080961 	.word	0x00080961

000801b4 <at24cxx_write_byte>:
   801b4:	b510      	push	{r4, lr}
   801b6:	b088      	sub	sp, #32
   801b8:	f88d 1007 	strb.w	r1, [sp, #7]
   801bc:	2350      	movs	r3, #80	; 0x50
   801be:	f88d 301c 	strb.w	r3, [sp, #28]
   801c2:	0a03      	lsrs	r3, r0, #8
   801c4:	f88d 300c 	strb.w	r3, [sp, #12]
   801c8:	f88d 000d 	strb.w	r0, [sp, #13]
   801cc:	2302      	movs	r3, #2
   801ce:	9304      	str	r3, [sp, #16]
   801d0:	f10d 0307 	add.w	r3, sp, #7
   801d4:	9305      	str	r3, [sp, #20]
   801d6:	2301      	movs	r3, #1
   801d8:	9306      	str	r3, [sp, #24]
   801da:	a903      	add	r1, sp, #12
   801dc:	4806      	ldr	r0, [pc, #24]	; (801f8 <at24cxx_write_byte+0x44>)
   801de:	4b07      	ldr	r3, [pc, #28]	; (801fc <at24cxx_write_byte+0x48>)
   801e0:	4798      	blx	r3
   801e2:	b118      	cbz	r0, 801ec <at24cxx_write_byte+0x38>
   801e4:	2401      	movs	r4, #1
   801e6:	4620      	mov	r0, r4
   801e8:	b008      	add	sp, #32
   801ea:	bd10      	pop	{r4, pc}
   801ec:	4604      	mov	r4, r0
   801ee:	a803      	add	r0, sp, #12
   801f0:	4b03      	ldr	r3, [pc, #12]	; (80200 <at24cxx_write_byte+0x4c>)
   801f2:	4798      	blx	r3
   801f4:	e7f7      	b.n	801e6 <at24cxx_write_byte+0x32>
   801f6:	bf00      	nop
   801f8:	40090000 	.word	0x40090000
   801fc:	00080961 	.word	0x00080961
   80200:	00080161 	.word	0x00080161

00080204 <at24cxx_read_byte>:
   80204:	b500      	push	{lr}
   80206:	b087      	sub	sp, #28
   80208:	2350      	movs	r3, #80	; 0x50
   8020a:	f88d 3014 	strb.w	r3, [sp, #20]
   8020e:	0a03      	lsrs	r3, r0, #8
   80210:	f88d 3004 	strb.w	r3, [sp, #4]
   80214:	f88d 0005 	strb.w	r0, [sp, #5]
   80218:	2302      	movs	r3, #2
   8021a:	9302      	str	r3, [sp, #8]
   8021c:	9103      	str	r1, [sp, #12]
   8021e:	2301      	movs	r3, #1
   80220:	9304      	str	r3, [sp, #16]
   80222:	a901      	add	r1, sp, #4
   80224:	4804      	ldr	r0, [pc, #16]	; (80238 <at24cxx_read_byte+0x34>)
   80226:	4b05      	ldr	r3, [pc, #20]	; (8023c <at24cxx_read_byte+0x38>)
   80228:	4798      	blx	r3
   8022a:	3000      	adds	r0, #0
   8022c:	bf18      	it	ne
   8022e:	2001      	movne	r0, #1
   80230:	b007      	add	sp, #28
   80232:	f85d fb04 	ldr.w	pc, [sp], #4
   80236:	bf00      	nop
   80238:	40090000 	.word	0x40090000
   8023c:	000808a1 	.word	0x000808a1

00080240 <at24cxx_read_continuous>:
   80240:	b500      	push	{lr}
   80242:	b087      	sub	sp, #28
   80244:	2350      	movs	r3, #80	; 0x50
   80246:	f88d 3014 	strb.w	r3, [sp, #20]
   8024a:	0a03      	lsrs	r3, r0, #8
   8024c:	f88d 3004 	strb.w	r3, [sp, #4]
   80250:	f88d 0005 	strb.w	r0, [sp, #5]
   80254:	2302      	movs	r3, #2
   80256:	9302      	str	r3, [sp, #8]
   80258:	9203      	str	r2, [sp, #12]
   8025a:	9104      	str	r1, [sp, #16]
   8025c:	a901      	add	r1, sp, #4
   8025e:	4804      	ldr	r0, [pc, #16]	; (80270 <at24cxx_read_continuous+0x30>)
   80260:	4b04      	ldr	r3, [pc, #16]	; (80274 <at24cxx_read_continuous+0x34>)
   80262:	4798      	blx	r3
   80264:	3000      	adds	r0, #0
   80266:	bf18      	it	ne
   80268:	2001      	movne	r0, #1
   8026a:	b007      	add	sp, #28
   8026c:	f85d fb04 	ldr.w	pc, [sp], #4
   80270:	40090000 	.word	0x40090000
   80274:	000808a1 	.word	0x000808a1

00080278 <adc_init>:
   80278:	b430      	push	{r4, r5}
   8027a:	2401      	movs	r4, #1
   8027c:	6004      	str	r4, [r0, #0]
   8027e:	2400      	movs	r4, #0
   80280:	6044      	str	r4, [r0, #4]
   80282:	f240 2502 	movw	r5, #514	; 0x202
   80286:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
   8028a:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
   8028e:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114
   80292:	6845      	ldr	r5, [r0, #4]
   80294:	0052      	lsls	r2, r2, #1
   80296:	fbb1 f2f2 	udiv	r2, r1, r2
   8029a:	3a01      	subs	r2, #1
   8029c:	0212      	lsls	r2, r2, #8
   8029e:	b292      	uxth	r2, r2
   802a0:	432b      	orrs	r3, r5
   802a2:	431a      	orrs	r2, r3
   802a4:	6042      	str	r2, [r0, #4]
   802a6:	4620      	mov	r0, r4
   802a8:	bc30      	pop	{r4, r5}
   802aa:	4770      	bx	lr

000802ac <adc_set_resolution>:
   802ac:	6843      	ldr	r3, [r0, #4]
   802ae:	f023 0310 	bic.w	r3, r3, #16
   802b2:	6043      	str	r3, [r0, #4]
   802b4:	6843      	ldr	r3, [r0, #4]
   802b6:	4319      	orrs	r1, r3
   802b8:	6041      	str	r1, [r0, #4]
   802ba:	4770      	bx	lr

000802bc <adc_configure_trigger>:
   802bc:	6843      	ldr	r3, [r0, #4]
   802be:	01d2      	lsls	r2, r2, #7
   802c0:	b2d2      	uxtb	r2, r2
   802c2:	4319      	orrs	r1, r3
   802c4:	430a      	orrs	r2, r1
   802c6:	6042      	str	r2, [r0, #4]
   802c8:	4770      	bx	lr

000802ca <adc_configure_timing>:
   802ca:	b410      	push	{r4}
   802cc:	6844      	ldr	r4, [r0, #4]
   802ce:	0609      	lsls	r1, r1, #24
   802d0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   802d4:	4321      	orrs	r1, r4
   802d6:	430a      	orrs	r2, r1
   802d8:	0719      	lsls	r1, r3, #28
   802da:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
   802de:	4311      	orrs	r1, r2
   802e0:	6041      	str	r1, [r0, #4]
   802e2:	bc10      	pop	{r4}
   802e4:	4770      	bx	lr

000802e6 <adc_start>:
   802e6:	2302      	movs	r3, #2
   802e8:	6003      	str	r3, [r0, #0]
   802ea:	4770      	bx	lr

000802ec <adc_enable_channel>:
   802ec:	2301      	movs	r3, #1
   802ee:	fa03 f101 	lsl.w	r1, r3, r1
   802f2:	6101      	str	r1, [r0, #16]
   802f4:	4770      	bx	lr

000802f6 <adc_enable_tag>:
   802f6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   802f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   802fc:	6403      	str	r3, [r0, #64]	; 0x40
   802fe:	4770      	bx	lr

00080300 <adc_enable_interrupt>:
   80300:	6241      	str	r1, [r0, #36]	; 0x24
   80302:	4770      	bx	lr

00080304 <sysclk_init>:
   80304:	b510      	push	{r4, lr}
   80306:	480e      	ldr	r0, [pc, #56]	; (80340 <sysclk_init+0x3c>)
   80308:	4b0e      	ldr	r3, [pc, #56]	; (80344 <sysclk_init+0x40>)
   8030a:	4798      	blx	r3
   8030c:	213e      	movs	r1, #62	; 0x3e
   8030e:	2000      	movs	r0, #0
   80310:	4b0d      	ldr	r3, [pc, #52]	; (80348 <sysclk_init+0x44>)
   80312:	4798      	blx	r3
   80314:	4c0d      	ldr	r4, [pc, #52]	; (8034c <sysclk_init+0x48>)
   80316:	47a0      	blx	r4
   80318:	2800      	cmp	r0, #0
   8031a:	d0fc      	beq.n	80316 <sysclk_init+0x12>
   8031c:	4b0c      	ldr	r3, [pc, #48]	; (80350 <sysclk_init+0x4c>)
   8031e:	4798      	blx	r3
   80320:	4a0c      	ldr	r2, [pc, #48]	; (80354 <sysclk_init+0x50>)
   80322:	4b0d      	ldr	r3, [pc, #52]	; (80358 <sysclk_init+0x54>)
   80324:	629a      	str	r2, [r3, #40]	; 0x28
   80326:	4c0d      	ldr	r4, [pc, #52]	; (8035c <sysclk_init+0x58>)
   80328:	47a0      	blx	r4
   8032a:	2800      	cmp	r0, #0
   8032c:	d0fc      	beq.n	80328 <sysclk_init+0x24>
   8032e:	2010      	movs	r0, #16
   80330:	4b0b      	ldr	r3, [pc, #44]	; (80360 <sysclk_init+0x5c>)
   80332:	4798      	blx	r3
   80334:	4b0b      	ldr	r3, [pc, #44]	; (80364 <sysclk_init+0x60>)
   80336:	4798      	blx	r3
   80338:	4801      	ldr	r0, [pc, #4]	; (80340 <sysclk_init+0x3c>)
   8033a:	4b02      	ldr	r3, [pc, #8]	; (80344 <sysclk_init+0x40>)
   8033c:	4798      	blx	r3
   8033e:	bd10      	pop	{r4, pc}
   80340:	0501bd00 	.word	0x0501bd00
   80344:	200700a5 	.word	0x200700a5
   80348:	00080675 	.word	0x00080675
   8034c:	000806c9 	.word	0x000806c9
   80350:	000806d9 	.word	0x000806d9
   80354:	200d3f01 	.word	0x200d3f01
   80358:	400e0600 	.word	0x400e0600
   8035c:	000806e9 	.word	0x000806e9
   80360:	00080611 	.word	0x00080611
   80364:	00080a85 	.word	0x00080a85

00080368 <board_init>:
   80368:	b510      	push	{r4, lr}
   8036a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8036e:	4b16      	ldr	r3, [pc, #88]	; (803c8 <board_init+0x60>)
   80370:	605a      	str	r2, [r3, #4]
   80372:	200b      	movs	r0, #11
   80374:	4c15      	ldr	r4, [pc, #84]	; (803cc <board_init+0x64>)
   80376:	47a0      	blx	r4
   80378:	200c      	movs	r0, #12
   8037a:	47a0      	blx	r4
   8037c:	200d      	movs	r0, #13
   8037e:	47a0      	blx	r4
   80380:	200e      	movs	r0, #14
   80382:	47a0      	blx	r4
   80384:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80388:	203b      	movs	r0, #59	; 0x3b
   8038a:	4c11      	ldr	r4, [pc, #68]	; (803d0 <board_init+0x68>)
   8038c:	47a0      	blx	r4
   8038e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80392:	2055      	movs	r0, #85	; 0x55
   80394:	47a0      	blx	r4
   80396:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8039a:	2056      	movs	r0, #86	; 0x56
   8039c:	47a0      	blx	r4
   8039e:	490d      	ldr	r1, [pc, #52]	; (803d4 <board_init+0x6c>)
   803a0:	2068      	movs	r0, #104	; 0x68
   803a2:	47a0      	blx	r4
   803a4:	490c      	ldr	r1, [pc, #48]	; (803d8 <board_init+0x70>)
   803a6:	205c      	movs	r0, #92	; 0x5c
   803a8:	47a0      	blx	r4
   803aa:	4a0c      	ldr	r2, [pc, #48]	; (803dc <board_init+0x74>)
   803ac:	f44f 7140 	mov.w	r1, #768	; 0x300
   803b0:	480b      	ldr	r0, [pc, #44]	; (803e0 <board_init+0x78>)
   803b2:	4b0c      	ldr	r3, [pc, #48]	; (803e4 <board_init+0x7c>)
   803b4:	4798      	blx	r3
   803b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803ba:	202b      	movs	r0, #43	; 0x2b
   803bc:	47a0      	blx	r4
   803be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803c2:	202a      	movs	r0, #42	; 0x2a
   803c4:	47a0      	blx	r4
   803c6:	bd10      	pop	{r4, pc}
   803c8:	400e1a50 	.word	0x400e1a50
   803cc:	000806f9 	.word	0x000806f9
   803d0:	000804a5 	.word	0x000804a5
   803d4:	28000079 	.word	0x28000079
   803d8:	28000001 	.word	0x28000001
   803dc:	08000001 	.word	0x08000001
   803e0:	400e0e00 	.word	0x400e0e00
   803e4:	00080575 	.word	0x00080575

000803e8 <pdc_tx_init>:
   803e8:	460b      	mov	r3, r1
   803ea:	b119      	cbz	r1, 803f4 <pdc_tx_init+0xc>
   803ec:	6809      	ldr	r1, [r1, #0]
   803ee:	6081      	str	r1, [r0, #8]
   803f0:	685b      	ldr	r3, [r3, #4]
   803f2:	60c3      	str	r3, [r0, #12]
   803f4:	b11a      	cbz	r2, 803fe <pdc_tx_init+0x16>
   803f6:	6813      	ldr	r3, [r2, #0]
   803f8:	6183      	str	r3, [r0, #24]
   803fa:	6853      	ldr	r3, [r2, #4]
   803fc:	61c3      	str	r3, [r0, #28]
   803fe:	4770      	bx	lr

00080400 <pdc_enable_transfer>:
   80400:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
   80404:	05c9      	lsls	r1, r1, #23
   80406:	0dc9      	lsrs	r1, r1, #23
   80408:	6201      	str	r1, [r0, #32]
   8040a:	4770      	bx	lr

0008040c <pio_set_peripheral>:
   8040c:	6442      	str	r2, [r0, #68]	; 0x44
   8040e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80412:	d016      	beq.n	80442 <pio_set_peripheral+0x36>
   80414:	d80b      	bhi.n	8042e <pio_set_peripheral+0x22>
   80416:	b149      	cbz	r1, 8042c <pio_set_peripheral+0x20>
   80418:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8041c:	d105      	bne.n	8042a <pio_set_peripheral+0x1e>
   8041e:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80420:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80422:	400b      	ands	r3, r1
   80424:	ea23 0302 	bic.w	r3, r3, r2
   80428:	6703      	str	r3, [r0, #112]	; 0x70
   8042a:	6042      	str	r2, [r0, #4]
   8042c:	4770      	bx	lr
   8042e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80432:	d0fb      	beq.n	8042c <pio_set_peripheral+0x20>
   80434:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80438:	d0f8      	beq.n	8042c <pio_set_peripheral+0x20>
   8043a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8043e:	d1f4      	bne.n	8042a <pio_set_peripheral+0x1e>
   80440:	4770      	bx	lr
   80442:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80444:	4313      	orrs	r3, r2
   80446:	6703      	str	r3, [r0, #112]	; 0x70
   80448:	e7ef      	b.n	8042a <pio_set_peripheral+0x1e>

0008044a <pio_set_input>:
   8044a:	6441      	str	r1, [r0, #68]	; 0x44
   8044c:	f012 0f01 	tst.w	r2, #1
   80450:	bf14      	ite	ne
   80452:	6641      	strne	r1, [r0, #100]	; 0x64
   80454:	6601      	streq	r1, [r0, #96]	; 0x60
   80456:	f012 0f0a 	tst.w	r2, #10
   8045a:	bf14      	ite	ne
   8045c:	6201      	strne	r1, [r0, #32]
   8045e:	6241      	streq	r1, [r0, #36]	; 0x24
   80460:	f012 0f02 	tst.w	r2, #2
   80464:	d107      	bne.n	80476 <pio_set_input+0x2c>
   80466:	f012 0f08 	tst.w	r2, #8
   8046a:	bf18      	it	ne
   8046c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
   80470:	6141      	str	r1, [r0, #20]
   80472:	6001      	str	r1, [r0, #0]
   80474:	4770      	bx	lr
   80476:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8047a:	e7f9      	b.n	80470 <pio_set_input+0x26>

0008047c <pio_set_output>:
   8047c:	b410      	push	{r4}
   8047e:	9c01      	ldr	r4, [sp, #4]
   80480:	6441      	str	r1, [r0, #68]	; 0x44
   80482:	b944      	cbnz	r4, 80496 <pio_set_output+0x1a>
   80484:	6601      	str	r1, [r0, #96]	; 0x60
   80486:	b143      	cbz	r3, 8049a <pio_set_output+0x1e>
   80488:	6501      	str	r1, [r0, #80]	; 0x50
   8048a:	b942      	cbnz	r2, 8049e <pio_set_output+0x22>
   8048c:	6341      	str	r1, [r0, #52]	; 0x34
   8048e:	6101      	str	r1, [r0, #16]
   80490:	6001      	str	r1, [r0, #0]
   80492:	bc10      	pop	{r4}
   80494:	4770      	bx	lr
   80496:	6641      	str	r1, [r0, #100]	; 0x64
   80498:	e7f5      	b.n	80486 <pio_set_output+0xa>
   8049a:	6541      	str	r1, [r0, #84]	; 0x54
   8049c:	e7f5      	b.n	8048a <pio_set_output+0xe>
   8049e:	6301      	str	r1, [r0, #48]	; 0x30
   804a0:	e7f5      	b.n	8048e <pio_set_output+0x12>
	...

000804a4 <pio_configure_pin>:
   804a4:	b570      	push	{r4, r5, r6, lr}
   804a6:	b082      	sub	sp, #8
   804a8:	460d      	mov	r5, r1
   804aa:	0943      	lsrs	r3, r0, #5
   804ac:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   804b0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   804b4:	025c      	lsls	r4, r3, #9
   804b6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   804ba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   804be:	d031      	beq.n	80524 <pio_configure_pin+0x80>
   804c0:	d816      	bhi.n	804f0 <pio_configure_pin+0x4c>
   804c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   804c6:	d01b      	beq.n	80500 <pio_configure_pin+0x5c>
   804c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   804cc:	d116      	bne.n	804fc <pio_configure_pin+0x58>
   804ce:	f000 001f 	and.w	r0, r0, #31
   804d2:	2601      	movs	r6, #1
   804d4:	4086      	lsls	r6, r0
   804d6:	4632      	mov	r2, r6
   804d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804dc:	4620      	mov	r0, r4
   804de:	4b22      	ldr	r3, [pc, #136]	; (80568 <pio_configure_pin+0xc4>)
   804e0:	4798      	blx	r3
   804e2:	f015 0f01 	tst.w	r5, #1
   804e6:	bf14      	ite	ne
   804e8:	6666      	strne	r6, [r4, #100]	; 0x64
   804ea:	6626      	streq	r6, [r4, #96]	; 0x60
   804ec:	2001      	movs	r0, #1
   804ee:	e017      	b.n	80520 <pio_configure_pin+0x7c>
   804f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   804f4:	d021      	beq.n	8053a <pio_configure_pin+0x96>
   804f6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   804fa:	d01e      	beq.n	8053a <pio_configure_pin+0x96>
   804fc:	2000      	movs	r0, #0
   804fe:	e00f      	b.n	80520 <pio_configure_pin+0x7c>
   80500:	f000 001f 	and.w	r0, r0, #31
   80504:	2601      	movs	r6, #1
   80506:	4086      	lsls	r6, r0
   80508:	4632      	mov	r2, r6
   8050a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8050e:	4620      	mov	r0, r4
   80510:	4b15      	ldr	r3, [pc, #84]	; (80568 <pio_configure_pin+0xc4>)
   80512:	4798      	blx	r3
   80514:	f015 0f01 	tst.w	r5, #1
   80518:	bf14      	ite	ne
   8051a:	6666      	strne	r6, [r4, #100]	; 0x64
   8051c:	6626      	streq	r6, [r4, #96]	; 0x60
   8051e:	2001      	movs	r0, #1
   80520:	b002      	add	sp, #8
   80522:	bd70      	pop	{r4, r5, r6, pc}
   80524:	f000 011f 	and.w	r1, r0, #31
   80528:	2601      	movs	r6, #1
   8052a:	462a      	mov	r2, r5
   8052c:	fa06 f101 	lsl.w	r1, r6, r1
   80530:	4620      	mov	r0, r4
   80532:	4b0e      	ldr	r3, [pc, #56]	; (8056c <pio_configure_pin+0xc8>)
   80534:	4798      	blx	r3
   80536:	4630      	mov	r0, r6
   80538:	e7f2      	b.n	80520 <pio_configure_pin+0x7c>
   8053a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   8053e:	f000 011f 	and.w	r1, r0, #31
   80542:	2601      	movs	r6, #1
   80544:	ea05 0306 	and.w	r3, r5, r6
   80548:	9300      	str	r3, [sp, #0]
   8054a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8054e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80552:	bf14      	ite	ne
   80554:	2200      	movne	r2, #0
   80556:	2201      	moveq	r2, #1
   80558:	fa06 f101 	lsl.w	r1, r6, r1
   8055c:	4620      	mov	r0, r4
   8055e:	4c04      	ldr	r4, [pc, #16]	; (80570 <pio_configure_pin+0xcc>)
   80560:	47a0      	blx	r4
   80562:	4630      	mov	r0, r6
   80564:	e7dc      	b.n	80520 <pio_configure_pin+0x7c>
   80566:	bf00      	nop
   80568:	0008040d 	.word	0x0008040d
   8056c:	0008044b 	.word	0x0008044b
   80570:	0008047d 	.word	0x0008047d

00080574 <pio_configure_pin_group>:
   80574:	b570      	push	{r4, r5, r6, lr}
   80576:	b082      	sub	sp, #8
   80578:	4605      	mov	r5, r0
   8057a:	460e      	mov	r6, r1
   8057c:	4614      	mov	r4, r2
   8057e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80582:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80586:	d027      	beq.n	805d8 <pio_configure_pin_group+0x64>
   80588:	d811      	bhi.n	805ae <pio_configure_pin_group+0x3a>
   8058a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8058e:	d016      	beq.n	805be <pio_configure_pin_group+0x4a>
   80590:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80594:	d111      	bne.n	805ba <pio_configure_pin_group+0x46>
   80596:	460a      	mov	r2, r1
   80598:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8059c:	4b19      	ldr	r3, [pc, #100]	; (80604 <pio_configure_pin_group+0x90>)
   8059e:	4798      	blx	r3
   805a0:	f014 0f01 	tst.w	r4, #1
   805a4:	bf14      	ite	ne
   805a6:	666e      	strne	r6, [r5, #100]	; 0x64
   805a8:	662e      	streq	r6, [r5, #96]	; 0x60
   805aa:	2001      	movs	r0, #1
   805ac:	e012      	b.n	805d4 <pio_configure_pin_group+0x60>
   805ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   805b2:	d015      	beq.n	805e0 <pio_configure_pin_group+0x6c>
   805b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   805b8:	d012      	beq.n	805e0 <pio_configure_pin_group+0x6c>
   805ba:	2000      	movs	r0, #0
   805bc:	e00a      	b.n	805d4 <pio_configure_pin_group+0x60>
   805be:	460a      	mov	r2, r1
   805c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805c4:	4b0f      	ldr	r3, [pc, #60]	; (80604 <pio_configure_pin_group+0x90>)
   805c6:	4798      	blx	r3
   805c8:	f014 0f01 	tst.w	r4, #1
   805cc:	bf14      	ite	ne
   805ce:	666e      	strne	r6, [r5, #100]	; 0x64
   805d0:	662e      	streq	r6, [r5, #96]	; 0x60
   805d2:	2001      	movs	r0, #1
   805d4:	b002      	add	sp, #8
   805d6:	bd70      	pop	{r4, r5, r6, pc}
   805d8:	4b0b      	ldr	r3, [pc, #44]	; (80608 <pio_configure_pin_group+0x94>)
   805da:	4798      	blx	r3
   805dc:	2001      	movs	r0, #1
   805de:	e7f9      	b.n	805d4 <pio_configure_pin_group+0x60>
   805e0:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   805e4:	f004 0301 	and.w	r3, r4, #1
   805e8:	9300      	str	r3, [sp, #0]
   805ea:	f3c4 0380 	ubfx	r3, r4, #2, #1
   805ee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   805f2:	bf14      	ite	ne
   805f4:	2200      	movne	r2, #0
   805f6:	2201      	moveq	r2, #1
   805f8:	4631      	mov	r1, r6
   805fa:	4628      	mov	r0, r5
   805fc:	4c03      	ldr	r4, [pc, #12]	; (8060c <pio_configure_pin_group+0x98>)
   805fe:	47a0      	blx	r4
   80600:	2001      	movs	r0, #1
   80602:	e7e7      	b.n	805d4 <pio_configure_pin_group+0x60>
   80604:	0008040d 	.word	0x0008040d
   80608:	0008044b 	.word	0x0008044b
   8060c:	0008047d 	.word	0x0008047d

00080610 <pmc_switch_mck_to_pllack>:
   80610:	4a17      	ldr	r2, [pc, #92]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   80612:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80618:	4318      	orrs	r0, r3
   8061a:	6310      	str	r0, [r2, #48]	; 0x30
   8061c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8061e:	f013 0f08 	tst.w	r3, #8
   80622:	d10a      	bne.n	8063a <pmc_switch_mck_to_pllack+0x2a>
   80624:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80628:	4911      	ldr	r1, [pc, #68]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   8062a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8062c:	f012 0f08 	tst.w	r2, #8
   80630:	d103      	bne.n	8063a <pmc_switch_mck_to_pllack+0x2a>
   80632:	3b01      	subs	r3, #1
   80634:	d1f9      	bne.n	8062a <pmc_switch_mck_to_pllack+0x1a>
   80636:	2001      	movs	r0, #1
   80638:	4770      	bx	lr
   8063a:	4a0d      	ldr	r2, [pc, #52]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   8063c:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8063e:	f023 0303 	bic.w	r3, r3, #3
   80642:	f043 0302 	orr.w	r3, r3, #2
   80646:	6313      	str	r3, [r2, #48]	; 0x30
   80648:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8064a:	f013 0f08 	tst.w	r3, #8
   8064e:	d10a      	bne.n	80666 <pmc_switch_mck_to_pllack+0x56>
   80650:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80654:	4906      	ldr	r1, [pc, #24]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   80656:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80658:	f012 0f08 	tst.w	r2, #8
   8065c:	d105      	bne.n	8066a <pmc_switch_mck_to_pllack+0x5a>
   8065e:	3b01      	subs	r3, #1
   80660:	d1f9      	bne.n	80656 <pmc_switch_mck_to_pllack+0x46>
   80662:	2001      	movs	r0, #1
   80664:	4770      	bx	lr
   80666:	2000      	movs	r0, #0
   80668:	4770      	bx	lr
   8066a:	2000      	movs	r0, #0
   8066c:	4770      	bx	lr
   8066e:	bf00      	nop
   80670:	400e0600 	.word	0x400e0600

00080674 <pmc_switch_mainck_to_xtal>:
   80674:	b9c8      	cbnz	r0, 806aa <pmc_switch_mainck_to_xtal+0x36>
   80676:	4a11      	ldr	r2, [pc, #68]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   80678:	6a13      	ldr	r3, [r2, #32]
   8067a:	0209      	lsls	r1, r1, #8
   8067c:	b289      	uxth	r1, r1
   8067e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80682:	f023 0303 	bic.w	r3, r3, #3
   80686:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8068a:	f043 0301 	orr.w	r3, r3, #1
   8068e:	430b      	orrs	r3, r1
   80690:	6213      	str	r3, [r2, #32]
   80692:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80694:	f013 0f01 	tst.w	r3, #1
   80698:	d0fb      	beq.n	80692 <pmc_switch_mainck_to_xtal+0x1e>
   8069a:	4a08      	ldr	r2, [pc, #32]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   8069c:	6a13      	ldr	r3, [r2, #32]
   8069e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806a6:	6213      	str	r3, [r2, #32]
   806a8:	4770      	bx	lr
   806aa:	4904      	ldr	r1, [pc, #16]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   806ac:	6a0b      	ldr	r3, [r1, #32]
   806ae:	4a04      	ldr	r2, [pc, #16]	; (806c0 <pmc_switch_mainck_to_xtal+0x4c>)
   806b0:	401a      	ands	r2, r3
   806b2:	4b04      	ldr	r3, [pc, #16]	; (806c4 <pmc_switch_mainck_to_xtal+0x50>)
   806b4:	4313      	orrs	r3, r2
   806b6:	620b      	str	r3, [r1, #32]
   806b8:	4770      	bx	lr
   806ba:	bf00      	nop
   806bc:	400e0600 	.word	0x400e0600
   806c0:	fec8fffc 	.word	0xfec8fffc
   806c4:	01370002 	.word	0x01370002

000806c8 <pmc_osc_is_ready_mainck>:
   806c8:	4b02      	ldr	r3, [pc, #8]	; (806d4 <pmc_osc_is_ready_mainck+0xc>)
   806ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
   806cc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806d0:	4770      	bx	lr
   806d2:	bf00      	nop
   806d4:	400e0600 	.word	0x400e0600

000806d8 <pmc_disable_pllack>:
   806d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806dc:	4b01      	ldr	r3, [pc, #4]	; (806e4 <pmc_disable_pllack+0xc>)
   806de:	629a      	str	r2, [r3, #40]	; 0x28
   806e0:	4770      	bx	lr
   806e2:	bf00      	nop
   806e4:	400e0600 	.word	0x400e0600

000806e8 <pmc_is_locked_pllack>:
   806e8:	4b02      	ldr	r3, [pc, #8]	; (806f4 <pmc_is_locked_pllack+0xc>)
   806ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
   806ec:	f000 0002 	and.w	r0, r0, #2
   806f0:	4770      	bx	lr
   806f2:	bf00      	nop
   806f4:	400e0600 	.word	0x400e0600

000806f8 <pmc_enable_periph_clk>:
   806f8:	282c      	cmp	r0, #44	; 0x2c
   806fa:	d81e      	bhi.n	8073a <pmc_enable_periph_clk+0x42>
   806fc:	281f      	cmp	r0, #31
   806fe:	d80c      	bhi.n	8071a <pmc_enable_periph_clk+0x22>
   80700:	4b11      	ldr	r3, [pc, #68]	; (80748 <pmc_enable_periph_clk+0x50>)
   80702:	699a      	ldr	r2, [r3, #24]
   80704:	2301      	movs	r3, #1
   80706:	4083      	lsls	r3, r0
   80708:	4393      	bics	r3, r2
   8070a:	d018      	beq.n	8073e <pmc_enable_periph_clk+0x46>
   8070c:	2301      	movs	r3, #1
   8070e:	fa03 f000 	lsl.w	r0, r3, r0
   80712:	4b0d      	ldr	r3, [pc, #52]	; (80748 <pmc_enable_periph_clk+0x50>)
   80714:	6118      	str	r0, [r3, #16]
   80716:	2000      	movs	r0, #0
   80718:	4770      	bx	lr
   8071a:	3820      	subs	r0, #32
   8071c:	4b0a      	ldr	r3, [pc, #40]	; (80748 <pmc_enable_periph_clk+0x50>)
   8071e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80722:	2301      	movs	r3, #1
   80724:	4083      	lsls	r3, r0
   80726:	4393      	bics	r3, r2
   80728:	d00b      	beq.n	80742 <pmc_enable_periph_clk+0x4a>
   8072a:	2301      	movs	r3, #1
   8072c:	fa03 f000 	lsl.w	r0, r3, r0
   80730:	4b05      	ldr	r3, [pc, #20]	; (80748 <pmc_enable_periph_clk+0x50>)
   80732:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
   80736:	2000      	movs	r0, #0
   80738:	4770      	bx	lr
   8073a:	2001      	movs	r0, #1
   8073c:	4770      	bx	lr
   8073e:	2000      	movs	r0, #0
   80740:	4770      	bx	lr
   80742:	2000      	movs	r0, #0
   80744:	4770      	bx	lr
   80746:	bf00      	nop
   80748:	400e0600 	.word	0x400e0600

0008074c <tc_init>:
   8074c:	b410      	push	{r4}
   8074e:	0189      	lsls	r1, r1, #6
   80750:	1843      	adds	r3, r0, r1
   80752:	2402      	movs	r4, #2
   80754:	5044      	str	r4, [r0, r1]
   80756:	f04f 31ff 	mov.w	r1, #4294967295
   8075a:	6299      	str	r1, [r3, #40]	; 0x28
   8075c:	6a19      	ldr	r1, [r3, #32]
   8075e:	605a      	str	r2, [r3, #4]
   80760:	bc10      	pop	{r4}
   80762:	4770      	bx	lr

00080764 <tc_start>:
   80764:	0189      	lsls	r1, r1, #6
   80766:	2305      	movs	r3, #5
   80768:	5043      	str	r3, [r0, r1]
   8076a:	4770      	bx	lr

0008076c <tc_write_ra>:
   8076c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80770:	614a      	str	r2, [r1, #20]
   80772:	4770      	bx	lr

00080774 <tc_write_rc>:
   80774:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80778:	61ca      	str	r2, [r1, #28]
   8077a:	4770      	bx	lr

0008077c <tc_enable_interrupt>:
   8077c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80780:	624a      	str	r2, [r1, #36]	; 0x24
   80782:	4770      	bx	lr

00080784 <twi_set_speed>:
   80784:	4b2a      	ldr	r3, [pc, #168]	; (80830 <twi_set_speed+0xac>)
   80786:	4299      	cmp	r1, r3
   80788:	d849      	bhi.n	8081e <twi_set_speed+0x9a>
   8078a:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   8078e:	4299      	cmp	r1, r3
   80790:	d92b      	bls.n	807ea <twi_set_speed+0x66>
   80792:	b410      	push	{r4}
   80794:	4c27      	ldr	r4, [pc, #156]	; (80834 <twi_set_speed+0xb0>)
   80796:	fba4 3402 	umull	r3, r4, r4, r2
   8079a:	0ba4      	lsrs	r4, r4, #14
   8079c:	3c04      	subs	r4, #4
   8079e:	4b26      	ldr	r3, [pc, #152]	; (80838 <twi_set_speed+0xb4>)
   807a0:	440b      	add	r3, r1
   807a2:	009b      	lsls	r3, r3, #2
   807a4:	fbb2 f2f3 	udiv	r2, r2, r3
   807a8:	3a04      	subs	r2, #4
   807aa:	2cff      	cmp	r4, #255	; 0xff
   807ac:	d939      	bls.n	80822 <twi_set_speed+0x9e>
   807ae:	2100      	movs	r1, #0
   807b0:	3101      	adds	r1, #1
   807b2:	0864      	lsrs	r4, r4, #1
   807b4:	2cff      	cmp	r4, #255	; 0xff
   807b6:	d90d      	bls.n	807d4 <twi_set_speed+0x50>
   807b8:	2907      	cmp	r1, #7
   807ba:	d1f9      	bne.n	807b0 <twi_set_speed+0x2c>
   807bc:	0213      	lsls	r3, r2, #8
   807be:	b29b      	uxth	r3, r3
   807c0:	0409      	lsls	r1, r1, #16
   807c2:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
   807c6:	430b      	orrs	r3, r1
   807c8:	b2e4      	uxtb	r4, r4
   807ca:	4323      	orrs	r3, r4
   807cc:	6103      	str	r3, [r0, #16]
   807ce:	2000      	movs	r0, #0
   807d0:	bc10      	pop	{r4}
   807d2:	4770      	bx	lr
   807d4:	2aff      	cmp	r2, #255	; 0xff
   807d6:	d9f1      	bls.n	807bc <twi_set_speed+0x38>
   807d8:	2906      	cmp	r1, #6
   807da:	d8ef      	bhi.n	807bc <twi_set_speed+0x38>
   807dc:	3101      	adds	r1, #1
   807de:	0852      	lsrs	r2, r2, #1
   807e0:	2aff      	cmp	r2, #255	; 0xff
   807e2:	d9eb      	bls.n	807bc <twi_set_speed+0x38>
   807e4:	2906      	cmp	r1, #6
   807e6:	d9f9      	bls.n	807dc <twi_set_speed+0x58>
   807e8:	e7e8      	b.n	807bc <twi_set_speed+0x38>
   807ea:	0049      	lsls	r1, r1, #1
   807ec:	fbb2 f2f1 	udiv	r2, r2, r1
   807f0:	3a04      	subs	r2, #4
   807f2:	2aff      	cmp	r2, #255	; 0xff
   807f4:	d911      	bls.n	8081a <twi_set_speed+0x96>
   807f6:	2300      	movs	r3, #0
   807f8:	3301      	adds	r3, #1
   807fa:	0852      	lsrs	r2, r2, #1
   807fc:	2aff      	cmp	r2, #255	; 0xff
   807fe:	d901      	bls.n	80804 <twi_set_speed+0x80>
   80800:	2b07      	cmp	r3, #7
   80802:	d1f9      	bne.n	807f8 <twi_set_speed+0x74>
   80804:	0211      	lsls	r1, r2, #8
   80806:	b289      	uxth	r1, r1
   80808:	041b      	lsls	r3, r3, #16
   8080a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   8080e:	430b      	orrs	r3, r1
   80810:	b2d2      	uxtb	r2, r2
   80812:	431a      	orrs	r2, r3
   80814:	6102      	str	r2, [r0, #16]
   80816:	2000      	movs	r0, #0
   80818:	4770      	bx	lr
   8081a:	2300      	movs	r3, #0
   8081c:	e7f2      	b.n	80804 <twi_set_speed+0x80>
   8081e:	2001      	movs	r0, #1
   80820:	4770      	bx	lr
   80822:	2aff      	cmp	r2, #255	; 0xff
   80824:	bf88      	it	hi
   80826:	2100      	movhi	r1, #0
   80828:	d8d8      	bhi.n	807dc <twi_set_speed+0x58>
   8082a:	2100      	movs	r1, #0
   8082c:	e7c6      	b.n	807bc <twi_set_speed+0x38>
   8082e:	bf00      	nop
   80830:	00061a80 	.word	0x00061a80
   80834:	057619f1 	.word	0x057619f1
   80838:	3ffd1200 	.word	0x3ffd1200

0008083c <twi_master_init>:
   8083c:	b538      	push	{r3, r4, r5, lr}
   8083e:	4604      	mov	r4, r0
   80840:	460d      	mov	r5, r1
   80842:	f04f 33ff 	mov.w	r3, #4294967295
   80846:	6283      	str	r3, [r0, #40]	; 0x28
   80848:	6a03      	ldr	r3, [r0, #32]
   8084a:	2380      	movs	r3, #128	; 0x80
   8084c:	6003      	str	r3, [r0, #0]
   8084e:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80850:	2308      	movs	r3, #8
   80852:	6003      	str	r3, [r0, #0]
   80854:	2320      	movs	r3, #32
   80856:	6003      	str	r3, [r0, #0]
   80858:	2304      	movs	r3, #4
   8085a:	6003      	str	r3, [r0, #0]
   8085c:	680a      	ldr	r2, [r1, #0]
   8085e:	6849      	ldr	r1, [r1, #4]
   80860:	4b05      	ldr	r3, [pc, #20]	; (80878 <twi_master_init+0x3c>)
   80862:	4798      	blx	r3
   80864:	2801      	cmp	r0, #1
   80866:	bf14      	ite	ne
   80868:	2000      	movne	r0, #0
   8086a:	2001      	moveq	r0, #1
   8086c:	7a6b      	ldrb	r3, [r5, #9]
   8086e:	2b01      	cmp	r3, #1
   80870:	bf04      	itt	eq
   80872:	2340      	moveq	r3, #64	; 0x40
   80874:	6023      	streq	r3, [r4, #0]
   80876:	bd38      	pop	{r3, r4, r5, pc}
   80878:	00080785 	.word	0x00080785

0008087c <twi_mk_addr>:
   8087c:	460a      	mov	r2, r1
   8087e:	b159      	cbz	r1, 80898 <twi_mk_addr+0x1c>
   80880:	7803      	ldrb	r3, [r0, #0]
   80882:	2901      	cmp	r1, #1
   80884:	bfc4      	itt	gt
   80886:	7841      	ldrbgt	r1, [r0, #1]
   80888:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
   8088c:	2a02      	cmp	r2, #2
   8088e:	dd04      	ble.n	8089a <twi_mk_addr+0x1e>
   80890:	7882      	ldrb	r2, [r0, #2]
   80892:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   80896:	e000      	b.n	8089a <twi_mk_addr+0x1e>
   80898:	2300      	movs	r3, #0
   8089a:	4618      	mov	r0, r3
   8089c:	4770      	bx	lr
	...

000808a0 <twi_master_read>:
   808a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   808a2:	68cc      	ldr	r4, [r1, #12]
   808a4:	2c00      	cmp	r4, #0
   808a6:	d04f      	beq.n	80948 <twi_master_read+0xa8>
   808a8:	460b      	mov	r3, r1
   808aa:	4605      	mov	r5, r0
   808ac:	688e      	ldr	r6, [r1, #8]
   808ae:	2000      	movs	r0, #0
   808b0:	6068      	str	r0, [r5, #4]
   808b2:	684a      	ldr	r2, [r1, #4]
   808b4:	0212      	lsls	r2, r2, #8
   808b6:	f402 7240 	and.w	r2, r2, #768	; 0x300
   808ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   808be:	7c09      	ldrb	r1, [r1, #16]
   808c0:	0409      	lsls	r1, r1, #16
   808c2:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
   808c6:	430a      	orrs	r2, r1
   808c8:	606a      	str	r2, [r5, #4]
   808ca:	60e8      	str	r0, [r5, #12]
   808cc:	6859      	ldr	r1, [r3, #4]
   808ce:	4618      	mov	r0, r3
   808d0:	4b22      	ldr	r3, [pc, #136]	; (8095c <twi_master_read+0xbc>)
   808d2:	4798      	blx	r3
   808d4:	60e8      	str	r0, [r5, #12]
   808d6:	2c01      	cmp	r4, #1
   808d8:	d00f      	beq.n	808fa <twi_master_read+0x5a>
   808da:	2301      	movs	r3, #1
   808dc:	602b      	str	r3, [r5, #0]
   808de:	2000      	movs	r0, #0
   808e0:	6a2b      	ldr	r3, [r5, #32]
   808e2:	f413 7f80 	tst.w	r3, #256	; 0x100
   808e6:	d136      	bne.n	80956 <twi_master_read+0xb6>
   808e8:	f643 2197 	movw	r1, #14999	; 0x3a97
   808ec:	f643 2798 	movw	r7, #15000	; 0x3a98
   808f0:	f04f 0e01 	mov.w	lr, #1
   808f4:	f04f 0c02 	mov.w	ip, #2
   808f8:	e019      	b.n	8092e <twi_master_read+0x8e>
   808fa:	2303      	movs	r3, #3
   808fc:	602b      	str	r3, [r5, #0]
   808fe:	2001      	movs	r0, #1
   80900:	e7ee      	b.n	808e0 <twi_master_read+0x40>
   80902:	460a      	mov	r2, r1
   80904:	4670      	mov	r0, lr
   80906:	e00c      	b.n	80922 <twi_master_read+0x82>
   80908:	b908      	cbnz	r0, 8090e <twi_master_read+0x6e>
   8090a:	f8c5 c000 	str.w	ip, [r5]
   8090e:	f013 0f02 	tst.w	r3, #2
   80912:	d0f6      	beq.n	80902 <twi_master_read+0x62>
   80914:	4670      	mov	r0, lr
   80916:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   80918:	7033      	strb	r3, [r6, #0]
   8091a:	3c01      	subs	r4, #1
   8091c:	3601      	adds	r6, #1
   8091e:	463a      	mov	r2, r7
   80920:	b164      	cbz	r4, 8093c <twi_master_read+0x9c>
   80922:	6a2b      	ldr	r3, [r5, #32]
   80924:	f413 7f80 	tst.w	r3, #256	; 0x100
   80928:	d111      	bne.n	8094e <twi_master_read+0xae>
   8092a:	1e51      	subs	r1, r2, #1
   8092c:	b18a      	cbz	r2, 80952 <twi_master_read+0xb2>
   8092e:	2c01      	cmp	r4, #1
   80930:	d0ea      	beq.n	80908 <twi_master_read+0x68>
   80932:	f013 0f02 	tst.w	r3, #2
   80936:	d1ee      	bne.n	80916 <twi_master_read+0x76>
   80938:	460a      	mov	r2, r1
   8093a:	e7f1      	b.n	80920 <twi_master_read+0x80>
   8093c:	6a2b      	ldr	r3, [r5, #32]
   8093e:	f013 0f01 	tst.w	r3, #1
   80942:	d0fb      	beq.n	8093c <twi_master_read+0x9c>
   80944:	6a2b      	ldr	r3, [r5, #32]
   80946:	e000      	b.n	8094a <twi_master_read+0xaa>
   80948:	2401      	movs	r4, #1
   8094a:	4620      	mov	r0, r4
   8094c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8094e:	2405      	movs	r4, #5
   80950:	e7fb      	b.n	8094a <twi_master_read+0xaa>
   80952:	2409      	movs	r4, #9
   80954:	e7f9      	b.n	8094a <twi_master_read+0xaa>
   80956:	2405      	movs	r4, #5
   80958:	e7f7      	b.n	8094a <twi_master_read+0xaa>
   8095a:	bf00      	nop
   8095c:	0008087d 	.word	0x0008087d

00080960 <twi_master_write>:
   80960:	b570      	push	{r4, r5, r6, lr}
   80962:	68cd      	ldr	r5, [r1, #12]
   80964:	2d00      	cmp	r5, #0
   80966:	d035      	beq.n	809d4 <twi_master_write+0x74>
   80968:	460b      	mov	r3, r1
   8096a:	4604      	mov	r4, r0
   8096c:	688e      	ldr	r6, [r1, #8]
   8096e:	2000      	movs	r0, #0
   80970:	6060      	str	r0, [r4, #4]
   80972:	7c0a      	ldrb	r2, [r1, #16]
   80974:	0412      	lsls	r2, r2, #16
   80976:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
   8097a:	6849      	ldr	r1, [r1, #4]
   8097c:	0209      	lsls	r1, r1, #8
   8097e:	f401 7140 	and.w	r1, r1, #768	; 0x300
   80982:	430a      	orrs	r2, r1
   80984:	6062      	str	r2, [r4, #4]
   80986:	60e0      	str	r0, [r4, #12]
   80988:	6859      	ldr	r1, [r3, #4]
   8098a:	4618      	mov	r0, r3
   8098c:	4b15      	ldr	r3, [pc, #84]	; (809e4 <twi_master_write+0x84>)
   8098e:	4798      	blx	r3
   80990:	60e0      	str	r0, [r4, #12]
   80992:	6a23      	ldr	r3, [r4, #32]
   80994:	f413 7f80 	tst.w	r3, #256	; 0x100
   80998:	d006      	beq.n	809a8 <twi_master_write+0x48>
   8099a:	2505      	movs	r5, #5
   8099c:	e01b      	b.n	809d6 <twi_master_write+0x76>
   8099e:	b15d      	cbz	r5, 809b8 <twi_master_write+0x58>
   809a0:	6a23      	ldr	r3, [r4, #32]
   809a2:	f413 7f80 	tst.w	r3, #256	; 0x100
   809a6:	d118      	bne.n	809da <twi_master_write+0x7a>
   809a8:	f013 0f04 	tst.w	r3, #4
   809ac:	d0f7      	beq.n	8099e <twi_master_write+0x3e>
   809ae:	7833      	ldrb	r3, [r6, #0]
   809b0:	6363      	str	r3, [r4, #52]	; 0x34
   809b2:	3d01      	subs	r5, #1
   809b4:	3601      	adds	r6, #1
   809b6:	e7f2      	b.n	8099e <twi_master_write+0x3e>
   809b8:	6a23      	ldr	r3, [r4, #32]
   809ba:	f413 7f80 	tst.w	r3, #256	; 0x100
   809be:	d10e      	bne.n	809de <twi_master_write+0x7e>
   809c0:	f013 0f04 	tst.w	r3, #4
   809c4:	d0f8      	beq.n	809b8 <twi_master_write+0x58>
   809c6:	2302      	movs	r3, #2
   809c8:	6023      	str	r3, [r4, #0]
   809ca:	6a23      	ldr	r3, [r4, #32]
   809cc:	f013 0f01 	tst.w	r3, #1
   809d0:	d0fb      	beq.n	809ca <twi_master_write+0x6a>
   809d2:	e000      	b.n	809d6 <twi_master_write+0x76>
   809d4:	2501      	movs	r5, #1
   809d6:	4628      	mov	r0, r5
   809d8:	bd70      	pop	{r4, r5, r6, pc}
   809da:	2505      	movs	r5, #5
   809dc:	e7fb      	b.n	809d6 <twi_master_write+0x76>
   809de:	2505      	movs	r5, #5
   809e0:	e7f9      	b.n	809d6 <twi_master_write+0x76>
   809e2:	bf00      	nop
   809e4:	0008087d 	.word	0x0008087d

000809e8 <Dummy_Handler>:
   809e8:	e7fe      	b.n	809e8 <Dummy_Handler>
	...

000809ec <Reset_Handler>:
   809ec:	b508      	push	{r3, lr}
   809ee:	4b1c      	ldr	r3, [pc, #112]	; (80a60 <Reset_Handler+0x74>)
   809f0:	4a1c      	ldr	r2, [pc, #112]	; (80a64 <Reset_Handler+0x78>)
   809f2:	429a      	cmp	r2, r3
   809f4:	d010      	beq.n	80a18 <Reset_Handler+0x2c>
   809f6:	4b1c      	ldr	r3, [pc, #112]	; (80a68 <Reset_Handler+0x7c>)
   809f8:	4a19      	ldr	r2, [pc, #100]	; (80a60 <Reset_Handler+0x74>)
   809fa:	429a      	cmp	r2, r3
   809fc:	d20c      	bcs.n	80a18 <Reset_Handler+0x2c>
   809fe:	3b01      	subs	r3, #1
   80a00:	1a9b      	subs	r3, r3, r2
   80a02:	f023 0303 	bic.w	r3, r3, #3
   80a06:	3304      	adds	r3, #4
   80a08:	4413      	add	r3, r2
   80a0a:	4916      	ldr	r1, [pc, #88]	; (80a64 <Reset_Handler+0x78>)
   80a0c:	f851 0b04 	ldr.w	r0, [r1], #4
   80a10:	f842 0b04 	str.w	r0, [r2], #4
   80a14:	429a      	cmp	r2, r3
   80a16:	d1f9      	bne.n	80a0c <Reset_Handler+0x20>
   80a18:	4b14      	ldr	r3, [pc, #80]	; (80a6c <Reset_Handler+0x80>)
   80a1a:	4a15      	ldr	r2, [pc, #84]	; (80a70 <Reset_Handler+0x84>)
   80a1c:	429a      	cmp	r2, r3
   80a1e:	d20a      	bcs.n	80a36 <Reset_Handler+0x4a>
   80a20:	3b01      	subs	r3, #1
   80a22:	1a9b      	subs	r3, r3, r2
   80a24:	f023 0303 	bic.w	r3, r3, #3
   80a28:	3304      	adds	r3, #4
   80a2a:	4413      	add	r3, r2
   80a2c:	2100      	movs	r1, #0
   80a2e:	f842 1b04 	str.w	r1, [r2], #4
   80a32:	4293      	cmp	r3, r2
   80a34:	d1fb      	bne.n	80a2e <Reset_Handler+0x42>
   80a36:	4b0f      	ldr	r3, [pc, #60]	; (80a74 <Reset_Handler+0x88>)
   80a38:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80a3c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80a40:	490d      	ldr	r1, [pc, #52]	; (80a78 <Reset_Handler+0x8c>)
   80a42:	608a      	str	r2, [r1, #8]
   80a44:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80a48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80a4c:	d203      	bcs.n	80a56 <Reset_Handler+0x6a>
   80a4e:	688b      	ldr	r3, [r1, #8]
   80a50:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80a54:	608b      	str	r3, [r1, #8]
   80a56:	4b09      	ldr	r3, [pc, #36]	; (80a7c <Reset_Handler+0x90>)
   80a58:	4798      	blx	r3
   80a5a:	4b09      	ldr	r3, [pc, #36]	; (80a80 <Reset_Handler+0x94>)
   80a5c:	4798      	blx	r3
   80a5e:	e7fe      	b.n	80a5e <Reset_Handler+0x72>
   80a60:	20070000 	.word	0x20070000
   80a64:	00084580 	.word	0x00084580
   80a68:	20070970 	.word	0x20070970
   80a6c:	2007240c 	.word	0x2007240c
   80a70:	20070970 	.word	0x20070970
   80a74:	00080000 	.word	0x00080000
   80a78:	e000ed00 	.word	0xe000ed00
   80a7c:	00083acd 	.word	0x00083acd
   80a80:	00082dd5 	.word	0x00082dd5

00080a84 <SystemCoreClockUpdate>:
   80a84:	4b3d      	ldr	r3, [pc, #244]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a88:	f003 0303 	and.w	r3, r3, #3
   80a8c:	2b03      	cmp	r3, #3
   80a8e:	d80e      	bhi.n	80aae <SystemCoreClockUpdate+0x2a>
   80a90:	e8df f003 	tbb	[pc, r3]
   80a94:	38381c02 	.word	0x38381c02
   80a98:	4b39      	ldr	r3, [pc, #228]	; (80b80 <SystemCoreClockUpdate+0xfc>)
   80a9a:	695b      	ldr	r3, [r3, #20]
   80a9c:	f013 0f80 	tst.w	r3, #128	; 0x80
   80aa0:	bf14      	ite	ne
   80aa2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
   80aa6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80aaa:	4b36      	ldr	r3, [pc, #216]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80aac:	601a      	str	r2, [r3, #0]
   80aae:	4b33      	ldr	r3, [pc, #204]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ab2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ab6:	2b70      	cmp	r3, #112	; 0x70
   80ab8:	d057      	beq.n	80b6a <SystemCoreClockUpdate+0xe6>
   80aba:	4b30      	ldr	r3, [pc, #192]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80abc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80abe:	4931      	ldr	r1, [pc, #196]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ac0:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80ac4:	680b      	ldr	r3, [r1, #0]
   80ac6:	40d3      	lsrs	r3, r2
   80ac8:	600b      	str	r3, [r1, #0]
   80aca:	4770      	bx	lr
   80acc:	4b2b      	ldr	r3, [pc, #172]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ace:	6a1b      	ldr	r3, [r3, #32]
   80ad0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ad4:	d003      	beq.n	80ade <SystemCoreClockUpdate+0x5a>
   80ad6:	4a2c      	ldr	r2, [pc, #176]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80ad8:	4b2a      	ldr	r3, [pc, #168]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ada:	601a      	str	r2, [r3, #0]
   80adc:	e7e7      	b.n	80aae <SystemCoreClockUpdate+0x2a>
   80ade:	4a2b      	ldr	r2, [pc, #172]	; (80b8c <SystemCoreClockUpdate+0x108>)
   80ae0:	4b28      	ldr	r3, [pc, #160]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ae2:	601a      	str	r2, [r3, #0]
   80ae4:	4b25      	ldr	r3, [pc, #148]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ae6:	6a1b      	ldr	r3, [r3, #32]
   80ae8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80aec:	2b10      	cmp	r3, #16
   80aee:	d005      	beq.n	80afc <SystemCoreClockUpdate+0x78>
   80af0:	2b20      	cmp	r3, #32
   80af2:	d1dc      	bne.n	80aae <SystemCoreClockUpdate+0x2a>
   80af4:	4a24      	ldr	r2, [pc, #144]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80af6:	4b23      	ldr	r3, [pc, #140]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80af8:	601a      	str	r2, [r3, #0]
   80afa:	e7d8      	b.n	80aae <SystemCoreClockUpdate+0x2a>
   80afc:	4a24      	ldr	r2, [pc, #144]	; (80b90 <SystemCoreClockUpdate+0x10c>)
   80afe:	4b21      	ldr	r3, [pc, #132]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b00:	601a      	str	r2, [r3, #0]
   80b02:	e7d4      	b.n	80aae <SystemCoreClockUpdate+0x2a>
   80b04:	4b1d      	ldr	r3, [pc, #116]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b06:	6a1b      	ldr	r3, [r3, #32]
   80b08:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b0c:	d00c      	beq.n	80b28 <SystemCoreClockUpdate+0xa4>
   80b0e:	4a1e      	ldr	r2, [pc, #120]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80b10:	4b1c      	ldr	r3, [pc, #112]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b12:	601a      	str	r2, [r3, #0]
   80b14:	4b19      	ldr	r3, [pc, #100]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b18:	f003 0303 	and.w	r3, r3, #3
   80b1c:	2b02      	cmp	r3, #2
   80b1e:	d016      	beq.n	80b4e <SystemCoreClockUpdate+0xca>
   80b20:	4a1c      	ldr	r2, [pc, #112]	; (80b94 <SystemCoreClockUpdate+0x110>)
   80b22:	4b18      	ldr	r3, [pc, #96]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b24:	601a      	str	r2, [r3, #0]
   80b26:	e7c2      	b.n	80aae <SystemCoreClockUpdate+0x2a>
   80b28:	4a18      	ldr	r2, [pc, #96]	; (80b8c <SystemCoreClockUpdate+0x108>)
   80b2a:	4b16      	ldr	r3, [pc, #88]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b2c:	601a      	str	r2, [r3, #0]
   80b2e:	4b13      	ldr	r3, [pc, #76]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b30:	6a1b      	ldr	r3, [r3, #32]
   80b32:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b36:	2b10      	cmp	r3, #16
   80b38:	d005      	beq.n	80b46 <SystemCoreClockUpdate+0xc2>
   80b3a:	2b20      	cmp	r3, #32
   80b3c:	d1ea      	bne.n	80b14 <SystemCoreClockUpdate+0x90>
   80b3e:	4a12      	ldr	r2, [pc, #72]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80b40:	4b10      	ldr	r3, [pc, #64]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b42:	601a      	str	r2, [r3, #0]
   80b44:	e7e6      	b.n	80b14 <SystemCoreClockUpdate+0x90>
   80b46:	4a12      	ldr	r2, [pc, #72]	; (80b90 <SystemCoreClockUpdate+0x10c>)
   80b48:	4b0e      	ldr	r3, [pc, #56]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b4a:	601a      	str	r2, [r3, #0]
   80b4c:	e7e2      	b.n	80b14 <SystemCoreClockUpdate+0x90>
   80b4e:	4a0b      	ldr	r2, [pc, #44]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b50:	6a91      	ldr	r1, [r2, #40]	; 0x28
   80b52:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80b54:	480b      	ldr	r0, [pc, #44]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b56:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80b5a:	6803      	ldr	r3, [r0, #0]
   80b5c:	fb01 3303 	mla	r3, r1, r3, r3
   80b60:	b2d2      	uxtb	r2, r2
   80b62:	fbb3 f3f2 	udiv	r3, r3, r2
   80b66:	6003      	str	r3, [r0, #0]
   80b68:	e7a1      	b.n	80aae <SystemCoreClockUpdate+0x2a>
   80b6a:	4a06      	ldr	r2, [pc, #24]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b6c:	6813      	ldr	r3, [r2, #0]
   80b6e:	490a      	ldr	r1, [pc, #40]	; (80b98 <SystemCoreClockUpdate+0x114>)
   80b70:	fba1 1303 	umull	r1, r3, r1, r3
   80b74:	085b      	lsrs	r3, r3, #1
   80b76:	6013      	str	r3, [r2, #0]
   80b78:	4770      	bx	lr
   80b7a:	bf00      	nop
   80b7c:	400e0600 	.word	0x400e0600
   80b80:	400e1a10 	.word	0x400e1a10
   80b84:	2007012c 	.word	0x2007012c
   80b88:	00b71b00 	.word	0x00b71b00
   80b8c:	003d0900 	.word	0x003d0900
   80b90:	007a1200 	.word	0x007a1200
   80b94:	0e4e1c00 	.word	0x0e4e1c00
   80b98:	aaaaaaab 	.word	0xaaaaaaab

00080b9c <_sbrk>:
   80b9c:	4b0a      	ldr	r3, [pc, #40]	; (80bc8 <_sbrk+0x2c>)
   80b9e:	681b      	ldr	r3, [r3, #0]
   80ba0:	b153      	cbz	r3, 80bb8 <_sbrk+0x1c>
   80ba2:	4b09      	ldr	r3, [pc, #36]	; (80bc8 <_sbrk+0x2c>)
   80ba4:	681b      	ldr	r3, [r3, #0]
   80ba6:	181a      	adds	r2, r3, r0
   80ba8:	4908      	ldr	r1, [pc, #32]	; (80bcc <_sbrk+0x30>)
   80baa:	4291      	cmp	r1, r2
   80bac:	db08      	blt.n	80bc0 <_sbrk+0x24>
   80bae:	4610      	mov	r0, r2
   80bb0:	4a05      	ldr	r2, [pc, #20]	; (80bc8 <_sbrk+0x2c>)
   80bb2:	6010      	str	r0, [r2, #0]
   80bb4:	4618      	mov	r0, r3
   80bb6:	4770      	bx	lr
   80bb8:	4a05      	ldr	r2, [pc, #20]	; (80bd0 <_sbrk+0x34>)
   80bba:	4b03      	ldr	r3, [pc, #12]	; (80bc8 <_sbrk+0x2c>)
   80bbc:	601a      	str	r2, [r3, #0]
   80bbe:	e7f0      	b.n	80ba2 <_sbrk+0x6>
   80bc0:	f04f 30ff 	mov.w	r0, #4294967295
   80bc4:	4770      	bx	lr
   80bc6:	bf00      	nop
   80bc8:	2007098c 	.word	0x2007098c
   80bcc:	20087ffc 	.word	0x20087ffc
   80bd0:	20074410 	.word	0x20074410

00080bd4 <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   80bd4:	b570      	push	{r4, r5, r6, lr}
	pmc_enable_periph_clk(ID_ADC);
   80bd6:	2025      	movs	r0, #37	; 0x25
   80bd8:	4b19      	ldr	r3, [pc, #100]	; (80c40 <adc_initialize+0x6c>)
   80bda:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   80bdc:	4c19      	ldr	r4, [pc, #100]	; (80c44 <adc_initialize+0x70>)
   80bde:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   80be2:	4a19      	ldr	r2, [pc, #100]	; (80c48 <adc_initialize+0x74>)
   80be4:	4919      	ldr	r1, [pc, #100]	; (80c4c <adc_initialize+0x78>)
   80be6:	4620      	mov	r0, r4
   80be8:	4d19      	ldr	r5, [pc, #100]	; (80c50 <adc_initialize+0x7c>)
   80bea:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   80bec:	2301      	movs	r3, #1
   80bee:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80bf2:	4619      	mov	r1, r3
   80bf4:	4620      	mov	r0, r4
   80bf6:	4d17      	ldr	r5, [pc, #92]	; (80c54 <adc_initialize+0x80>)
   80bf8:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80bfa:	2110      	movs	r1, #16
   80bfc:	4620      	mov	r0, r4
   80bfe:	4b16      	ldr	r3, [pc, #88]	; (80c58 <adc_initialize+0x84>)
   80c00:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   80c02:	2200      	movs	r2, #0
   80c04:	4611      	mov	r1, r2
   80c06:	4620      	mov	r0, r4
   80c08:	4b14      	ldr	r3, [pc, #80]	; (80c5c <adc_initialize+0x88>)
   80c0a:	4798      	blx	r3
	adc_enable_tag(ADC);
   80c0c:	4620      	mov	r0, r4
   80c0e:	4b14      	ldr	r3, [pc, #80]	; (80c60 <adc_initialize+0x8c>)
   80c10:	4798      	blx	r3
   80c12:	2300      	movs	r3, #0

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   80c14:	4e13      	ldr	r6, [pc, #76]	; (80c64 <adc_initialize+0x90>)
   80c16:	461a      	mov	r2, r3
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80c18:	4c13      	ldr	r4, [pc, #76]	; (80c68 <adc_initialize+0x94>)
		AdcMedianCounter[i] = 0;
   80c1a:	4d14      	ldr	r5, [pc, #80]	; (80c6c <adc_initialize+0x98>)
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80c1c:	b2d9      	uxtb	r1, r3
   80c1e:	2906      	cmp	r1, #6
			AdcChannels[i] = 0;
   80c20:	bf98      	it	ls
   80c22:	54f2      	strbls	r2, [r6, r3]
			AdcData[i][j] = 0;
   80c24:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   80c28:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   80c2c:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
   80c30:	804a      	strh	r2, [r1, #2]
   80c32:	808a      	strh	r2, [r1, #4]
		AdcMedianCounter[i] = 0;
   80c34:	54ea      	strb	r2, [r5, r3]
   80c36:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80c38:	2b0f      	cmp	r3, #15
   80c3a:	d1ef      	bne.n	80c1c <adc_initialize+0x48>
	}

	
}
   80c3c:	bd70      	pop	{r4, r5, r6, pc}
   80c3e:	bf00      	nop
   80c40:	000806f9 	.word	0x000806f9
   80c44:	400c0000 	.word	0x400c0000
   80c48:	000f4240 	.word	0x000f4240
   80c4c:	0a037a00 	.word	0x0a037a00
   80c50:	00080279 	.word	0x00080279
   80c54:	000802cb 	.word	0x000802cb
   80c58:	000802ad 	.word	0x000802ad
   80c5c:	000802bd 	.word	0x000802bd
   80c60:	000802f7 	.word	0x000802f7
   80c64:	20071f3c 	.word	0x20071f3c
   80c68:	20071a2c 	.word	0x20071a2c
   80c6c:	20071a9c 	.word	0x20071a9c

00080c70 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80c70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c74:	468a      	mov	sl, r1
   80c76:	4693      	mov	fp, r2
   80c78:	4681      	mov	r9, r0
   80c7a:	f100 0807 	add.w	r8, r0, #7
   80c7e:	4604      	mov	r4, r0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c80:	4f0d      	ldr	r7, [pc, #52]	; (80cb8 <adc_turn_on_multiple_channels+0x48>)
   80c82:	4e0e      	ldr	r6, [pc, #56]	; (80cbc <adc_turn_on_multiple_channels+0x4c>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80c84:	4d0e      	ldr	r5, [pc, #56]	; (80cc0 <adc_turn_on_multiple_channels+0x50>)
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c86:	7821      	ldrb	r1, [r4, #0]
   80c88:	4638      	mov	r0, r7
   80c8a:	47b0      	blx	r6
   80c8c:	eba4 0309 	sub.w	r3, r4, r9
		AdcChannels[i] = ChannelNumber[i];	
   80c90:	f814 2b01 	ldrb.w	r2, [r4], #1
   80c94:	54ea      	strb	r2, [r5, r3]
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80c96:	4544      	cmp	r4, r8
   80c98:	d1f5      	bne.n	80c86 <adc_turn_on_multiple_channels+0x16>
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   80c9a:	f1ba 0f00 	cmp.w	sl, #0
   80c9e:	d101      	bne.n	80ca4 <adc_turn_on_multiple_channels+0x34>
   80ca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80ca4:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80ca8:	4803      	ldr	r0, [pc, #12]	; (80cb8 <adc_turn_on_multiple_channels+0x48>)
   80caa:	4b06      	ldr	r3, [pc, #24]	; (80cc4 <adc_turn_on_multiple_channels+0x54>)
   80cac:	4798      	blx	r3
		interrupts_enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   80cae:	4659      	mov	r1, fp
   80cb0:	2025      	movs	r0, #37	; 0x25
   80cb2:	4b05      	ldr	r3, [pc, #20]	; (80cc8 <adc_turn_on_multiple_channels+0x58>)
   80cb4:	4798      	blx	r3
	}
}
   80cb6:	e7f3      	b.n	80ca0 <adc_turn_on_multiple_channels+0x30>
   80cb8:	400c0000 	.word	0x400c0000
   80cbc:	000802ed 	.word	0x000802ed
   80cc0:	20071f3c 	.word	0x20071f3c
   80cc4:	00080301 	.word	0x00080301
   80cc8:	000817b5 	.word	0x000817b5

00080ccc <ADC_Handler>:

void ADC_Handler(void)
{
   80ccc:	b410      	push	{r4}
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   80cce:	4b0f      	ldr	r3, [pc, #60]	; (80d0c <ADC_Handler+0x40>)
   80cd0:	6a1b      	ldr	r3, [r3, #32]
   80cd2:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber][AdcMedianCounter[ChannelNumber]] = (0x0FFF & Result); // Discard channel number from results
   80cd4:	0b19      	lsrs	r1, r3, #12
   80cd6:	480e      	ldr	r0, [pc, #56]	; (80d10 <ADC_Handler+0x44>)
   80cd8:	5c42      	ldrb	r2, [r0, r1]
   80cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
   80cde:	eb01 0441 	add.w	r4, r1, r1, lsl #1
   80ce2:	4422      	add	r2, r4
   80ce4:	4c0b      	ldr	r4, [pc, #44]	; (80d14 <ADC_Handler+0x48>)
   80ce6:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
	AdcMedianCounter[ChannelNumber] = (AdcMedianCounter[ChannelNumber] + 1) % ADC_MEDIAN_FILTER_LENGTH;
   80cea:	5c43      	ldrb	r3, [r0, r1]
   80cec:	3301      	adds	r3, #1
   80cee:	4a0a      	ldr	r2, [pc, #40]	; (80d18 <ADC_Handler+0x4c>)
   80cf0:	fb82 4203 	smull	r4, r2, r2, r3
   80cf4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   80cf8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   80cfc:	1a9b      	subs	r3, r3, r2
   80cfe:	b2db      	uxtb	r3, r3
   80d00:	5443      	strb	r3, [r0, r1]
	AdcFlag = TRUE;
   80d02:	2201      	movs	r2, #1
   80d04:	4b05      	ldr	r3, [pc, #20]	; (80d1c <ADC_Handler+0x50>)
   80d06:	701a      	strb	r2, [r3, #0]
   80d08:	bc10      	pop	{r4}
   80d0a:	4770      	bx	lr
   80d0c:	400c0000 	.word	0x400c0000
   80d10:	20071a9c 	.word	0x20071a9c
   80d14:	20071a2c 	.word	0x20071a2c
   80d18:	55555556 	.word	0x55555556
   80d1c:	20071f38 	.word	0x20071f38

00080d20 <decoders_tach_event>:
// 		}
}

// The idea is to look two cycles beforhand for each cylinder
void decoders_tach_event(uint8_t CurrentCrankTooth, uint32_t CurrentCrankToothCounter)
{
   80d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d24:	b085      	sub	sp, #20
   80d26:	4680      	mov	r8, r0
   80d28:	4689      	mov	r9, r1
	// Choose a cylinder to configure
	uint8_t NrCylinderDividedByTwo =  engine_config2.NrCylinders / 2;
   80d2a:	4963      	ldr	r1, [pc, #396]	; (80eb8 <decoders_tach_event+0x198>)
   80d2c:	f891 5036 	ldrb.w	r5, [r1, #54]	; 0x36
	uint32_t TachEventNumber = (CurrentCrankTooth - TachEventDelayTeeths) / TachPulse; // Represents count of tach event in one revolution 
   80d30:	4b62      	ldr	r3, [pc, #392]	; (80ebc <decoders_tach_event+0x19c>)
   80d32:	781b      	ldrb	r3, [r3, #0]
   80d34:	4a62      	ldr	r2, [pc, #392]	; (80ec0 <decoders_tach_event+0x1a0>)
   80d36:	7812      	ldrb	r2, [r2, #0]
   80d38:	b2d2      	uxtb	r2, r2
	uint32_t CylinderOffset = CamSignalFlag * (NrCylinderDividedByTwo); // Represent first bank or second bank
   80d3a:	4862      	ldr	r0, [pc, #392]	; (80ec4 <decoders_tach_event+0x1a4>)
   80d3c:	7800      	ldrb	r0, [r0, #0]
   80d3e:	096d      	lsrs	r5, r5, #5
	uint32_t TachEventNumber = (CurrentCrankTooth - TachEventDelayTeeths) / TachPulse; // Represents count of tach event in one revolution 
   80d40:	eba8 0303 	sub.w	r3, r8, r3
   80d44:	fb93 f3f2 	sdiv	r3, r3, r2
	uint32_t InjIndex = TachEventNumber + CylinderOffset;						// Represents current cylinder tdc or 720
   80d48:	fb00 3505 	mla	r5, r0, r5, r3
	uint32_t IgnIndex = (TachEventNumber + CylinderOffset + NrCylinderDividedByTwo) % (engine_config2.NrCylinders); // Calculate cylinder after 360 
   80d4c:	f891 3036 	ldrb.w	r3, [r1, #54]	; 0x36
	// TODO: CHOOSE CYLINDER ACCORDING TO FIRING ORDER
	struct cylinder_ *InjCylEvent = &cylinder[InjIndex]; // Next cylinder to calculate injection parameters for (720 from current position)
	struct cylinder_ *IgnCylEvent = &cylinder[IgnIndex]; // Next cylinder to calculate ignition parameters for (360 from current position) TODO: Check if dwell time is longer than max rpm time then calculate 720 before
	
	if (isDebug)
   80d50:	4b5d      	ldr	r3, [pc, #372]	; (80ec8 <decoders_tach_event+0x1a8>)
   80d52:	681b      	ldr	r3, [r3, #0]
   80d54:	b11b      	cbz	r3, 80d5e <decoders_tach_event+0x3e>
	{
		DebugCounter++;
   80d56:	4a5d      	ldr	r2, [pc, #372]	; (80ecc <decoders_tach_event+0x1ac>)
   80d58:	6813      	ldr	r3, [r2, #0]
   80d5a:	3301      	adds	r3, #1
   80d5c:	6013      	str	r3, [r2, #0]
// 		uart_print_string("IgnIndex: "); uart_print_int(IgnIndex); uart_new_line();
 		}
	}

	// Injection timing calculations, OFF means turn output off and ON is output on
	uint32_t PulseWidth = fuelcalc_pulsewidth() + InjectorOpenTime; // Hundreds of nanoseconds (1 = 0.1 s)
   80d5e:	4b5c      	ldr	r3, [pc, #368]	; (80ed0 <decoders_tach_event+0x1b0>)
   80d60:	4798      	blx	r3
   80d62:	4b5c      	ldr	r3, [pc, #368]	; (80ed4 <decoders_tach_event+0x1b4>)
   80d64:	881f      	ldrh	r7, [r3, #0]
   80d66:	b2bf      	uxth	r7, r7
   80d68:	4407      	add	r7, r0
	// Degrees are calculated from current crank position(some cylinder TDC), for example 390.0 is one cycle beforehand and 330.0 before next TDC 
	uint16_t InjDegOFF = engine_config2.InjAng[InjIndex] * 10 + CRANK_DEGREE_RESOLUTION; // configured injector closing angle
   80d6a:	f105 0310 	add.w	r3, r5, #16
   80d6e:	4a52      	ldr	r2, [pc, #328]	; (80eb8 <decoders_tach_event+0x198>)
   80d70:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   80d74:	88dc      	ldrh	r4, [r3, #6]
   80d76:	b2a4      	uxth	r4, r4
   80d78:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   80d7c:	0064      	lsls	r4, r4, #1
   80d7e:	f504 6461 	add.w	r4, r4, #3600	; 0xe10
   80d82:	b2a4      	uxth	r4, r4
	int16_t InjDegON = InjDegOFF - math_convert_pulsewidth_to_crank_degrees(PulseWidth);
   80d84:	4638      	mov	r0, r7
   80d86:	4b54      	ldr	r3, [pc, #336]	; (80ed8 <decoders_tach_event+0x1b8>)
   80d88:	4798      	blx	r3
   80d8a:	1a26      	subs	r6, r4, r0
   80d8c:	b236      	sxth	r6, r6
   80d8e:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
		// TODO: TURN THE INJECTOR ON
		// PROBABLY SET SOME FLAG OR SOME
	}
	
	// The number of teeths are calculated
	uint16_t InjTeethsOFF = math_convert_degree_to_teeth_count(InjDegOFF); // OFF means when to turn off the injector
   80d92:	4620      	mov	r0, r4
   80d94:	f8df a158 	ldr.w	sl, [pc, #344]	; 80ef0 <decoders_tach_event+0x1d0>
   80d98:	47d0      	blx	sl
   80d9a:	4683      	mov	fp, r0
	uint16_t InjTeethsON = math_convert_degree_to_teeth_count(InjDegON); // ON means when to turn on the injector
   80d9c:	b2b0      	uxth	r0, r6
   80d9e:	47d0      	blx	sl
   80da0:	4682      	mov	sl, r0
	//uint16_t InjTeethsON = InjTeethsOFF - (math_convert_pulsewidth_to_teeth_count(PulseWidth + InjectorOpenTime) + 1); // 1 is because it floors the calculation and it is better to get always scaled one up since it is also timer dependant
	
	// The event tooth is found according to the delay teeths calculated above, here are missing tooth counts skipped and taken into account for timers
	uint32_t InjEventToothOFF = CurrentCrankToothCounter, InjEventToothON = CurrentCrankToothCounter; // Copying values to different register, to be able to manipulate the values without changing CurrentCrankToothCounter
   80da2:	f8cd 900c 	str.w	r9, [sp, #12]
   80da6:	f8cd 9008 	str.w	r9, [sp, #8]
	uint32_t NrOfMissingTeethsAtEventOFF = math_find_event_tooth_from_number_of_teeths(CurrentCrankTooth, &InjEventToothOFF, InjTeethsOFF);
   80daa:	fa1f f988 	uxth.w	r9, r8
   80dae:	fa1f f28b 	uxth.w	r2, fp
   80db2:	a903      	add	r1, sp, #12
   80db4:	4648      	mov	r0, r9
   80db6:	f8df b13c 	ldr.w	fp, [pc, #316]	; 80ef4 <decoders_tach_event+0x1d4>
   80dba:	47d8      	blx	fp
   80dbc:	4680      	mov	r8, r0
	uint32_t NrOfMissingTeethsAtEventON = math_find_event_tooth_from_number_of_teeths(CurrentCrankTooth, &InjEventToothON, InjTeethsON);
   80dbe:	fa1f f28a 	uxth.w	r2, sl
   80dc2:	a902      	add	r1, sp, #8
   80dc4:	4648      	mov	r0, r9
   80dc6:	47d8      	blx	fp
   80dc8:	9001      	str	r0, [sp, #4]
	
	// Load the event tooth to the according cylinder struct
	InjCylEvent->InjToothOff = InjEventToothOFF;
   80dca:	9903      	ldr	r1, [sp, #12]
   80dcc:	ebc5 1305 	rsb	r3, r5, r5, lsl #4
   80dd0:	4a42      	ldr	r2, [pc, #264]	; (80edc <decoders_tach_event+0x1bc>)
   80dd2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80dd6:	6219      	str	r1, [r3, #32]
	InjCylEvent->InjToothOn = InjEventToothON;
   80dd8:	9a02      	ldr	r2, [sp, #8]
   80dda:	61da      	str	r2, [r3, #28]
	
	if (InjCylEvent->InjToothOn == InjCylEvent->InjToothOff)
   80ddc:	4291      	cmp	r1, r2
   80dde:	d05e      	beq.n	80e9e <decoders_tach_event+0x17e>
		InjCylEvent->InjEventOnSameTooth = TRUE;
	}
	
	// The number of counts for the timer is calculated here (which is enabled after the EventTooth)
	// If the event is at the last tooth before missing tooth, and if it is applicable it is added to the counts of the timer
	uint32_t TimerTurnOffDegreeAfterTooth = InjDegOFF % CrankToothDegreeInterval; 
   80de0:	f8df e114 	ldr.w	lr, [pc, #276]	; 80ef8 <decoders_tach_event+0x1d8>
   80de4:	f8de 3000 	ldr.w	r3, [lr]
	uint32_t TimerToothOffPercentage = TimerTurnOffDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80de8:	f8de b000 	ldr.w	fp, [lr]
	InjCylEvent->InjCntTimingOff = ((TimerToothOffPercentage + NrOfMissingTeethsAtEventOFF * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80dec:	f8df a10c 	ldr.w	sl, [pc, #268]	; 80efc <decoders_tach_event+0x1dc>
   80df0:	f8da 2000 	ldr.w	r2, [sl]
   80df4:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80f00 <decoders_tach_event+0x1e0>
   80df8:	f899 c00f 	ldrb.w	ip, [r9, #15]
   80dfc:	ebc5 1105 	rsb	r1, r5, r5, lsl #4
   80e00:	4836      	ldr	r0, [pc, #216]	; (80edc <decoders_tach_event+0x1bc>)
   80e02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	uint32_t TimerTurnOffDegreeAfterTooth = InjDegOFF % CrankToothDegreeInterval; 
   80e06:	fbb4 f0f3 	udiv	r0, r4, r3
   80e0a:	fb03 4010 	mls	r0, r3, r0, r4
	uint32_t TimerToothOffPercentage = TimerTurnOffDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e0e:	2364      	movs	r3, #100	; 0x64
   80e10:	fb03 f000 	mul.w	r0, r3, r0
   80e14:	fbb0 f0fb 	udiv	r0, r0, fp
	InjCylEvent->InjCntTimingOff = ((TimerToothOffPercentage + NrOfMissingTeethsAtEventOFF * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e18:	fb03 0808 	mla	r8, r3, r8, r0
   80e1c:	fb02 f208 	mul.w	r2, r2, r8
   80e20:	fb0c fc03 	mul.w	ip, ip, r3
   80e24:	fbb2 f2fc 	udiv	r2, r2, ip
   80e28:	618a      	str	r2, [r1, #24]
	
	uint32_t TimerTurnOnDegreeAfterTooth = InjDegON % CrankToothDegreeInterval;
   80e2a:	f8de 0000 	ldr.w	r0, [lr]
	uint32_t TimerToothOnPercentage = TimerTurnOnDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e2e:	f8de c000 	ldr.w	ip, [lr]
	InjCylEvent->InjCntTimingOn = ((TimerToothOnPercentage + NrOfMissingTeethsAtEventON * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e32:	f8da 2000 	ldr.w	r2, [sl]
   80e36:	f899 e00f 	ldrb.w	lr, [r9, #15]
	uint32_t TimerTurnOnDegreeAfterTooth = InjDegON % CrankToothDegreeInterval;
   80e3a:	fbb6 f8f0 	udiv	r8, r6, r0
   80e3e:	fb00 6018 	mls	r0, r0, r8, r6
	uint32_t TimerToothOnPercentage = TimerTurnOnDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e42:	fb03 f000 	mul.w	r0, r3, r0
   80e46:	fbb0 f0fc 	udiv	r0, r0, ip
	InjCylEvent->InjCntTimingOn = ((TimerToothOnPercentage + NrOfMissingTeethsAtEventON * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e4a:	9e01      	ldr	r6, [sp, #4]
   80e4c:	fb03 0006 	mla	r0, r3, r6, r0
   80e50:	fb02 f200 	mul.w	r2, r2, r0
   80e54:	fb0e f303 	mul.w	r3, lr, r3
   80e58:	fbb2 f2f3 	udiv	r2, r2, r3
   80e5c:	614a      	str	r2, [r1, #20]

	if (isDebug)
   80e5e:	4b1a      	ldr	r3, [pc, #104]	; (80ec8 <decoders_tach_event+0x1a8>)
   80e60:	681b      	ldr	r3, [r3, #0]
   80e62:	b183      	cbz	r3, 80e86 <decoders_tach_event+0x166>
	{
		if (DebugCounter == 101)
   80e64:	4b19      	ldr	r3, [pc, #100]	; (80ecc <decoders_tach_event+0x1ac>)
   80e66:	681b      	ldr	r3, [r3, #0]
   80e68:	2b65      	cmp	r3, #101	; 0x65
   80e6a:	d021      	beq.n	80eb0 <decoders_tach_event+0x190>
// 		uart_print_string("NrOfMissingTeethsAtEventON: "); uart_print_int(NrOfMissingTeethsAtEventON); uart_new_line();
// 		uart_print_string("cylinder[InjIndex].InjToothOff: "); uart_print_int(cylinder[InjIndex].InjToothOff); uart_new_line();
// 		uart_print_string("cylinder[InjIndex].InjToothOn: "); uart_print_int(cylinder[InjIndex].InjToothOn); uart_new_line();
 		DebugCounter = 0;
		}
		debug_cylinder[InjIndex].InjTargetTurnOffDegree = InjDegOFF;
   80e6c:	4b1c      	ldr	r3, [pc, #112]	; (80ee0 <decoders_tach_event+0x1c0>)
   80e6e:	eb03 1345 	add.w	r3, r3, r5, lsl #5
   80e72:	611c      	str	r4, [r3, #16]
		debug_cylinder[InjIndex].InjTargetPulseWidth = PulseWidth;
   80e74:	60df      	str	r7, [r3, #12]
		debug_cylinder[InjIndex].InjRealTimeCalcCount = InjCylEvent->Tc_channel->TC_CV;
   80e76:	ebc5 1505 	rsb	r5, r5, r5, lsl #4
   80e7a:	4a18      	ldr	r2, [pc, #96]	; (80edc <decoders_tach_event+0x1bc>)
   80e7c:	eb02 0585 	add.w	r5, r2, r5, lsl #2
   80e80:	6baa      	ldr	r2, [r5, #56]	; 0x38
   80e82:	6912      	ldr	r2, [r2, #16]
   80e84:	61da      	str	r2, [r3, #28]
	}

	// Ignition timing calculations
	uint32_t IgnDeg = math_interpolation_array(engine_realtime.Rpm, engine_realtime.Map, &IGN, 10);
   80e86:	4b17      	ldr	r3, [pc, #92]	; (80ee4 <decoders_tach_event+0x1c4>)
   80e88:	89d8      	ldrh	r0, [r3, #14]
   80e8a:	8899      	ldrh	r1, [r3, #4]
   80e8c:	230a      	movs	r3, #10
   80e8e:	4a16      	ldr	r2, [pc, #88]	; (80ee8 <decoders_tach_event+0x1c8>)
   80e90:	b289      	uxth	r1, r1
   80e92:	b280      	uxth	r0, r0
   80e94:	4c15      	ldr	r4, [pc, #84]	; (80eec <decoders_tach_event+0x1cc>)
   80e96:	47a0      	blx	r4

}
   80e98:	b005      	add	sp, #20
   80e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		InjCylEvent->InjEventOnSameTooth = TRUE;
   80e9e:	ebc5 1305 	rsb	r3, r5, r5, lsl #4
   80ea2:	4a0e      	ldr	r2, [pc, #56]	; (80edc <decoders_tach_event+0x1bc>)
   80ea4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80ea8:	2201      	movs	r2, #1
   80eaa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
   80eae:	e797      	b.n	80de0 <decoders_tach_event+0xc0>
 		DebugCounter = 0;
   80eb0:	2200      	movs	r2, #0
   80eb2:	4b06      	ldr	r3, [pc, #24]	; (80ecc <decoders_tach_event+0x1ac>)
   80eb4:	601a      	str	r2, [r3, #0]
   80eb6:	e7d9      	b.n	80e6c <decoders_tach_event+0x14c>
   80eb8:	200710e4 	.word	0x200710e4
   80ebc:	20071a2a 	.word	0x20071a2a
   80ec0:	200723fa 	.word	0x200723fa
   80ec4:	20071f30 	.word	0x20071f30
   80ec8:	20071ed0 	.word	0x20071ed0
   80ecc:	20070a28 	.word	0x20070a28
   80ed0:	000811ed 	.word	0x000811ed
   80ed4:	200709c6 	.word	0x200709c6
   80ed8:	00081e01 	.word	0x00081e01
   80edc:	20070e34 	.word	0x20070e34
   80ee0:	200715a4 	.word	0x200715a4
   80ee4:	20071574 	.word	0x20071574
   80ee8:	20071f1c 	.word	0x20071f1c
   80eec:	00081c71 	.word	0x00081c71
   80ef0:	00081ddd 	.word	0x00081ddd
   80ef4:	00081e35 	.word	0x00081e35
   80ef8:	20071f2c 	.word	0x20071f2c
   80efc:	200709d8 	.word	0x200709d8
   80f00:	20071130 	.word	0x20071130

00080f04 <decoders_crank_primary>:
{	
   80f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if(CrankCurrCycleCounts > (3 * (CrankPrevCycleCounts >> 1))) // New Cycle event (Missing tooth have passed the sensor)
   80f08:	4b40      	ldr	r3, [pc, #256]	; (8100c <decoders_crank_primary+0x108>)
   80f0a:	681b      	ldr	r3, [r3, #0]
   80f0c:	4a40      	ldr	r2, [pc, #256]	; (81010 <decoders_crank_primary+0x10c>)
   80f0e:	6812      	ldr	r2, [r2, #0]
   80f10:	085b      	lsrs	r3, r3, #1
   80f12:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   80f16:	4293      	cmp	r3, r2
   80f18:	d312      	bcc.n	80f40 <decoders_crank_primary+0x3c>
	uint8_t tempCrankTooth = CrankTooth;
   80f1a:	4b3e      	ldr	r3, [pc, #248]	; (81014 <decoders_crank_primary+0x110>)
   80f1c:	7818      	ldrb	r0, [r3, #0]
   80f1e:	b2c0      	uxtb	r0, r0
	uint32_t tempCrankToothCounter = CrankToothCounter;
   80f20:	4b3d      	ldr	r3, [pc, #244]	; (81018 <decoders_crank_primary+0x114>)
   80f22:	6819      	ldr	r1, [r3, #0]
	int16_t tempCalc = (tempCrankTooth - TachEventDelayTeeths);
   80f24:	4b3d      	ldr	r3, [pc, #244]	; (8101c <decoders_crank_primary+0x118>)
   80f26:	781a      	ldrb	r2, [r3, #0]
	if (tempCalc % TachPulse == 0) // TODO:  Counteract if the tach event is at the missing tooth
   80f28:	4b3d      	ldr	r3, [pc, #244]	; (81020 <decoders_crank_primary+0x11c>)
   80f2a:	781b      	ldrb	r3, [r3, #0]
   80f2c:	b2db      	uxtb	r3, r3
   80f2e:	1a82      	subs	r2, r0, r2
   80f30:	fb92 f4f3 	sdiv	r4, r2, r3
   80f34:	fb03 2314 	mls	r3, r3, r4, r2
   80f38:	2b00      	cmp	r3, #0
   80f3a:	d05e      	beq.n	80ffa <decoders_crank_primary+0xf6>
   80f3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		CrankNewCycleFlag = TRUE;
   80f40:	2301      	movs	r3, #1
   80f42:	4a38      	ldr	r2, [pc, #224]	; (81024 <decoders_crank_primary+0x120>)
   80f44:	7013      	strb	r3, [r2, #0]
		debug_cylinder[0].RealTimeCycleNr++;
   80f46:	4a38      	ldr	r2, [pc, #224]	; (81028 <decoders_crank_primary+0x124>)
   80f48:	6811      	ldr	r1, [r2, #0]
   80f4a:	4419      	add	r1, r3
   80f4c:	6011      	str	r1, [r2, #0]
		debug_cylinder[1].RealTimeCycleNr++;
   80f4e:	6a11      	ldr	r1, [r2, #32]
   80f50:	4419      	add	r1, r3
   80f52:	6211      	str	r1, [r2, #32]
		debug_cylinder[2].RealTimeCycleNr++;
   80f54:	6c11      	ldr	r1, [r2, #64]	; 0x40
   80f56:	4419      	add	r1, r3
   80f58:	6411      	str	r1, [r2, #64]	; 0x40
		debug_cylinder[3].RealTimeCycleNr++;
   80f5a:	6e11      	ldr	r1, [r2, #96]	; 0x60
   80f5c:	4419      	add	r1, r3
   80f5e:	6611      	str	r1, [r2, #96]	; 0x60
		CrankTooth = 0;
   80f60:	2600      	movs	r6, #0
   80f62:	4a2c      	ldr	r2, [pc, #176]	; (81014 <decoders_crank_primary+0x110>)
   80f64:	7016      	strb	r6, [r2, #0]
		CamSignalFlag ^= TRUE;
   80f66:	4931      	ldr	r1, [pc, #196]	; (8102c <decoders_crank_primary+0x128>)
   80f68:	780a      	ldrb	r2, [r1, #0]
   80f6a:	405a      	eors	r2, r3
   80f6c:	700a      	strb	r2, [r1, #0]
		IgnitionDegree = math_interpolation_array(engine_realtime.Rpm, engine_realtime.Map, &IGN, 1);
   80f6e:	4c30      	ldr	r4, [pc, #192]	; (81030 <decoders_crank_primary+0x12c>)
   80f70:	89e0      	ldrh	r0, [r4, #14]
   80f72:	88a1      	ldrh	r1, [r4, #4]
   80f74:	4a2f      	ldr	r2, [pc, #188]	; (81034 <decoders_crank_primary+0x130>)
   80f76:	b289      	uxth	r1, r1
   80f78:	b280      	uxth	r0, r0
   80f7a:	4d2f      	ldr	r5, [pc, #188]	; (81038 <decoders_crank_primary+0x134>)
   80f7c:	47a8      	blx	r5
   80f7e:	4d2f      	ldr	r5, [pc, #188]	; (8103c <decoders_crank_primary+0x138>)
   80f80:	8028      	strh	r0, [r5, #0]
		DwellDegree = IgnitionDegree + igncalc_dwell_degree();
   80f82:	4b2f      	ldr	r3, [pc, #188]	; (81040 <decoders_crank_primary+0x13c>)
   80f84:	4798      	blx	r3
   80f86:	882b      	ldrh	r3, [r5, #0]
   80f88:	4418      	add	r0, r3
   80f8a:	b280      	uxth	r0, r0
   80f8c:	4f2d      	ldr	r7, [pc, #180]	; (81044 <decoders_crank_primary+0x140>)
   80f8e:	8038      	strh	r0, [r7, #0]
		DwellSecondTach = igncalc_ign_time_teeth(DwellDegree);
   80f90:	8838      	ldrh	r0, [r7, #0]
   80f92:	b280      	uxth	r0, r0
   80f94:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 81078 <decoders_crank_primary+0x174>
   80f98:	47c0      	blx	r8
   80f9a:	b2c0      	uxtb	r0, r0
   80f9c:	4b2a      	ldr	r3, [pc, #168]	; (81048 <decoders_crank_primary+0x144>)
   80f9e:	7018      	strb	r0, [r3, #0]
		DwellSecondInterval = igncalc_ign_time_interval(DwellDegree) + decoders_tooth_degree_correction();
   80fa0:	8838      	ldrh	r0, [r7, #0]
   80fa2:	b280      	uxth	r0, r0
   80fa4:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8107c <decoders_crank_primary+0x178>
   80fa8:	47c8      	blx	r9
// Ignition timing correction.  
// The 0 is at the middle of the tooth and calculations are done at the edge of every tooth.
// This function corrects the calculations by shifting the tach degree (0 and 180 in this case) to the middle of the tooth
uint32_t decoders_tooth_degree_correction(void)
{
	return CrankPrevCycleCounts/4;
   80faa:	4f18      	ldr	r7, [pc, #96]	; (8100c <decoders_crank_primary+0x108>)
   80fac:	683b      	ldr	r3, [r7, #0]
		DwellSecondInterval = igncalc_ign_time_interval(DwellDegree) + decoders_tooth_degree_correction();
   80fae:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80fb2:	4b26      	ldr	r3, [pc, #152]	; (8104c <decoders_crank_primary+0x148>)
   80fb4:	6018      	str	r0, [r3, #0]
		CrankSecondTach = igncalc_ign_time_teeth(IgnitionDegree);
   80fb6:	8828      	ldrh	r0, [r5, #0]
   80fb8:	b280      	uxth	r0, r0
   80fba:	47c0      	blx	r8
   80fbc:	b2c0      	uxtb	r0, r0
   80fbe:	4b24      	ldr	r3, [pc, #144]	; (81050 <decoders_crank_primary+0x14c>)
   80fc0:	7018      	strb	r0, [r3, #0]
		CrankSecondInterval = igncalc_ign_time_interval(IgnitionDegree) + decoders_tooth_degree_correction();
   80fc2:	8828      	ldrh	r0, [r5, #0]
   80fc4:	b280      	uxth	r0, r0
   80fc6:	47c8      	blx	r9
	return CrankPrevCycleCounts/4;
   80fc8:	683b      	ldr	r3, [r7, #0]
		CrankSecondInterval = igncalc_ign_time_interval(IgnitionDegree) + decoders_tooth_degree_correction();
   80fca:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80fce:	4b21      	ldr	r3, [pc, #132]	; (81054 <decoders_crank_primary+0x150>)
   80fd0:	6018      	str	r0, [r3, #0]
		uint32_t CalcRpm = GLOBAL_TIMER_FREQ * 60 / CrankRevCounts;
   80fd2:	4d21      	ldr	r5, [pc, #132]	; (81058 <decoders_crank_primary+0x154>)
   80fd4:	682a      	ldr	r2, [r5, #0]
   80fd6:	4b21      	ldr	r3, [pc, #132]	; (8105c <decoders_crank_primary+0x158>)
   80fd8:	fbb3 f3f2 	udiv	r3, r3, r2
		engine_realtime.Rpm = (uint16_t)CalcRpm;
   80fdc:	b29b      	uxth	r3, r3
   80fde:	81e3      	strh	r3, [r4, #14]
		engine_realtime.PulseWidth = fuelcalc_pulsewidth() / 1000; // REMEMBER TO REMOVE !!!!!
   80fe0:	4b1f      	ldr	r3, [pc, #124]	; (81060 <decoders_crank_primary+0x15c>)
   80fe2:	4798      	blx	r3
   80fe4:	4b1f      	ldr	r3, [pc, #124]	; (81064 <decoders_crank_primary+0x160>)
   80fe6:	fba3 3000 	umull	r3, r0, r3, r0
   80fea:	f3c0 1087 	ubfx	r0, r0, #6, #8
   80fee:	7560      	strb	r0, [r4, #21]
		LastCrankRevCounts = CrankRevCounts;
   80ff0:	682a      	ldr	r2, [r5, #0]
   80ff2:	4b1d      	ldr	r3, [pc, #116]	; (81068 <decoders_crank_primary+0x164>)
   80ff4:	601a      	str	r2, [r3, #0]
		CrankRevCounts = 0;
   80ff6:	602e      	str	r6, [r5, #0]
   80ff8:	e78f      	b.n	80f1a <decoders_crank_primary+0x16>
		decoders_tach_event(tempCrankTooth, tempCrankToothCounter);
   80ffa:	4b1c      	ldr	r3, [pc, #112]	; (8106c <decoders_crank_primary+0x168>)
   80ffc:	4798      	blx	r3
		global_toggle_pin(PIOC, IGN5_OUT);
   80ffe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   81002:	481b      	ldr	r0, [pc, #108]	; (81070 <decoders_crank_primary+0x16c>)
   81004:	4b1b      	ldr	r3, [pc, #108]	; (81074 <decoders_crank_primary+0x170>)
   81006:	4798      	blx	r3
}
   81008:	e798      	b.n	80f3c <decoders_crank_primary+0x38>
   8100a:	bf00      	nop
   8100c:	200723ec 	.word	0x200723ec
   81010:	20070a2c 	.word	0x20070a2c
   81014:	20072345 	.word	0x20072345
   81018:	20071f34 	.word	0x20071f34
   8101c:	20071a2a 	.word	0x20071a2a
   81020:	200723fa 	.word	0x200723fa
   81024:	20071eb3 	.word	0x20071eb3
   81028:	200715a4 	.word	0x200715a4
   8102c:	20071f30 	.word	0x20071f30
   81030:	20071574 	.word	0x20071574
   81034:	20071f1c 	.word	0x20071f1c
   81038:	00081c71 	.word	0x00081c71
   8103c:	200709c4 	.word	0x200709c4
   81040:	00081739 	.word	0x00081739
   81044:	20072400 	.word	0x20072400
   81048:	20071624 	.word	0x20071624
   8104c:	20071ec8 	.word	0x20071ec8
   81050:	20071a98 	.word	0x20071a98
   81054:	20071a94 	.word	0x20071a94
   81058:	200709e0 	.word	0x200709e0
   8105c:	09634260 	.word	0x09634260
   81060:	000811ed 	.word	0x000811ed
   81064:	10624dd3 	.word	0x10624dd3
   81068:	200709d8 	.word	0x200709d8
   8106c:	00080d21 	.word	0x00080d21
   81070:	400e1200 	.word	0x400e1200
   81074:	00081641 	.word	0x00081641
   81078:	0008164d 	.word	0x0008164d
   8107c:	00081681 	.word	0x00081681

00081080 <eeprom_init>:

 #include "eeprom.h"

 // Initialization function
 void eeprom_init(void)
 {
   81080:	b500      	push	{lr}
   81082:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWI1);				// Enable peripheral clock
   81084:	2017      	movs	r0, #23
   81086:	4b10      	ldr	r3, [pc, #64]	; (810c8 <eeprom_init+0x48>)
   81088:	4798      	blx	r3
	#define TWI_DATA_PIN PIO_PB12A_TWD1			// Define TWI data pin
	#define TWI_CLOCK_PIN PIO_PB13A_TWCK1		// Define TWI clock pin
	#define TWI_PERIPHERAL PIOB					// Define TWI peripheral (either A(TWI0) or B(TWI1))
	TWI_PERIPHERAL->PIO_IDR = TWI_DATA_PIN;		// Interrupt disable register
   8108a:	4b10      	ldr	r3, [pc, #64]	; (810cc <eeprom_init+0x4c>)
   8108c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   81090:	6459      	str	r1, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_IDR = TWI_CLOCK_PIN;	
   81092:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81096:	645a      	str	r2, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_PDR = TWI_DATA_PIN;		// Disable input/output which enables peripheral mode
   81098:	6059      	str	r1, [r3, #4]
	TWI_PERIPHERAL->PIO_PDR = TWI_CLOCK_PIN;
   8109a:	605a      	str	r2, [r3, #4]
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_DATA_PIN;	// Enable Peripheral A (TWI)
   8109c:	6f18      	ldr	r0, [r3, #112]	; 0x70
   8109e:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
   810a2:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_CLOCK_PIN;
   810a4:	6f18      	ldr	r0, [r3, #112]	; 0x70
   810a6:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
   810aa:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_PUER = TWI_DATA_PIN;
   810ac:	6659      	str	r1, [r3, #100]	; 0x64
	TWI_PERIPHERAL->PIO_PUER = TWI_CLOCK_PIN;
   810ae:	665a      	str	r2, [r3, #100]	; 0x64
	// Initialize TWI 
	twi_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz(); opt.speed = 400000; // 400KHz clock frequency
   810b0:	4b07      	ldr	r3, [pc, #28]	; (810d0 <eeprom_init+0x50>)
   810b2:	9301      	str	r3, [sp, #4]
   810b4:	4b07      	ldr	r3, [pc, #28]	; (810d4 <eeprom_init+0x54>)
   810b6:	9302      	str	r3, [sp, #8]
	twi_master_init(TWI1, &opt);
   810b8:	a901      	add	r1, sp, #4
   810ba:	4807      	ldr	r0, [pc, #28]	; (810d8 <eeprom_init+0x58>)
   810bc:	4b07      	ldr	r3, [pc, #28]	; (810dc <eeprom_init+0x5c>)
   810be:	4798      	blx	r3
 }
   810c0:	b005      	add	sp, #20
   810c2:	f85d fb04 	ldr.w	pc, [sp], #4
   810c6:	bf00      	nop
   810c8:	000806f9 	.word	0x000806f9
   810cc:	400e1000 	.word	0x400e1000
   810d0:	0501bd00 	.word	0x0501bd00
   810d4:	00061a80 	.word	0x00061a80
   810d8:	40090000 	.word	0x40090000
   810dc:	0008083d 	.word	0x0008083d

000810e0 <eeprom_read_byte>:

// More advanced function to read from the EEPROM
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
   810e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   810e2:	b083      	sub	sp, #12
   810e4:	4607      	mov	r7, r0
	uint8_t result = 0;
   810e6:	ad02      	add	r5, sp, #8
   810e8:	2300      	movs	r3, #0
   810ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
   810ee:	240a      	movs	r4, #10
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
   810f0:	4e0d      	ldr	r6, [pc, #52]	; (81128 <eeprom_read_byte+0x48>)
   810f2:	4629      	mov	r1, r5
   810f4:	4638      	mov	r0, r7
   810f6:	47b0      	blx	r6
   810f8:	f010 0f01 	tst.w	r0, #1
   810fc:	d011      	beq.n	81122 <eeprom_read_byte+0x42>
   810fe:	1e63      	subs	r3, r4, #1
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
   81100:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   81104:	d1f5      	bne.n	810f2 <eeprom_read_byte+0x12>
			return result;

	// Let know that there is a fault on the Two wire interface
	engine_realtime.TwiFault = TRUE;
   81106:	4d09      	ldr	r5, [pc, #36]	; (8112c <eeprom_read_byte+0x4c>)
   81108:	2401      	movs	r4, #1
   8110a:	77ec      	strb	r4, [r5, #31]
	uart_print_string("TwiFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   8110c:	4808      	ldr	r0, [pc, #32]	; (81130 <eeprom_read_byte+0x50>)
   8110e:	4b09      	ldr	r3, [pc, #36]	; (81134 <eeprom_read_byte+0x54>)
   81110:	4798      	blx	r3
   81112:	7fe8      	ldrb	r0, [r5, #31]
   81114:	4b08      	ldr	r3, [pc, #32]	; (81138 <eeprom_read_byte+0x58>)
   81116:	4798      	blx	r3
   81118:	4b08      	ldr	r3, [pc, #32]	; (8113c <eeprom_read_byte+0x5c>)
   8111a:	4798      	blx	r3
	return 1; // 1 is the safest number regarding IGN, VE and AFR map
   8111c:	4620      	mov	r0, r4
}
   8111e:	b003      	add	sp, #12
   81120:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return result;
   81122:	f89d 0007 	ldrb.w	r0, [sp, #7]
   81126:	e7fa      	b.n	8111e <eeprom_read_byte+0x3e>
   81128:	00080205 	.word	0x00080205
   8112c:	20071574 	.word	0x20071574
   81130:	00084408 	.word	0x00084408
   81134:	00082cc1 	.word	0x00082cc1
   81138:	00082c5d 	.word	0x00082c5d
   8113c:	00082cb1 	.word	0x00082cb1

00081140 <fuelcalc_GammaEnrich>:
Warmup Enrichment
Afterstart Enrichment
                                                                     */
/************************************************************************/
uint16_t fuelcalc_GammaEnrich(void)
{
   81140:	b530      	push	{r4, r5, lr}
   81142:	b083      	sub	sp, #12
	uint16_t TotalEnrich = 100;
	uint8_t CoolantTemperature = engine_realtime.Clt;
   81144:	4b22      	ldr	r3, [pc, #136]	; (811d0 <fuelcalc_GammaEnrich+0x90>)
   81146:	79da      	ldrb	r2, [r3, #7]
	// Calculate warm up enrichment
	TotalEnrich *= math_interpolation_vector(&engine_config2.WarmUpEnrichTemp ,&engine_config2.WarmUpEnrichPct, CoolantTemperature, 1, WARMUP_ENRICH_SIZE);
   81148:	4c22      	ldr	r4, [pc, #136]	; (811d4 <fuelcalc_GammaEnrich+0x94>)
   8114a:	230a      	movs	r3, #10
   8114c:	9300      	str	r3, [sp, #0]
   8114e:	2301      	movs	r3, #1
   81150:	4621      	mov	r1, r4
   81152:	f104 000a 	add.w	r0, r4, #10
   81156:	4d20      	ldr	r5, [pc, #128]	; (811d8 <fuelcalc_GammaEnrich+0x98>)
   81158:	47a8      	blx	r5
   8115a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8115e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81162:	0080      	lsls	r0, r0, #2
   81164:	b280      	uxth	r0, r0
	TotalEnrich /= 100;
   81166:	4b1d      	ldr	r3, [pc, #116]	; (811dc <fuelcalc_GammaEnrich+0x9c>)
   81168:	fba3 3000 	umull	r3, r0, r3, r0
   8116c:	0940      	lsrs	r0, r0, #5

	// Calculate after start enrichment
	// TODO: Make more efficient way to add after start enrichment
	if (millis/MILLI_SEC < engine_config2.AfterStartEnrichSec)
   8116e:	f814 3c01 	ldrb.w	r3, [r4, #-1]
   81172:	b2db      	uxtb	r3, r3
   81174:	4a1a      	ldr	r2, [pc, #104]	; (811e0 <fuelcalc_GammaEnrich+0xa0>)
   81176:	6812      	ldr	r2, [r2, #0]
   81178:	491a      	ldr	r1, [pc, #104]	; (811e4 <fuelcalc_GammaEnrich+0xa4>)
   8117a:	fba1 1202 	umull	r1, r2, r1, r2
   8117e:	ebb3 1f92 	cmp.w	r3, r2, lsr #6
   81182:	d909      	bls.n	81198 <fuelcalc_GammaEnrich+0x58>
   81184:	3c02      	subs	r4, #2
	{
		TotalEnrich *= (100 + engine_config2.AfterStartEnrichPct);
   81186:	7823      	ldrb	r3, [r4, #0]
   81188:	3364      	adds	r3, #100	; 0x64
   8118a:	fb03 f000 	mul.w	r0, r3, r0
   8118e:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   81190:	4b12      	ldr	r3, [pc, #72]	; (811dc <fuelcalc_GammaEnrich+0x9c>)
   81192:	fba3 3000 	umull	r3, r0, r3, r0
   81196:	0940      	lsrs	r0, r0, #5
	}

	// Calculate cranking enrichment
	if (engine_config2.CrankingRpm * RPM_SCALER > engine_realtime.Rpm)
   81198:	4b13      	ldr	r3, [pc, #76]	; (811e8 <fuelcalc_GammaEnrich+0xa8>)
   8119a:	7dda      	ldrb	r2, [r3, #23]
   8119c:	4b0c      	ldr	r3, [pc, #48]	; (811d0 <fuelcalc_GammaEnrich+0x90>)
   8119e:	89db      	ldrh	r3, [r3, #14]
   811a0:	b29b      	uxth	r3, r3
   811a2:	2164      	movs	r1, #100	; 0x64
   811a4:	fb02 f201 	mul.w	r2, r2, r1
   811a8:	429a      	cmp	r2, r3
   811aa:	dd09      	ble.n	811c0 <fuelcalc_GammaEnrich+0x80>
	{
		TotalEnrich *= (100 + engine_config2.CrankingEnrichPct);
   811ac:	4b0e      	ldr	r3, [pc, #56]	; (811e8 <fuelcalc_GammaEnrich+0xa8>)
   811ae:	7d9b      	ldrb	r3, [r3, #22]
   811b0:	440b      	add	r3, r1
   811b2:	fb03 f000 	mul.w	r0, r3, r0
   811b6:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   811b8:	4b08      	ldr	r3, [pc, #32]	; (811dc <fuelcalc_GammaEnrich+0x9c>)
   811ba:	fba3 3000 	umull	r3, r0, r3, r0
   811be:	0940      	lsrs	r0, r0, #5
   811c0:	28ff      	cmp	r0, #255	; 0xff
   811c2:	bf28      	it	cs
   811c4:	20ff      	movcs	r0, #255	; 0xff
	if (TotalEnrich > 255)
	{
		TotalEnrich = 255;
	}
	
	engine_realtime.GammaEnrich = TotalEnrich;
   811c6:	b2c2      	uxtb	r2, r0
   811c8:	4b01      	ldr	r3, [pc, #4]	; (811d0 <fuelcalc_GammaEnrich+0x90>)
   811ca:	749a      	strb	r2, [r3, #18]
	return TotalEnrich;
   811cc:	b003      	add	sp, #12
   811ce:	bd30      	pop	{r4, r5, pc}
   811d0:	20071574 	.word	0x20071574
   811d4:	200710e6 	.word	0x200710e6
   811d8:	00081d55 	.word	0x00081d55
   811dc:	51eb851f 	.word	0x51eb851f
   811e0:	200723fc 	.word	0x200723fc
   811e4:	10624dd3 	.word	0x10624dd3
   811e8:	200710e4 	.word	0x200710e4

000811ec <fuelcalc_pulsewidth>:
{
   811ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t Rpm = engine_realtime.Rpm, Map = engine_realtime.Map;
   811f0:	4f36      	ldr	r7, [pc, #216]	; (812cc <fuelcalc_pulsewidth+0xe0>)
   811f2:	89fe      	ldrh	r6, [r7, #14]
   811f4:	b2b6      	uxth	r6, r6
   811f6:	88ba      	ldrh	r2, [r7, #4]
   811f8:	b294      	uxth	r4, r2
	int16_t Temperature = engine_realtime.Iat - TEMPERATURE_OFFSET;
   811fa:	79bd      	ldrb	r5, [r7, #6]
   811fc:	b2ed      	uxtb	r5, r5
	uint16_t Ve = math_interpolation_array(Rpm, Map, &VE, 1);
   811fe:	2301      	movs	r3, #1
   81200:	4a33      	ldr	r2, [pc, #204]	; (812d0 <fuelcalc_pulsewidth+0xe4>)
   81202:	4621      	mov	r1, r4
   81204:	4630      	mov	r0, r6
   81206:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 812e4 <fuelcalc_pulsewidth+0xf8>
   8120a:	47c8      	blx	r9
   8120c:	4680      	mov	r8, r0
	engine_realtime.VeTarget = Ve;
   8120e:	b2c3      	uxtb	r3, r0
   81210:	74fb      	strb	r3, [r7, #19]
	uint16_t Afr = math_interpolation_array(Rpm, Map, &AFR, 1);
   81212:	2301      	movs	r3, #1
   81214:	4a2f      	ldr	r2, [pc, #188]	; (812d4 <fuelcalc_pulsewidth+0xe8>)
   81216:	4621      	mov	r1, r4
   81218:	4630      	mov	r0, r6
   8121a:	47c8      	blx	r9
   8121c:	4606      	mov	r6, r0
	engine_realtime.AfrTarget = Afr;
   8121e:	b2c3      	uxtb	r3, r0
   81220:	753b      	strb	r3, [r7, #20]
	uint64_t Numerator = (uint64_t)Map * Ve * FUEL_CONST; 
   81222:	4a2d      	ldr	r2, [pc, #180]	; (812d8 <fuelcalc_pulsewidth+0xec>)
   81224:	fba4 2302 	umull	r2, r3, r4, r2
   81228:	fa1f f888 	uxth.w	r8, r8
   8122c:	fba2 0108 	umull	r0, r1, r2, r8
   81230:	fb08 1103 	mla	r1, r8, r3, r1
   81234:	4c29      	ldr	r4, [pc, #164]	; (812dc <fuelcalc_pulsewidth+0xf0>)
   81236:	f44f 7239 	mov.w	r2, #740	; 0x2e4
   8123a:	2300      	movs	r3, #0
   8123c:	47a0      	blx	r4
   8123e:	014f      	lsls	r7, r1, #5
   81240:	0142      	lsls	r2, r0, #5
   81242:	ea47 63d0 	orr.w	r3, r7, r0, lsr #27
   81246:	1a12      	subs	r2, r2, r0
   81248:	eb63 0301 	sbc.w	r3, r3, r1
   8124c:	009f      	lsls	r7, r3, #2
   8124e:	ea47 7792 	orr.w	r7, r7, r2, lsr #30
   81252:	ea4f 0e82 	mov.w	lr, r2, lsl #2
   81256:	eb10 000e 	adds.w	r0, r0, lr
   8125a:	4179      	adcs	r1, r7
   8125c:	00cb      	lsls	r3, r1, #3
   8125e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   81262:	00c2      	lsls	r2, r0, #3
   81264:	4610      	mov	r0, r2
   81266:	4619      	mov	r1, r3
   81268:	f240 427c 	movw	r2, #1148	; 0x47c
   8126c:	2300      	movs	r3, #0
   8126e:	47a0      	blx	r4
   81270:	014f      	lsls	r7, r1, #5
   81272:	ea4f 1840 	mov.w	r8, r0, lsl #5
   81276:	ea47 69d0 	orr.w	r9, r7, r0, lsr #27
   8127a:	ebb8 0800 	subs.w	r8, r8, r0
   8127e:	eb69 0901 	sbc.w	r9, r9, r1
   81282:	ea4f 0389 	mov.w	r3, r9, lsl #2
   81286:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
   8128a:	ea4f 0288 	mov.w	r2, r8, lsl #2
   8128e:	1880      	adds	r0, r0, r2
   81290:	4159      	adcs	r1, r3
   81292:	00cb      	lsls	r3, r1, #3
   81294:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   81298:	00c2      	lsls	r2, r0, #3
   8129a:	4610      	mov	r0, r2
   8129c:	4619      	mov	r1, r3
   8129e:	22c8      	movs	r2, #200	; 0xc8
   812a0:	2300      	movs	r3, #0
   812a2:	47a0      	blx	r4
	uint32_t Denominator = (uint32_t)Afr * (Temperature + 273);  
   812a4:	f105 02e9 	add.w	r2, r5, #233	; 0xe9
	uint64_t InjectorTime = Numerator / Denominator;
   812a8:	fb06 f202 	mul.w	r2, r6, r2
   812ac:	2300      	movs	r3, #0
   812ae:	47a0      	blx	r4
   812b0:	4605      	mov	r5, r0
   812b2:	460e      	mov	r6, r1
	uint16_t gammaEnrich = fuelcalc_GammaEnrich();
   812b4:	4b0a      	ldr	r3, [pc, #40]	; (812e0 <fuelcalc_pulsewidth+0xf4>)
   812b6:	4798      	blx	r3
	InjectorTime = (InjectorTime * gammaEnrich) /100;
   812b8:	b282      	uxth	r2, r0
   812ba:	fba2 0105 	umull	r0, r1, r2, r5
   812be:	fb02 1106 	mla	r1, r2, r6, r1
   812c2:	2264      	movs	r2, #100	; 0x64
   812c4:	2300      	movs	r3, #0
   812c6:	47a0      	blx	r4
}
   812c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   812cc:	20071574 	.word	0x20071574
   812d0:	20071014 	.word	0x20071014
   812d4:	20071eb4 	.word	0x20071eb4
   812d8:	02255100 	.word	0x02255100
   812dc:	000837bd 	.word	0x000837bd
   812e0:	00081141 	.word	0x00081141
   812e4:	00081c71 	.word	0x00081c71

000812e8 <cylinder_init>:
		*(debug_cylinder_pointer + i) = 0;
	cylinder_init();
}

void cylinder_init(void)
{
   812e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   812ec:	b083      	sub	sp, #12
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   812ee:	4b5b      	ldr	r3, [pc, #364]	; (8145c <cylinder_init+0x174>)
   812f0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   812f4:	091b      	lsrs	r3, r3, #4
   812f6:	d047      	beq.n	81388 <cylinder_init+0xa0>
   812f8:	2000      	movs	r0, #0
   812fa:	4601      	mov	r1, r0
	{
		cylinder[i].IgnCntTimingOn = 0;
   812fc:	4c58      	ldr	r4, [pc, #352]	; (81460 <cylinder_init+0x178>)
   812fe:	4602      	mov	r2, r0
		cylinder[i].InjCntTimingOff = 0;
		cylinder[i].InjToothOn = 0;
		cylinder[i].InjToothOff = 0;
		cylinder[i].InjEventPending = FALSE;
		cylinder[i].InjEventOnSameTooth = FALSE;
		cylinder[i].Ign_pio = PIOC;
   81300:	4d58      	ldr	r5, [pc, #352]	; (81464 <cylinder_init+0x17c>)
		cylinder[i].Inj_pio = PIOC;
		
		Tc *Timer;
		// Initialize timer
		if (i < 3) // TC0
			Timer = TC0;
   81302:	f8df 9170 	ldr.w	r9, [pc, #368]	; 81474 <cylinder_init+0x18c>
		else if (i < 6) // TC1
			Timer = TC1;
		else // TC2
			Timer = TC2;
   81306:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81478 <cylinder_init+0x190>
   8130a:	f8df c170 	ldr.w	ip, [pc, #368]	; 8147c <cylinder_init+0x194>
		cylinder[i].Tc_channel = &Timer->TC_CHANNEL[i%3];
   8130e:	f8df e170 	ldr.w	lr, [pc, #368]	; 81480 <cylinder_init+0x198>
		
		debug_cylinder[i].RealTimeCylInstance = i + 1;
   81312:	4f55      	ldr	r7, [pc, #340]	; (81468 <cylinder_init+0x180>)
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81314:	4e51      	ldr	r6, [pc, #324]	; (8145c <cylinder_init+0x174>)
   81316:	e01b      	b.n	81350 <cylinder_init+0x68>
			Timer = TC0;
   81318:	46ca      	mov	sl, r9
		cylinder[i].Tc_channel = &Timer->TC_CHANNEL[i%3];
   8131a:	fbae b301 	umull	fp, r3, lr, r1
   8131e:	085b      	lsrs	r3, r3, #1
   81320:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   81324:	1acb      	subs	r3, r1, r3
   81326:	b2db      	uxtb	r3, r3
   81328:	eb0a 1383 	add.w	r3, sl, r3, lsl #6
   8132c:	ebc0 1b00 	rsb	fp, r0, r0, lsl #4
   81330:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
   81334:	f8cb 3038 	str.w	r3, [fp, #56]	; 0x38
		debug_cylinder[i].RealTimeCylInstance = i + 1;
   81338:	1c43      	adds	r3, r0, #1
   8133a:	eb07 1040 	add.w	r0, r7, r0, lsl #5
   8133e:	6083      	str	r3, [r0, #8]
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81340:	3101      	adds	r1, #1
   81342:	b2c9      	uxtb	r1, r1
   81344:	4608      	mov	r0, r1
   81346:	f896 3036 	ldrb.w	r3, [r6, #54]	; 0x36
   8134a:	ebb1 1f13 	cmp.w	r1, r3, lsr #4
   8134e:	da1b      	bge.n	81388 <cylinder_init+0xa0>
		cylinder[i].IgnCntTimingOn = 0;
   81350:	ebc0 1a00 	rsb	sl, r0, r0, lsl #4
   81354:	eb04 038a 	add.w	r3, r4, sl, lsl #2
   81358:	f844 202a 	str.w	r2, [r4, sl, lsl #2]
		cylinder[i].IgnCntTimingOff = 0;
   8135c:	605a      	str	r2, [r3, #4]
		cylinder[i].IgnToothOn = 0;
   8135e:	609a      	str	r2, [r3, #8]
		cylinder[i].IgnToothOff = 0;
   81360:	60da      	str	r2, [r3, #12]
		cylinder[i].IgnEventPending = FALSE;
   81362:	741a      	strb	r2, [r3, #16]
		cylinder[i].IgnEventOnSameTooth = FALSE;
   81364:	745a      	strb	r2, [r3, #17]
		cylinder[i].InjCntTimingOn = 0;
   81366:	615a      	str	r2, [r3, #20]
		cylinder[i].InjCntTimingOff = 0;
   81368:	619a      	str	r2, [r3, #24]
		cylinder[i].InjToothOn = 0;
   8136a:	61da      	str	r2, [r3, #28]
		cylinder[i].InjToothOff = 0;
   8136c:	621a      	str	r2, [r3, #32]
		cylinder[i].InjEventPending = FALSE;
   8136e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		cylinder[i].InjEventOnSameTooth = FALSE;
   81372:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		cylinder[i].Ign_pio = PIOC;
   81376:	62dd      	str	r5, [r3, #44]	; 0x2c
		cylinder[i].Inj_pio = PIOC;
   81378:	635d      	str	r5, [r3, #52]	; 0x34
		if (i < 3) // TC0
   8137a:	2902      	cmp	r1, #2
   8137c:	d9cc      	bls.n	81318 <cylinder_init+0x30>
			Timer = TC2;
   8137e:	2905      	cmp	r1, #5
   81380:	bf94      	ite	ls
   81382:	46c2      	movls	sl, r8
   81384:	46e2      	movhi	sl, ip
   81386:	e7c8      	b.n	8131a <cylinder_init+0x32>
	}
	cylinder[1].Inj_pio = PIOD; // Because the board developer did not thought it through :)
   81388:	4b35      	ldr	r3, [pc, #212]	; (81460 <cylinder_init+0x178>)
   8138a:	4a38      	ldr	r2, [pc, #224]	; (8146c <cylinder_init+0x184>)
   8138c:	671a      	str	r2, [r3, #112]	; 0x70
	cylinder[0].IgnOutputPin = IGN1_OUT;
   8138e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   81392:	629a      	str	r2, [r3, #40]	; 0x28
	cylinder[1].IgnOutputPin = IGN2_OUT;
   81394:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   81398:	665a      	str	r2, [r3, #100]	; 0x64
	cylinder[2].IgnOutputPin = IGN3_OUT;
   8139a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   8139e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	cylinder[3].IgnOutputPin = IGN4_OUT;
   813a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   813a6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	cylinder[4].IgnOutputPin = IGN5_OUT;
   813aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   813ae:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	cylinder[5].IgnOutputPin = IGN6_OUT;
   813b2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   813b6:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	cylinder[6].IgnOutputPin = IGN7_OUT;
   813ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   813be:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	cylinder[7].IgnOutputPin = IGN8_OUT;
   813c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   813c6:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	cylinder[0].InjOutputPin = INJ1_OUT;
   813ca:	2202      	movs	r2, #2
   813cc:	631a      	str	r2, [r3, #48]	; 0x30
	cylinder[1].InjOutputPin = INJ2_OUT;
   813ce:	2201      	movs	r2, #1
   813d0:	66da      	str	r2, [r3, #108]	; 0x6c
	cylinder[2].InjOutputPin = INJ3_OUT;
   813d2:	2208      	movs	r2, #8
   813d4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	cylinder[3].InjOutputPin = INJ4_OUT;
   813d8:	2220      	movs	r2, #32
   813da:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	cylinder[4].InjOutputPin = INJ5_OUT;
   813de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   813e2:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	cylinder[5].InjOutputPin = INJ6_OUT;
   813e6:	2280      	movs	r2, #128	; 0x80
   813e8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	cylinder[6].InjOutputPin = INJ7_OUT;
   813ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   813f0:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	cylinder[7].InjOutputPin = INJ8_OUT;
   813f4:	f44f 7200 	mov.w	r2, #512	; 0x200
   813f8:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   813fc:	4b17      	ldr	r3, [pc, #92]	; (8145c <cylinder_init+0x174>)
   813fe:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81402:	091b      	lsrs	r3, r3, #4
   81404:	d026      	beq.n	81454 <cylinder_init+0x16c>
   81406:	f04f 0b00 	mov.w	fp, #0
   8140a:	465e      	mov	r6, fp
	{
		pio_set_output(cylinder[i].Ign_pio, cylinder[i].IgnOutputPin, LOW, FALSE, FALSE);
   8140c:	f8df 8050 	ldr.w	r8, [pc, #80]	; 81460 <cylinder_init+0x178>
   81410:	4f17      	ldr	r7, [pc, #92]	; (81470 <cylinder_init+0x188>)
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81412:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8145c <cylinder_init+0x174>
		pio_set_output(cylinder[i].Ign_pio, cylinder[i].IgnOutputPin, LOW, FALSE, FALSE);
   81416:	ea4f 150b 	mov.w	r5, fp, lsl #4
   8141a:	eba5 0a0b 	sub.w	sl, r5, fp
   8141e:	eb08 0a8a 	add.w	sl, r8, sl, lsl #2
   81422:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
   81426:	f8da 1028 	ldr.w	r1, [sl, #40]	; 0x28
   8142a:	2400      	movs	r4, #0
   8142c:	9400      	str	r4, [sp, #0]
   8142e:	4623      	mov	r3, r4
   81430:	4622      	mov	r2, r4
   81432:	47b8      	blx	r7
		pio_set_output(cylinder[i].Inj_pio, cylinder[i].InjOutputPin, LOW, FALSE, FALSE);
   81434:	f8da 0034 	ldr.w	r0, [sl, #52]	; 0x34
   81438:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
   8143c:	9400      	str	r4, [sp, #0]
   8143e:	4623      	mov	r3, r4
   81440:	4622      	mov	r2, r4
   81442:	47b8      	blx	r7
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81444:	3601      	adds	r6, #1
   81446:	b2f6      	uxtb	r6, r6
   81448:	46b3      	mov	fp, r6
   8144a:	f899 3036 	ldrb.w	r3, [r9, #54]	; 0x36
   8144e:	ebb6 1f13 	cmp.w	r6, r3, lsr #4
   81452:	dbe0      	blt.n	81416 <cylinder_init+0x12e>
	}
}
   81454:	b003      	add	sp, #12
   81456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8145a:	bf00      	nop
   8145c:	200710e4 	.word	0x200710e4
   81460:	20070e34 	.word	0x20070e34
   81464:	400e1200 	.word	0x400e1200
   81468:	200715a4 	.word	0x200715a4
   8146c:	400e1400 	.word	0x400e1400
   81470:	0008047d 	.word	0x0008047d
   81474:	40080000 	.word	0x40080000
   81478:	40084000 	.word	0x40084000
   8147c:	40088000 	.word	0x40088000
   81480:	aaaaaaab 	.word	0xaaaaaaab

00081484 <global_init>:
{
   81484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	DebugCounter = 0;
   81486:	2300      	movs	r3, #0
   81488:	4a4a      	ldr	r2, [pc, #296]	; (815b4 <global_init+0x130>)
   8148a:	6013      	str	r3, [r2, #0]
	isDebug = 0;
   8148c:	4a4a      	ldr	r2, [pc, #296]	; (815b8 <global_init+0x134>)
   8148e:	6013      	str	r3, [r2, #0]
	GlobalTimerFreqADCScaler = 50;
   81490:	2132      	movs	r1, #50	; 0x32
   81492:	4a4a      	ldr	r2, [pc, #296]	; (815bc <global_init+0x138>)
   81494:	8011      	strh	r1, [r2, #0]
	GlobalTimerFreqUARTScaler = 1;
   81496:	2401      	movs	r4, #1
   81498:	4a49      	ldr	r2, [pc, #292]	; (815c0 <global_init+0x13c>)
   8149a:	8014      	strh	r4, [r2, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   8149c:	4a49      	ldr	r2, [pc, #292]	; (815c4 <global_init+0x140>)
   8149e:	8014      	strh	r4, [r2, #0]
	CrankCurrCycleCounts = 0;
   814a0:	4a49      	ldr	r2, [pc, #292]	; (815c8 <global_init+0x144>)
   814a2:	6013      	str	r3, [r2, #0]
	CrankPrevCycleCounts = 0;
   814a4:	4a49      	ldr	r2, [pc, #292]	; (815cc <global_init+0x148>)
   814a6:	6013      	str	r3, [r2, #0]
	CamCurrCycleCounts = 0;
   814a8:	4a49      	ldr	r2, [pc, #292]	; (815d0 <global_init+0x14c>)
   814aa:	6013      	str	r3, [r2, #0]
	CrankTimerCounts = 0;
   814ac:	4a49      	ldr	r2, [pc, #292]	; (815d4 <global_init+0x150>)
   814ae:	6013      	str	r3, [r2, #0]
	CamTimerCounts = 0;
   814b0:	4a49      	ldr	r2, [pc, #292]	; (815d8 <global_init+0x154>)
   814b2:	6013      	str	r3, [r2, #0]
	CrankTooth = 0;
   814b4:	4a49      	ldr	r2, [pc, #292]	; (815dc <global_init+0x158>)
   814b6:	7013      	strb	r3, [r2, #0]
	CrankToothCounter = 0;
   814b8:	4a49      	ldr	r2, [pc, #292]	; (815e0 <global_init+0x15c>)
   814ba:	6013      	str	r3, [r2, #0]
	CrankSignalFlag = FALSE;
   814bc:	4a49      	ldr	r2, [pc, #292]	; (815e4 <global_init+0x160>)
   814be:	7013      	strb	r3, [r2, #0]
	CamSignalFlag = FALSE;
   814c0:	4a49      	ldr	r2, [pc, #292]	; (815e8 <global_init+0x164>)
   814c2:	7013      	strb	r3, [r2, #0]
	CrankRevCounts = 0;
   814c4:	4a49      	ldr	r2, [pc, #292]	; (815ec <global_init+0x168>)
   814c6:	6013      	str	r3, [r2, #0]
	LastCrankRevCounts = 0;
   814c8:	4a49      	ldr	r2, [pc, #292]	; (815f0 <global_init+0x16c>)
   814ca:	6013      	str	r3, [r2, #0]
	storage_struct_read_eeprom_init(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);
   814cc:	4d49      	ldr	r5, [pc, #292]	; (815f4 <global_init+0x170>)
   814ce:	f241 3288 	movw	r2, #5000	; 0x1388
   814d2:	214a      	movs	r1, #74	; 0x4a
   814d4:	4628      	mov	r0, r5
   814d6:	4f48      	ldr	r7, [pc, #288]	; (815f8 <global_init+0x174>)
   814d8:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);
   814da:	4e48      	ldr	r6, [pc, #288]	; (815fc <global_init+0x178>)
   814dc:	f241 4250 	movw	r2, #5200	; 0x1450
   814e0:	2140      	movs	r1, #64	; 0x40
   814e2:	4630      	mov	r0, r6
   814e4:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);
   814e6:	f241 5218 	movw	r2, #5400	; 0x1518
   814ea:	2140      	movs	r1, #64	; 0x40
   814ec:	4844      	ldr	r0, [pc, #272]	; (81600 <global_init+0x17c>)
   814ee:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);
   814f0:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   814f4:	2140      	movs	r1, #64	; 0x40
   814f6:	4843      	ldr	r0, [pc, #268]	; (81604 <global_init+0x180>)
   814f8:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);
   814fa:	f241 62a8 	movw	r2, #5800	; 0x16a8
   814fe:	21a0      	movs	r1, #160	; 0xa0
   81500:	4841      	ldr	r0, [pc, #260]	; (81608 <global_init+0x184>)
   81502:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);
   81504:	f241 7270 	movw	r2, #6000	; 0x1770
   81508:	21c0      	movs	r1, #192	; 0xc0
   8150a:	4840      	ldr	r0, [pc, #256]	; (8160c <global_init+0x188>)
   8150c:	47b8      	blx	r7
	TachEvents = engine_config2.NrCylinders / 2; // TODO: should be divided by one for two stroke
   8150e:	f895 3036 	ldrb.w	r3, [r5, #54]	; 0x36
   81512:	095b      	lsrs	r3, r3, #5
   81514:	493e      	ldr	r1, [pc, #248]	; (81610 <global_init+0x18c>)
   81516:	800b      	strh	r3, [r1, #0]
	TachPulse = engine_config4.TriggerTeethCount/TachEvents; // Calculate new RPM every half of the trigger wheel (24 tooths)
   81518:	7bf3      	ldrb	r3, [r6, #15]
   8151a:	b2db      	uxtb	r3, r3
   8151c:	880a      	ldrh	r2, [r1, #0]
   8151e:	b292      	uxth	r2, r2
   81520:	fb93 f3f2 	sdiv	r3, r3, r2
   81524:	4a3b      	ldr	r2, [pc, #236]	; (81614 <global_init+0x190>)
   81526:	7013      	strb	r3, [r2, #0]
	TachEventDelayTeeths = (engine_config4.TriggerTeethCount * engine_config4.TriggerAngle) / (360);
   81528:	7bf3      	ldrb	r3, [r6, #15]
   8152a:	8832      	ldrh	r2, [r6, #0]
   8152c:	b212      	sxth	r2, r2
   8152e:	fb03 f302 	mul.w	r3, r3, r2
   81532:	4a39      	ldr	r2, [pc, #228]	; (81618 <global_init+0x194>)
   81534:	fb82 0203 	smull	r0, r2, r2, r3
   81538:	441a      	add	r2, r3
   8153a:	17db      	asrs	r3, r3, #31
   8153c:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   81540:	b2db      	uxtb	r3, r3
   81542:	4a36      	ldr	r2, [pc, #216]	; (8161c <global_init+0x198>)
   81544:	7013      	strb	r3, [r2, #0]
	TachCrankDegreeInterval = 360 / TachEvents;
   81546:	880b      	ldrh	r3, [r1, #0]
   81548:	b29a      	uxth	r2, r3
   8154a:	f44f 73b4 	mov.w	r3, #360	; 0x168
   8154e:	fb93 f3f2 	sdiv	r3, r3, r2
   81552:	4a33      	ldr	r2, [pc, #204]	; (81620 <global_init+0x19c>)
   81554:	8013      	strh	r3, [r2, #0]
	CrankToothDegreeInterval = CRANK_DEGREE_RESOLUTION / engine_config4.TriggerTeethCount;
   81556:	7bf3      	ldrb	r3, [r6, #15]
   81558:	b2da      	uxtb	r2, r3
   8155a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
   8155e:	fb93 f3f2 	sdiv	r3, r3, r2
   81562:	4a30      	ldr	r2, [pc, #192]	; (81624 <global_init+0x1a0>)
   81564:	6013      	str	r3, [r2, #0]
	InjectorOpenTime = engine_config2.injOpen * 1000; // injOpen is in 100 of s, convert it to 100 of ns
   81566:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
   8156a:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
   8156e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   81572:	00db      	lsls	r3, r3, #3
   81574:	b29b      	uxth	r3, r3
   81576:	4a2c      	ldr	r2, [pc, #176]	; (81628 <global_init+0x1a4>)
   81578:	8013      	strh	r3, [r2, #0]
	engine_config2.FiringOrder[0] = 1;
   8157a:	f885 4042 	strb.w	r4, [r5, #66]	; 0x42
	engine_config2.FiringOrder[1] = 2;
   8157e:	2302      	movs	r3, #2
   81580:	f885 3043 	strb.w	r3, [r5, #67]	; 0x43
	engine_config2.FiringOrder[2] = 4;
   81584:	2304      	movs	r3, #4
   81586:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	engine_config2.FiringOrder[3] = 3;
   8158a:	2303      	movs	r3, #3
   8158c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	storage_init_struct_to_zero(&engine_realtime, sizeof(engine_realtime));
   81590:	2122      	movs	r1, #34	; 0x22
   81592:	4826      	ldr	r0, [pc, #152]	; (8162c <global_init+0x1a8>)
   81594:	4b26      	ldr	r3, [pc, #152]	; (81630 <global_init+0x1ac>)
   81596:	4798      	blx	r3
	table_init();
   81598:	4b26      	ldr	r3, [pc, #152]	; (81634 <global_init+0x1b0>)
   8159a:	4798      	blx	r3
   8159c:	4b26      	ldr	r3, [pc, #152]	; (81638 <global_init+0x1b4>)
   8159e:	f503 7100 	add.w	r1, r3, #512	; 0x200
		*(debug_cylinder_pointer + i) = 0;
   815a2:	2200      	movs	r2, #0
   815a4:	f843 2f04 	str.w	r2, [r3, #4]!
	for (uint32_t i = 0; i < sizeof(debug_cylinder); i++)
   815a8:	428b      	cmp	r3, r1
   815aa:	d1fb      	bne.n	815a4 <global_init+0x120>
	cylinder_init();
   815ac:	4b23      	ldr	r3, [pc, #140]	; (8163c <global_init+0x1b8>)
   815ae:	4798      	blx	r3
   815b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   815b2:	bf00      	nop
   815b4:	20070a28 	.word	0x20070a28
   815b8:	20071ed0 	.word	0x20071ed0
   815bc:	20071aac 	.word	0x20071aac
   815c0:	20071a88 	.word	0x20071a88
   815c4:	20071ecc 	.word	0x20071ecc
   815c8:	20070a2c 	.word	0x20070a2c
   815cc:	200723ec 	.word	0x200723ec
   815d0:	200709d0 	.word	0x200709d0
   815d4:	200709c8 	.word	0x200709c8
   815d8:	20071598 	.word	0x20071598
   815dc:	20072345 	.word	0x20072345
   815e0:	20071f34 	.word	0x20071f34
   815e4:	200723f8 	.word	0x200723f8
   815e8:	20071f30 	.word	0x20071f30
   815ec:	200709e0 	.word	0x200709e0
   815f0:	200709d8 	.word	0x200709d8
   815f4:	200710e4 	.word	0x200710e4
   815f8:	00081fa9 	.word	0x00081fa9
   815fc:	20071130 	.word	0x20071130
   81600:	200709e4 	.word	0x200709e4
   81604:	20071ed4 	.word	0x20071ed4
   81608:	20072348 	.word	0x20072348
   8160c:	20071024 	.word	0x20071024
   81610:	20071170 	.word	0x20071170
   81614:	200723fa 	.word	0x200723fa
   81618:	b60b60b7 	.word	0xb60b60b7
   8161c:	20071a2a 	.word	0x20071a2a
   81620:	20071a86 	.word	0x20071a86
   81624:	20071f2c 	.word	0x20071f2c
   81628:	200709c6 	.word	0x200709c6
   8162c:	20071574 	.word	0x20071574
   81630:	00081fbd 	.word	0x00081fbd
   81634:	00082099 	.word	0x00082099
   81638:	200715a0 	.word	0x200715a0
   8163c:	000812e9 	.word	0x000812e9

00081640 <global_toggle_pin>:

void global_toggle_pin(Pio *PioInterface, uint32_t Pin)
{
	uint32_t Status = PioInterface->PIO_ODSR; // Should return 0 or 
   81640:	6b83      	ldr	r3, [r0, #56]	; 0x38
	if (Status & Pin)
   81642:	420b      	tst	r3, r1
		PioInterface->PIO_CODR = Pin;
   81644:	bf14      	ite	ne
   81646:	6341      	strne	r1, [r0, #52]	; 0x34
	else
		PioInterface->PIO_SODR = Pin;
   81648:	6301      	streq	r1, [r0, #48]	; 0x30
   8164a:	4770      	bx	lr

0008164c <igncalc_ign_time_teeth>:
// Calculate the amount of teeth to skip for the next ignition event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint16_t igncalc_ign_time_teeth(uint16_t ign_degree)
{
	uint32_t temp = ((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL;
   8164c:	f5c0 60e1 	rsb	r0, r0, #1800	; 0x708
   81650:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81654:	0040      	lsls	r0, r0, #1
   81656:	4b08      	ldr	r3, [pc, #32]	; (81678 <igncalc_ign_time_teeth+0x2c>)
   81658:	fb83 2300 	smull	r2, r3, r3, r0
   8165c:	4403      	add	r3, r0
   8165e:	17c0      	asrs	r0, r0, #31
   81660:	ebc0 10e3 	rsb	r0, r0, r3, asr #7
	uint32_t temp1 = (temp * (CRANK_TEETH/TACH_EVENTS))/100;
   81664:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   81668:	0080      	lsls	r0, r0, #2
   8166a:	4b04      	ldr	r3, [pc, #16]	; (8167c <igncalc_ign_time_teeth+0x30>)
   8166c:	fba3 3000 	umull	r3, r0, r3, r0
// 			uart_transfer('R'); uart_print_int(temp1); uart_new_line();
// 		}
// 		
// 		return	temp1;
// 	}
}
   81670:	f3c0 104f 	ubfx	r0, r0, #5, #16
   81674:	4770      	bx	lr
   81676:	bf00      	nop
   81678:	b60b60b7 	.word	0xb60b60b7
   8167c:	51eb851f 	.word	0x51eb851f

00081680 <igncalc_ign_time_interval>:

// Calculate the time between 2 teeth
// Returns the counts to interval from the current tooth
// Example: Skip 7,4 teeth ---> the function uses the decimal number 0,4 to calculate the spark event
uint32_t igncalc_ign_time_interval(uint16_t ign_degree)
{
   81680:	b510      	push	{r4, lr}
   81682:	4604      	mov	r4, r0
	uint32_t temp1;
	if (IgnATDC)
   81684:	4b1c      	ldr	r3, [pc, #112]	; (816f8 <igncalc_ign_time_interval+0x78>)
   81686:	781b      	ldrb	r3, [r3, #0]
   81688:	b9f3      	cbnz	r3, 816c8 <igncalc_ign_time_interval+0x48>
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
	}
	else
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   8168a:	4b1c      	ldr	r3, [pc, #112]	; (816fc <igncalc_ign_time_interval+0x7c>)
   8168c:	4798      	blx	r3
   8168e:	f5c4 64e1 	rsb	r4, r4, #1800	; 0x708
   81692:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   81696:	0064      	lsls	r4, r4, #1
   81698:	4b19      	ldr	r3, [pc, #100]	; (81700 <igncalc_ign_time_interval+0x80>)
   8169a:	fb83 2304 	smull	r2, r3, r3, r4
   8169e:	4423      	add	r3, r4
   816a0:	17e4      	asrs	r4, r4, #31
   816a2:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   816a6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   816aa:	f06f 0363 	mvn.w	r3, #99	; 0x63
   816ae:	fb03 f000 	mul.w	r0, r3, r0
   816b2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
	}
	
	return (temp1 * CrankPrevCycleCounts)/100;
   816b6:	4b13      	ldr	r3, [pc, #76]	; (81704 <igncalc_ign_time_interval+0x84>)
   816b8:	6818      	ldr	r0, [r3, #0]
   816ba:	fb00 f404 	mul.w	r4, r0, r4
   816be:	4812      	ldr	r0, [pc, #72]	; (81708 <igncalc_ign_time_interval+0x88>)
   816c0:	fba0 3004 	umull	r3, r0, r0, r4
}
   816c4:	0940      	lsrs	r0, r0, #5
   816c6:	bd10      	pop	{r4, pc}
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   816c8:	4b0c      	ldr	r3, [pc, #48]	; (816fc <igncalc_ign_time_interval+0x7c>)
   816ca:	4798      	blx	r3
   816cc:	f504 64e1 	add.w	r4, r4, #1800	; 0x708
   816d0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   816d4:	0064      	lsls	r4, r4, #1
   816d6:	4b0a      	ldr	r3, [pc, #40]	; (81700 <igncalc_ign_time_interval+0x80>)
   816d8:	fb83 2304 	smull	r2, r3, r3, r4
   816dc:	4423      	add	r3, r4
   816de:	17e4      	asrs	r4, r4, #31
   816e0:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   816e4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   816e8:	f06f 0363 	mvn.w	r3, #99	; 0x63
   816ec:	fb03 f000 	mul.w	r0, r3, r0
   816f0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   816f4:	e7df      	b.n	816b6 <igncalc_ign_time_interval+0x36>
   816f6:	bf00      	nop
   816f8:	20071eb0 	.word	0x20071eb0
   816fc:	0008164d 	.word	0x0008164d
   81700:	b60b60b7 	.word	0xb60b60b7
   81704:	200723ec 	.word	0x200723ec
   81708:	51eb851f 	.word	0x51eb851f

0008170c <igncalc_dwell_correction>:


// Correction for dwell in regards to battery voltage
// Returns the dwell correction in percentage (%) 0 - 255% depending on the parameters set in TunerStudio
uint8_t igncalc_dwell_correction(void)
{
   8170c:	b510      	push	{r4, lr}
   8170e:	b082      	sub	sp, #8
	uint8_t voltage = engine_realtime.BattVolt;
   81710:	4b05      	ldr	r3, [pc, #20]	; (81728 <igncalc_dwell_correction+0x1c>)
   81712:	7a5a      	ldrb	r2, [r3, #9]
	uint32_t totalDwell = math_interpolation_vector(&engine_config6.BattRefVoltBins, &engine_config4.DwellCorrectionValues, voltage, 1, sizeof(engine_config4.DwellCorrectionValues));
   81714:	2306      	movs	r3, #6
   81716:	9300      	str	r3, [sp, #0]
   81718:	2301      	movs	r3, #1
   8171a:	4904      	ldr	r1, [pc, #16]	; (8172c <igncalc_dwell_correction+0x20>)
   8171c:	4804      	ldr	r0, [pc, #16]	; (81730 <igncalc_dwell_correction+0x24>)
   8171e:	4c05      	ldr	r4, [pc, #20]	; (81734 <igncalc_dwell_correction+0x28>)
   81720:	47a0      	blx	r4
	return totalDwell;
}
   81722:	b2c0      	uxtb	r0, r0
   81724:	b002      	add	sp, #8
   81726:	bd10      	pop	{r4, pc}
   81728:	20071574 	.word	0x20071574
   8172c:	20071150 	.word	0x20071150
   81730:	200709f3 	.word	0x200709f3
   81734:	00081d55 	.word	0x00081d55

00081738 <igncalc_dwell_degree>:
{
   81738:	b508      	push	{r3, lr}
	uint8_t correction = igncalc_dwell_correction();
   8173a:	4b18      	ldr	r3, [pc, #96]	; (8179c <igncalc_dwell_degree+0x64>)
   8173c:	4798      	blx	r3
	uint16_t totalDwellms = (engine_config4.DwellTimeRunning * correction)/100; // tenths of milliseconds 
   8173e:	4918      	ldr	r1, [pc, #96]	; (817a0 <igncalc_dwell_degree+0x68>)
   81740:	7b8b      	ldrb	r3, [r1, #14]
   81742:	fb03 f000 	mul.w	r0, r3, r0
   81746:	4a17      	ldr	r2, [pc, #92]	; (817a4 <igncalc_dwell_degree+0x6c>)
   81748:	fb82 3200 	smull	r3, r2, r2, r0
   8174c:	17c3      	asrs	r3, r0, #31
   8174e:	ebc3 1362 	rsb	r3, r3, r2, asr #5
   81752:	b29b      	uxth	r3, r3
	if ((totalDwellms > (engine_config4.DwellLimit * 10)) && engine_config4.DwellLimitEnable)
   81754:	7fca      	ldrb	r2, [r1, #31]
   81756:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8175a:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
   8175e:	dd07      	ble.n	81770 <igncalc_dwell_degree+0x38>
   81760:	7b0a      	ldrb	r2, [r1, #12]
   81762:	f012 0f02 	tst.w	r2, #2
   81766:	d003      	beq.n	81770 <igncalc_dwell_degree+0x38>
		totalDwellms = engine_config4.DwellLimit * 10;
   81768:	7fcb      	ldrb	r3, [r1, #31]
   8176a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8176e:	005b      	lsls	r3, r3, #1
	engine_realtime.Dwell = totalDwellms;
   81770:	b2d9      	uxtb	r1, r3
   81772:	4a0d      	ldr	r2, [pc, #52]	; (817a8 <igncalc_dwell_degree+0x70>)
   81774:	70d1      	strb	r1, [r2, #3]
	return (3600*temp2)/LastCrankRevCounts;
   81776:	4a0d      	ldr	r2, [pc, #52]	; (817ac <igncalc_dwell_degree+0x74>)
   81778:	6810      	ldr	r0, [r2, #0]
	uint32_t temp2 = ((GLOBAL_TIMER_FREQ/1000)*totalDwellms)/10;
   8177a:	f640 2241 	movw	r2, #2625	; 0xa41
   8177e:	fb02 f303 	mul.w	r3, r2, r3
   81782:	4a0b      	ldr	r2, [pc, #44]	; (817b0 <igncalc_dwell_degree+0x78>)
   81784:	fb82 1203 	smull	r1, r2, r2, r3
   81788:	17db      	asrs	r3, r3, #31
   8178a:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
	return (3600*temp2)/LastCrankRevCounts;
   8178e:	f44f 6261 	mov.w	r2, #3600	; 0xe10
   81792:	fb02 f303 	mul.w	r3, r2, r3
}
   81796:	fbb3 f0f0 	udiv	r0, r3, r0
   8179a:	bd08      	pop	{r3, pc}
   8179c:	0008170d 	.word	0x0008170d
   817a0:	20071130 	.word	0x20071130
   817a4:	51eb851f 	.word	0x51eb851f
   817a8:	20071574 	.word	0x20071574
   817ac:	200709d8 	.word	0x200709d8
   817b0:	66666667 	.word	0x66666667

000817b4 <interrupts_enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void interrupts_enable_interrupt_vector(uint32_t IRQN, uint32_t Priority)
{
   817b4:	b410      	push	{r4}
	NVIC_DisableIRQ(IRQN);
   817b6:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   817b8:	b2c0      	uxtb	r0, r0
   817ba:	f000 031f 	and.w	r3, r0, #31
   817be:	2401      	movs	r4, #1
   817c0:	409c      	lsls	r4, r3
   817c2:	0953      	lsrs	r3, r2, #5
   817c4:	009b      	lsls	r3, r3, #2
   817c6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   817ca:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   817ce:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   817d2:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   817d6:	2a00      	cmp	r2, #0
   817d8:	db0a      	blt.n	817f0 <interrupts_enable_interrupt_vector+0x3c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   817da:	0109      	lsls	r1, r1, #4
   817dc:	b2c9      	uxtb	r1, r1
   817de:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   817e2:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   817e6:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   817ea:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(IRQN);
	NVIC_SetPriority(IRQN, Priority); 
	NVIC_EnableIRQ(IRQN);
}
   817ec:	bc10      	pop	{r4}
   817ee:	4770      	bx	lr
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   817f0:	f000 000f 	and.w	r0, r0, #15
   817f4:	0109      	lsls	r1, r1, #4
   817f6:	b2c9      	uxtb	r1, r1
   817f8:	4a01      	ldr	r2, [pc, #4]	; (81800 <interrupts_enable_interrupt_vector+0x4c>)
   817fa:	5411      	strb	r1, [r2, r0]
   817fc:	e7f5      	b.n	817ea <interrupts_enable_interrupt_vector+0x36>
   817fe:	bf00      	nop
   81800:	e000ed14 	.word	0xe000ed14

00081804 <interrupts_enable_pio>:


void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
{
   81804:	b570      	push	{r4, r5, r6, lr}
	// Check if the programmer is legit
	if (PeripheralID < ID_PIOA || PeripheralID > ID_PIOD)	// PIOD is the last register in SAM3x8e
   81806:	f1a0 040b 	sub.w	r4, r0, #11
   8180a:	2c03      	cmp	r4, #3
   8180c:	d82a      	bhi.n	81864 <interrupts_enable_pio+0x60>
		return;
	
	// Enable interrupt registers 
	PMC->PMC_PCER0	=	(1 << PeripheralID);				// Enable the peripheral clock for port A
   8180e:	2401      	movs	r4, #1
   81810:	4084      	lsls	r4, r0
   81812:	4d15      	ldr	r5, [pc, #84]	; (81868 <interrupts_enable_pio+0x64>)
   81814:	612c      	str	r4, [r5, #16]
	
	// Choose the correct peripheral controller
	Pio *CurrentPio;
	switch (PeripheralID)
   81816:	f1a0 040b 	sub.w	r4, r0, #11
   8181a:	2c03      	cmp	r4, #3
   8181c:	d804      	bhi.n	81828 <interrupts_enable_pio+0x24>
   8181e:	e8df f004 	tbb	[pc, r4]
   81822:	0e02      	.short	0x0e02
   81824:	1210      	.short	0x1210
	{
		case ID_PIOA:
			CurrentPio = PIOA;
   81826:	4e11      	ldr	r6, [pc, #68]	; (8186c <interrupts_enable_pio+0x68>)
   81828:	461d      	mov	r5, r3
   8182a:	460c      	mov	r4, r1
			CurrentPio = PIOD;
			break;
		default: // SHOULD NEVER HAPPEN, because of if function above
			break;
	}
	CurrentPio->PIO_IER	=	Pin;										// Enable the interrupt register on the configured pin
   8182c:	6431      	str	r1, [r6, #64]	; 0x40
	interrupts_enable_interrupt_vector(PeripheralID, Priority);		// Enable nested interrupt vector and set priority for the configured controller
   8182e:	4611      	mov	r1, r2
   81830:	4b0f      	ldr	r3, [pc, #60]	; (81870 <interrupts_enable_pio+0x6c>)
   81832:	4798      	blx	r3
	
	// Select the interrupt mode, if the programmer is stupid the default mode will be pin change
	switch (Mode)
   81834:	2d01      	cmp	r5, #1
   81836:	d008      	beq.n	8184a <interrupts_enable_pio+0x46>
   81838:	2d02      	cmp	r5, #2
   8183a:	d00d      	beq.n	81858 <interrupts_enable_pio+0x54>
   8183c:	bd70      	pop	{r4, r5, r6, pc}
			CurrentPio = PIOB;
   8183e:	4e0d      	ldr	r6, [pc, #52]	; (81874 <interrupts_enable_pio+0x70>)
			break;
   81840:	e7f2      	b.n	81828 <interrupts_enable_pio+0x24>
			CurrentPio = PIOC;
   81842:	4e0d      	ldr	r6, [pc, #52]	; (81878 <interrupts_enable_pio+0x74>)
			break;
   81844:	e7f0      	b.n	81828 <interrupts_enable_pio+0x24>
			CurrentPio = PIOD;
   81846:	4e0d      	ldr	r6, [pc, #52]	; (8187c <interrupts_enable_pio+0x78>)
			break;
   81848:	e7ee      	b.n	81828 <interrupts_enable_pio+0x24>
	{
		case INTERRUPT_PIN_CHANGE_MODE:
			break; // No need to configure anything else, just for show
		case INTERRUPT_RISING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   8184a:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   8184e:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_REHLSR		=	Pin;				// Select rising edge detection
   81852:	f8c6 40d4 	str.w	r4, [r6, #212]	; 0xd4
			break;
   81856:	bd70      	pop	{r4, r5, r6, pc}
		case INTERRUPT_FALLING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   81858:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   8185c:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_FELLSR		=	Pin;				// Select falling edge detection
   81860:	f8c6 40d0 	str.w	r4, [r6, #208]	; 0xd0
   81864:	bd70      	pop	{r4, r5, r6, pc}
   81866:	bf00      	nop
   81868:	400e0600 	.word	0x400e0600
   8186c:	400e0e00 	.word	0x400e0e00
   81870:	000817b5 	.word	0x000817b5
   81874:	400e1000 	.word	0x400e1000
   81878:	400e1200 	.word	0x400e1200
   8187c:	400e1400 	.word	0x400e1400

00081880 <PIOA_Handler>:
}


// Interrupt handler for the crankshaft and camshaft signal
void PIOA_Handler(void)
{
   81880:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t TimerCounterValue	=		TC2->TC_CHANNEL[2].TC_CV;
   81884:	4b8d      	ldr	r3, [pc, #564]	; (81abc <PIOA_Handler+0x23c>)
   81886:	f8d3 6090 	ldr.w	r6, [r3, #144]	; 0x90
	uint32_t status_register	=		PIOA->PIO_ISR;
   8188a:	f503 23b1 	add.w	r3, r3, #362496	; 0x58800
   8188e:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
   81892:	6cdf      	ldr	r7, [r3, #76]	; 0x4c
	
	// Check if the interrupt source is from the crankshaft sensor
	if (status_register & CRANK_SIGNAL)
   81894:	f017 0f80 	tst.w	r7, #128	; 0x80
   81898:	f000 80ad 	beq.w	819f6 <PIOA_Handler+0x176>
	{
		CrankPrevCycleCounts	=		CrankCurrCycleCounts;
   8189c:	4b88      	ldr	r3, [pc, #544]	; (81ac0 <PIOA_Handler+0x240>)
   8189e:	6819      	ldr	r1, [r3, #0]
   818a0:	4a88      	ldr	r2, [pc, #544]	; (81ac4 <PIOA_Handler+0x244>)
   818a2:	6011      	str	r1, [r2, #0]
		CrankCurrCycleCounts	=		TimerCounterValue - CrankTimerCounts;
   818a4:	4988      	ldr	r1, [pc, #544]	; (81ac8 <PIOA_Handler+0x248>)
   818a6:	680a      	ldr	r2, [r1, #0]
   818a8:	1ab2      	subs	r2, r6, r2
   818aa:	601a      	str	r2, [r3, #0]
		CrankTimerCounts		=		TimerCounterValue;
   818ac:	600e      	str	r6, [r1, #0]
		CrankRevCounts			+=		CrankCurrCycleCounts;
   818ae:	681b      	ldr	r3, [r3, #0]
   818b0:	4a86      	ldr	r2, [pc, #536]	; (81acc <PIOA_Handler+0x24c>)
   818b2:	6811      	ldr	r1, [r2, #0]
   818b4:	440b      	add	r3, r1
   818b6:	6013      	str	r3, [r2, #0]
		CrankTooth++;
   818b8:	4a85      	ldr	r2, [pc, #532]	; (81ad0 <PIOA_Handler+0x250>)
   818ba:	7813      	ldrb	r3, [r2, #0]
   818bc:	3301      	adds	r3, #1
   818be:	b2db      	uxtb	r3, r3
   818c0:	7013      	strb	r3, [r2, #0]
		CrankToothCounter++;
   818c2:	4a84      	ldr	r2, [pc, #528]	; (81ad4 <PIOA_Handler+0x254>)
   818c4:	6813      	ldr	r3, [r2, #0]
   818c6:	3301      	adds	r3, #1
   818c8:	6013      	str	r3, [r2, #0]
		CrankSignalFlag			=		TRUE;
   818ca:	2201      	movs	r2, #1
   818cc:	4b82      	ldr	r3, [pc, #520]	; (81ad8 <PIOA_Handler+0x258>)
   818ce:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   818d0:	4b82      	ldr	r3, [pc, #520]	; (81adc <PIOA_Handler+0x25c>)
   818d2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   818d6:	091b      	lsrs	r3, r3, #4
   818d8:	d071      	beq.n	819be <PIOA_Handler+0x13e>
   818da:	2300      	movs	r3, #0
   818dc:	461a      	mov	r2, r3
		{
			struct cylinder_ *Cyl = &cylinder[i]; 
			if (Cyl->InjToothOn == CrankToothCounter) // Compare register B is for injector (TC_RB)
   818de:	4c7d      	ldr	r4, [pc, #500]	; (81ad4 <PIOA_Handler+0x254>)
   818e0:	487f      	ldr	r0, [pc, #508]	; (81ae0 <PIOA_Handler+0x260>)
			else if (!Cyl->InjEventOnSameTooth && (Cyl->InjToothOff == CrankToothCounter)) // Compare register B is for injector (TC_RB)
			{
				if (Cyl->InjCntTimingOff < PIOAHANDLERTIMEINCOUNTS) // The interrupt vector does not react when a value is stored in compare register which has been reached in the end of this function/handler
				{
					Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to low
					debug_cylinder[i].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
   818e2:	f8df e240 	ldr.w	lr, [pc, #576]	; 81b24 <PIOA_Handler+0x2a4>
					Cyl->InjEventPending = TRUE;
   818e6:	f04f 0c01 	mov.w	ip, #1
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   818ea:	4d7c      	ldr	r5, [pc, #496]	; (81adc <PIOA_Handler+0x25c>)
   818ec:	e01d      	b.n	8192a <PIOA_Handler+0xaa>
				if (Cyl->InjCntTimingOn < PIOAHANDLERTIMEINCOUNTS) // The interrupt vector does not react when a value is stored in compare register which has been reached in the end of this function/handler
   818ee:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   818f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   818f6:	6949      	ldr	r1, [r1, #20]
   818f8:	291d      	cmp	r1, #29
   818fa:	d847      	bhi.n	8198c <PIOA_Handler+0x10c>
					Cyl->Inj_pio->PIO_SODR = Cyl->InjOutputPin;			// Sets pin to high
   818fc:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   81900:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   81904:	f8d1 8034 	ldr.w	r8, [r1, #52]	; 0x34
   81908:	f8d1 9030 	ldr.w	r9, [r1, #48]	; 0x30
   8190c:	f8c8 9030 	str.w	r9, [r8, #48]	; 0x30
					debug_cylinder[i].InjRealTimeTurnOnCount = Cyl->Tc_channel->TC_CV;
   81910:	6b89      	ldr	r1, [r1, #56]	; 0x38
   81912:	6909      	ldr	r1, [r1, #16]
   81914:	eb0e 1343 	add.w	r3, lr, r3, lsl #5
   81918:	6159      	str	r1, [r3, #20]
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8191a:	3201      	adds	r2, #1
   8191c:	b2d2      	uxtb	r2, r2
   8191e:	4613      	mov	r3, r2
   81920:	f895 1036 	ldrb.w	r1, [r5, #54]	; 0x36
   81924:	ebb2 1f11 	cmp.w	r2, r1, lsr #4
   81928:	da49      	bge.n	819be <PIOA_Handler+0x13e>
			if (Cyl->InjToothOn == CrankToothCounter) // Compare register B is for injector (TC_RB)
   8192a:	f8d4 8000 	ldr.w	r8, [r4]
   8192e:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   81932:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   81936:	69c9      	ldr	r1, [r1, #28]
   81938:	4541      	cmp	r1, r8
   8193a:	d0d8      	beq.n	818ee <PIOA_Handler+0x6e>
			else if (!Cyl->InjEventOnSameTooth && (Cyl->InjToothOff == CrankToothCounter)) // Compare register B is for injector (TC_RB)
   8193c:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   81940:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   81944:	f891 1025 	ldrb.w	r1, [r1, #37]	; 0x25
   81948:	2900      	cmp	r1, #0
   8194a:	d1e6      	bne.n	8191a <PIOA_Handler+0x9a>
   8194c:	f8d4 8000 	ldr.w	r8, [r4]
   81950:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   81954:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   81958:	6a09      	ldr	r1, [r1, #32]
   8195a:	4541      	cmp	r1, r8
   8195c:	d1dd      	bne.n	8191a <PIOA_Handler+0x9a>
				if (Cyl->InjCntTimingOff < PIOAHANDLERTIMEINCOUNTS) // The interrupt vector does not react when a value is stored in compare register which has been reached in the end of this function/handler
   8195e:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   81962:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   81966:	6989      	ldr	r1, [r1, #24]
   81968:	291d      	cmp	r1, #29
   8196a:	d81e      	bhi.n	819aa <PIOA_Handler+0x12a>
					Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to low
   8196c:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   81970:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   81974:	f8d1 8034 	ldr.w	r8, [r1, #52]	; 0x34
   81978:	f8d1 9030 	ldr.w	r9, [r1, #48]	; 0x30
   8197c:	f8c8 9034 	str.w	r9, [r8, #52]	; 0x34
					debug_cylinder[i].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
   81980:	6b89      	ldr	r1, [r1, #56]	; 0x38
   81982:	6909      	ldr	r1, [r1, #16]
   81984:	eb0e 1343 	add.w	r3, lr, r3, lsl #5
   81988:	6199      	str	r1, [r3, #24]
   8198a:	e7c6      	b.n	8191a <PIOA_Handler+0x9a>
					Cyl->InjEventPending = TRUE;
   8198c:	ea4f 1803 	mov.w	r8, r3, lsl #4
   81990:	eba8 0903 	sub.w	r9, r8, r3
   81994:	eb00 0989 	add.w	r9, r0, r9, lsl #2
   81998:	f889 c024 	strb.w	ip, [r9, #36]	; 0x24
					Cyl->Tc_channel->TC_RB = Cyl->Tc_channel->TC_CV + Cyl->InjCntTimingOn;
   8199c:	f8d9 3038 	ldr.w	r3, [r9, #56]	; 0x38
   819a0:	f8d3 8010 	ldr.w	r8, [r3, #16]
   819a4:	4441      	add	r1, r8
   819a6:	6199      	str	r1, [r3, #24]
   819a8:	e7b7      	b.n	8191a <PIOA_Handler+0x9a>
				}
				else
				{
					// TODO: USE math_sum_with_overflow_protection !!!!!!!!!!!!!!!!!!!!!!
					Cyl->Tc_channel->TC_RB = Cyl->Tc_channel->TC_CV + Cyl->InjCntTimingOff;
   819aa:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   819ae:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   819b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   819b4:	f8d3 8010 	ldr.w	r8, [r3, #16]
   819b8:	4441      	add	r1, r8
   819ba:	6199      	str	r1, [r3, #24]
   819bc:	e7ad      	b.n	8191a <PIOA_Handler+0x9a>
				}
			}
		}
		if (CrankTooth == DwellFirstTach)
   819be:	4b44      	ldr	r3, [pc, #272]	; (81ad0 <PIOA_Handler+0x250>)
   819c0:	781b      	ldrb	r3, [r3, #0]
   819c2:	4a48      	ldr	r2, [pc, #288]	; (81ae4 <PIOA_Handler+0x264>)
   819c4:	7812      	ldrb	r2, [r2, #0]
   819c6:	b2db      	uxtb	r3, r3
   819c8:	4293      	cmp	r3, r2
   819ca:	d028      	beq.n	81a1e <PIOA_Handler+0x19e>
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
			}
		}
		else if (CrankTooth == DwellSecondTach)
   819cc:	4b40      	ldr	r3, [pc, #256]	; (81ad0 <PIOA_Handler+0x250>)
   819ce:	781b      	ldrb	r3, [r3, #0]
   819d0:	4a45      	ldr	r2, [pc, #276]	; (81ae8 <PIOA_Handler+0x268>)
   819d2:	7812      	ldrb	r2, [r2, #0]
   819d4:	b2db      	uxtb	r3, r3
   819d6:	4293      	cmp	r3, r2
   819d8:	d035      	beq.n	81a46 <PIOA_Handler+0x1c6>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + DwellSecondInterval;
			}			
		}
		
		
		if (CrankTooth == CrankFirstTach)
   819da:	4b3d      	ldr	r3, [pc, #244]	; (81ad0 <PIOA_Handler+0x250>)
   819dc:	781b      	ldrb	r3, [r3, #0]
   819de:	4a43      	ldr	r2, [pc, #268]	; (81aec <PIOA_Handler+0x26c>)
   819e0:	7812      	ldrb	r2, [r2, #0]
   819e2:	b2db      	uxtb	r3, r3
   819e4:	4293      	cmp	r3, r2
   819e6:	d044      	beq.n	81a72 <PIOA_Handler+0x1f2>
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
			}
		}
		else if (CrankTooth == CrankSecondTach)
   819e8:	4b39      	ldr	r3, [pc, #228]	; (81ad0 <PIOA_Handler+0x250>)
   819ea:	781b      	ldrb	r3, [r3, #0]
   819ec:	4a40      	ldr	r2, [pc, #256]	; (81af0 <PIOA_Handler+0x270>)
   819ee:	7812      	ldrb	r2, [r2, #0]
   819f0:	b2db      	uxtb	r3, r3
   819f2:	4293      	cmp	r3, r2
   819f4:	d04e      	beq.n	81a94 <PIOA_Handler+0x214>
	}
	
	
	
	// Check if the interrupt source is from the camshaft sensor
	if (status_register & CAM_SIGNAL)
   819f6:	f417 4f00 	tst.w	r7, #32768	; 0x8000
   819fa:	d008      	beq.n	81a0e <PIOA_Handler+0x18e>
	{
		CamCurrCycleCounts		=		TimerCounterValue - CamTimerCounts;
   819fc:	4a3d      	ldr	r2, [pc, #244]	; (81af4 <PIOA_Handler+0x274>)
   819fe:	6813      	ldr	r3, [r2, #0]
   81a00:	1af3      	subs	r3, r6, r3
   81a02:	493d      	ldr	r1, [pc, #244]	; (81af8 <PIOA_Handler+0x278>)
   81a04:	600b      	str	r3, [r1, #0]
		CamTimerCounts			=		TimerCounterValue;
   81a06:	6016      	str	r6, [r2, #0]
		CamSignalFlag			=		TRUE;
   81a08:	2201      	movs	r2, #1
   81a0a:	4b3c      	ldr	r3, [pc, #240]	; (81afc <PIOA_Handler+0x27c>)
   81a0c:	701a      	strb	r2, [r3, #0]
	}
	
	PIOAHandlerTimeInCounts = TC2->TC_CHANNEL[2].TC_CV - TimerCounterValue; 
   81a0e:	4b2b      	ldr	r3, [pc, #172]	; (81abc <PIOA_Handler+0x23c>)
   81a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
   81a14:	1b9e      	subs	r6, r3, r6
   81a16:	4b3a      	ldr	r3, [pc, #232]	; (81b00 <PIOA_Handler+0x280>)
   81a18:	601e      	str	r6, [r3, #0]
   81a1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			DwellSecondFlag = TRUE;
   81a1e:	2201      	movs	r2, #1
   81a20:	4b38      	ldr	r3, [pc, #224]	; (81b04 <PIOA_Handler+0x284>)
   81a22:	701a      	strb	r2, [r3, #0]
			if (!CamSignalFlag)
   81a24:	4b35      	ldr	r3, [pc, #212]	; (81afc <PIOA_Handler+0x27c>)
   81a26:	781b      	ldrb	r3, [r3, #0]
   81a28:	b933      	cbnz	r3, 81a38 <PIOA_Handler+0x1b8>
				TC0->TC_CHANNEL[0].TC_RA	=	TC0->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
   81a2a:	4a37      	ldr	r2, [pc, #220]	; (81b08 <PIOA_Handler+0x288>)
   81a2c:	6913      	ldr	r3, [r2, #16]
   81a2e:	4937      	ldr	r1, [pc, #220]	; (81b0c <PIOA_Handler+0x28c>)
   81a30:	6809      	ldr	r1, [r1, #0]
   81a32:	440b      	add	r3, r1
   81a34:	6153      	str	r3, [r2, #20]
   81a36:	e7d0      	b.n	819da <PIOA_Handler+0x15a>
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
   81a38:	4a35      	ldr	r2, [pc, #212]	; (81b10 <PIOA_Handler+0x290>)
   81a3a:	6913      	ldr	r3, [r2, #16]
   81a3c:	4933      	ldr	r1, [pc, #204]	; (81b0c <PIOA_Handler+0x28c>)
   81a3e:	6809      	ldr	r1, [r1, #0]
   81a40:	440b      	add	r3, r1
   81a42:	6153      	str	r3, [r2, #20]
   81a44:	e7c9      	b.n	819da <PIOA_Handler+0x15a>
			DwellFirstFlag = TRUE;
   81a46:	2201      	movs	r2, #1
   81a48:	4b32      	ldr	r3, [pc, #200]	; (81b14 <PIOA_Handler+0x294>)
   81a4a:	701a      	strb	r2, [r3, #0]
			if (!CamSignalFlag)
   81a4c:	4b2b      	ldr	r3, [pc, #172]	; (81afc <PIOA_Handler+0x27c>)
   81a4e:	781b      	ldrb	r3, [r3, #0]
   81a50:	b933      	cbnz	r3, 81a60 <PIOA_Handler+0x1e0>
				TC0->TC_CHANNEL[1].TC_RA	=	TC0->TC_CHANNEL[1].TC_CV + DwellSecondInterval;
   81a52:	4a2d      	ldr	r2, [pc, #180]	; (81b08 <PIOA_Handler+0x288>)
   81a54:	6d13      	ldr	r3, [r2, #80]	; 0x50
   81a56:	4930      	ldr	r1, [pc, #192]	; (81b18 <PIOA_Handler+0x298>)
   81a58:	6809      	ldr	r1, [r1, #0]
   81a5a:	440b      	add	r3, r1
   81a5c:	6553      	str	r3, [r2, #84]	; 0x54
   81a5e:	e7bc      	b.n	819da <PIOA_Handler+0x15a>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + DwellSecondInterval;
   81a60:	4a29      	ldr	r2, [pc, #164]	; (81b08 <PIOA_Handler+0x288>)
   81a62:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
   81a66:	492c      	ldr	r1, [pc, #176]	; (81b18 <PIOA_Handler+0x298>)
   81a68:	6809      	ldr	r1, [r1, #0]
   81a6a:	440b      	add	r3, r1
   81a6c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
   81a70:	e7b3      	b.n	819da <PIOA_Handler+0x15a>
			if (!CamSignalFlag)
   81a72:	4b22      	ldr	r3, [pc, #136]	; (81afc <PIOA_Handler+0x27c>)
   81a74:	781b      	ldrb	r3, [r3, #0]
   81a76:	b933      	cbnz	r3, 81a86 <PIOA_Handler+0x206>
				TC0->TC_CHANNEL[0].TC_RA	=	TC0->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
   81a78:	4a23      	ldr	r2, [pc, #140]	; (81b08 <PIOA_Handler+0x288>)
   81a7a:	6913      	ldr	r3, [r2, #16]
   81a7c:	4927      	ldr	r1, [pc, #156]	; (81b1c <PIOA_Handler+0x29c>)
   81a7e:	6809      	ldr	r1, [r1, #0]
   81a80:	440b      	add	r3, r1
   81a82:	6153      	str	r3, [r2, #20]
   81a84:	e7b7      	b.n	819f6 <PIOA_Handler+0x176>
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
   81a86:	4a22      	ldr	r2, [pc, #136]	; (81b10 <PIOA_Handler+0x290>)
   81a88:	6913      	ldr	r3, [r2, #16]
   81a8a:	4924      	ldr	r1, [pc, #144]	; (81b1c <PIOA_Handler+0x29c>)
   81a8c:	6809      	ldr	r1, [r1, #0]
   81a8e:	440b      	add	r3, r1
   81a90:	6153      	str	r3, [r2, #20]
   81a92:	e7b0      	b.n	819f6 <PIOA_Handler+0x176>
			if (!CamSignalFlag)
   81a94:	4b19      	ldr	r3, [pc, #100]	; (81afc <PIOA_Handler+0x27c>)
   81a96:	781b      	ldrb	r3, [r3, #0]
   81a98:	b933      	cbnz	r3, 81aa8 <PIOA_Handler+0x228>
				TC0->TC_CHANNEL[1].TC_RA	=	TC0->TC_CHANNEL[1].TC_CV + CrankSecondInterval;
   81a9a:	4a1b      	ldr	r2, [pc, #108]	; (81b08 <PIOA_Handler+0x288>)
   81a9c:	6d13      	ldr	r3, [r2, #80]	; 0x50
   81a9e:	4920      	ldr	r1, [pc, #128]	; (81b20 <PIOA_Handler+0x2a0>)
   81aa0:	6809      	ldr	r1, [r1, #0]
   81aa2:	440b      	add	r3, r1
   81aa4:	6553      	str	r3, [r2, #84]	; 0x54
   81aa6:	e7a6      	b.n	819f6 <PIOA_Handler+0x176>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + CrankSecondInterval;
   81aa8:	4a17      	ldr	r2, [pc, #92]	; (81b08 <PIOA_Handler+0x288>)
   81aaa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
   81aae:	491c      	ldr	r1, [pc, #112]	; (81b20 <PIOA_Handler+0x2a0>)
   81ab0:	6809      	ldr	r1, [r1, #0]
   81ab2:	440b      	add	r3, r1
   81ab4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
   81ab8:	e79d      	b.n	819f6 <PIOA_Handler+0x176>
   81aba:	bf00      	nop
   81abc:	40088000 	.word	0x40088000
   81ac0:	20070a2c 	.word	0x20070a2c
   81ac4:	200723ec 	.word	0x200723ec
   81ac8:	200709c8 	.word	0x200709c8
   81acc:	200709e0 	.word	0x200709e0
   81ad0:	20072345 	.word	0x20072345
   81ad4:	20071f34 	.word	0x20071f34
   81ad8:	200723f8 	.word	0x200723f8
   81adc:	200710e4 	.word	0x200710e4
   81ae0:	20070e34 	.word	0x20070e34
   81ae4:	200723e8 	.word	0x200723e8
   81ae8:	20071624 	.word	0x20071624
   81aec:	20071f18 	.word	0x20071f18
   81af0:	20071a98 	.word	0x20071a98
   81af4:	20071598 	.word	0x20071598
   81af8:	200709d0 	.word	0x200709d0
   81afc:	20071f30 	.word	0x20071f30
   81b00:	20071f14 	.word	0x20071f14
   81b04:	20070a31 	.word	0x20070a31
   81b08:	40080000 	.word	0x40080000
   81b0c:	200709cc 	.word	0x200709cc
   81b10:	40084000 	.word	0x40084000
   81b14:	20072344 	.word	0x20072344
   81b18:	20071ec8 	.word	0x20071ec8
   81b1c:	20072404 	.word	0x20072404
   81b20:	20071a94 	.word	0x20071a94
   81b24:	200715a4 	.word	0x200715a4

00081b28 <math_map_adc>:

#include "math.h"

uint32_t math_map_adc(uint16_t min, uint16_t max, uint16_t value)
{
	return ((value * max) >> ADC_RESOLUTION) + min;
   81b28:	fb01 f202 	mul.w	r2, r1, r2
}
   81b2c:	eb00 20a2 	add.w	r0, r0, r2, asr #10
   81b30:	4770      	bx	lr

00081b32 <math_map>:
uint32_t math_map(uint16_t min, uint16_t max, int16_t value, uint16_t div)
{
	if (value < 0)
   81b32:	2a00      	cmp	r2, #0
		return 0;
	return ((value * max) / div) + min;
   81b34:	bfa3      	ittte	ge
   81b36:	4351      	mulge	r1, r2
   81b38:	fb91 f3f3 	sdivge	r3, r1, r3
   81b3c:	18c0      	addge	r0, r0, r3
   81b3e:	2000      	movlt	r0, #0
}
   81b40:	4770      	bx	lr
	...

00081b44 <math_find_median>:

// ATTENTION this will not work if the vector is not 16 bit, not sure how to make it global size since it is a pointer
uint16_t math_find_median(uint16_t * Vector, uint16_t VectorLength)
{
   81b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81b48:	af00      	add	r7, sp, #0
	uint16_t TempVector[VectorLength];
   81b4a:	004b      	lsls	r3, r1, #1
   81b4c:	3308      	adds	r3, #8
   81b4e:	f023 0307 	bic.w	r3, r3, #7
   81b52:	ebad 0d03 	sub.w	sp, sp, r3
   81b56:	46e8      	mov	r8, sp
	// Copy vector so we won't change him (copy constructor)
	for (uint16_t i = 0; i < VectorLength; i++)
   81b58:	b3d9      	cbz	r1, 81bd2 <math_find_median+0x8e>
   81b5a:	1e83      	subs	r3, r0, #2
   81b5c:	f1ad 0202 	sub.w	r2, sp, #2
   81b60:	1e4c      	subs	r4, r1, #1
   81b62:	b2a4      	uxth	r4, r4
   81b64:	eb00 0444 	add.w	r4, r0, r4, lsl #1
	{
		TempVector[i] = Vector[i];
   81b68:	f833 0f02 	ldrh.w	r0, [r3, #2]!
   81b6c:	f822 0f02 	strh.w	r0, [r2, #2]!
	for (uint16_t i = 0; i < VectorLength; i++)
   81b70:	42a3      	cmp	r3, r4
   81b72:	d1f9      	bne.n	81b68 <math_find_median+0x24>
		//uart_print_string("her "); uart_print_int(Vector[i]); uart_new_line();
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
   81b74:	2901      	cmp	r1, #1
   81b76:	d92c      	bls.n	81bd2 <math_find_median+0x8e>
   81b78:	46c4      	mov	ip, r8
   81b7a:	46c2      	mov	sl, r8
   81b7c:	f04f 0901 	mov.w	r9, #1
   81b80:	e007      	b.n	81b92 <math_find_median+0x4e>
   81b82:	f109 0901 	add.w	r9, r9, #1
   81b86:	f10a 0a02 	add.w	sl, sl, #2
   81b8a:	fa1f f389 	uxth.w	r3, r9
   81b8e:	4299      	cmp	r1, r3
   81b90:	d91f      	bls.n	81bd2 <math_find_median+0x8e>
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81b92:	fa1f f389 	uxth.w	r3, r9
   81b96:	2b00      	cmp	r3, #0
   81b98:	d0f3      	beq.n	81b82 <math_find_median+0x3e>
   81b9a:	46ce      	mov	lr, r9
   81b9c:	f8ba 4002 	ldrh.w	r4, [sl, #2]
   81ba0:	f109 36ff 	add.w	r6, r9, #4294967295
   81ba4:	f8ba 5000 	ldrh.w	r5, [sl]
   81ba8:	42ac      	cmp	r4, r5
   81baa:	d2ea      	bcs.n	81b82 <math_find_median+0x3e>
   81bac:	f1a9 0202 	sub.w	r2, r9, #2
   81bb0:	4653      	mov	r3, sl
		{
			uint16_t temp = TempVector[j];
			TempVector[j] = TempVector[j-1];
   81bb2:	f828 501e 	strh.w	r5, [r8, lr, lsl #1]
			TempVector[j-1] = temp;
   81bb6:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81bba:	4563      	cmp	r3, ip
   81bbc:	d0e1      	beq.n	81b82 <math_find_median+0x3e>
   81bbe:	f102 0e01 	add.w	lr, r2, #1
   81bc2:	881c      	ldrh	r4, [r3, #0]
   81bc4:	4616      	mov	r6, r2
   81bc6:	f833 5d02 	ldrh.w	r5, [r3, #-2]!
   81bca:	3a01      	subs	r2, #1
   81bcc:	42ac      	cmp	r4, r5
   81bce:	d3f0      	bcc.n	81bb2 <math_find_median+0x6e>
   81bd0:	e7d7      	b.n	81b82 <math_find_median+0x3e>
			j--;
		}
	}
	// Return median
	return TempVector[(uint16_t)((VectorLength * 1.0 + 0.5) / 2.0)];
   81bd2:	4608      	mov	r0, r1
   81bd4:	4b08      	ldr	r3, [pc, #32]	; (81bf8 <math_find_median+0xb4>)
   81bd6:	4798      	blx	r3
   81bd8:	2200      	movs	r2, #0
   81bda:	4b08      	ldr	r3, [pc, #32]	; (81bfc <math_find_median+0xb8>)
   81bdc:	4c08      	ldr	r4, [pc, #32]	; (81c00 <math_find_median+0xbc>)
   81bde:	47a0      	blx	r4
   81be0:	2200      	movs	r2, #0
   81be2:	4b06      	ldr	r3, [pc, #24]	; (81bfc <math_find_median+0xb8>)
   81be4:	4c07      	ldr	r4, [pc, #28]	; (81c04 <math_find_median+0xc0>)
   81be6:	47a0      	blx	r4
   81be8:	4b07      	ldr	r3, [pc, #28]	; (81c08 <math_find_median+0xc4>)
   81bea:	4798      	blx	r3
   81bec:	b280      	uxth	r0, r0
}
   81bee:	f838 0010 	ldrh.w	r0, [r8, r0, lsl #1]
   81bf2:	46bd      	mov	sp, r7
   81bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81bf8:	0008328d 	.word	0x0008328d
   81bfc:	3fe00000 	.word	0x3fe00000
   81c00:	00082ff5 	.word	0x00082ff5
   81c04:	00083359 	.word	0x00083359
   81c08:	0008377d 	.word	0x0008377d

00081c0c <math_find_interpolation_index>:
	uint16_t calc2 = (uint32_t)Calculate[IndexHigh] * (Weight);
	return (calc1 + calc2) / 100;
}

void math_find_interpolation_index(uint8_t * Vector, uint16_t Value, uint8_t * Low, uint8_t * High, uint16_t Scaler, uint8_t Len)
{
   81c0c:	b4f0      	push	{r4, r5, r6, r7}
   81c0e:	f8bd 7010 	ldrh.w	r7, [sp, #16]
   81c12:	f89d 6014 	ldrb.w	r6, [sp, #20]
	for (uint8_t Index = 0; Index < Len; Index++)
   81c16:	b1a6      	cbz	r6, 81c42 <math_find_interpolation_index+0x36>
   81c18:	3801      	subs	r0, #1
   81c1a:	2500      	movs	r5, #0
   81c1c:	e007      	b.n	81c2e <math_find_interpolation_index+0x22>
		uint16_t Temp = Vector[Index] * Scaler;
		
		if (Value > Temp) {
			*Low = Index;
		} 
		else if (Value < Temp) {
   81c1e:	428c      	cmp	r4, r1
   81c20:	d80e      	bhi.n	81c40 <math_find_interpolation_index+0x34>
			*High = Index;
			break;
		} 
		else if (Value == Temp) {
   81c22:	428c      	cmp	r4, r1
   81c24:	d00f      	beq.n	81c46 <math_find_interpolation_index+0x3a>
	for (uint8_t Index = 0; Index < Len; Index++)
   81c26:	3501      	adds	r5, #1
   81c28:	b2ed      	uxtb	r5, r5
   81c2a:	42ae      	cmp	r6, r5
   81c2c:	d009      	beq.n	81c42 <math_find_interpolation_index+0x36>
		uint16_t Temp = Vector[Index] * Scaler;
   81c2e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
   81c32:	fb04 f407 	mul.w	r4, r4, r7
   81c36:	b2a4      	uxth	r4, r4
		if (Value > Temp) {
   81c38:	428c      	cmp	r4, r1
   81c3a:	d2f0      	bcs.n	81c1e <math_find_interpolation_index+0x12>
			*Low = Index;
   81c3c:	7015      	strb	r5, [r2, #0]
   81c3e:	e7f2      	b.n	81c26 <math_find_interpolation_index+0x1a>
			*High = Index;
   81c40:	701d      	strb	r5, [r3, #0]
			*Low = Index;
			*High = Index;
			break;
		}
	}
}
   81c42:	bcf0      	pop	{r4, r5, r6, r7}
   81c44:	4770      	bx	lr
			*Low = Index;
   81c46:	7015      	strb	r5, [r2, #0]
			*High = Index;
   81c48:	701d      	strb	r5, [r3, #0]
			break;
   81c4a:	e7fa      	b.n	81c42 <math_find_interpolation_index+0x36>

00081c4c <math_interpolation>:


// Calculate the weight of the value compared to indexes x1 and x2
uint8_t math_interpolation(uint16_t value, uint16_t x1, uint16_t x2)
{
	if (value <= x1) // below or equal to lower bound
   81c4c:	4288      	cmp	r0, r1
   81c4e:	d90c      	bls.n	81c6a <math_interpolation+0x1e>
		return 0;

	if (value >= x2) // above or equal to upper bounds
   81c50:	4290      	cmp	r0, r2
   81c52:	d301      	bcc.n	81c58 <math_interpolation+0xc>
		return 100;
   81c54:	2064      	movs	r0, #100	; 0x64

	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
}
   81c56:	4770      	bx	lr
	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
   81c58:	1a40      	subs	r0, r0, r1
   81c5a:	2364      	movs	r3, #100	; 0x64
   81c5c:	fb03 f000 	mul.w	r0, r3, r0
   81c60:	1a51      	subs	r1, r2, r1
   81c62:	fbb0 f0f1 	udiv	r0, r0, r1
   81c66:	b2c0      	uxtb	r0, r0
   81c68:	4770      	bx	lr
		return 0;
   81c6a:	2000      	movs	r0, #0
   81c6c:	4770      	bx	lr
	...

00081c70 <math_interpolation_array>:
{
   81c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81c74:	b087      	sub	sp, #28
   81c76:	4604      	mov	r4, r0
   81c78:	4688      	mov	r8, r1
   81c7a:	4615      	mov	r5, r2
   81c7c:	469b      	mov	fp, r3
	uint8_t RpmIndexLow = 0, MapIndexLow = 0;
   81c7e:	2300      	movs	r3, #0
   81c80:	f88d 3017 	strb.w	r3, [sp, #23]
   81c84:	f88d 3016 	strb.w	r3, [sp, #22]
	uint8_t RpmIndexHigh = THREE_D_TABLE_SIZE - 1, MapIndexHigh = THREE_D_TABLE_SIZE - 1;
   81c88:	230f      	movs	r3, #15
   81c8a:	f88d 3015 	strb.w	r3, [sp, #21]
   81c8e:	f88d 3014 	strb.w	r3, [sp, #20]
	math_find_interpolation_index(Current->Xbin, Rpm, &RpmIndexLow, &RpmIndexHigh, RPM_SCALER, THREE_D_TABLE_SIZE);
   81c92:	2710      	movs	r7, #16
   81c94:	9701      	str	r7, [sp, #4]
   81c96:	2364      	movs	r3, #100	; 0x64
   81c98:	9300      	str	r3, [sp, #0]
   81c9a:	f10d 0315 	add.w	r3, sp, #21
   81c9e:	f10d 0217 	add.w	r2, sp, #23
   81ca2:	4601      	mov	r1, r0
   81ca4:	6868      	ldr	r0, [r5, #4]
   81ca6:	4e29      	ldr	r6, [pc, #164]	; (81d4c <math_interpolation_array+0xdc>)
   81ca8:	47b0      	blx	r6
	math_find_interpolation_index(Current->Ybin, Map, &MapIndexLow, &MapIndexHigh, 1, THREE_D_TABLE_SIZE);
   81caa:	9701      	str	r7, [sp, #4]
   81cac:	2301      	movs	r3, #1
   81cae:	9300      	str	r3, [sp, #0]
   81cb0:	ab05      	add	r3, sp, #20
   81cb2:	f10d 0216 	add.w	r2, sp, #22
   81cb6:	f8cd 800c 	str.w	r8, [sp, #12]
   81cba:	4641      	mov	r1, r8
   81cbc:	68a8      	ldr	r0, [r5, #8]
   81cbe:	47b0      	blx	r6
	uint8_t RpmWeight = math_interpolation(Rpm, Current->Xbin[RpmIndexLow] * RPM_SCALER, Current->Xbin[RpmIndexHigh] * RPM_SCALER);
   81cc0:	686b      	ldr	r3, [r5, #4]
   81cc2:	f89d 7017 	ldrb.w	r7, [sp, #23]
   81cc6:	f89d 6015 	ldrb.w	r6, [sp, #21]
   81cca:	5d9a      	ldrb	r2, [r3, r6]
   81ccc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81cd0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81cd4:	0092      	lsls	r2, r2, #2
   81cd6:	b292      	uxth	r2, r2
   81cd8:	5dd9      	ldrb	r1, [r3, r7]
   81cda:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   81cde:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   81ce2:	0089      	lsls	r1, r1, #2
   81ce4:	b289      	uxth	r1, r1
   81ce6:	4620      	mov	r0, r4
   81ce8:	f8df a064 	ldr.w	sl, [pc, #100]	; 81d50 <math_interpolation_array+0xe0>
   81cec:	47d0      	blx	sl
   81cee:	4604      	mov	r4, r0
	uint8_t MapWeight = math_interpolation(Map, Current->Ybin[MapIndexLow], Current->Ybin[MapIndexHigh]);
   81cf0:	68ab      	ldr	r3, [r5, #8]
   81cf2:	f89d 9016 	ldrb.w	r9, [sp, #22]
   81cf6:	f89d 8014 	ldrb.w	r8, [sp, #20]
   81cfa:	f813 2008 	ldrb.w	r2, [r3, r8]
   81cfe:	f813 1009 	ldrb.w	r1, [r3, r9]
   81d02:	9803      	ldr	r0, [sp, #12]
   81d04:	47d0      	blx	sl
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81d06:	682b      	ldr	r3, [r5, #0]
   81d08:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
   81d0c:	f1c4 0164 	rsb	r1, r4, #100	; 0x64
	uint32_t calc3 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81d10:	f853 5028 	ldr.w	r5, [r3, r8, lsl #2]
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81d14:	5dd3      	ldrb	r3, [r2, r7]
	uint32_t calc2 = (uint32_t)Current->Table[MapIndexLow][RpmIndexHigh] * (100 - MapWeight) * (RpmWeight);
   81d16:	5d92      	ldrb	r2, [r2, r6]
   81d18:	fb04 f202 	mul.w	r2, r4, r2
	return (calc1 + calc2 + calc3 + calc4) / tempCalc;
   81d1c:	fb01 2303 	mla	r3, r1, r3, r2
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81d20:	f1c0 0e64 	rsb	lr, r0, #100	; 0x64
	uint32_t calc3 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81d24:	5dea      	ldrb	r2, [r5, r7]
	uint32_t calc4 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexHigh] * (MapWeight) * (RpmWeight);
   81d26:	5dad      	ldrb	r5, [r5, r6]
   81d28:	fb04 f405 	mul.w	r4, r4, r5
	return (calc1 + calc2 + calc3 + calc4) / tempCalc;
   81d2c:	fb01 4402 	mla	r4, r1, r2, r4
   81d30:	fb00 f004 	mul.w	r0, r0, r4
   81d34:	fb0e 0003 	mla	r0, lr, r3, r0
   81d38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81d3c:	fb93 fbfb 	sdiv	fp, r3, fp
   81d40:	fbb0 f0fb 	udiv	r0, r0, fp
}
   81d44:	b280      	uxth	r0, r0
   81d46:	b007      	add	sp, #28
   81d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81d4c:	00081c0d 	.word	0x00081c0d
   81d50:	00081c4d 	.word	0x00081c4d

00081d54 <math_interpolation_vector>:
{
   81d54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81d58:	b085      	sub	sp, #20
   81d5a:	4681      	mov	r9, r0
   81d5c:	460d      	mov	r5, r1
   81d5e:	4617      	mov	r7, r2
   81d60:	4698      	mov	r8, r3
   81d62:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	uint8_t IndexLow = 0;
   81d66:	2300      	movs	r3, #0
   81d68:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t IndexHigh = Len - 1;
   81d6c:	1e51      	subs	r1, r2, #1
   81d6e:	ab04      	add	r3, sp, #16
   81d70:	f803 1d02 	strb.w	r1, [r3, #-2]!
	math_find_interpolation_index(LookUp, Value, &IndexLow, &IndexHigh, Scaler, Len);
   81d74:	9201      	str	r2, [sp, #4]
   81d76:	f8cd 8000 	str.w	r8, [sp]
   81d7a:	f10d 020f 	add.w	r2, sp, #15
   81d7e:	4639      	mov	r1, r7
   81d80:	4c13      	ldr	r4, [pc, #76]	; (81dd0 <math_interpolation_vector+0x7c>)
   81d82:	47a0      	blx	r4
	uint8_t Weight = math_interpolation(Value, LookUp[IndexLow] * Scaler, LookUp[IndexHigh] * Scaler);
   81d84:	f89d 600f 	ldrb.w	r6, [sp, #15]
   81d88:	f89d 400e 	ldrb.w	r4, [sp, #14]
   81d8c:	f819 2004 	ldrb.w	r2, [r9, r4]
   81d90:	fb02 f208 	mul.w	r2, r2, r8
   81d94:	f819 1006 	ldrb.w	r1, [r9, r6]
   81d98:	fb01 f108 	mul.w	r1, r1, r8
   81d9c:	b292      	uxth	r2, r2
   81d9e:	b289      	uxth	r1, r1
   81da0:	4638      	mov	r0, r7
   81da2:	4b0c      	ldr	r3, [pc, #48]	; (81dd4 <math_interpolation_vector+0x80>)
   81da4:	4798      	blx	r3
	uint16_t calc1 = (uint32_t)Calculate[IndexLow] * (100 - Weight);
   81da6:	5dab      	ldrb	r3, [r5, r6]
   81da8:	f1c0 0264 	rsb	r2, r0, #100	; 0x64
   81dac:	fb03 f302 	mul.w	r3, r3, r2
	return (calc1 + calc2) / 100;
   81db0:	b29b      	uxth	r3, r3
	uint16_t calc2 = (uint32_t)Calculate[IndexHigh] * (Weight);
   81db2:	5d2a      	ldrb	r2, [r5, r4]
   81db4:	fb02 f000 	mul.w	r0, r2, r0
	return (calc1 + calc2) / 100;
   81db8:	b280      	uxth	r0, r0
   81dba:	4403      	add	r3, r0
   81dbc:	4806      	ldr	r0, [pc, #24]	; (81dd8 <math_interpolation_vector+0x84>)
   81dbe:	fb80 2003 	smull	r2, r0, r0, r3
   81dc2:	17db      	asrs	r3, r3, #31
   81dc4:	ebc3 1060 	rsb	r0, r3, r0, asr #5
}
   81dc8:	b280      	uxth	r0, r0
   81dca:	b005      	add	sp, #20
   81dcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81dd0:	00081c0d 	.word	0x00081c0d
   81dd4:	00081c4d 	.word	0x00081c4d
   81dd8:	51eb851f 	.word	0x51eb851f

00081ddc <math_convert_degree_to_teeth_count>:
// Calculate the amount of teeth to skip for the next event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint8_t math_convert_degree_to_teeth_count(uint16_t degree)
{
	uint32_t temp = degree * engine_config4.TriggerTeethCount / CRANK_DEGREE_RESOLUTION;
   81ddc:	4b06      	ldr	r3, [pc, #24]	; (81df8 <math_convert_degree_to_teeth_count+0x1c>)
   81dde:	7bdb      	ldrb	r3, [r3, #15]
   81de0:	fb03 f000 	mul.w	r0, r3, r0
   81de4:	4b05      	ldr	r3, [pc, #20]	; (81dfc <math_convert_degree_to_teeth_count+0x20>)
   81de6:	fb83 2300 	smull	r2, r3, r3, r0
   81dea:	4403      	add	r3, r0
   81dec:	17c0      	asrs	r0, r0, #31
   81dee:	ebc0 20e3 	rsb	r0, r0, r3, asr #11
	// 		uart_transfer('C'); uart_print_int(temp); uart_new_line();
	// 		uart_transfer('R'); uart_print_int(temp1); uart_new_line();
	// 	}
	
	return (uint8_t) temp;
}
   81df2:	b2c0      	uxtb	r0, r0
   81df4:	4770      	bx	lr
   81df6:	bf00      	nop
   81df8:	20071130 	.word	0x20071130
   81dfc:	91a2b3c5 	.word	0x91a2b3c5

00081e00 <math_convert_pulsewidth_to_crank_degrees>:
	return (uint32_t) temp; 
}

// Returns crank degrees in .1 resolution (36.1 = 361)
uint32_t math_convert_pulsewidth_to_crank_degrees(uint32_t PW)
{
   81e00:	b538      	push	{r3, r4, r5, lr}
	uint32_t PWCounts = math_convert_pulsewidth_to_timer_counts(PW);
	return (PWCounts * CRANK_DEGREE_RESOLUTION) / LastCrankRevCounts;
   81e02:	4b08      	ldr	r3, [pc, #32]	; (81e24 <math_convert_pulsewidth_to_crank_degrees+0x24>)
   81e04:	681c      	ldr	r4, [r3, #0]
	uint64_t temp = ((uint64_t) PW * GLOBAL_TIMER_FREQ) / 10000000;
   81e06:	4a08      	ldr	r2, [pc, #32]	; (81e28 <math_convert_pulsewidth_to_crank_degrees+0x28>)
   81e08:	2300      	movs	r3, #0
   81e0a:	4908      	ldr	r1, [pc, #32]	; (81e2c <math_convert_pulsewidth_to_crank_degrees+0x2c>)
   81e0c:	fba0 0101 	umull	r0, r1, r0, r1
   81e10:	4d07      	ldr	r5, [pc, #28]	; (81e30 <math_convert_pulsewidth_to_crank_degrees+0x30>)
   81e12:	47a8      	blx	r5
	return (PWCounts * CRANK_DEGREE_RESOLUTION) / LastCrankRevCounts;
   81e14:	f44f 6361 	mov.w	r3, #3600	; 0xe10
   81e18:	fb03 f000 	mul.w	r0, r3, r0
}
   81e1c:	fbb0 f0f4 	udiv	r0, r0, r4
   81e20:	bd38      	pop	{r3, r4, r5, pc}
   81e22:	bf00      	nop
   81e24:	200709d8 	.word	0x200709d8
   81e28:	00989680 	.word	0x00989680
   81e2c:	00280de8 	.word	0x00280de8
   81e30:	000837bd 	.word	0x000837bd

00081e34 <math_find_event_tooth_from_number_of_teeths>:

uint8_t math_find_event_tooth_from_number_of_teeths(uint16_t CurrentCrankTooth, uint32_t *EventTooth, uint16_t NumberOfTeeths) // Find the event tooth(initiate timer tooth) from current tooth
{
   81e34:	b5f0      	push	{r4, r5, r6, r7, lr}
   81e36:	4603      	mov	r3, r0
	uint8_t TriggerTeethMinusMiss = engine_config4.TriggerTeethCount - engine_config4.MissingTeethCount;
   81e38:	4813      	ldr	r0, [pc, #76]	; (81e88 <math_find_event_tooth_from_number_of_teeths+0x54>)
   81e3a:	7bc6      	ldrb	r6, [r0, #15]
   81e3c:	7c00      	ldrb	r0, [r0, #16]
   81e3e:	1a36      	subs	r6, r6, r0
// 			uart_print_string("EventTooth: "); uart_print_int(EventTooth); uart_new_line();
// 			uart_print_string("EventTooth*: "); uart_print_int(*EventTooth); uart_new_line();
// 		}
// 	}
	uint8_t NrOfMissingTeethsAtEvent = 0; // this should not exceed 2 generally
	for (uint8_t i = 0; i < NumberOfTeeths; i++)
   81e40:	b302      	cbz	r2, 81e84 <math_find_event_tooth_from_number_of_teeths+0x50>
   81e42:	b2f6      	uxtb	r6, r6
   81e44:	4617      	mov	r7, r2
   81e46:	2200      	movs	r2, #0
   81e48:	4610      	mov	r0, r2
	{
		CurrentCrankTooth = (CurrentCrankTooth + 1) % engine_config4.TriggerTeethCount;
   81e4a:	f8df e03c 	ldr.w	lr, [pc, #60]	; 81e88 <math_find_event_tooth_from_number_of_teeths+0x54>
		if (!(CurrentCrankTooth >= TriggerTeethMinusMiss)) // Check if current tooth is NOT a missing tooth
   81e4e:	b2b6      	uxth	r6, r6
		{
			(*EventTooth)++;
			NrOfMissingTeethsAtEvent = 0;
   81e50:	4694      	mov	ip, r2
   81e52:	e006      	b.n	81e62 <math_find_event_tooth_from_number_of_teeths+0x2e>
		}
		else // counting missing tooth for timer 
		{
			NrOfMissingTeethsAtEvent++;
   81e54:	3001      	adds	r0, #1
   81e56:	b2c0      	uxtb	r0, r0
	for (uint8_t i = 0; i < NumberOfTeeths; i++)
   81e58:	3201      	adds	r2, #1
   81e5a:	b2d2      	uxtb	r2, r2
   81e5c:	b294      	uxth	r4, r2
   81e5e:	42bc      	cmp	r4, r7
   81e60:	d20f      	bcs.n	81e82 <math_find_event_tooth_from_number_of_teeths+0x4e>
		CurrentCrankTooth = (CurrentCrankTooth + 1) % engine_config4.TriggerTeethCount;
   81e62:	f89e 400f 	ldrb.w	r4, [lr, #15]
   81e66:	b2e4      	uxtb	r4, r4
   81e68:	1c5d      	adds	r5, r3, #1
   81e6a:	fb95 f3f4 	sdiv	r3, r5, r4
   81e6e:	fb04 5313 	mls	r3, r4, r3, r5
   81e72:	b29b      	uxth	r3, r3
		if (!(CurrentCrankTooth >= TriggerTeethMinusMiss)) // Check if current tooth is NOT a missing tooth
   81e74:	42b3      	cmp	r3, r6
   81e76:	d2ed      	bcs.n	81e54 <math_find_event_tooth_from_number_of_teeths+0x20>
			(*EventTooth)++;
   81e78:	6808      	ldr	r0, [r1, #0]
   81e7a:	3001      	adds	r0, #1
   81e7c:	6008      	str	r0, [r1, #0]
			NrOfMissingTeethsAtEvent = 0;
   81e7e:	4660      	mov	r0, ip
   81e80:	e7ea      	b.n	81e58 <math_find_event_tooth_from_number_of_teeths+0x24>
   81e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t NrOfMissingTeethsAtEvent = 0; // this should not exceed 2 generally
   81e84:	2000      	movs	r0, #0
		}
	}
	// TODO: Check if CurrentCrankTooth is between 22 - 23 if so, change a variable pointer !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	return NrOfMissingTeethsAtEvent;
   81e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81e88:	20071130 	.word	0x20071130

00081e8c <sensors_init>:
 */ 

 #include "sensors.h"

void sensors_init(void)
{
   81e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81e90:	2400      	movs	r4, #0
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81e92:	4e0e      	ldr	r6, [pc, #56]	; (81ecc <sensors_init+0x40>)
   81e94:	f8df 8040 	ldr.w	r8, [pc, #64]	; 81ed8 <sensors_init+0x4c>
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81e98:	4f0d      	ldr	r7, [pc, #52]	; (81ed0 <sensors_init+0x44>)
   81e9a:	b2a5      	uxth	r5, r4
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81e9c:	f505 7058 	add.w	r0, r5, #864	; 0x360
   81ea0:	b280      	uxth	r0, r0
   81ea2:	47b0      	blx	r6
   81ea4:	f808 0004 	strb.w	r0, [r8, r4]
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81ea8:	f505 60ec 	add.w	r0, r5, #1888	; 0x760
   81eac:	b280      	uxth	r0, r0
   81eae:	47b0      	blx	r6
   81eb0:	5538      	strb	r0, [r7, r4]
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
   81eb2:	f505 6036 	add.w	r0, r5, #2912	; 0xb60
   81eb6:	b280      	uxth	r0, r0
   81eb8:	47b0      	blx	r6
   81eba:	4b06      	ldr	r3, [pc, #24]	; (81ed4 <sensors_init+0x48>)
   81ebc:	5518      	strb	r0, [r3, r4]
   81ebe:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   81ec0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   81ec4:	d1e9      	bne.n	81e9a <sensors_init+0xe>
	}
}
   81ec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81eca:	bf00      	nop
   81ecc:	000810e1 	.word	0x000810e1
   81ed0:	20071ab0 	.word	0x20071ab0
   81ed4:	20071f44 	.word	0x20071f44
   81ed8:	20071628 	.word	0x20071628

00081edc <sensors_read_adc>:

void sensors_read_adc(void)
{
   81edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// TODO: TURN GLOBAL INTERRUPTS OFF
	engine_realtime.Clt = CltAdc_LUT[math_find_median(AdcData[ADC_CLT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81ee0:	4d28      	ldr	r5, [pc, #160]	; (81f84 <sensors_read_adc+0xa8>)
   81ee2:	2103      	movs	r1, #3
   81ee4:	4628      	mov	r0, r5
   81ee6:	4e28      	ldr	r6, [pc, #160]	; (81f88 <sensors_read_adc+0xac>)
   81ee8:	47b0      	blx	r6
   81eea:	4b28      	ldr	r3, [pc, #160]	; (81f8c <sensors_read_adc+0xb0>)
   81eec:	5c1b      	ldrb	r3, [r3, r0]
   81eee:	b2db      	uxtb	r3, r3
   81ef0:	4c27      	ldr	r4, [pc, #156]	; (81f90 <sensors_read_adc+0xb4>)
   81ef2:	71e3      	strb	r3, [r4, #7]
	engine_realtime.Iat = IatAdc_LUT[math_find_median(AdcData[ADC_IAT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81ef4:	2103      	movs	r1, #3
   81ef6:	f105 000c 	add.w	r0, r5, #12
   81efa:	47b0      	blx	r6
   81efc:	4b25      	ldr	r3, [pc, #148]	; (81f94 <sensors_read_adc+0xb8>)
   81efe:	5c1b      	ldrb	r3, [r3, r0]
   81f00:	b2db      	uxtb	r3, r3
   81f02:	71a3      	strb	r3, [r4, #6]
	engine_realtime.Afr = AfrAdc_LUT[math_find_median(AdcData[ADC_AFR_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81f04:	2103      	movs	r1, #3
   81f06:	1da8      	adds	r0, r5, #6
   81f08:	47b0      	blx	r6
   81f0a:	4b23      	ldr	r3, [pc, #140]	; (81f98 <sensors_read_adc+0xbc>)
   81f0c:	5c1b      	ldrb	r3, [r3, r0]
   81f0e:	b2db      	uxtb	r3, r3
   81f10:	72a3      	strb	r3, [r4, #10]
	engine_realtime.Map = math_map_adc(engine_config2.MapMin, engine_config2.MapMax, math_find_median(AdcData[ADC_MAP_CH], ADC_MEDIAN_FILTER_LENGTH));
   81f12:	4f22      	ldr	r7, [pc, #136]	; (81f9c <sensors_read_adc+0xc0>)
   81f14:	f897 803d 	ldrb.w	r8, [r7, #61]	; 0x3d
   81f18:	fa5f f888 	uxtb.w	r8, r8
   81f1c:	f8b7 903e 	ldrh.w	r9, [r7, #62]	; 0x3e
   81f20:	fa1f f989 	uxth.w	r9, r9
   81f24:	2103      	movs	r1, #3
   81f26:	f105 0012 	add.w	r0, r5, #18
   81f2a:	47b0      	blx	r6
   81f2c:	4602      	mov	r2, r0
   81f2e:	4649      	mov	r1, r9
   81f30:	4640      	mov	r0, r8
   81f32:	f8df 8070 	ldr.w	r8, [pc, #112]	; 81fa4 <sensors_read_adc+0xc8>
   81f36:	47c0      	blx	r8
   81f38:	b280      	uxth	r0, r0
   81f3a:	80a0      	strh	r0, [r4, #4]
	engine_realtime.TpsAdc = math_find_median(AdcData[ADC_TPS_CH], ADC_MEDIAN_FILTER_LENGTH) >> 2; // Change to 8 bit 
   81f3c:	3d18      	subs	r5, #24
   81f3e:	2103      	movs	r1, #3
   81f40:	4628      	mov	r0, r5
   81f42:	47b0      	blx	r6
   81f44:	f3c0 0087 	ubfx	r0, r0, #2, #8
   81f48:	7220      	strb	r0, [r4, #8]
	engine_realtime.Tps = math_map(0, 100, engine_realtime.TpsAdc - engine_config2.TpsMin, engine_config2.TpsMax - engine_config2.TpsMin);
   81f4a:	7a21      	ldrb	r1, [r4, #8]
   81f4c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
   81f50:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
   81f54:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
   81f58:	1a1b      	subs	r3, r3, r0
   81f5a:	b29b      	uxth	r3, r3
   81f5c:	1a8a      	subs	r2, r1, r2
   81f5e:	2164      	movs	r1, #100	; 0x64
   81f60:	2000      	movs	r0, #0
   81f62:	4f0f      	ldr	r7, [pc, #60]	; (81fa0 <sensors_read_adc+0xc4>)
   81f64:	47b8      	blx	r7
   81f66:	b2c0      	uxtb	r0, r0
   81f68:	7620      	strb	r0, [r4, #24]
	engine_realtime.BattVolt = math_map_adc(0, 160, math_find_median(AdcData[ADC_BATT_CH], ADC_MEDIAN_FILTER_LENGTH));
   81f6a:	2103      	movs	r1, #3
   81f6c:	f105 0048 	add.w	r0, r5, #72	; 0x48
   81f70:	47b0      	blx	r6
   81f72:	4602      	mov	r2, r0
   81f74:	21a0      	movs	r1, #160	; 0xa0
   81f76:	2000      	movs	r0, #0
   81f78:	47c0      	blx	r8
   81f7a:	b2c0      	uxtb	r0, r0
   81f7c:	7260      	strb	r0, [r4, #9]
   81f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81f82:	bf00      	nop
   81f84:	20071a44 	.word	0x20071a44
   81f88:	00081b45 	.word	0x00081b45
   81f8c:	20071628 	.word	0x20071628
   81f90:	20071574 	.word	0x20071574
   81f94:	20071ab0 	.word	0x20071ab0
   81f98:	20071f44 	.word	0x20071f44
   81f9c:	200710e4 	.word	0x200710e4
   81fa0:	00081b33 	.word	0x00081b33
   81fa4:	00081b29 	.word	0x00081b29

00081fa8 <storage_struct_read_eeprom_init>:
 #include "storage.h"


 // Read the EEPROM and store the according byte in ascending order
 void storage_struct_read_eeprom_init(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
 {
   81fa8:	b508      	push	{r3, lr}
   81faa:	4613      	mov	r3, r2
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
   81fac:	4602      	mov	r2, r0
   81fae:	4618      	mov	r0, r3
   81fb0:	4b01      	ldr	r3, [pc, #4]	; (81fb8 <storage_struct_read_eeprom_init+0x10>)
   81fb2:	4798      	blx	r3
   81fb4:	bd08      	pop	{r3, pc}
   81fb6:	bf00      	nop
   81fb8:	00080241 	.word	0x00080241

00081fbc <storage_init_struct_to_zero>:
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81fbc:	b141      	cbz	r1, 81fd0 <storage_init_struct_to_zero+0x14>
   81fbe:	1e43      	subs	r3, r0, #1
   81fc0:	1e4a      	subs	r2, r1, #1
   81fc2:	b292      	uxth	r2, r2
   81fc4:	4410      	add	r0, r2
		 *(ConfigStructPointer + i) = 0;
   81fc6:	2200      	movs	r2, #0
   81fc8:	f803 2f01 	strb.w	r2, [r3, #1]!
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81fcc:	4283      	cmp	r3, r0
   81fce:	d1fb      	bne.n	81fc8 <storage_init_struct_to_zero+0xc>
   81fd0:	4770      	bx	lr
	...

00081fd4 <tables_Table3D_alloc_mem>:
 */ 

#include "tables.h"

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
   81fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81fd8:	4607      	mov	r7, r0
   81fda:	460e      	mov	r6, r1
   81fdc:	4691      	mov	r9, r2
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
   81fde:	0090      	lsls	r0, r2, #2
   81fe0:	4b13      	ldr	r3, [pc, #76]	; (82030 <tables_Table3D_alloc_mem+0x5c>)
   81fe2:	4798      	blx	r3
   81fe4:	6038      	str	r0, [r7, #0]
	for (uint8_t i = 0; i < Ysize; i++)
   81fe6:	f1b9 0f00 	cmp.w	r9, #0
   81fea:	d011      	beq.n	82010 <tables_Table3D_alloc_mem+0x3c>
   81fec:	f109 38ff 	add.w	r8, r9, #4294967295
   81ff0:	fa5f f888 	uxtb.w	r8, r8
   81ff4:	f108 0801 	add.w	r8, r8, #1
   81ff8:	ea4f 0888 	mov.w	r8, r8, lsl #2
   81ffc:	2400      	movs	r4, #0
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81ffe:	f8df a030 	ldr.w	sl, [pc, #48]	; 82030 <tables_Table3D_alloc_mem+0x5c>
   82002:	683d      	ldr	r5, [r7, #0]
   82004:	4630      	mov	r0, r6
   82006:	47d0      	blx	sl
   82008:	5128      	str	r0, [r5, r4]
   8200a:	3404      	adds	r4, #4
	for (uint8_t i = 0; i < Ysize; i++)
   8200c:	4544      	cmp	r4, r8
   8200e:	d1f8      	bne.n	82002 <tables_Table3D_alloc_mem+0x2e>
	Current->Xbin = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   82010:	4630      	mov	r0, r6
   82012:	4c07      	ldr	r4, [pc, #28]	; (82030 <tables_Table3D_alloc_mem+0x5c>)
   82014:	47a0      	blx	r4
   82016:	6078      	str	r0, [r7, #4]
	Current->Ybin = (uint8_t *)malloc(Ysize * sizeof(uint8_t));
   82018:	4648      	mov	r0, r9
   8201a:	47a0      	blx	r4
   8201c:	60b8      	str	r0, [r7, #8]
	Current->Xsize = Xsize;
   8201e:	733e      	strb	r6, [r7, #12]
	Current->Ysize = Ysize;
   82020:	f887 900d 	strb.w	r9, [r7, #13]
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
   82024:	fb09 6606 	mla	r6, r9, r6, r6
   82028:	444e      	add	r6, r9
   8202a:	81fe      	strh	r6, [r7, #14]
   8202c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82030:	00083b1d 	.word	0x00083b1d

00082034 <tables_Table3D_read_eeprom>:
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
   82034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82036:	4605      	mov	r5, r0
   82038:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   8203a:	7b43      	ldrb	r3, [r0, #13]
   8203c:	b17b      	cbz	r3, 8205e <tables_Table3D_read_eeprom+0x2a>
   8203e:	2400      	movs	r4, #0
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
   82040:	4f0d      	ldr	r7, [pc, #52]	; (82078 <tables_Table3D_read_eeprom+0x44>)
   82042:	682b      	ldr	r3, [r5, #0]
   82044:	4632      	mov	r2, r6
   82046:	7b29      	ldrb	r1, [r5, #12]
   82048:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8204c:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   8204e:	7b2a      	ldrb	r2, [r5, #12]
   82050:	4432      	add	r2, r6
   82052:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82054:	3401      	adds	r4, #1
   82056:	b2e4      	uxtb	r4, r4
   82058:	7b6b      	ldrb	r3, [r5, #13]
   8205a:	42a3      	cmp	r3, r4
   8205c:	d8f1      	bhi.n	82042 <tables_Table3D_read_eeprom+0xe>
	} 
	storage_struct_read_eeprom_init(Current->Xbin, Current->Xsize, EepromIndex);
   8205e:	4632      	mov	r2, r6
   82060:	7b29      	ldrb	r1, [r5, #12]
   82062:	6868      	ldr	r0, [r5, #4]
   82064:	4c04      	ldr	r4, [pc, #16]	; (82078 <tables_Table3D_read_eeprom+0x44>)
   82066:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   82068:	7b2a      	ldrb	r2, [r5, #12]
   8206a:	4432      	add	r2, r6
	storage_struct_read_eeprom_init(Current->Ybin, Current->Ysize, EepromIndex);
   8206c:	b292      	uxth	r2, r2
   8206e:	7b69      	ldrb	r1, [r5, #13]
   82070:	68a8      	ldr	r0, [r5, #8]
   82072:	47a0      	blx	r4
   82074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82076:	bf00      	nop
   82078:	00081fa9 	.word	0x00081fa9

0008207c <tables_Table3D_init>:
}

void tables_Table3D_init(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize, uint16_t EepromIndex)
{
   8207c:	b538      	push	{r3, r4, r5, lr}
   8207e:	4604      	mov	r4, r0
   82080:	461d      	mov	r5, r3
	tables_Table3D_alloc_mem(Current, Xsize, Ysize);
   82082:	4b03      	ldr	r3, [pc, #12]	; (82090 <tables_Table3D_init+0x14>)
   82084:	4798      	blx	r3
	tables_Table3D_read_eeprom(Current, EepromIndex);
   82086:	4629      	mov	r1, r5
   82088:	4620      	mov	r0, r4
   8208a:	4b02      	ldr	r3, [pc, #8]	; (82094 <tables_Table3D_init+0x18>)
   8208c:	4798      	blx	r3
   8208e:	bd38      	pop	{r3, r4, r5, pc}
   82090:	00081fd5 	.word	0x00081fd5
   82094:	00082035 	.word	0x00082035

00082098 <table_init>:
}

// Initialization function for arrays
void table_init(void)
{
   82098:	b510      	push	{r4, lr}
	tables_Table3D_init(&VE, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_VE_INDEX);
   8209a:	2300      	movs	r3, #0
   8209c:	2210      	movs	r2, #16
   8209e:	4611      	mov	r1, r2
   820a0:	4807      	ldr	r0, [pc, #28]	; (820c0 <table_init+0x28>)
   820a2:	4c08      	ldr	r4, [pc, #32]	; (820c4 <table_init+0x2c>)
   820a4:	47a0      	blx	r4
	tables_Table3D_init(&AFR, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_AFR_INDEX);
   820a6:	f44f 7390 	mov.w	r3, #288	; 0x120
   820aa:	2210      	movs	r2, #16
   820ac:	4611      	mov	r1, r2
   820ae:	4806      	ldr	r0, [pc, #24]	; (820c8 <table_init+0x30>)
   820b0:	47a0      	blx	r4
	tables_Table3D_init(&IGN, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_IGN_INDEX);
   820b2:	f44f 7310 	mov.w	r3, #576	; 0x240
   820b6:	2210      	movs	r2, #16
   820b8:	4611      	mov	r1, r2
   820ba:	4804      	ldr	r0, [pc, #16]	; (820cc <table_init+0x34>)
   820bc:	47a0      	blx	r4
   820be:	bd10      	pop	{r4, pc}
   820c0:	20071014 	.word	0x20071014
   820c4:	0008207d 	.word	0x0008207d
   820c8:	20071eb4 	.word	0x20071eb4
   820cc:	20071f1c 	.word	0x20071f1c

000820d0 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   820d0:	2808      	cmp	r0, #8
   820d2:	d900      	bls.n	820d6 <timer_init+0x6>
   820d4:	4770      	bx	lr
{
   820d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   820da:	461f      	mov	r7, r3
   820dc:	4616      	mov	r6, r2
   820de:	4688      	mov	r8, r1
   820e0:	4605      	mov	r5, r0
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   820e2:	f100 0a1b 	add.w	sl, r0, #27
   820e6:	4650      	mov	r0, sl
   820e8:	4b16      	ldr	r3, [pc, #88]	; (82144 <timer_init+0x74>)
   820ea:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   820ec:	2d02      	cmp	r5, #2
   820ee:	d925      	bls.n	8213c <timer_init+0x6c>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   820f0:	4b15      	ldr	r3, [pc, #84]	; (82148 <timer_init+0x78>)
   820f2:	4a16      	ldr	r2, [pc, #88]	; (8214c <timer_init+0x7c>)
   820f4:	2d05      	cmp	r5, #5
   820f6:	bf94      	ite	ls
   820f8:	4691      	movls	r9, r2
   820fa:	4699      	movhi	r9, r3
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   820fc:	4c14      	ldr	r4, [pc, #80]	; (82150 <timer_init+0x80>)
   820fe:	fba4 3405 	umull	r3, r4, r4, r5
   82102:	0864      	lsrs	r4, r4, #1
   82104:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   82108:	1b2c      	subs	r4, r5, r4
   8210a:	4642      	mov	r2, r8
   8210c:	4621      	mov	r1, r4
   8210e:	4648      	mov	r0, r9
   82110:	4b10      	ldr	r3, [pc, #64]	; (82154 <timer_init+0x84>)
   82112:	4798      	blx	r3
	
	interrupts_enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   82114:	4639      	mov	r1, r7
   82116:	4650      	mov	r0, sl
   82118:	4b0f      	ldr	r3, [pc, #60]	; (82158 <timer_init+0x88>)
   8211a:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   8211c:	4632      	mov	r2, r6
   8211e:	4621      	mov	r1, r4
   82120:	4648      	mov	r0, r9
   82122:	4b0e      	ldr	r3, [pc, #56]	; (8215c <timer_init+0x8c>)
   82124:	4798      	blx	r3
	
	tc_start(Timer, (TimerChannel%3));
   82126:	4621      	mov	r1, r4
   82128:	4648      	mov	r0, r9
   8212a:	4b0d      	ldr	r3, [pc, #52]	; (82160 <timer_init+0x90>)
   8212c:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   8212e:	2300      	movs	r3, #0
   82130:	4a0c      	ldr	r2, [pc, #48]	; (82164 <timer_init+0x94>)
   82132:	7013      	strb	r3, [r2, #0]
	millis = 0;
   82134:	4a0c      	ldr	r2, [pc, #48]	; (82168 <timer_init+0x98>)
   82136:	6013      	str	r3, [r2, #0]
   82138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Timer = TC0; 
   8213c:	f8df 902c 	ldr.w	r9, [pc, #44]	; 8216c <timer_init+0x9c>
   82140:	e7dc      	b.n	820fc <timer_init+0x2c>
   82142:	bf00      	nop
   82144:	000806f9 	.word	0x000806f9
   82148:	40088000 	.word	0x40088000
   8214c:	40084000 	.word	0x40084000
   82150:	aaaaaaab 	.word	0xaaaaaaab
   82154:	0008074d 	.word	0x0008074d
   82158:	000817b5 	.word	0x000817b5
   8215c:	0008077d 	.word	0x0008077d
   82160:	00080765 	.word	0x00080765
   82164:	20070a30 	.word	0x20070a30
   82168:	200723fc 	.word	0x200723fc
   8216c:	40080000 	.word	0x40080000

00082170 <timer_do_cylinder>:

void timer_do_cylinder(uint8_t CylinderNr)
{
	//uart_transfer('a'); uart_print_int(CylinderNr); uart_new_line();
	struct cylinder_ *Cyl = &cylinder[CylinderNr];
	uint32_t CounterValue = Cyl->Tc_channel->TC_CV;
   82170:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   82174:	4b3a      	ldr	r3, [pc, #232]	; (82260 <timer_do_cylinder+0xf0>)
   82176:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   8217a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8217c:	691a      	ldr	r2, [r3, #16]
	uint32_t TimerStatus = Cyl->Tc_channel->TC_SR;
   8217e:	6a1b      	ldr	r3, [r3, #32]
	if (TimerStatus & TC_SR_CPAS) // Compare register A ignition 1
   82180:	f013 0f04 	tst.w	r3, #4
   82184:	d00e      	beq.n	821a4 <timer_do_cylinder+0x34>
	{
		if (DwellFirstFlag)
   82186:	4a37      	ldr	r2, [pc, #220]	; (82264 <timer_do_cylinder+0xf4>)
   82188:	7812      	ldrb	r2, [r2, #0]
   8218a:	2a00      	cmp	r2, #0
   8218c:	d041      	beq.n	82212 <timer_do_cylinder+0xa2>
		{
			Cyl->Ign_pio->PIO_SODR	=	Cyl->IgnOutputPin;			// Sets pin to high
   8218e:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   82192:	4933      	ldr	r1, [pc, #204]	; (82260 <timer_do_cylinder+0xf0>)
   82194:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   82198:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   8219a:	6a92      	ldr	r2, [r2, #40]	; 0x28
   8219c:	630a      	str	r2, [r1, #48]	; 0x30
			DwellFirstFlag = FALSE;
   8219e:	2100      	movs	r1, #0
   821a0:	4a30      	ldr	r2, [pc, #192]	; (82264 <timer_do_cylinder+0xf4>)
   821a2:	7011      	strb	r1, [r2, #0]
		else
		{
			Cyl->Ign_pio->PIO_CODR	=	Cyl->IgnOutputPin;			// Sets pin PC19 to low
		}
	}
	if (TimerStatus & TC_SR_CPBS) // Compare register B injector 1
   821a4:	f013 0f08 	tst.w	r3, #8
   821a8:	d032      	beq.n	82210 <timer_do_cylinder+0xa0>
	{
		if (Cyl->InjEventPending)
   821aa:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   821ae:	4a2c      	ldr	r2, [pc, #176]	; (82260 <timer_do_cylinder+0xf0>)
   821b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   821b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
   821b8:	2b00      	cmp	r3, #0
   821ba:	d042      	beq.n	82242 <timer_do_cylinder+0xd2>
		{
			Cyl->Inj_pio->PIO_SODR = Cyl->InjOutputPin;			// Sets pin to high
   821bc:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   821c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   821c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   821c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
   821c8:	6311      	str	r1, [r2, #48]	; 0x30
			Cyl->InjEventPending = FALSE;
   821ca:	2200      	movs	r2, #0
   821cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			debug_cylinder[CylinderNr].InjRealTimeTurnOnCount = Cyl->Tc_channel->TC_CV;
   821d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   821d2:	691a      	ldr	r2, [r3, #16]
   821d4:	4b24      	ldr	r3, [pc, #144]	; (82268 <timer_do_cylinder+0xf8>)
   821d6:	eb03 1340 	add.w	r3, r3, r0, lsl #5
   821da:	615a      	str	r2, [r3, #20]
		else
		{
			Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to high
			debug_cylinder[CylinderNr].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
		}
		if (Cyl->InjEventOnSameTooth)							// Check if Off event is at the same tooth
   821dc:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   821e0:	4a1f      	ldr	r2, [pc, #124]	; (82260 <timer_do_cylinder+0xf0>)
   821e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   821e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   821ea:	b18b      	cbz	r3, 82210 <timer_do_cylinder+0xa0>
{
   821ec:	b430      	push	{r4, r5}
		{
			// TODO: USE math_sum_with_overflow_protection !!!!!!!!!!!!!!!!!!!!!!
			Cyl->Tc_channel->TC_RB = Cyl->Tc_channel->TC_CV + Cyl->InjCntTimingOff;
   821ee:	4613      	mov	r3, r2
   821f0:	0102      	lsls	r2, r0, #4
   821f2:	1a11      	subs	r1, r2, r0
   821f4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
   821f8:	6b8d      	ldr	r5, [r1, #56]	; 0x38
   821fa:	692c      	ldr	r4, [r5, #16]
   821fc:	6989      	ldr	r1, [r1, #24]
   821fe:	4421      	add	r1, r4
   82200:	61a9      	str	r1, [r5, #24]
			Cyl->InjEventOnSameTooth = FALSE;
   82202:	1a10      	subs	r0, r2, r0
   82204:	eb03 0380 	add.w	r3, r3, r0, lsl #2
   82208:	2200      	movs	r2, #0
   8220a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	}
	if (TimerStatus & TC_SR_COVFS) // Overflow
	{ 
		// TODO: Necessary to handle the Overflow probably best to check when loading RA, RB and RC
	}
}
   8220e:	bc30      	pop	{r4, r5}
   82210:	4770      	bx	lr
		else if (DwellSecondFlag)
   82212:	4a16      	ldr	r2, [pc, #88]	; (8226c <timer_do_cylinder+0xfc>)
   82214:	7812      	ldrb	r2, [r2, #0]
   82216:	b15a      	cbz	r2, 82230 <timer_do_cylinder+0xc0>
			Cyl->Ign_pio->PIO_SODR	=	Cyl->IgnOutputPin;			// Sets pin to high
   82218:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   8221c:	4910      	ldr	r1, [pc, #64]	; (82260 <timer_do_cylinder+0xf0>)
   8221e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   82222:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   82224:	6a92      	ldr	r2, [r2, #40]	; 0x28
   82226:	630a      	str	r2, [r1, #48]	; 0x30
			DwellSecondFlag = FALSE;
   82228:	2100      	movs	r1, #0
   8222a:	4a10      	ldr	r2, [pc, #64]	; (8226c <timer_do_cylinder+0xfc>)
   8222c:	7011      	strb	r1, [r2, #0]
   8222e:	e7b9      	b.n	821a4 <timer_do_cylinder+0x34>
			Cyl->Ign_pio->PIO_CODR	=	Cyl->IgnOutputPin;			// Sets pin PC19 to low
   82230:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   82234:	490a      	ldr	r1, [pc, #40]	; (82260 <timer_do_cylinder+0xf0>)
   82236:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   8223a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   8223c:	6a92      	ldr	r2, [r2, #40]	; 0x28
   8223e:	634a      	str	r2, [r1, #52]	; 0x34
   82240:	e7b0      	b.n	821a4 <timer_do_cylinder+0x34>
			Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to high
   82242:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   82246:	4a06      	ldr	r2, [pc, #24]	; (82260 <timer_do_cylinder+0xf0>)
   82248:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8224c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   8224e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82250:	6351      	str	r1, [r2, #52]	; 0x34
			debug_cylinder[CylinderNr].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
   82252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82254:	691a      	ldr	r2, [r3, #16]
   82256:	4b04      	ldr	r3, [pc, #16]	; (82268 <timer_do_cylinder+0xf8>)
   82258:	eb03 1340 	add.w	r3, r3, r0, lsl #5
   8225c:	619a      	str	r2, [r3, #24]
   8225e:	e7bd      	b.n	821dc <timer_do_cylinder+0x6c>
   82260:	20070e34 	.word	0x20070e34
   82264:	20072344 	.word	0x20072344
   82268:	200715a4 	.word	0x200715a4
   8226c:	20070a31 	.word	0x20070a31

00082270 <TC0_Handler>:
	CPBS: RB Compare Status 
	CPCS: RC Compare Status                                             */
/************************************************************************/

// Cylinder handlers
void TC0_Handler(void) { timer_do_cylinder(CYLINDER_1_TIMER); }
   82270:	b508      	push	{r3, lr}
   82272:	2000      	movs	r0, #0
   82274:	4b01      	ldr	r3, [pc, #4]	; (8227c <TC0_Handler+0xc>)
   82276:	4798      	blx	r3
   82278:	bd08      	pop	{r3, pc}
   8227a:	bf00      	nop
   8227c:	00082171 	.word	0x00082171

00082280 <TC1_Handler>:
void TC1_Handler(void) { timer_do_cylinder(CYLINDER_2_TIMER); }
   82280:	b508      	push	{r3, lr}
   82282:	2001      	movs	r0, #1
   82284:	4b01      	ldr	r3, [pc, #4]	; (8228c <TC1_Handler+0xc>)
   82286:	4798      	blx	r3
   82288:	bd08      	pop	{r3, pc}
   8228a:	bf00      	nop
   8228c:	00082171 	.word	0x00082171

00082290 <TC2_Handler>:
void TC2_Handler(void) { timer_do_cylinder(CYLINDER_3_TIMER); }
   82290:	b508      	push	{r3, lr}
   82292:	2002      	movs	r0, #2
   82294:	4b01      	ldr	r3, [pc, #4]	; (8229c <TC2_Handler+0xc>)
   82296:	4798      	blx	r3
   82298:	bd08      	pop	{r3, pc}
   8229a:	bf00      	nop
   8229c:	00082171 	.word	0x00082171

000822a0 <TC3_Handler>:
void TC3_Handler(void) { timer_do_cylinder(CYLINDER_4_TIMER); }
   822a0:	b508      	push	{r3, lr}
   822a2:	2003      	movs	r0, #3
   822a4:	4b01      	ldr	r3, [pc, #4]	; (822ac <TC3_Handler+0xc>)
   822a6:	4798      	blx	r3
   822a8:	bd08      	pop	{r3, pc}
   822aa:	bf00      	nop
   822ac:	00082171 	.word	0x00082171

000822b0 <TC4_Handler>:
void TC4_Handler(void) { timer_do_cylinder(CYLINDER_5_TIMER); }
   822b0:	b508      	push	{r3, lr}
   822b2:	2004      	movs	r0, #4
   822b4:	4b01      	ldr	r3, [pc, #4]	; (822bc <TC4_Handler+0xc>)
   822b6:	4798      	blx	r3
   822b8:	bd08      	pop	{r3, pc}
   822ba:	bf00      	nop
   822bc:	00082171 	.word	0x00082171

000822c0 <TC5_Handler>:
void TC5_Handler(void) { timer_do_cylinder(CYLINDER_6_TIMER); }
   822c0:	b508      	push	{r3, lr}
   822c2:	2005      	movs	r0, #5
   822c4:	4b01      	ldr	r3, [pc, #4]	; (822cc <TC5_Handler+0xc>)
   822c6:	4798      	blx	r3
   822c8:	bd08      	pop	{r3, pc}
   822ca:	bf00      	nop
   822cc:	00082171 	.word	0x00082171

000822d0 <TC6_Handler>:
void TC6_Handler(void) { timer_do_cylinder(CYLINDER_7_TIMER); }
   822d0:	b508      	push	{r3, lr}
   822d2:	2006      	movs	r0, #6
   822d4:	4b01      	ldr	r3, [pc, #4]	; (822dc <TC6_Handler+0xc>)
   822d6:	4798      	blx	r3
   822d8:	bd08      	pop	{r3, pc}
   822da:	bf00      	nop
   822dc:	00082171 	.word	0x00082171

000822e0 <TC7_Handler>:
void TC7_Handler(void) { timer_do_cylinder(CYLINDER_8_TIMER); }
   822e0:	b508      	push	{r3, lr}
   822e2:	2007      	movs	r0, #7
   822e4:	4b01      	ldr	r3, [pc, #4]	; (822ec <TC7_Handler+0xc>)
   822e6:	4798      	blx	r3
   822e8:	bd08      	pop	{r3, pc}
   822ea:	bf00      	nop
   822ec:	00082171 	.word	0x00082171

000822f0 <TC8_Handler>:

// GLOBAL_TIMER
void TC8_Handler(void)
{
   822f0:	b538      	push	{r3, r4, r5, lr}
	// Read the current TC8 Counter Value
	uint32_t CounterValue = TC2->TC_CHANNEL[2].TC_CV;
   822f2:	4b22      	ldr	r3, [pc, #136]	; (8237c <TC8_Handler+0x8c>)
   822f4:	f8d3 5090 	ldr.w	r5, [r3, #144]	; 0x90
	// Read the current TC8 Status, Compare or overflow
	uint32_t TimerStatus = TC2->TC_CHANNEL[2].TC_SR;
   822f8:	f8d3 40a0 	ldr.w	r4, [r3, #160]	; 0xa0
	
	if (TimerStatus & TC_SR_CPAS) // Compare Register A ADC control
   822fc:	f014 0f04 	tst.w	r4, #4
   82300:	d10e      	bne.n	82320 <TC8_Handler+0x30>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
		adc_start(ADC);
		//uart_transfer('a');
	}
	if (TimerStatus & TC_SR_CPBS) // Compare register B extra
   82302:	f014 0f08 	tst.w	r4, #8
   82306:	d004      	beq.n	82312 <TC8_Handler+0x22>
	{
		TC2->TC_CHANNEL[2].TC_RB = CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC;
   82308:	f605 2341 	addw	r3, r5, #2625	; 0xa41
   8230c:	4a1b      	ldr	r2, [pc, #108]	; (8237c <TC8_Handler+0x8c>)
   8230e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		// TODO: START UART
		//uart_transfer('b');
	}
	if (TimerStatus & TC_SR_CPCS) // Compare register C interrupt per millisec
   82312:	f014 0f10 	tst.w	r4, #16
   82316:	d111      	bne.n	8233c <TC8_Handler+0x4c>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		millis++;
		//tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
	}
	if (TimerStatus & TC_SR_COVFS)
   82318:	f014 0f01 	tst.w	r4, #1
   8231c:	d119      	bne.n	82352 <TC8_Handler+0x62>
   8231e:	bd38      	pop	{r3, r4, r5, pc}
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82320:	4b17      	ldr	r3, [pc, #92]	; (82380 <TC8_Handler+0x90>)
   82322:	881b      	ldrh	r3, [r3, #0]
   82324:	4a17      	ldr	r2, [pc, #92]	; (82384 <TC8_Handler+0x94>)
   82326:	fb92 f2f3 	sdiv	r2, r2, r3
   8232a:	442a      	add	r2, r5
   8232c:	2102      	movs	r1, #2
   8232e:	4813      	ldr	r0, [pc, #76]	; (8237c <TC8_Handler+0x8c>)
   82330:	4b15      	ldr	r3, [pc, #84]	; (82388 <TC8_Handler+0x98>)
   82332:	4798      	blx	r3
		adc_start(ADC);
   82334:	4815      	ldr	r0, [pc, #84]	; (8238c <TC8_Handler+0x9c>)
   82336:	4b16      	ldr	r3, [pc, #88]	; (82390 <TC8_Handler+0xa0>)
   82338:	4798      	blx	r3
   8233a:	e7e2      	b.n	82302 <TC8_Handler+0x12>
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
   8233c:	f605 2241 	addw	r2, r5, #2625	; 0xa41
   82340:	2102      	movs	r1, #2
   82342:	480e      	ldr	r0, [pc, #56]	; (8237c <TC8_Handler+0x8c>)
   82344:	4b13      	ldr	r3, [pc, #76]	; (82394 <TC8_Handler+0xa4>)
   82346:	4798      	blx	r3
		millis++;
   82348:	4a13      	ldr	r2, [pc, #76]	; (82398 <TC8_Handler+0xa8>)
   8234a:	6813      	ldr	r3, [r2, #0]
   8234c:	3301      	adds	r3, #1
   8234e:	6013      	str	r3, [r2, #0]
   82350:	e7e2      	b.n	82318 <TC8_Handler+0x28>
	{
		TC8_Overflow = TRUE;
   82352:	2201      	movs	r2, #1
   82354:	4b11      	ldr	r3, [pc, #68]	; (8239c <TC8_Handler+0xac>)
   82356:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82358:	4b09      	ldr	r3, [pc, #36]	; (82380 <TC8_Handler+0x90>)
   8235a:	881b      	ldrh	r3, [r3, #0]
   8235c:	4c07      	ldr	r4, [pc, #28]	; (8237c <TC8_Handler+0x8c>)
   8235e:	4a09      	ldr	r2, [pc, #36]	; (82384 <TC8_Handler+0x94>)
   82360:	fb92 f2f3 	sdiv	r2, r2, r3
   82364:	2102      	movs	r1, #2
   82366:	4620      	mov	r0, r4
   82368:	4b07      	ldr	r3, [pc, #28]	; (82388 <TC8_Handler+0x98>)
   8236a:	4798      	blx	r3
		//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   8236c:	f640 2241 	movw	r2, #2625	; 0xa41
   82370:	2102      	movs	r1, #2
   82372:	4620      	mov	r0, r4
   82374:	4b07      	ldr	r3, [pc, #28]	; (82394 <TC8_Handler+0xa4>)
   82376:	4798      	blx	r3
		// TODO MAYBE
	}
}
   82378:	e7d1      	b.n	8231e <TC8_Handler+0x2e>
   8237a:	bf00      	nop
   8237c:	40088000 	.word	0x40088000
   82380:	20071aac 	.word	0x20071aac
   82384:	00280de8 	.word	0x00280de8
   82388:	0008076d 	.word	0x0008076d
   8238c:	400c0000 	.word	0x400c0000
   82390:	000802e7 	.word	0x000802e7
   82394:	00080775 	.word	0x00080775
   82398:	200723fc 	.word	0x200723fc
   8239c:	20070a30 	.word	0x20070a30

000823a0 <tunerstudio_init>:
#include "tunerstudiocomm.h"

// Initialization function
void tunerstudio_init(void)
{
	CurrPage = 255;
   823a0:	22ff      	movs	r2, #255	; 0xff
   823a2:	4b07      	ldr	r3, [pc, #28]	; (823c0 <tunerstudio_init+0x20>)
   823a4:	701a      	strb	r2, [r3, #0]
	NewPageFlag = FALSE;
   823a6:	2300      	movs	r3, #0
   823a8:	4a06      	ldr	r2, [pc, #24]	; (823c4 <tunerstudio_init+0x24>)
   823aa:	7013      	strb	r3, [r2, #0]
	WriteFlag = FALSE;
   823ac:	4a06      	ldr	r2, [pc, #24]	; (823c8 <tunerstudio_init+0x28>)
   823ae:	7013      	strb	r3, [r2, #0]
	Offset1 = 0;
   823b0:	4a06      	ldr	r2, [pc, #24]	; (823cc <tunerstudio_init+0x2c>)
   823b2:	7013      	strb	r3, [r2, #0]
	Offset2 = 0;
   823b4:	4a06      	ldr	r2, [pc, #24]	; (823d0 <tunerstudio_init+0x30>)
   823b6:	7013      	strb	r3, [r2, #0]
	OffsetFlag = FALSE;
   823b8:	4a06      	ldr	r2, [pc, #24]	; (823d4 <tunerstudio_init+0x34>)
   823ba:	7013      	strb	r3, [r2, #0]
   823bc:	4770      	bx	lr
   823be:	bf00      	nop
   823c0:	20070a24 	.word	0x20070a24
   823c4:	200723f9 	.word	0x200723f9
   823c8:	200709d6 	.word	0x200709d6
   823cc:	20071eb2 	.word	0x20071eb2
   823d0:	20071ec4 	.word	0x20071ec4
   823d4:	20071eb1 	.word	0x20071eb1

000823d8 <tunerstudio_send_struct>:
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
}
 

void tunerstudio_send_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
{
   823d8:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < ConfigLen; i++)
   823da:	b149      	cbz	r1, 823f0 <tunerstudio_send_struct+0x18>
   823dc:	1e44      	subs	r4, r0, #1
   823de:	1e4d      	subs	r5, r1, #1
   823e0:	b2ad      	uxth	r5, r5
   823e2:	4405      	add	r5, r0
		uart_load_tx_buffer(*((uint8_t *)ConfigStructPointer + i));
   823e4:	4e04      	ldr	r6, [pc, #16]	; (823f8 <tunerstudio_send_struct+0x20>)
   823e6:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   823ea:	47b0      	blx	r6
	for (uint16_t i = 0; i < ConfigLen; i++)
   823ec:	42ac      	cmp	r4, r5
   823ee:	d1fa      	bne.n	823e6 <tunerstudio_send_struct+0xe>
	uart_enable_tx_interrupt();
   823f0:	4b02      	ldr	r3, [pc, #8]	; (823fc <tunerstudio_send_struct+0x24>)
   823f2:	4798      	blx	r3
   823f4:	bd70      	pop	{r4, r5, r6, pc}
   823f6:	bf00      	nop
   823f8:	00082ba5 	.word	0x00082ba5
   823fc:	00082bc1 	.word	0x00082bc1

00082400 <tunerstudio_send_Table3D>:
{
   82400:	b570      	push	{r4, r5, r6, lr}
   82402:	4605      	mov	r5, r0
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82404:	7b43      	ldrb	r3, [r0, #13]
   82406:	b15b      	cbz	r3, 82420 <tunerstudio_send_Table3D+0x20>
   82408:	2400      	movs	r4, #0
		tunerstudio_send_struct(Current->Table[i], Current->Xsize);
   8240a:	4e09      	ldr	r6, [pc, #36]	; (82430 <tunerstudio_send_Table3D+0x30>)
   8240c:	682b      	ldr	r3, [r5, #0]
   8240e:	7b29      	ldrb	r1, [r5, #12]
   82410:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   82414:	47b0      	blx	r6
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82416:	3401      	adds	r4, #1
   82418:	b2e4      	uxtb	r4, r4
   8241a:	7b6b      	ldrb	r3, [r5, #13]
   8241c:	42a3      	cmp	r3, r4
   8241e:	d8f5      	bhi.n	8240c <tunerstudio_send_Table3D+0xc>
	tunerstudio_send_struct(Current->Xbin, Current->Xsize);
   82420:	7b29      	ldrb	r1, [r5, #12]
   82422:	6868      	ldr	r0, [r5, #4]
   82424:	4c02      	ldr	r4, [pc, #8]	; (82430 <tunerstudio_send_Table3D+0x30>)
   82426:	47a0      	blx	r4
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
   82428:	7b69      	ldrb	r1, [r5, #13]
   8242a:	68a8      	ldr	r0, [r5, #8]
   8242c:	47a0      	blx	r4
   8242e:	bd70      	pop	{r4, r5, r6, pc}
   82430:	000823d9 	.word	0x000823d9

00082434 <tunerstudio_send_page>:
{
   82434:	b508      	push	{r3, lr}
	switch(CurrPage)
   82436:	4b1b      	ldr	r3, [pc, #108]	; (824a4 <tunerstudio_send_page+0x70>)
   82438:	781b      	ldrb	r3, [r3, #0]
   8243a:	3b01      	subs	r3, #1
   8243c:	2b08      	cmp	r3, #8
   8243e:	d82f      	bhi.n	824a0 <tunerstudio_send_page+0x6c>
   82440:	e8df f003 	tbb	[pc, r3]
   82444:	120e0905 	.word	0x120e0905
   82448:	25201b17 	.word	0x25201b17
   8244c:	2a          	.byte	0x2a
   8244d:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_send_Table3D(&VE);										break;
   8244e:	4816      	ldr	r0, [pc, #88]	; (824a8 <tunerstudio_send_page+0x74>)
   82450:	4b16      	ldr	r3, [pc, #88]	; (824ac <tunerstudio_send_page+0x78>)
   82452:	4798      	blx	r3
   82454:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG2:	tunerstudio_send_struct(&engine_config2, sizeof(engine_config2));	break;
   82456:	214a      	movs	r1, #74	; 0x4a
   82458:	4815      	ldr	r0, [pc, #84]	; (824b0 <tunerstudio_send_page+0x7c>)
   8245a:	4b16      	ldr	r3, [pc, #88]	; (824b4 <tunerstudio_send_page+0x80>)
   8245c:	4798      	blx	r3
   8245e:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_send_Table3D(&IGN);										break;
   82460:	4815      	ldr	r0, [pc, #84]	; (824b8 <tunerstudio_send_page+0x84>)
   82462:	4b12      	ldr	r3, [pc, #72]	; (824ac <tunerstudio_send_page+0x78>)
   82464:	4798      	blx	r3
   82466:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG4:	tunerstudio_send_struct(&engine_config4, sizeof(engine_config4));	break;
   82468:	2140      	movs	r1, #64	; 0x40
   8246a:	4814      	ldr	r0, [pc, #80]	; (824bc <tunerstudio_send_page+0x88>)
   8246c:	4b11      	ldr	r3, [pc, #68]	; (824b4 <tunerstudio_send_page+0x80>)
   8246e:	4798      	blx	r3
   82470:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_send_Table3D(&AFR);										break;
   82472:	4813      	ldr	r0, [pc, #76]	; (824c0 <tunerstudio_send_page+0x8c>)
   82474:	4b0d      	ldr	r3, [pc, #52]	; (824ac <tunerstudio_send_page+0x78>)
   82476:	4798      	blx	r3
   82478:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG6:	tunerstudio_send_struct(&engine_config6, sizeof(engine_config6));	break;
   8247a:	2140      	movs	r1, #64	; 0x40
   8247c:	4811      	ldr	r0, [pc, #68]	; (824c4 <tunerstudio_send_page+0x90>)
   8247e:	4b0d      	ldr	r3, [pc, #52]	; (824b4 <tunerstudio_send_page+0x80>)
   82480:	4798      	blx	r3
   82482:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG7:	tunerstudio_send_struct(&engine_config7, sizeof(engine_config7));	break;
   82484:	2140      	movs	r1, #64	; 0x40
   82486:	4810      	ldr	r0, [pc, #64]	; (824c8 <tunerstudio_send_page+0x94>)
   82488:	4b0a      	ldr	r3, [pc, #40]	; (824b4 <tunerstudio_send_page+0x80>)
   8248a:	4798      	blx	r3
   8248c:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG8:	tunerstudio_send_struct(&engine_config8, sizeof(engine_config8));	break;
   8248e:	21a0      	movs	r1, #160	; 0xa0
   82490:	480e      	ldr	r0, [pc, #56]	; (824cc <tunerstudio_send_page+0x98>)
   82492:	4b08      	ldr	r3, [pc, #32]	; (824b4 <tunerstudio_send_page+0x80>)
   82494:	4798      	blx	r3
   82496:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG9:	tunerstudio_send_struct(&engine_config9, sizeof(engine_config9));	break;
   82498:	21c0      	movs	r1, #192	; 0xc0
   8249a:	480d      	ldr	r0, [pc, #52]	; (824d0 <tunerstudio_send_page+0x9c>)
   8249c:	4b05      	ldr	r3, [pc, #20]	; (824b4 <tunerstudio_send_page+0x80>)
   8249e:	4798      	blx	r3
   824a0:	bd08      	pop	{r3, pc}
   824a2:	bf00      	nop
   824a4:	20070a24 	.word	0x20070a24
   824a8:	20071014 	.word	0x20071014
   824ac:	00082401 	.word	0x00082401
   824b0:	200710e4 	.word	0x200710e4
   824b4:	000823d9 	.word	0x000823d9
   824b8:	20071f1c 	.word	0x20071f1c
   824bc:	20071130 	.word	0x20071130
   824c0:	20071eb4 	.word	0x20071eb4
   824c4:	200709e4 	.word	0x200709e4
   824c8:	20071ed4 	.word	0x20071ed4
   824cc:	20072348 	.word	0x20072348
   824d0:	20071024 	.word	0x20071024

000824d4 <tunerstudio_write_Table3D>:
}

void tunerstudio_write_Table3D(struct Table3D *Current, uint8_t data)
{
	// table[line][column]
	if (!Offset2){ // Write data to table
   824d4:	4b0d      	ldr	r3, [pc, #52]	; (8250c <tunerstudio_write_Table3D+0x38>)
   824d6:	781b      	ldrb	r3, [r3, #0]
   824d8:	b143      	cbz	r3, 824ec <tunerstudio_write_Table3D+0x18>
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
	}
	else 
	{
		if (Offset1 < THREE_D_TABLE_SIZE)
   824da:	4b0d      	ldr	r3, [pc, #52]	; (82510 <tunerstudio_write_Table3D+0x3c>)
   824dc:	781b      	ldrb	r3, [r3, #0]
   824de:	2b0f      	cmp	r3, #15
   824e0:	d910      	bls.n	82504 <tunerstudio_write_Table3D+0x30>
		{
			Current->Xbin[Offset1] = data;
		}
		else
		{
			Current->Ybin[Offset1 - THREE_D_TABLE_SIZE] = data;
   824e2:	6882      	ldr	r2, [r0, #8]
   824e4:	4413      	add	r3, r2
   824e6:	f803 1c10 	strb.w	r1, [r3, #-16]
		}
	}
}
   824ea:	4770      	bx	lr
{
   824ec:	b410      	push	{r4}
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
   824ee:	4b08      	ldr	r3, [pc, #32]	; (82510 <tunerstudio_write_Table3D+0x3c>)
   824f0:	781b      	ldrb	r3, [r3, #0]
   824f2:	091c      	lsrs	r4, r3, #4
   824f4:	6802      	ldr	r2, [r0, #0]
   824f6:	f003 030f 	and.w	r3, r3, #15
   824fa:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
   824fe:	54d1      	strb	r1, [r2, r3]
}
   82500:	bc10      	pop	{r4}
   82502:	4770      	bx	lr
			Current->Xbin[Offset1] = data;
   82504:	6842      	ldr	r2, [r0, #4]
   82506:	54d1      	strb	r1, [r2, r3]
   82508:	4770      	bx	lr
   8250a:	bf00      	nop
   8250c:	20071ec4 	.word	0x20071ec4
   82510:	20071eb2 	.word	0x20071eb2

00082514 <tunerstudio_write_data>:
{
   82514:	b508      	push	{r3, lr}
	switch(CurrPage)
   82516:	4b1c      	ldr	r3, [pc, #112]	; (82588 <tunerstudio_write_data+0x74>)
   82518:	781b      	ldrb	r3, [r3, #0]
   8251a:	3b01      	subs	r3, #1
   8251c:	2b08      	cmp	r3, #8
   8251e:	d832      	bhi.n	82586 <tunerstudio_write_data+0x72>
   82520:	e8df f003 	tbb	[pc, r3]
   82524:	140f0a05 	.word	0x140f0a05
   82528:	28231e19 	.word	0x28231e19
   8252c:	2d          	.byte	0x2d
   8252d:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_write_Table3D(&VE, data);				break;
   8252e:	b2c1      	uxtb	r1, r0
   82530:	4816      	ldr	r0, [pc, #88]	; (8258c <tunerstudio_write_data+0x78>)
   82532:	4b17      	ldr	r3, [pc, #92]	; (82590 <tunerstudio_write_data+0x7c>)
   82534:	4798      	blx	r3
   82536:	bd08      	pop	{r3, pc}

void tunerstudio_write_struct(uint8_t *ConfigStructPointer, uint8_t data)
{
	*(ConfigStructPointer + Offset1) = data;
   82538:	4b16      	ldr	r3, [pc, #88]	; (82594 <tunerstudio_write_data+0x80>)
   8253a:	781a      	ldrb	r2, [r3, #0]
   8253c:	4b16      	ldr	r3, [pc, #88]	; (82598 <tunerstudio_write_data+0x84>)
		case PAGE_CONFIG2:	tunerstudio_write_struct(&engine_config2, data);	break;
   8253e:	54d0      	strb	r0, [r2, r3]
   82540:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_write_Table3D(&IGN, data);				break;
   82542:	b2c1      	uxtb	r1, r0
   82544:	4815      	ldr	r0, [pc, #84]	; (8259c <tunerstudio_write_data+0x88>)
   82546:	4b12      	ldr	r3, [pc, #72]	; (82590 <tunerstudio_write_data+0x7c>)
   82548:	4798      	blx	r3
   8254a:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   8254c:	4b11      	ldr	r3, [pc, #68]	; (82594 <tunerstudio_write_data+0x80>)
   8254e:	781a      	ldrb	r2, [r3, #0]
   82550:	4b13      	ldr	r3, [pc, #76]	; (825a0 <tunerstudio_write_data+0x8c>)
		case PAGE_CONFIG4:	tunerstudio_write_struct(&engine_config4, data);	break;
   82552:	54d0      	strb	r0, [r2, r3]
   82554:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_write_Table3D(&AFR, data);				break;
   82556:	b2c1      	uxtb	r1, r0
   82558:	4812      	ldr	r0, [pc, #72]	; (825a4 <tunerstudio_write_data+0x90>)
   8255a:	4b0d      	ldr	r3, [pc, #52]	; (82590 <tunerstudio_write_data+0x7c>)
   8255c:	4798      	blx	r3
   8255e:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82560:	4b0c      	ldr	r3, [pc, #48]	; (82594 <tunerstudio_write_data+0x80>)
   82562:	781a      	ldrb	r2, [r3, #0]
   82564:	4b10      	ldr	r3, [pc, #64]	; (825a8 <tunerstudio_write_data+0x94>)
		case PAGE_CONFIG6:	tunerstudio_write_struct(&engine_config6, data);	break;
   82566:	54d0      	strb	r0, [r2, r3]
   82568:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   8256a:	4b0a      	ldr	r3, [pc, #40]	; (82594 <tunerstudio_write_data+0x80>)
   8256c:	781a      	ldrb	r2, [r3, #0]
   8256e:	4b0f      	ldr	r3, [pc, #60]	; (825ac <tunerstudio_write_data+0x98>)
		case PAGE_CONFIG7:	tunerstudio_write_struct(&engine_config7, data);	break;
   82570:	54d0      	strb	r0, [r2, r3]
   82572:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82574:	4b07      	ldr	r3, [pc, #28]	; (82594 <tunerstudio_write_data+0x80>)
   82576:	781a      	ldrb	r2, [r3, #0]
   82578:	4b0d      	ldr	r3, [pc, #52]	; (825b0 <tunerstudio_write_data+0x9c>)
		case PAGE_CONFIG8:	tunerstudio_write_struct(&engine_config8, data);	break;
   8257a:	54d0      	strb	r0, [r2, r3]
   8257c:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   8257e:	4b05      	ldr	r3, [pc, #20]	; (82594 <tunerstudio_write_data+0x80>)
   82580:	781a      	ldrb	r2, [r3, #0]
   82582:	4b0c      	ldr	r3, [pc, #48]	; (825b4 <tunerstudio_write_data+0xa0>)
		case PAGE_CONFIG9:	tunerstudio_write_struct(&engine_config9, data);	break;
   82584:	54d0      	strb	r0, [r2, r3]
   82586:	bd08      	pop	{r3, pc}
   82588:	20070a24 	.word	0x20070a24
   8258c:	20071014 	.word	0x20071014
   82590:	000824d5 	.word	0x000824d5
   82594:	20071eb2 	.word	0x20071eb2
   82598:	200710e4 	.word	0x200710e4
   8259c:	20071f1c 	.word	0x20071f1c
   825a0:	20071130 	.word	0x20071130
   825a4:	20071eb4 	.word	0x20071eb4
   825a8:	200709e4 	.word	0x200709e4
   825ac:	20071ed4 	.word	0x20071ed4
   825b0:	20072348 	.word	0x20072348
   825b4:	20071024 	.word	0x20071024

000825b8 <tunerstudio_burn_value_if_changed>:
	EepromIndex += Current->Xsize;
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
}

void tunerstudio_burn_value_if_changed(uint32_t TempValue, uint16_t EepromIndex)
{
   825b8:	b538      	push	{r3, r4, r5, lr}
   825ba:	4605      	mov	r5, r0
   825bc:	460c      	mov	r4, r1
	if (eeprom_read_byte(EepromIndex) != TempValue){ // Compare current value with EEPROM value, update EEPROM if it is not the same
   825be:	4608      	mov	r0, r1
   825c0:	4b04      	ldr	r3, [pc, #16]	; (825d4 <tunerstudio_burn_value_if_changed+0x1c>)
   825c2:	4798      	blx	r3
   825c4:	42a8      	cmp	r0, r5
   825c6:	d003      	beq.n	825d0 <tunerstudio_burn_value_if_changed+0x18>
		at24cxx_write_byte(EepromIndex, TempValue);
   825c8:	b2e9      	uxtb	r1, r5
   825ca:	4620      	mov	r0, r4
   825cc:	4b02      	ldr	r3, [pc, #8]	; (825d8 <tunerstudio_burn_value_if_changed+0x20>)
   825ce:	4798      	blx	r3
   825d0:	bd38      	pop	{r3, r4, r5, pc}
   825d2:	bf00      	nop
   825d4:	000810e1 	.word	0x000810e1
   825d8:	000801b5 	.word	0x000801b5

000825dc <tunerstudio_burn_struct>:
	}
}

void tunerstudio_burn_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
{
   825dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   825de:	4b0c      	ldr	r3, [pc, #48]	; (82610 <tunerstudio_burn_struct+0x34>)
   825e0:	7fdb      	ldrb	r3, [r3, #31]
   825e2:	b2db      	uxtb	r3, r3
   825e4:	2b01      	cmp	r3, #1
   825e6:	d00f      	beq.n	82608 <tunerstudio_burn_struct+0x2c>
   825e8:	4614      	mov	r4, r2
	{	
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint16_t i = 0; i < ConfigLen; i++)
   825ea:	b161      	cbz	r1, 82606 <tunerstudio_burn_struct+0x2a>
   825ec:	1e45      	subs	r5, r0, #1
   825ee:	4411      	add	r1, r2
   825f0:	b28e      	uxth	r6, r1
		tunerstudio_burn_value_if_changed(*((uint8_t *)ConfigStructPointer + i), EepromIndex + i);
   825f2:	4f08      	ldr	r7, [pc, #32]	; (82614 <tunerstudio_burn_struct+0x38>)
   825f4:	4621      	mov	r1, r4
   825f6:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   825fa:	47b8      	blx	r7
   825fc:	3401      	adds	r4, #1
   825fe:	b2a4      	uxth	r4, r4
	for (uint16_t i = 0; i < ConfigLen; i++)
   82600:	42b4      	cmp	r4, r6
   82602:	d1f7      	bne.n	825f4 <tunerstudio_burn_struct+0x18>
   82604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   82608:	4803      	ldr	r0, [pc, #12]	; (82618 <tunerstudio_burn_struct+0x3c>)
   8260a:	4b04      	ldr	r3, [pc, #16]	; (8261c <tunerstudio_burn_struct+0x40>)
   8260c:	4798      	blx	r3
		return;
   8260e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82610:	20071574 	.word	0x20071574
   82614:	000825b9 	.word	0x000825b9
   82618:	00084414 	.word	0x00084414
   8261c:	00082cc1 	.word	0x00082cc1

00082620 <tunerstudio_burn_Table3D>:
{
   82620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   82622:	4b14      	ldr	r3, [pc, #80]	; (82674 <tunerstudio_burn_Table3D+0x54>)
   82624:	7fdb      	ldrb	r3, [r3, #31]
   82626:	b2db      	uxtb	r3, r3
   82628:	2b01      	cmp	r3, #1
   8262a:	d01f      	beq.n	8266c <tunerstudio_burn_Table3D+0x4c>
   8262c:	4605      	mov	r5, r0
   8262e:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82630:	7b43      	ldrb	r3, [r0, #13]
   82632:	b17b      	cbz	r3, 82654 <tunerstudio_burn_Table3D+0x34>
   82634:	2400      	movs	r4, #0
		tunerstudio_burn_struct(Current->Table[i], Current->Xsize, EepromIndex);
   82636:	4f10      	ldr	r7, [pc, #64]	; (82678 <tunerstudio_burn_Table3D+0x58>)
   82638:	682b      	ldr	r3, [r5, #0]
   8263a:	4632      	mov	r2, r6
   8263c:	7b29      	ldrb	r1, [r5, #12]
   8263e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   82642:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   82644:	7b2a      	ldrb	r2, [r5, #12]
   82646:	4432      	add	r2, r6
   82648:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   8264a:	3401      	adds	r4, #1
   8264c:	b2e4      	uxtb	r4, r4
   8264e:	7b6b      	ldrb	r3, [r5, #13]
   82650:	42a3      	cmp	r3, r4
   82652:	d8f1      	bhi.n	82638 <tunerstudio_burn_Table3D+0x18>
	tunerstudio_burn_struct(Current->Xbin, Current->Xsize, EepromIndex);
   82654:	4632      	mov	r2, r6
   82656:	7b29      	ldrb	r1, [r5, #12]
   82658:	6868      	ldr	r0, [r5, #4]
   8265a:	4c07      	ldr	r4, [pc, #28]	; (82678 <tunerstudio_burn_Table3D+0x58>)
   8265c:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   8265e:	7b2a      	ldrb	r2, [r5, #12]
   82660:	4432      	add	r2, r6
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
   82662:	b292      	uxth	r2, r2
   82664:	7b69      	ldrb	r1, [r5, #13]
   82666:	68a8      	ldr	r0, [r5, #8]
   82668:	47a0      	blx	r4
   8266a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   8266c:	4803      	ldr	r0, [pc, #12]	; (8267c <tunerstudio_burn_Table3D+0x5c>)
   8266e:	4b04      	ldr	r3, [pc, #16]	; (82680 <tunerstudio_burn_Table3D+0x60>)
   82670:	4798      	blx	r3
		return;
   82672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82674:	20071574 	.word	0x20071574
   82678:	000825dd 	.word	0x000825dd
   8267c:	00084414 	.word	0x00084414
   82680:	00082cc1 	.word	0x00082cc1

00082684 <tunerstudio_burn_page_eeprom>:
{
   82684:	b508      	push	{r3, lr}
	switch(CurrPage)
   82686:	4b23      	ldr	r3, [pc, #140]	; (82714 <tunerstudio_burn_page_eeprom+0x90>)
   82688:	781b      	ldrb	r3, [r3, #0]
   8268a:	3b01      	subs	r3, #1
   8268c:	2b08      	cmp	r3, #8
   8268e:	d840      	bhi.n	82712 <tunerstudio_burn_page_eeprom+0x8e>
   82690:	e8df f003 	tbb	[pc, r3]
   82694:	17110a05 	.word	0x17110a05
   82698:	322b241e 	.word	0x322b241e
   8269c:	39          	.byte	0x39
   8269d:	00          	.byte	0x00
		case 1: tunerstudio_burn_Table3D(&VE, EEPROM_VE_INDEX);											break;
   8269e:	2100      	movs	r1, #0
   826a0:	481d      	ldr	r0, [pc, #116]	; (82718 <tunerstudio_burn_page_eeprom+0x94>)
   826a2:	4b1e      	ldr	r3, [pc, #120]	; (8271c <tunerstudio_burn_page_eeprom+0x98>)
   826a4:	4798      	blx	r3
   826a6:	bd08      	pop	{r3, pc}
		case 2: tunerstudio_burn_struct(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);	break;
   826a8:	f241 3288 	movw	r2, #5000	; 0x1388
   826ac:	214a      	movs	r1, #74	; 0x4a
   826ae:	481c      	ldr	r0, [pc, #112]	; (82720 <tunerstudio_burn_page_eeprom+0x9c>)
   826b0:	4b1c      	ldr	r3, [pc, #112]	; (82724 <tunerstudio_burn_page_eeprom+0xa0>)
   826b2:	4798      	blx	r3
   826b4:	bd08      	pop	{r3, pc}
		case 3: tunerstudio_burn_Table3D(&IGN, EEPROM_IGN_INDEX);										break;
   826b6:	f44f 7110 	mov.w	r1, #576	; 0x240
   826ba:	481b      	ldr	r0, [pc, #108]	; (82728 <tunerstudio_burn_page_eeprom+0xa4>)
   826bc:	4b17      	ldr	r3, [pc, #92]	; (8271c <tunerstudio_burn_page_eeprom+0x98>)
   826be:	4798      	blx	r3
   826c0:	bd08      	pop	{r3, pc}
		case 4: tunerstudio_burn_struct(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);	break;
   826c2:	f241 4250 	movw	r2, #5200	; 0x1450
   826c6:	2140      	movs	r1, #64	; 0x40
   826c8:	4818      	ldr	r0, [pc, #96]	; (8272c <tunerstudio_burn_page_eeprom+0xa8>)
   826ca:	4b16      	ldr	r3, [pc, #88]	; (82724 <tunerstudio_burn_page_eeprom+0xa0>)
   826cc:	4798      	blx	r3
   826ce:	bd08      	pop	{r3, pc}
		case 5: tunerstudio_burn_Table3D(&AFR, EEPROM_AFR_INDEX);										break;
   826d0:	f44f 7190 	mov.w	r1, #288	; 0x120
   826d4:	4816      	ldr	r0, [pc, #88]	; (82730 <tunerstudio_burn_page_eeprom+0xac>)
   826d6:	4b11      	ldr	r3, [pc, #68]	; (8271c <tunerstudio_burn_page_eeprom+0x98>)
   826d8:	4798      	blx	r3
   826da:	bd08      	pop	{r3, pc}
		case 6: tunerstudio_burn_struct(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);	break;
   826dc:	f241 5218 	movw	r2, #5400	; 0x1518
   826e0:	2140      	movs	r1, #64	; 0x40
   826e2:	4814      	ldr	r0, [pc, #80]	; (82734 <tunerstudio_burn_page_eeprom+0xb0>)
   826e4:	4b0f      	ldr	r3, [pc, #60]	; (82724 <tunerstudio_burn_page_eeprom+0xa0>)
   826e6:	4798      	blx	r3
   826e8:	bd08      	pop	{r3, pc}
		case 7: tunerstudio_burn_struct(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);	break;
   826ea:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   826ee:	2140      	movs	r1, #64	; 0x40
   826f0:	4811      	ldr	r0, [pc, #68]	; (82738 <tunerstudio_burn_page_eeprom+0xb4>)
   826f2:	4b0c      	ldr	r3, [pc, #48]	; (82724 <tunerstudio_burn_page_eeprom+0xa0>)
   826f4:	4798      	blx	r3
   826f6:	bd08      	pop	{r3, pc}
		case 8: tunerstudio_burn_struct(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);	break;
   826f8:	f241 62a8 	movw	r2, #5800	; 0x16a8
   826fc:	21a0      	movs	r1, #160	; 0xa0
   826fe:	480f      	ldr	r0, [pc, #60]	; (8273c <tunerstudio_burn_page_eeprom+0xb8>)
   82700:	4b08      	ldr	r3, [pc, #32]	; (82724 <tunerstudio_burn_page_eeprom+0xa0>)
   82702:	4798      	blx	r3
   82704:	bd08      	pop	{r3, pc}
		case 9: tunerstudio_burn_struct(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);	break;
   82706:	f241 7270 	movw	r2, #6000	; 0x1770
   8270a:	21c0      	movs	r1, #192	; 0xc0
   8270c:	480c      	ldr	r0, [pc, #48]	; (82740 <tunerstudio_burn_page_eeprom+0xbc>)
   8270e:	4b05      	ldr	r3, [pc, #20]	; (82724 <tunerstudio_burn_page_eeprom+0xa0>)
   82710:	4798      	blx	r3
   82712:	bd08      	pop	{r3, pc}
   82714:	20070a24 	.word	0x20070a24
   82718:	20071014 	.word	0x20071014
   8271c:	00082621 	.word	0x00082621
   82720:	200710e4 	.word	0x200710e4
   82724:	000825dd 	.word	0x000825dd
   82728:	20071f1c 	.word	0x20071f1c
   8272c:	20071130 	.word	0x20071130
   82730:	20071eb4 	.word	0x20071eb4
   82734:	200709e4 	.word	0x200709e4
   82738:	20071ed4 	.word	0x20071ed4
   8273c:	20072348 	.word	0x20072348
   82740:	20071024 	.word	0x20071024

00082744 <tunerstudio_update_calib_vect_helper>:
			default: break;
		}
	}
}
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint16_t EepromIndex)
{
   82744:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82748:	4680      	mov	r8, r0
   8274a:	460d      	mov	r5, r1
   8274c:	f501 6780 	add.w	r7, r1, #1024	; 0x400
   82750:	b2bf      	uxth	r7, r7
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		receive[0] = uart_receive();
   82752:	4e18      	ldr	r6, [pc, #96]	; (827b4 <tunerstudio_update_calib_vect_helper+0x70>)
			TempValue = receive[0];		// AFR
		}
		else {
			receive[1] = uart_receive();
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   82754:	f8df a064 	ldr.w	sl, [pc, #100]	; 827bc <tunerstudio_update_calib_vect_helper+0x78>
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   82758:	f8df 9064 	ldr.w	r9, [pc, #100]	; 827c0 <tunerstudio_update_calib_vect_helper+0x7c>
   8275c:	e00d      	b.n	8277a <tunerstudio_update_calib_vect_helper+0x36>
			TempValue = receive[0];		// AFR
   8275e:	b201      	sxth	r1, r0
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   82760:	f105 0b01 	add.w	fp, r5, #1
   82764:	fa1f fb8b 	uxth.w	fp, fp
   82768:	f381 0108 	usat	r1, #8, r1
   8276c:	b2c9      	uxtb	r1, r1
   8276e:	4628      	mov	r0, r5
   82770:	4b11      	ldr	r3, [pc, #68]	; (827b8 <tunerstudio_update_calib_vect_helper+0x74>)
   82772:	4798      	blx	r3
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   82774:	455f      	cmp	r7, fp
   82776:	d01b      	beq.n	827b0 <tunerstudio_update_calib_vect_helper+0x6c>
		at24cxx_write_byte(EepromIndex++, TempValue);
   82778:	465d      	mov	r5, fp
		receive[0] = uart_receive();
   8277a:	47b0      	blx	r6
   8277c:	4604      	mov	r4, r0
		if (NrOfBytes == 1) {		
   8277e:	f1b8 0f01 	cmp.w	r8, #1
   82782:	d0ec      	beq.n	8275e <tunerstudio_update_calib_vect_helper+0x1a>
			receive[1] = uart_receive();
   82784:	47b0      	blx	r6
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
   82786:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   8278a:	b200      	sxth	r0, r0
   8278c:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
   82790:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   82794:	fb8a 3200 	smull	r3, r2, sl, r0
   82798:	17c3      	asrs	r3, r0, #31
   8279a:	ebc3 0362 	rsb	r3, r3, r2, asr #1
   8279e:	b21b      	sxth	r3, r3
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   827a0:	fb89 2403 	smull	r2, r4, r9, r3
   827a4:	17d9      	asrs	r1, r3, #31
   827a6:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   827aa:	3128      	adds	r1, #40	; 0x28
   827ac:	b209      	sxth	r1, r1
   827ae:	e7d7      	b.n	82760 <tunerstudio_update_calib_vect_helper+0x1c>
	}
}
   827b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   827b4:	00082d8d 	.word	0x00082d8d
   827b8:	000801b5 	.word	0x000801b5
   827bc:	38e38e39 	.word	0x38e38e39
   827c0:	66666667 	.word	0x66666667

000827c4 <tunerstudio_update_calib_vect>:
{
   827c4:	b508      	push	{r3, lr}
	if (RxStringTail != RxStringHead)
   827c6:	4b15      	ldr	r3, [pc, #84]	; (8281c <tunerstudio_update_calib_vect+0x58>)
   827c8:	881a      	ldrh	r2, [r3, #0]
   827ca:	b292      	uxth	r2, r2
   827cc:	4b14      	ldr	r3, [pc, #80]	; (82820 <tunerstudio_update_calib_vect+0x5c>)
   827ce:	881b      	ldrh	r3, [r3, #0]
   827d0:	b29b      	uxth	r3, r3
   827d2:	429a      	cmp	r2, r3
   827d4:	d008      	beq.n	827e8 <tunerstudio_update_calib_vect+0x24>
		uart_print_string("ERROR calibration vector");
   827d6:	4813      	ldr	r0, [pc, #76]	; (82824 <tunerstudio_update_calib_vect+0x60>)
   827d8:	4b13      	ldr	r3, [pc, #76]	; (82828 <tunerstudio_update_calib_vect+0x64>)
   827da:	4798      	blx	r3
		RxStringTail = RxStringHead = 0;
   827dc:	2300      	movs	r3, #0
   827de:	4a10      	ldr	r2, [pc, #64]	; (82820 <tunerstudio_update_calib_vect+0x5c>)
   827e0:	8013      	strh	r3, [r2, #0]
   827e2:	4a0e      	ldr	r2, [pc, #56]	; (8281c <tunerstudio_update_calib_vect+0x58>)
   827e4:	8013      	strh	r3, [r2, #0]
   827e6:	bd08      	pop	{r3, pc}
		uint8_t receive = uart_receive();
   827e8:	4b10      	ldr	r3, [pc, #64]	; (8282c <tunerstudio_update_calib_vect+0x68>)
   827ea:	4798      	blx	r3
		switch (receive)
   827ec:	2801      	cmp	r0, #1
   827ee:	d009      	beq.n	82804 <tunerstudio_update_calib_vect+0x40>
   827f0:	b110      	cbz	r0, 827f8 <tunerstudio_update_calib_vect+0x34>
   827f2:	2802      	cmp	r0, #2
   827f4:	d00c      	beq.n	82810 <tunerstudio_update_calib_vect+0x4c>
   827f6:	bd08      	pop	{r3, pc}
			case CONFIG_CLT: tunerstudio_update_calib_vect_helper(2, EEPROM_CLT_ADC_INDEX); break;
   827f8:	f44f 7158 	mov.w	r1, #864	; 0x360
   827fc:	2002      	movs	r0, #2
   827fe:	4b0c      	ldr	r3, [pc, #48]	; (82830 <tunerstudio_update_calib_vect+0x6c>)
   82800:	4798      	blx	r3
   82802:	bd08      	pop	{r3, pc}
			case CONFIG_IAT: tunerstudio_update_calib_vect_helper(2, EEPROM_IAT_ADC_INDEX); break;
   82804:	f44f 61ec 	mov.w	r1, #1888	; 0x760
   82808:	2002      	movs	r0, #2
   8280a:	4b09      	ldr	r3, [pc, #36]	; (82830 <tunerstudio_update_calib_vect+0x6c>)
   8280c:	4798      	blx	r3
   8280e:	bd08      	pop	{r3, pc}
			case CONFIG_AFR: tunerstudio_update_calib_vect_helper(1, EEPROM_AFR_ADC_INDEX); break;
   82810:	f44f 6136 	mov.w	r1, #2912	; 0xb60
   82814:	2001      	movs	r0, #1
   82816:	4b06      	ldr	r3, [pc, #24]	; (82830 <tunerstudio_update_calib_vect+0x6c>)
   82818:	4798      	blx	r3
   8281a:	bd08      	pop	{r3, pc}
   8281c:	20071626 	.word	0x20071626
   82820:	20071a28 	.word	0x20071a28
   82824:	00084514 	.word	0x00084514
   82828:	00082cc1 	.word	0x00082cc1
   8282c:	00082d8d 	.word	0x00082d8d
   82830:	00082745 	.word	0x00082745

00082834 <tunerstudio_debug_global_function>:

void tunerstudio_debug_global_function(void)
{
   82834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uart_print_string("MAP High: "); uart_print_int(engine_config2.MapMax); uart_new_line();
   82838:	4830      	ldr	r0, [pc, #192]	; (828fc <tunerstudio_debug_global_function+0xc8>)
   8283a:	4e31      	ldr	r6, [pc, #196]	; (82900 <tunerstudio_debug_global_function+0xcc>)
   8283c:	47b0      	blx	r6
   8283e:	f8df 8114 	ldr.w	r8, [pc, #276]	; 82954 <tunerstudio_debug_global_function+0x120>
   82842:	f8b8 003e 	ldrh.w	r0, [r8, #62]	; 0x3e
   82846:	b280      	uxth	r0, r0
   82848:	4d2e      	ldr	r5, [pc, #184]	; (82904 <tunerstudio_debug_global_function+0xd0>)
   8284a:	47a8      	blx	r5
   8284c:	4c2e      	ldr	r4, [pc, #184]	; (82908 <tunerstudio_debug_global_function+0xd4>)
   8284e:	47a0      	blx	r4
	uart_print_string("MAP Low: "); uart_print_int(engine_config2.MapMin); uart_new_line();
   82850:	482e      	ldr	r0, [pc, #184]	; (8290c <tunerstudio_debug_global_function+0xd8>)
   82852:	47b0      	blx	r6
   82854:	f898 003d 	ldrb.w	r0, [r8, #61]	; 0x3d
   82858:	47a8      	blx	r5
   8285a:	47a0      	blx	r4
	uart_print_string("TPS High: "); uart_print_int(engine_config2.TpsMax); uart_new_line();
   8285c:	482c      	ldr	r0, [pc, #176]	; (82910 <tunerstudio_debug_global_function+0xdc>)
   8285e:	47b0      	blx	r6
   82860:	f898 003c 	ldrb.w	r0, [r8, #60]	; 0x3c
   82864:	47a8      	blx	r5
   82866:	47a0      	blx	r4
	uart_print_string("TPS Low: "); uart_print_int(engine_config2.TpsMin); uart_new_line();
   82868:	482a      	ldr	r0, [pc, #168]	; (82914 <tunerstudio_debug_global_function+0xe0>)
   8286a:	47b0      	blx	r6
   8286c:	f898 003b 	ldrb.w	r0, [r8, #59]	; 0x3b
   82870:	47a8      	blx	r5
   82872:	47a0      	blx	r4
	uart_print_string("CLT: "); uart_print_int(engine_realtime.Clt); uart_new_line();
   82874:	4828      	ldr	r0, [pc, #160]	; (82918 <tunerstudio_debug_global_function+0xe4>)
   82876:	47b0      	blx	r6
   82878:	4f28      	ldr	r7, [pc, #160]	; (8291c <tunerstudio_debug_global_function+0xe8>)
   8287a:	79f8      	ldrb	r0, [r7, #7]
   8287c:	47a8      	blx	r5
   8287e:	47a0      	blx	r4
	uart_print_string("IAT: "); uart_print_int(engine_realtime.Iat); uart_new_line();
   82880:	4827      	ldr	r0, [pc, #156]	; (82920 <tunerstudio_debug_global_function+0xec>)
   82882:	47b0      	blx	r6
   82884:	79b8      	ldrb	r0, [r7, #6]
   82886:	47a8      	blx	r5
   82888:	47a0      	blx	r4
	uart_print_string("AFR: "); uart_print_int(engine_realtime.Afr); uart_new_line();
   8288a:	4826      	ldr	r0, [pc, #152]	; (82924 <tunerstudio_debug_global_function+0xf0>)
   8288c:	47b0      	blx	r6
   8288e:	7ab8      	ldrb	r0, [r7, #10]
   82890:	47a8      	blx	r5
   82892:	47a0      	blx	r4
	uart_print_string("MAP: "); uart_print_int(engine_realtime.Map); uart_new_line();
   82894:	4824      	ldr	r0, [pc, #144]	; (82928 <tunerstudio_debug_global_function+0xf4>)
   82896:	47b0      	blx	r6
   82898:	88b8      	ldrh	r0, [r7, #4]
   8289a:	b280      	uxth	r0, r0
   8289c:	47a8      	blx	r5
   8289e:	47a0      	blx	r4
	uart_print_string("TPS: "); uart_print_int(engine_realtime.Tps); uart_new_line();
   828a0:	4822      	ldr	r0, [pc, #136]	; (8292c <tunerstudio_debug_global_function+0xf8>)
   828a2:	47b0      	blx	r6
   828a4:	7e38      	ldrb	r0, [r7, #24]
   828a6:	47a8      	blx	r5
   828a8:	47a0      	blx	r4
	uart_print_string("RPM: "); uart_print_int(engine_realtime.Rpm); uart_new_line();
   828aa:	4821      	ldr	r0, [pc, #132]	; (82930 <tunerstudio_debug_global_function+0xfc>)
   828ac:	47b0      	blx	r6
   828ae:	89f8      	ldrh	r0, [r7, #14]
   828b0:	b280      	uxth	r0, r0
   828b2:	47a8      	blx	r5
   828b4:	47a0      	blx	r4
	uart_print_string("TWIFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   828b6:	481f      	ldr	r0, [pc, #124]	; (82934 <tunerstudio_debug_global_function+0x100>)
   828b8:	47b0      	blx	r6
   828ba:	7ff8      	ldrb	r0, [r7, #31]
   828bc:	47a8      	blx	r5
   828be:	47a0      	blx	r4
	uart_print_string("Fuel Const: "); uart_print_int(FUEL_CONST); uart_new_line();
   828c0:	481d      	ldr	r0, [pc, #116]	; (82938 <tunerstudio_debug_global_function+0x104>)
   828c2:	47b0      	blx	r6
   828c4:	481d      	ldr	r0, [pc, #116]	; (8293c <tunerstudio_debug_global_function+0x108>)
   828c6:	47a8      	blx	r5
   828c8:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichPct: "); uart_print_int(engine_config2.AfterStartEnrichPct); uart_new_line();
   828ca:	481d      	ldr	r0, [pc, #116]	; (82940 <tunerstudio_debug_global_function+0x10c>)
   828cc:	47b0      	blx	r6
   828ce:	f898 0000 	ldrb.w	r0, [r8]
   828d2:	47a8      	blx	r5
   828d4:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichCycles: "); uart_print_int(engine_config2.AfterStartEnrichSec); uart_new_line();
   828d6:	481b      	ldr	r0, [pc, #108]	; (82944 <tunerstudio_debug_global_function+0x110>)
   828d8:	47b0      	blx	r6
   828da:	f898 0001 	ldrb.w	r0, [r8, #1]
   828de:	47a8      	blx	r5
   828e0:	47a0      	blx	r4
	uart_print_string("millis: "); uart_print_int(millis); uart_new_line();
   828e2:	4819      	ldr	r0, [pc, #100]	; (82948 <tunerstudio_debug_global_function+0x114>)
   828e4:	47b0      	blx	r6
   828e6:	4b19      	ldr	r3, [pc, #100]	; (8294c <tunerstudio_debug_global_function+0x118>)
   828e8:	6818      	ldr	r0, [r3, #0]
   828ea:	47a8      	blx	r5
   828ec:	47a0      	blx	r4
	isDebug ^= 1;
   828ee:	4a18      	ldr	r2, [pc, #96]	; (82950 <tunerstudio_debug_global_function+0x11c>)
   828f0:	6813      	ldr	r3, [r2, #0]
   828f2:	f083 0301 	eor.w	r3, r3, #1
   828f6:	6013      	str	r3, [r2, #0]
   828f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828fc:	00084458 	.word	0x00084458
   82900:	00082cc1 	.word	0x00082cc1
   82904:	00082c5d 	.word	0x00082c5d
   82908:	00082cb1 	.word	0x00082cb1
   8290c:	00084464 	.word	0x00084464
   82910:	00084470 	.word	0x00084470
   82914:	0008447c 	.word	0x0008447c
   82918:	00084488 	.word	0x00084488
   8291c:	20071574 	.word	0x20071574
   82920:	00084490 	.word	0x00084490
   82924:	00084498 	.word	0x00084498
   82928:	000844a0 	.word	0x000844a0
   8292c:	000844a8 	.word	0x000844a8
   82930:	000844b0 	.word	0x000844b0
   82934:	000844b8 	.word	0x000844b8
   82938:	000844c4 	.word	0x000844c4
   8293c:	00033ba8 	.word	0x00033ba8
   82940:	000844d4 	.word	0x000844d4
   82944:	000844ec 	.word	0x000844ec
   82948:	00084508 	.word	0x00084508
   8294c:	200723fc 	.word	0x200723fc
   82950:	20071ed0 	.word	0x20071ed0
   82954:	200710e4 	.word	0x200710e4

00082958 <tunerstudio_command>:
{
   82958:	b508      	push	{r3, lr}
	if (NewPageFlag)
   8295a:	4b43      	ldr	r3, [pc, #268]	; (82a68 <tunerstudio_command+0x110>)
   8295c:	781b      	ldrb	r3, [r3, #0]
   8295e:	b9cb      	cbnz	r3, 82994 <tunerstudio_command+0x3c>
	if (WriteFlag)
   82960:	4b42      	ldr	r3, [pc, #264]	; (82a6c <tunerstudio_command+0x114>)
   82962:	781b      	ldrb	r3, [r3, #0]
   82964:	b353      	cbz	r3, 829bc <tunerstudio_command+0x64>
		if (OffsetFlag == 0){		// Receive first offset value
   82966:	4b42      	ldr	r3, [pc, #264]	; (82a70 <tunerstudio_command+0x118>)
   82968:	781b      	ldrb	r3, [r3, #0]
   8296a:	b1cb      	cbz	r3, 829a0 <tunerstudio_command+0x48>
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   8296c:	4a41      	ldr	r2, [pc, #260]	; (82a74 <tunerstudio_command+0x11c>)
   8296e:	7812      	ldrb	r2, [r2, #0]
   82970:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
   82974:	2901      	cmp	r1, #1
   82976:	d019      	beq.n	829ac <tunerstudio_command+0x54>
   82978:	2a05      	cmp	r2, #5
   8297a:	d017      	beq.n	829ac <tunerstudio_command+0x54>
			tunerstudio_write_data(character);
   8297c:	4b3e      	ldr	r3, [pc, #248]	; (82a78 <tunerstudio_command+0x120>)
   8297e:	4798      	blx	r3
			Offset1 = Offset2 = OffsetFlag = WriteFlag = 0;
   82980:	2300      	movs	r3, #0
   82982:	4a3a      	ldr	r2, [pc, #232]	; (82a6c <tunerstudio_command+0x114>)
   82984:	7013      	strb	r3, [r2, #0]
   82986:	4a3a      	ldr	r2, [pc, #232]	; (82a70 <tunerstudio_command+0x118>)
   82988:	7013      	strb	r3, [r2, #0]
   8298a:	4a3c      	ldr	r2, [pc, #240]	; (82a7c <tunerstudio_command+0x124>)
   8298c:	7013      	strb	r3, [r2, #0]
   8298e:	4a3c      	ldr	r2, [pc, #240]	; (82a80 <tunerstudio_command+0x128>)
   82990:	7013      	strb	r3, [r2, #0]
			return;
   82992:	bd08      	pop	{r3, pc}
		CurrPage = character; //- '0';	// Withdraw the character value 0 (48 decimal in ASCII)
   82994:	4b37      	ldr	r3, [pc, #220]	; (82a74 <tunerstudio_command+0x11c>)
   82996:	7018      	strb	r0, [r3, #0]
		NewPageFlag = FALSE;			// Reset the newpageflag
   82998:	2200      	movs	r2, #0
   8299a:	4b33      	ldr	r3, [pc, #204]	; (82a68 <tunerstudio_command+0x110>)
   8299c:	701a      	strb	r2, [r3, #0]
		return;							// Nothing else to do in this function
   8299e:	bd08      	pop	{r3, pc}
			Offset1 = character;
   829a0:	4b37      	ldr	r3, [pc, #220]	; (82a80 <tunerstudio_command+0x128>)
   829a2:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 1;
   829a4:	2201      	movs	r2, #1
   829a6:	4b32      	ldr	r3, [pc, #200]	; (82a70 <tunerstudio_command+0x118>)
   829a8:	701a      	strb	r2, [r3, #0]
			return;
   829aa:	bd08      	pop	{r3, pc}
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   829ac:	2b02      	cmp	r3, #2
   829ae:	d0e5      	beq.n	8297c <tunerstudio_command+0x24>
			Offset2 = character;
   829b0:	4b32      	ldr	r3, [pc, #200]	; (82a7c <tunerstudio_command+0x124>)
   829b2:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 2;
   829b4:	2202      	movs	r2, #2
   829b6:	4b2e      	ldr	r3, [pc, #184]	; (82a70 <tunerstudio_command+0x118>)
   829b8:	701a      	strb	r2, [r3, #0]
			return;
   829ba:	bd08      	pop	{r3, pc}
	switch (character)
   829bc:	3841      	subs	r0, #65	; 0x41
   829be:	2833      	cmp	r0, #51	; 0x33
   829c0:	d850      	bhi.n	82a64 <tunerstudio_command+0x10c>
   829c2:	e8df f000 	tbb	[pc, r0]
   829c6:	281a      	.short	0x281a
   829c8:	2f4f4d2b 	.word	0x2f4f4d2b
   829cc:	4f4f4f4f 	.word	0x4f4f4f4f
   829d0:	4f4f4f4f 	.word	0x4f4f4f4f
   829d4:	4f3b334f 	.word	0x4f3b334f
   829d8:	3f4f4f37 	.word	0x3f4f4f37
   829dc:	4f4f4f42 	.word	0x4f4f4f42
   829e0:	4f4f4f4f 	.word	0x4f4f4f4f
   829e4:	4f4f4f4f 	.word	0x4f4f4f4f
   829e8:	4f4f4f4f 	.word	0x4f4f4f4f
   829ec:	4f4f4f4f 	.word	0x4f4f4f4f
   829f0:	4f4f4f4f 	.word	0x4f4f4f4f
   829f4:	4f4f4f4f 	.word	0x4f4f4f4f
   829f8:	464f      	.short	0x464f
			engine_realtime.Seconds = millis / MILLI_SEC;
   829fa:	4b22      	ldr	r3, [pc, #136]	; (82a84 <tunerstudio_command+0x12c>)
   829fc:	681b      	ldr	r3, [r3, #0]
   829fe:	4a22      	ldr	r2, [pc, #136]	; (82a88 <tunerstudio_command+0x130>)
   82a00:	fba2 2303 	umull	r2, r3, r2, r3
   82a04:	f3c3 1387 	ubfx	r3, r3, #6, #8
   82a08:	4820      	ldr	r0, [pc, #128]	; (82a8c <tunerstudio_command+0x134>)
   82a0a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
	uart_load_pdc_tx_buffer(ConfigStructPointer, ConfigLen);
   82a0e:	2122      	movs	r1, #34	; 0x22
   82a10:	4b1f      	ldr	r3, [pc, #124]	; (82a90 <tunerstudio_command+0x138>)
   82a12:	4798      	blx	r3
   82a14:	bd08      	pop	{r3, pc}
		case 'B': tunerstudio_burn_page_eeprom();										break;
   82a16:	4b1f      	ldr	r3, [pc, #124]	; (82a94 <tunerstudio_command+0x13c>)
   82a18:	4798      	blx	r3
   82a1a:	bd08      	pop	{r3, pc}
		case 'C': uart_interrupt_transfer(1);											break;
   82a1c:	2001      	movs	r0, #1
   82a1e:	4b1e      	ldr	r3, [pc, #120]	; (82a98 <tunerstudio_command+0x140>)
   82a20:	4798      	blx	r3
   82a22:	bd08      	pop	{r3, pc}
		case 'F': uart_interrupt_transfer("001");										break;
   82a24:	481d      	ldr	r0, [pc, #116]	; (82a9c <tunerstudio_command+0x144>)
   82a26:	4b1c      	ldr	r3, [pc, #112]	; (82a98 <tunerstudio_command+0x140>)
   82a28:	4798      	blx	r3
   82a2a:	bd08      	pop	{r3, pc}
		case 'P': NewPageFlag = TRUE;													break;
   82a2c:	2201      	movs	r2, #1
   82a2e:	4b0e      	ldr	r3, [pc, #56]	; (82a68 <tunerstudio_command+0x110>)
   82a30:	701a      	strb	r2, [r3, #0]
   82a32:	bd08      	pop	{r3, pc}
		case 'S': uart_interrupt_transfer("RUthless V1.0 Formula Student 2017");		break;
   82a34:	481a      	ldr	r0, [pc, #104]	; (82aa0 <tunerstudio_command+0x148>)
   82a36:	4b18      	ldr	r3, [pc, #96]	; (82a98 <tunerstudio_command+0x140>)
   82a38:	4798      	blx	r3
   82a3a:	bd08      	pop	{r3, pc}
		case 'Q': uart_interrupt_transfer("speeduino");									break;
   82a3c:	4819      	ldr	r0, [pc, #100]	; (82aa4 <tunerstudio_command+0x14c>)
   82a3e:	4b16      	ldr	r3, [pc, #88]	; (82a98 <tunerstudio_command+0x140>)
   82a40:	4798      	blx	r3
   82a42:	bd08      	pop	{r3, pc}
		case 'V': tunerstudio_send_page(); 												break;
   82a44:	4b18      	ldr	r3, [pc, #96]	; (82aa8 <tunerstudio_command+0x150>)
   82a46:	4798      	blx	r3
   82a48:	bd08      	pop	{r3, pc}
		case 'W': WriteFlag = TRUE;														break;
   82a4a:	2201      	movs	r2, #1
   82a4c:	4b07      	ldr	r3, [pc, #28]	; (82a6c <tunerstudio_command+0x114>)
   82a4e:	701a      	strb	r2, [r3, #0]
   82a50:	bd08      	pop	{r3, pc}
			uart_disable_rx_interrupt();			// Read manually from buffer simplifies this since it is not necessary to do this in realtime
   82a52:	4b16      	ldr	r3, [pc, #88]	; (82aac <tunerstudio_command+0x154>)
   82a54:	4798      	blx	r3
			tunerstudio_update_calib_vect();
   82a56:	4b16      	ldr	r3, [pc, #88]	; (82ab0 <tunerstudio_command+0x158>)
   82a58:	4798      	blx	r3
			uart_enable_rx_interrupt();
   82a5a:	4b16      	ldr	r3, [pc, #88]	; (82ab4 <tunerstudio_command+0x15c>)
   82a5c:	4798      	blx	r3
			break;
   82a5e:	bd08      	pop	{r3, pc}
		case 'D': tunerstudio_debug_global_function(); break;
   82a60:	4b15      	ldr	r3, [pc, #84]	; (82ab8 <tunerstudio_command+0x160>)
   82a62:	4798      	blx	r3
   82a64:	bd08      	pop	{r3, pc}
   82a66:	bf00      	nop
   82a68:	200723f9 	.word	0x200723f9
   82a6c:	200709d6 	.word	0x200709d6
   82a70:	20071eb1 	.word	0x20071eb1
   82a74:	20070a24 	.word	0x20070a24
   82a78:	00082515 	.word	0x00082515
   82a7c:	20071ec4 	.word	0x20071ec4
   82a80:	20071eb2 	.word	0x20071eb2
   82a84:	200723fc 	.word	0x200723fc
   82a88:	10624dd3 	.word	0x10624dd3
   82a8c:	20071574 	.word	0x20071574
   82a90:	00082da5 	.word	0x00082da5
   82a94:	00082685 	.word	0x00082685
   82a98:	00082b49 	.word	0x00082b49
   82a9c:	00084424 	.word	0x00084424
   82aa0:	00084428 	.word	0x00084428
   82aa4:	0008444c 	.word	0x0008444c
   82aa8:	00082435 	.word	0x00082435
   82aac:	00082be9 	.word	0x00082be9
   82ab0:	000827c5 	.word	0x000827c5
   82ab4:	00082bcd 	.word	0x00082bcd
   82ab8:	00082835 	.word	0x00082835

00082abc <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   82abc:	f44f 7280 	mov.w	r2, #256	; 0x100
   82ac0:	4b08      	ldr	r3, [pc, #32]	; (82ae4 <uart_init+0x28>)
   82ac2:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   82ac4:	f503 7300 	add.w	r3, r3, #512	; 0x200
   82ac8:	2250      	movs	r2, #80	; 0x50
   82aca:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   82acc:	f44f 6200 	mov.w	r2, #2048	; 0x800
   82ad0:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   82ad2:	220b      	movs	r2, #11
   82ad4:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   82ad6:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82ada:	60da      	str	r2, [r3, #12]
	// Initialize PDC
	PdcInterface = PDC_UART;
   82adc:	4a02      	ldr	r2, [pc, #8]	; (82ae8 <uart_init+0x2c>)
   82ade:	4b03      	ldr	r3, [pc, #12]	; (82aec <uart_init+0x30>)
   82ae0:	601a      	str	r2, [r3, #0]
   82ae2:	4770      	bx	lr
   82ae4:	400e0600 	.word	0x400e0600
   82ae8:	400e0900 	.word	0x400e0900
   82aec:	200715a0 	.word	0x200715a0

00082af0 <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   82af0:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   82af2:	210c      	movs	r1, #12
   82af4:	2008      	movs	r0, #8
   82af6:	4b0c      	ldr	r3, [pc, #48]	; (82b28 <uart_tx_interrupt_init+0x38>)
   82af8:	4798      	blx	r3
   82afa:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   82afc:	480b      	ldr	r0, [pc, #44]	; (82b2c <uart_tx_interrupt_init+0x3c>)
   82afe:	461a      	mov	r2, r3
		RxString[i] = NULL;
   82b00:	490b      	ldr	r1, [pc, #44]	; (82b30 <uart_tx_interrupt_init+0x40>)
		TxString[i] = NULL;
   82b02:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   82b04:	54ca      	strb	r2, [r1, r3]
   82b06:	3301      	adds	r3, #1
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   82b08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82b0c:	d1f9      	bne.n	82b02 <uart_tx_interrupt_init+0x12>
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   82b0e:	2300      	movs	r3, #0
   82b10:	4a08      	ldr	r2, [pc, #32]	; (82b34 <uart_tx_interrupt_init+0x44>)
   82b12:	8013      	strh	r3, [r2, #0]
   82b14:	4a08      	ldr	r2, [pc, #32]	; (82b38 <uart_tx_interrupt_init+0x48>)
   82b16:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   82b18:	4a08      	ldr	r2, [pc, #32]	; (82b3c <uart_tx_interrupt_init+0x4c>)
   82b1a:	8013      	strh	r3, [r2, #0]
   82b1c:	4a08      	ldr	r2, [pc, #32]	; (82b40 <uart_tx_interrupt_init+0x50>)
   82b1e:	8013      	strh	r3, [r2, #0]
	RxFlag = LOW;
   82b20:	4a08      	ldr	r2, [pc, #32]	; (82b44 <uart_tx_interrupt_init+0x54>)
   82b22:	7013      	strb	r3, [r2, #0]
   82b24:	bd08      	pop	{r3, pc}
   82b26:	bf00      	nop
   82b28:	000817b5 	.word	0x000817b5
   82b2c:	20070a34 	.word	0x20070a34
   82b30:	20071174 	.word	0x20071174
   82b34:	200709d4 	.word	0x200709d4
   82b38:	200709dc 	.word	0x200709dc
   82b3c:	20071626 	.word	0x20071626
   82b40:	20071a28 	.word	0x20071a28
   82b44:	2007159c 	.word	0x2007159c

00082b48 <uart_interrupt_transfer>:
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82b48:	7803      	ldrb	r3, [r0, #0]
   82b4a:	b303      	cbz	r3, 82b8e <uart_interrupt_transfer+0x46>
   82b4c:	4b12      	ldr	r3, [pc, #72]	; (82b98 <uart_interrupt_transfer+0x50>)
   82b4e:	881b      	ldrh	r3, [r3, #0]
   82b50:	b29b      	uxth	r3, r3
   82b52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82b56:	d21a      	bcs.n	82b8e <uart_interrupt_transfer+0x46>
{
   82b58:	b470      	push	{r4, r5, r6}
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82b5a:	4605      	mov	r5, r0
   82b5c:	2300      	movs	r3, #0
		TxString[TxStringHead++] = str[i++];
   82b5e:	4c0e      	ldr	r4, [pc, #56]	; (82b98 <uart_interrupt_transfer+0x50>)
   82b60:	4e0e      	ldr	r6, [pc, #56]	; (82b9c <uart_interrupt_transfer+0x54>)
   82b62:	8822      	ldrh	r2, [r4, #0]
   82b64:	b292      	uxth	r2, r2
   82b66:	1c51      	adds	r1, r2, #1
   82b68:	b289      	uxth	r1, r1
   82b6a:	8021      	strh	r1, [r4, #0]
   82b6c:	3301      	adds	r3, #1
   82b6e:	b29b      	uxth	r3, r3
   82b70:	7829      	ldrb	r1, [r5, #0]
   82b72:	54b1      	strb	r1, [r6, r2]
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82b74:	18c5      	adds	r5, r0, r3
   82b76:	5cc2      	ldrb	r2, [r0, r3]
   82b78:	b122      	cbz	r2, 82b84 <uart_interrupt_transfer+0x3c>
   82b7a:	8822      	ldrh	r2, [r4, #0]
   82b7c:	b292      	uxth	r2, r2
   82b7e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   82b82:	d3ee      	bcc.n	82b62 <uart_interrupt_transfer+0x1a>
	UART->UART_IER = UART_IER_TXRDY;
   82b84:	2202      	movs	r2, #2
   82b86:	4b06      	ldr	r3, [pc, #24]	; (82ba0 <uart_interrupt_transfer+0x58>)
   82b88:	609a      	str	r2, [r3, #8]
}
   82b8a:	bc70      	pop	{r4, r5, r6}
   82b8c:	4770      	bx	lr
	UART->UART_IER = UART_IER_TXRDY;
   82b8e:	2202      	movs	r2, #2
   82b90:	4b03      	ldr	r3, [pc, #12]	; (82ba0 <uart_interrupt_transfer+0x58>)
   82b92:	609a      	str	r2, [r3, #8]
   82b94:	4770      	bx	lr
   82b96:	bf00      	nop
   82b98:	200709dc 	.word	0x200709dc
   82b9c:	20070a34 	.word	0x20070a34
   82ba0:	400e0800 	.word	0x400e0800

00082ba4 <uart_load_tx_buffer>:
	uart_enable_tx_interrupt();
}

void uart_load_tx_buffer(uint8_t data)
{
	TxString[TxStringHead++] = data;
   82ba4:	4904      	ldr	r1, [pc, #16]	; (82bb8 <uart_load_tx_buffer+0x14>)
   82ba6:	880b      	ldrh	r3, [r1, #0]
   82ba8:	b29b      	uxth	r3, r3
   82baa:	1c5a      	adds	r2, r3, #1
   82bac:	b292      	uxth	r2, r2
   82bae:	800a      	strh	r2, [r1, #0]
   82bb0:	4a02      	ldr	r2, [pc, #8]	; (82bbc <uart_load_tx_buffer+0x18>)
   82bb2:	54d0      	strb	r0, [r2, r3]
   82bb4:	4770      	bx	lr
   82bb6:	bf00      	nop
   82bb8:	200709dc 	.word	0x200709dc
   82bbc:	20070a34 	.word	0x20070a34

00082bc0 <uart_enable_tx_interrupt>:
}

void uart_enable_tx_interrupt(void)
{
	UART->UART_IER = UART_IER_TXRDY;
   82bc0:	2202      	movs	r2, #2
   82bc2:	4b01      	ldr	r3, [pc, #4]	; (82bc8 <uart_enable_tx_interrupt+0x8>)
   82bc4:	609a      	str	r2, [r3, #8]
   82bc6:	4770      	bx	lr
   82bc8:	400e0800 	.word	0x400e0800

00082bcc <uart_enable_rx_interrupt>:
}

void uart_enable_rx_interrupt(void)
{
   82bcc:	b508      	push	{r3, lr}
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   82bce:	210c      	movs	r1, #12
   82bd0:	2008      	movs	r0, #8
   82bd2:	4b03      	ldr	r3, [pc, #12]	; (82be0 <uart_enable_rx_interrupt+0x14>)
   82bd4:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   82bd6:	2201      	movs	r2, #1
   82bd8:	4b02      	ldr	r3, [pc, #8]	; (82be4 <uart_enable_rx_interrupt+0x18>)
   82bda:	609a      	str	r2, [r3, #8]
   82bdc:	bd08      	pop	{r3, pc}
   82bde:	bf00      	nop
   82be0:	000817b5 	.word	0x000817b5
   82be4:	400e0800 	.word	0x400e0800

00082be8 <uart_disable_rx_interrupt>:
}
void uart_disable_rx_interrupt(void)
{
	UART->UART_IDR = UART_IDR_RXRDY;
   82be8:	2201      	movs	r2, #1
   82bea:	4b01      	ldr	r3, [pc, #4]	; (82bf0 <uart_disable_rx_interrupt+0x8>)
   82bec:	60da      	str	r2, [r3, #12]
   82bee:	4770      	bx	lr
   82bf0:	400e0800 	.word	0x400e0800

00082bf4 <uart_rx_read_buffer>:
}

void uart_rx_read_buffer(void)
{
	if (RxStringTail == RxStringHead)
   82bf4:	4b10      	ldr	r3, [pc, #64]	; (82c38 <uart_rx_read_buffer+0x44>)
   82bf6:	881a      	ldrh	r2, [r3, #0]
   82bf8:	b292      	uxth	r2, r2
   82bfa:	4b10      	ldr	r3, [pc, #64]	; (82c3c <uart_rx_read_buffer+0x48>)
   82bfc:	881b      	ldrh	r3, [r3, #0]
   82bfe:	b29b      	uxth	r3, r3
   82c00:	429a      	cmp	r2, r3
   82c02:	d012      	beq.n	82c2a <uart_rx_read_buffer+0x36>
{
   82c04:	b510      	push	{r4, lr}
	{
		RxStringTail = RxStringHead = 0;
		return;
	}
	tunerstudio_command(RxString[RxStringTail++]);
   82c06:	4c0c      	ldr	r4, [pc, #48]	; (82c38 <uart_rx_read_buffer+0x44>)
   82c08:	8823      	ldrh	r3, [r4, #0]
   82c0a:	b29b      	uxth	r3, r3
   82c0c:	1c5a      	adds	r2, r3, #1
   82c0e:	b292      	uxth	r2, r2
   82c10:	8022      	strh	r2, [r4, #0]
   82c12:	4a0b      	ldr	r2, [pc, #44]	; (82c40 <uart_rx_read_buffer+0x4c>)
   82c14:	5cd0      	ldrb	r0, [r2, r3]
   82c16:	4b0b      	ldr	r3, [pc, #44]	; (82c44 <uart_rx_read_buffer+0x50>)
   82c18:	4798      	blx	r3
	if (RxStringTail >= RXBUFFERSIZE)
   82c1a:	8823      	ldrh	r3, [r4, #0]
   82c1c:	b29b      	uxth	r3, r3
   82c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82c22:	d301      	bcc.n	82c28 <uart_rx_read_buffer+0x34>
	{
		RxStringTail = 0;
   82c24:	2200      	movs	r2, #0
   82c26:	8022      	strh	r2, [r4, #0]
   82c28:	bd10      	pop	{r4, pc}
		RxStringTail = RxStringHead = 0;
   82c2a:	2300      	movs	r3, #0
   82c2c:	4a03      	ldr	r2, [pc, #12]	; (82c3c <uart_rx_read_buffer+0x48>)
   82c2e:	8013      	strh	r3, [r2, #0]
   82c30:	4a01      	ldr	r2, [pc, #4]	; (82c38 <uart_rx_read_buffer+0x44>)
   82c32:	8013      	strh	r3, [r2, #0]
		return;
   82c34:	4770      	bx	lr
   82c36:	bf00      	nop
   82c38:	20071626 	.word	0x20071626
   82c3c:	20071a28 	.word	0x20071a28
   82c40:	20071174 	.word	0x20071174
   82c44:	00082959 	.word	0x00082959

00082c48 <uart_transfer>:
	//uint8_t read = RxString[RxStringTail++];
}

void uart_transfer(uint8_t transmit)
{
	while (!(UART->UART_SR & UART_SR_TXRDY));
   82c48:	4a03      	ldr	r2, [pc, #12]	; (82c58 <uart_transfer+0x10>)
   82c4a:	6953      	ldr	r3, [r2, #20]
   82c4c:	f013 0f02 	tst.w	r3, #2
   82c50:	d0fb      	beq.n	82c4a <uart_transfer+0x2>
	UART->UART_THR = transmit;
   82c52:	4b01      	ldr	r3, [pc, #4]	; (82c58 <uart_transfer+0x10>)
   82c54:	61d8      	str	r0, [r3, #28]
   82c56:	4770      	bx	lr
   82c58:	400e0800 	.word	0x400e0800

00082c5c <uart_print_int>:
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
   82c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82c60:	4605      	mov	r5, r0
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   82c62:	2601      	movs	r6, #1
	uint8_t start = 0;
   82c64:	2200      	movs	r2, #0
	uint32_t div = 1000000000;		// Divider to divide data with
   82c66:	4c0f      	ldr	r4, [pc, #60]	; (82ca4 <uart_print_int+0x48>)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
		if(send != 48 || start == 1 || i == cnt)
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   82c68:	f8df 9040 	ldr.w	r9, [pc, #64]	; 82cac <uart_print_int+0x50>
			start = 1;
   82c6c:	46b0      	mov	r8, r6
		}
		data %= div;
		div /= 10;
   82c6e:	4f0e      	ldr	r7, [pc, #56]	; (82ca8 <uart_print_int+0x4c>)
   82c70:	e00b      	b.n	82c8a <uart_print_int+0x2e>
			uart_transfer(send);
   82c72:	47c8      	blx	r9
			start = 1;
   82c74:	4642      	mov	r2, r8
		data %= div;
   82c76:	fbb5 f3f4 	udiv	r3, r5, r4
   82c7a:	fb04 5513 	mls	r5, r4, r3, r5
		div /= 10;
   82c7e:	fba7 3404 	umull	r3, r4, r7, r4
   82c82:	08e4      	lsrs	r4, r4, #3
	for (int i = 1; i <= cnt; i++)
   82c84:	3601      	adds	r6, #1
   82c86:	2e0b      	cmp	r6, #11
   82c88:	d00a      	beq.n	82ca0 <uart_print_int+0x44>
		uint8_t send = data / div + 48; // calculate the Ascii for each number
   82c8a:	fbb5 f0f4 	udiv	r0, r5, r4
   82c8e:	3030      	adds	r0, #48	; 0x30
   82c90:	b2c0      	uxtb	r0, r0
		if(send != 48 || start == 1 || i == cnt)
   82c92:	2830      	cmp	r0, #48	; 0x30
   82c94:	d1ed      	bne.n	82c72 <uart_print_int+0x16>
   82c96:	2a00      	cmp	r2, #0
   82c98:	d1eb      	bne.n	82c72 <uart_print_int+0x16>
   82c9a:	2e0a      	cmp	r6, #10
   82c9c:	d1eb      	bne.n	82c76 <uart_print_int+0x1a>
   82c9e:	e7e8      	b.n	82c72 <uart_print_int+0x16>
	}
	//uart_new_line();
}
   82ca0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82ca4:	3b9aca00 	.word	0x3b9aca00
   82ca8:	cccccccd 	.word	0xcccccccd
   82cac:	00082c49 	.word	0x00082c49

00082cb0 <uart_new_line>:
void uart_new_line(void)
{
   82cb0:	b508      	push	{r3, lr}
	uart_transfer(10);
   82cb2:	200a      	movs	r0, #10
   82cb4:	4b01      	ldr	r3, [pc, #4]	; (82cbc <uart_new_line+0xc>)
   82cb6:	4798      	blx	r3
   82cb8:	bd08      	pop	{r3, pc}
   82cba:	bf00      	nop
   82cbc:	00082c49 	.word	0x00082c49

00082cc0 <uart_print_string>:
}

void uart_print_string(char * data)
{
   82cc0:	b570      	push	{r4, r5, r6, lr}
   82cc2:	4605      	mov	r5, r0
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 && i < 30)
   82cc4:	7800      	ldrb	r0, [r0, #0]
   82cc6:	b140      	cbz	r0, 82cda <uart_print_string+0x1a>
   82cc8:	462c      	mov	r4, r5
   82cca:	351e      	adds	r5, #30
		uart_transfer(data[i++]);
   82ccc:	4e05      	ldr	r6, [pc, #20]	; (82ce4 <uart_print_string+0x24>)
   82cce:	47b0      	blx	r6
	while(data[i] != 0 && i < 30)
   82cd0:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   82cd4:	b108      	cbz	r0, 82cda <uart_print_string+0x1a>
   82cd6:	42ac      	cmp	r4, r5
   82cd8:	d1f9      	bne.n	82cce <uart_print_string+0xe>
	uart_transfer(32); // space
   82cda:	2020      	movs	r0, #32
   82cdc:	4b01      	ldr	r3, [pc, #4]	; (82ce4 <uart_print_string+0x24>)
   82cde:	4798      	blx	r3
   82ce0:	bd70      	pop	{r4, r5, r6, pc}
   82ce2:	bf00      	nop
   82ce4:	00082c49 	.word	0x00082c49

00082ce8 <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   82ce8:	4b21      	ldr	r3, [pc, #132]	; (82d70 <UART_Handler+0x88>)
   82cea:	695a      	ldr	r2, [r3, #20]
	
	// Transmit data from buffer if the buffer contains data (TxStringHead > 0) 
	if (TxStringHead && (status & UART_SR_TXRDY))
   82cec:	4b21      	ldr	r3, [pc, #132]	; (82d74 <UART_Handler+0x8c>)
   82cee:	881b      	ldrh	r3, [r3, #0]
   82cf0:	b29b      	uxth	r3, r3
   82cf2:	b1e3      	cbz	r3, 82d2e <UART_Handler+0x46>
   82cf4:	f012 0f02 	tst.w	r2, #2
   82cf8:	d019      	beq.n	82d2e <UART_Handler+0x46>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   82cfa:	491f      	ldr	r1, [pc, #124]	; (82d78 <UART_Handler+0x90>)
   82cfc:	880b      	ldrh	r3, [r1, #0]
   82cfe:	b29b      	uxth	r3, r3
   82d00:	481e      	ldr	r0, [pc, #120]	; (82d7c <UART_Handler+0x94>)
   82d02:	5cc3      	ldrb	r3, [r0, r3]
   82d04:	b2db      	uxtb	r3, r3
   82d06:	481a      	ldr	r0, [pc, #104]	; (82d70 <UART_Handler+0x88>)
   82d08:	61c3      	str	r3, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   82d0a:	880b      	ldrh	r3, [r1, #0]
   82d0c:	3301      	adds	r3, #1
   82d0e:	b29b      	uxth	r3, r3
   82d10:	800b      	strh	r3, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   82d12:	8809      	ldrh	r1, [r1, #0]
   82d14:	b289      	uxth	r1, r1
   82d16:	4b17      	ldr	r3, [pc, #92]	; (82d74 <UART_Handler+0x8c>)
   82d18:	881b      	ldrh	r3, [r3, #0]
   82d1a:	b29b      	uxth	r3, r3
   82d1c:	4299      	cmp	r1, r3
   82d1e:	d306      	bcc.n	82d2e <UART_Handler+0x46>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   82d20:	2300      	movs	r3, #0
   82d22:	4914      	ldr	r1, [pc, #80]	; (82d74 <UART_Handler+0x8c>)
   82d24:	800b      	strh	r3, [r1, #0]
   82d26:	4914      	ldr	r1, [pc, #80]	; (82d78 <UART_Handler+0x90>)
   82d28:	800b      	strh	r3, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   82d2a:	2102      	movs	r1, #2
   82d2c:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   82d2e:	f012 0f01 	tst.w	r2, #1
   82d32:	d018      	beq.n	82d66 <UART_Handler+0x7e>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   82d34:	4b0e      	ldr	r3, [pc, #56]	; (82d70 <UART_Handler+0x88>)
   82d36:	6999      	ldr	r1, [r3, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   82d38:	f012 0fa0 	tst.w	r2, #160	; 0xa0
   82d3c:	d114      	bne.n	82d68 <UART_Handler+0x80>
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   82d3e:	4a10      	ldr	r2, [pc, #64]	; (82d80 <UART_Handler+0x98>)
   82d40:	8813      	ldrh	r3, [r2, #0]
   82d42:	b29b      	uxth	r3, r3
   82d44:	1c58      	adds	r0, r3, #1
   82d46:	b280      	uxth	r0, r0
   82d48:	8010      	strh	r0, [r2, #0]
		uint8_t receive = UART->UART_RHR;
   82d4a:	b2c9      	uxtb	r1, r1
		RxString[RxStringHead++] = receive;
   82d4c:	480d      	ldr	r0, [pc, #52]	; (82d84 <UART_Handler+0x9c>)
   82d4e:	54c1      	strb	r1, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   82d50:	8813      	ldrh	r3, [r2, #0]
   82d52:	b29b      	uxth	r3, r3
   82d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82d58:	d302      	bcc.n	82d60 <UART_Handler+0x78>
		{
			RxStringHead = 0;
   82d5a:	2200      	movs	r2, #0
   82d5c:	4b08      	ldr	r3, [pc, #32]	; (82d80 <UART_Handler+0x98>)
   82d5e:	801a      	strh	r2, [r3, #0]
		}
		
		RxFlag = TRUE;
   82d60:	2201      	movs	r2, #1
   82d62:	4b09      	ldr	r3, [pc, #36]	; (82d88 <UART_Handler+0xa0>)
   82d64:	701a      	strb	r2, [r3, #0]
   82d66:	4770      	bx	lr
			UART->UART_CR = UART_CR_RSTSTA;
   82d68:	f44f 7280 	mov.w	r2, #256	; 0x100
   82d6c:	601a      	str	r2, [r3, #0]
			return;
   82d6e:	4770      	bx	lr
   82d70:	400e0800 	.word	0x400e0800
   82d74:	200709dc 	.word	0x200709dc
   82d78:	200709d4 	.word	0x200709d4
   82d7c:	20070a34 	.word	0x20070a34
   82d80:	20071a28 	.word	0x20071a28
   82d84:	20071174 	.word	0x20071174
   82d88:	2007159c 	.word	0x2007159c

00082d8c <uart_receive>:
	}
}

uint8_t uart_receive(void)
{
	while (!(UART->UART_SR & UART_SR_RXRDY)); // Wait for character
   82d8c:	4a04      	ldr	r2, [pc, #16]	; (82da0 <uart_receive+0x14>)
   82d8e:	6953      	ldr	r3, [r2, #20]
   82d90:	f013 0f01 	tst.w	r3, #1
   82d94:	d0fb      	beq.n	82d8e <uart_receive+0x2>
	return UART->UART_RHR;
   82d96:	4b02      	ldr	r3, [pc, #8]	; (82da0 <uart_receive+0x14>)
   82d98:	6998      	ldr	r0, [r3, #24]
}
   82d9a:	b2c0      	uxtb	r0, r0
   82d9c:	4770      	bx	lr
   82d9e:	bf00      	nop
   82da0:	400e0800 	.word	0x400e0800

00082da4 <uart_load_pdc_tx_buffer>:

void uart_load_pdc_tx_buffer(uint8_t * address, uint16_t size)
{
   82da4:	b510      	push	{r4, lr}
	PdcTxPacket.ul_addr = address;
   82da6:	4b07      	ldr	r3, [pc, #28]	; (82dc4 <uart_load_pdc_tx_buffer+0x20>)
   82da8:	6018      	str	r0, [r3, #0]
	PdcTxPacket.ul_size = size;
   82daa:	6059      	str	r1, [r3, #4]
	pdc_tx_init(PdcInterface, &PdcTxPacket, NULL);
   82dac:	4c06      	ldr	r4, [pc, #24]	; (82dc8 <uart_load_pdc_tx_buffer+0x24>)
   82dae:	2200      	movs	r2, #0
   82db0:	4619      	mov	r1, r3
   82db2:	6820      	ldr	r0, [r4, #0]
   82db4:	4b05      	ldr	r3, [pc, #20]	; (82dcc <uart_load_pdc_tx_buffer+0x28>)
   82db6:	4798      	blx	r3
	pdc_enable_transfer(PdcInterface, PERIPH_PTCR_TXTEN);
   82db8:	f44f 7180 	mov.w	r1, #256	; 0x100
   82dbc:	6820      	ldr	r0, [r4, #0]
   82dbe:	4b04      	ldr	r3, [pc, #16]	; (82dd0 <uart_load_pdc_tx_buffer+0x2c>)
   82dc0:	4798      	blx	r3
   82dc2:	bd10      	pop	{r4, pc}
   82dc4:	200723f0 	.word	0x200723f0
   82dc8:	200715a0 	.word	0x200715a0
   82dcc:	000803e9 	.word	0x000803e9
   82dd0:	00080401 	.word	0x00080401

00082dd4 <main>:
		}
	}
}

int main (void)
{
   82dd4:	b580      	push	{r7, lr}
   82dd6:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   82dd8:	4b5b      	ldr	r3, [pc, #364]	; (82f48 <main+0x174>)
   82dda:	4798      	blx	r3
	board_init();
   82ddc:	4b5b      	ldr	r3, [pc, #364]	; (82f4c <main+0x178>)
   82dde:	4798      	blx	r3
	// Initialize Debug pins
	/************************************************************************/
	/* pio_set(PIOx, Pin)
	pio_clear(PIOx, Pin)*/
	/************************************************************************/
	pmc_enable_periph_clk(ID_PIOC);
   82de0:	200d      	movs	r0, #13
   82de2:	4c5b      	ldr	r4, [pc, #364]	; (82f50 <main+0x17c>)
   82de4:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOD);
   82de6:	200e      	movs	r0, #14
   82de8:	47a0      	blx	r4
	// Configure pin as output MOVED TO CYLINDER INIT 17.4.17 JBB
// 	pio_set_output(PIOC, IGN1_OUT, LOW, FALSE, FALSE);
// 	pio_set_output(PIOC, IGN2_OUT, LOW, FALSE, FALSE);
// 	pio_set_output(PIOC, IGN3_OUT, LOW, FALSE, FALSE);
// 	pio_set_output(PIOC, IGN4_OUT, LOW, FALSE, FALSE);
 	pio_set_output(PIOC, IGN5_OUT, LOW, FALSE, FALSE);
   82dea:	2400      	movs	r4, #0
   82dec:	9400      	str	r4, [sp, #0]
   82dee:	4623      	mov	r3, r4
   82df0:	4622      	mov	r2, r4
   82df2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   82df6:	4857      	ldr	r0, [pc, #348]	; (82f54 <main+0x180>)
   82df8:	4d57      	ldr	r5, [pc, #348]	; (82f58 <main+0x184>)
   82dfa:	47a8      	blx	r5
// 	pio_clear(PIOC, IGN2_OUT);
// 	pio_clear(PIOC, IGN3_OUT);
// 	pio_clear(PIOC, IGN4_OUT);
	
	// Initialize UART communication
	uart_init();
   82dfc:	4b57      	ldr	r3, [pc, #348]	; (82f5c <main+0x188>)
   82dfe:	4798      	blx	r3
	// Initialize interrupts for UART
	uart_enable_rx_interrupt();
   82e00:	4b57      	ldr	r3, [pc, #348]	; (82f60 <main+0x18c>)
   82e02:	4798      	blx	r3
	uart_tx_interrupt_init();
   82e04:	4b57      	ldr	r3, [pc, #348]	; (82f64 <main+0x190>)
   82e06:	4798      	blx	r3
	uart_print_string("Init begin"); uart_new_line();
   82e08:	4857      	ldr	r0, [pc, #348]	; (82f68 <main+0x194>)
   82e0a:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 82fe4 <main+0x210>
   82e0e:	47c0      	blx	r8
   82e10:	4e56      	ldr	r6, [pc, #344]	; (82f6c <main+0x198>)
   82e12:	47b0      	blx	r6

	// Initialize TWI communication for EEPROM
	eeprom_init();
   82e14:	4b56      	ldr	r3, [pc, #344]	; (82f70 <main+0x19c>)
   82e16:	4798      	blx	r3

	// Initialize necessary global parameters
	global_init();
   82e18:	4b56      	ldr	r3, [pc, #344]	; (82f74 <main+0x1a0>)
   82e1a:	4798      	blx	r3
	
	// Initialize Analog to Digital Converter
	adc_initialize();
   82e1c:	4b56      	ldr	r3, [pc, #344]	; (82f78 <main+0x1a4>)
   82e1e:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {ADC_CLT_CH, ADC_IAT_CH, ADC_AFR_CH, ADC_MAP_CH, ADC_TPS_CH, ADC_BATT_CH, ADC_AFR_CH};
   82e20:	4b56      	ldr	r3, [pc, #344]	; (82f7c <main+0x1a8>)
   82e22:	6818      	ldr	r0, [r3, #0]
   82e24:	9002      	str	r0, [sp, #8]
   82e26:	889a      	ldrh	r2, [r3, #4]
   82e28:	799b      	ldrb	r3, [r3, #6]
   82e2a:	f8ad 200c 	strh.w	r2, [sp, #12]
   82e2e:	f88d 300e 	strb.w	r3, [sp, #14]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   82e32:	220a      	movs	r2, #10
   82e34:	2101      	movs	r1, #1
   82e36:	a802      	add	r0, sp, #8
   82e38:	4b51      	ldr	r3, [pc, #324]	; (82f80 <main+0x1ac>)
   82e3a:	4798      	blx	r3
	adc_start(ADC);
   82e3c:	4851      	ldr	r0, [pc, #324]	; (82f84 <main+0x1b0>)
   82e3e:	4b52      	ldr	r3, [pc, #328]	; (82f88 <main+0x1b4>)
   82e40:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	// CLOCK3 = MCK/32, TC_CMR_WAVE is to disable Capture mode, Enable Overflow and compare reg A
	timer_init(GLOBAL_TIMER, TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_WAVE, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPCS, TC8_PRIORITY);
   82e42:	2309      	movs	r3, #9
   82e44:	2215      	movs	r2, #21
   82e46:	f248 0102 	movw	r1, #32770	; 0x8002
   82e4a:	2008      	movs	r0, #8
   82e4c:	4d4f      	ldr	r5, [pc, #316]	; (82f8c <main+0x1b8>)
   82e4e:	47a8      	blx	r5
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82e50:	4b4f      	ldr	r3, [pc, #316]	; (82f90 <main+0x1bc>)
   82e52:	881b      	ldrh	r3, [r3, #0]
   82e54:	4f4f      	ldr	r7, [pc, #316]	; (82f94 <main+0x1c0>)
   82e56:	4a50      	ldr	r2, [pc, #320]	; (82f98 <main+0x1c4>)
   82e58:	fb92 f2f3 	sdiv	r2, r2, r3
   82e5c:	2102      	movs	r1, #2
   82e5e:	4638      	mov	r0, r7
   82e60:	4b4e      	ldr	r3, [pc, #312]	; (82f9c <main+0x1c8>)
   82e62:	4798      	blx	r3
	//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
	tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   82e64:	f640 2241 	movw	r2, #2625	; 0xa41
   82e68:	2102      	movs	r1, #2
   82e6a:	4638      	mov	r0, r7
   82e6c:	4b4c      	ldr	r3, [pc, #304]	; (82fa0 <main+0x1cc>)
   82e6e:	4798      	blx	r3
	
	// Initialize sensors look up vectors by reading them from EEPROM
	sensors_init();
   82e70:	4b4c      	ldr	r3, [pc, #304]	; (82fa4 <main+0x1d0>)
   82e72:	4798      	blx	r3

	// Initialize communication with tunerstudio
	tunerstudio_init();
   82e74:	4b4c      	ldr	r3, [pc, #304]	; (82fa8 <main+0x1d4>)
   82e76:	4798      	blx	r3

	// TEST 
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_RISING_EDGE_MODE);
   82e78:	2301      	movs	r3, #1
   82e7a:	4622      	mov	r2, r4
   82e7c:	2180      	movs	r1, #128	; 0x80
   82e7e:	200b      	movs	r0, #11
   82e80:	4f4a      	ldr	r7, [pc, #296]	; (82fac <main+0x1d8>)
   82e82:	47b8      	blx	r7
	
	
	/************* RJR **************/
	
	// Enable external interrupt for PIOA register, crank and cam
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82e84:	2302      	movs	r3, #2
   82e86:	4622      	mov	r2, r4
   82e88:	2180      	movs	r1, #128	; 0x80
   82e8a:	200b      	movs	r0, #11
   82e8c:	47b8      	blx	r7
	interrupts_enable_pio(ID_PIOA, CAM_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82e8e:	2302      	movs	r3, #2
   82e90:	4622      	mov	r2, r4
   82e92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   82e96:	200b      	movs	r0, #11
   82e98:	47b8      	blx	r7
	
	// Initiate timer interrupt
	timer_init(CYLINDER_1_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY);
   82e9a:	2301      	movs	r3, #1
   82e9c:	221d      	movs	r2, #29
   82e9e:	f248 4102 	movw	r1, #33794	; 0x8402
   82ea2:	4620      	mov	r0, r4
   82ea4:	47a8      	blx	r5
	timer_init(CYLINDER_2_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC1_PRIORITY);
   82ea6:	2302      	movs	r3, #2
   82ea8:	221d      	movs	r2, #29
   82eaa:	f248 4102 	movw	r1, #33794	; 0x8402
   82eae:	2001      	movs	r0, #1
   82eb0:	47a8      	blx	r5
	timer_init(CYLINDER_3_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC2_PRIORITY);
   82eb2:	2303      	movs	r3, #3
   82eb4:	221d      	movs	r2, #29
   82eb6:	f248 4102 	movw	r1, #33794	; 0x8402
   82eba:	2002      	movs	r0, #2
   82ebc:	47a8      	blx	r5
	timer_init(CYLINDER_4_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC3_PRIORITY);
   82ebe:	2304      	movs	r3, #4
   82ec0:	221d      	movs	r2, #29
   82ec2:	f248 4102 	movw	r1, #33794	; 0x8402
   82ec6:	2003      	movs	r0, #3
   82ec8:	47a8      	blx	r5
	
	
	
	uart_print_string("Init done"); uart_new_line();
   82eca:	4839      	ldr	r0, [pc, #228]	; (82fb0 <main+0x1dc>)
   82ecc:	47c0      	blx	r8
   82ece:	47b0      	blx	r6

	uart_print_int(sizeof(debug_cylinder)); uart_new_line();
   82ed0:	2080      	movs	r0, #128	; 0x80
   82ed2:	4b38      	ldr	r3, [pc, #224]	; (82fb4 <main+0x1e0>)
   82ed4:	4798      	blx	r3
   82ed6:	47b0      	blx	r6
	isDebug = TRUE;
   82ed8:	2201      	movs	r2, #1
   82eda:	4b37      	ldr	r3, [pc, #220]	; (82fb8 <main+0x1e4>)
   82edc:	601a      	str	r2, [r3, #0]
	
	while (1)
	{			
		
		if (AdcFlag)
   82ede:	4d37      	ldr	r5, [pc, #220]	; (82fbc <main+0x1e8>)
		{
 			AdcFlag = FALSE;
			// TODO: Maybe disable interrupts
			sensors_read_adc();
   82ee0:	4f37      	ldr	r7, [pc, #220]	; (82fc0 <main+0x1ec>)
// 				uart_print_string("Channel"); uart_print_int(channel_number[i]);uart_print_string(" :");uart_print_int(math_find_median(AdcData[AdcChannels[i]], ADC_MEDIAN_FILTER_LENGTH)); uart_new_line();
// 				__asm__("nop");
// 			}
		}
		
		if (RxFlag)
   82ee2:	4c38      	ldr	r4, [pc, #224]	; (82fc4 <main+0x1f0>)
		if (CrankSignalFlag)
		{
			CrankSignalFlag = FALSE;
			decoders_crank_primary();
		}
		if (CrankNewCycleFlag)
   82ee4:	4e38      	ldr	r6, [pc, #224]	; (82fc8 <main+0x1f4>)
   82ee6:	e00a      	b.n	82efe <main+0x12a>
 			AdcFlag = FALSE;
   82ee8:	2300      	movs	r3, #0
   82eea:	702b      	strb	r3, [r5, #0]
			sensors_read_adc();
   82eec:	47b8      	blx	r7
   82eee:	e009      	b.n	82f04 <main+0x130>
			RxFlag = FALSE;
   82ef0:	2300      	movs	r3, #0
   82ef2:	7023      	strb	r3, [r4, #0]
			uart_rx_read_buffer();
   82ef4:	4b35      	ldr	r3, [pc, #212]	; (82fcc <main+0x1f8>)
   82ef6:	4798      	blx	r3
   82ef8:	e007      	b.n	82f0a <main+0x136>
		if (CrankNewCycleFlag)
   82efa:	7833      	ldrb	r3, [r6, #0]
   82efc:	b97b      	cbnz	r3, 82f1e <main+0x14a>
		if (AdcFlag)
   82efe:	782b      	ldrb	r3, [r5, #0]
   82f00:	2b00      	cmp	r3, #0
   82f02:	d1f1      	bne.n	82ee8 <main+0x114>
		if (RxFlag)
   82f04:	7823      	ldrb	r3, [r4, #0]
   82f06:	2b00      	cmp	r3, #0
   82f08:	d1f2      	bne.n	82ef0 <main+0x11c>
		if (CrankSignalFlag)
   82f0a:	4b31      	ldr	r3, [pc, #196]	; (82fd0 <main+0x1fc>)
   82f0c:	781b      	ldrb	r3, [r3, #0]
   82f0e:	2b00      	cmp	r3, #0
   82f10:	d0f3      	beq.n	82efa <main+0x126>
			CrankSignalFlag = FALSE;
   82f12:	2200      	movs	r2, #0
   82f14:	4b2e      	ldr	r3, [pc, #184]	; (82fd0 <main+0x1fc>)
   82f16:	701a      	strb	r2, [r3, #0]
			decoders_crank_primary();
   82f18:	4b2e      	ldr	r3, [pc, #184]	; (82fd4 <main+0x200>)
   82f1a:	4798      	blx	r3
   82f1c:	e7ed      	b.n	82efa <main+0x126>
		{
			CrankNewCycleFlag = FALSE;
   82f1e:	2300      	movs	r3, #0
   82f20:	7033      	strb	r3, [r6, #0]
			if (isDebug)
   82f22:	4b25      	ldr	r3, [pc, #148]	; (82fb8 <main+0x1e4>)
   82f24:	681b      	ldr	r3, [r3, #0]
   82f26:	2b00      	cmp	r3, #0
   82f28:	d0e9      	beq.n	82efe <main+0x12a>
			{
				debug_cylinder[0].RealTimeLastRevCounts = LastCrankRevCounts;
   82f2a:	4b2b      	ldr	r3, [pc, #172]	; (82fd8 <main+0x204>)
   82f2c:	681a      	ldr	r2, [r3, #0]
   82f2e:	482b      	ldr	r0, [pc, #172]	; (82fdc <main+0x208>)
   82f30:	6042      	str	r2, [r0, #4]
				debug_cylinder[1].RealTimeLastRevCounts = LastCrankRevCounts;
   82f32:	681a      	ldr	r2, [r3, #0]
   82f34:	6242      	str	r2, [r0, #36]	; 0x24
				debug_cylinder[2].RealTimeLastRevCounts = LastCrankRevCounts;
   82f36:	681a      	ldr	r2, [r3, #0]
   82f38:	6442      	str	r2, [r0, #68]	; 0x44
				debug_cylinder[3].RealTimeLastRevCounts = LastCrankRevCounts;
   82f3a:	681b      	ldr	r3, [r3, #0]
   82f3c:	6643      	str	r3, [r0, #100]	; 0x64
				uart_load_pdc_tx_buffer(&debug_cylinder, sizeof(debug_cylinder));
   82f3e:	2180      	movs	r1, #128	; 0x80
   82f40:	4b27      	ldr	r3, [pc, #156]	; (82fe0 <main+0x20c>)
   82f42:	4798      	blx	r3
   82f44:	e7db      	b.n	82efe <main+0x12a>
   82f46:	bf00      	nop
   82f48:	00080305 	.word	0x00080305
   82f4c:	00080369 	.word	0x00080369
   82f50:	000806f9 	.word	0x000806f9
   82f54:	400e1200 	.word	0x400e1200
   82f58:	0008047d 	.word	0x0008047d
   82f5c:	00082abd 	.word	0x00082abd
   82f60:	00082bcd 	.word	0x00082bcd
   82f64:	00082af1 	.word	0x00082af1
   82f68:	00084538 	.word	0x00084538
   82f6c:	00082cb1 	.word	0x00082cb1
   82f70:	00081081 	.word	0x00081081
   82f74:	00081485 	.word	0x00081485
   82f78:	00080bd5 	.word	0x00080bd5
   82f7c:	00084530 	.word	0x00084530
   82f80:	00080c71 	.word	0x00080c71
   82f84:	400c0000 	.word	0x400c0000
   82f88:	000802e7 	.word	0x000802e7
   82f8c:	000820d1 	.word	0x000820d1
   82f90:	20071aac 	.word	0x20071aac
   82f94:	40088000 	.word	0x40088000
   82f98:	00280de8 	.word	0x00280de8
   82f9c:	0008076d 	.word	0x0008076d
   82fa0:	00080775 	.word	0x00080775
   82fa4:	00081e8d 	.word	0x00081e8d
   82fa8:	000823a1 	.word	0x000823a1
   82fac:	00081805 	.word	0x00081805
   82fb0:	00084544 	.word	0x00084544
   82fb4:	00082c5d 	.word	0x00082c5d
   82fb8:	20071ed0 	.word	0x20071ed0
   82fbc:	20071f38 	.word	0x20071f38
   82fc0:	00081edd 	.word	0x00081edd
   82fc4:	2007159c 	.word	0x2007159c
   82fc8:	20071eb3 	.word	0x20071eb3
   82fcc:	00082bf5 	.word	0x00082bf5
   82fd0:	200723f8 	.word	0x200723f8
   82fd4:	00080f05 	.word	0x00080f05
   82fd8:	200709d8 	.word	0x200709d8
   82fdc:	200715a4 	.word	0x200715a4
   82fe0:	00082da5 	.word	0x00082da5
   82fe4:	00082cc1 	.word	0x00082cc1

00082fe8 <__aeabi_drsub>:
   82fe8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82fec:	e002      	b.n	82ff4 <__adddf3>
   82fee:	bf00      	nop

00082ff0 <__aeabi_dsub>:
   82ff0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082ff4 <__adddf3>:
   82ff4:	b530      	push	{r4, r5, lr}
   82ff6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82ffa:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82ffe:	ea94 0f05 	teq	r4, r5
   83002:	bf08      	it	eq
   83004:	ea90 0f02 	teqeq	r0, r2
   83008:	bf1f      	itttt	ne
   8300a:	ea54 0c00 	orrsne.w	ip, r4, r0
   8300e:	ea55 0c02 	orrsne.w	ip, r5, r2
   83012:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   83016:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8301a:	f000 80e2 	beq.w	831e2 <__adddf3+0x1ee>
   8301e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   83022:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   83026:	bfb8      	it	lt
   83028:	426d      	neglt	r5, r5
   8302a:	dd0c      	ble.n	83046 <__adddf3+0x52>
   8302c:	442c      	add	r4, r5
   8302e:	ea80 0202 	eor.w	r2, r0, r2
   83032:	ea81 0303 	eor.w	r3, r1, r3
   83036:	ea82 0000 	eor.w	r0, r2, r0
   8303a:	ea83 0101 	eor.w	r1, r3, r1
   8303e:	ea80 0202 	eor.w	r2, r0, r2
   83042:	ea81 0303 	eor.w	r3, r1, r3
   83046:	2d36      	cmp	r5, #54	; 0x36
   83048:	bf88      	it	hi
   8304a:	bd30      	pophi	{r4, r5, pc}
   8304c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83050:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83054:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   83058:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8305c:	d002      	beq.n	83064 <__adddf3+0x70>
   8305e:	4240      	negs	r0, r0
   83060:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83064:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   83068:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8306c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   83070:	d002      	beq.n	83078 <__adddf3+0x84>
   83072:	4252      	negs	r2, r2
   83074:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83078:	ea94 0f05 	teq	r4, r5
   8307c:	f000 80a7 	beq.w	831ce <__adddf3+0x1da>
   83080:	f1a4 0401 	sub.w	r4, r4, #1
   83084:	f1d5 0e20 	rsbs	lr, r5, #32
   83088:	db0d      	blt.n	830a6 <__adddf3+0xb2>
   8308a:	fa02 fc0e 	lsl.w	ip, r2, lr
   8308e:	fa22 f205 	lsr.w	r2, r2, r5
   83092:	1880      	adds	r0, r0, r2
   83094:	f141 0100 	adc.w	r1, r1, #0
   83098:	fa03 f20e 	lsl.w	r2, r3, lr
   8309c:	1880      	adds	r0, r0, r2
   8309e:	fa43 f305 	asr.w	r3, r3, r5
   830a2:	4159      	adcs	r1, r3
   830a4:	e00e      	b.n	830c4 <__adddf3+0xd0>
   830a6:	f1a5 0520 	sub.w	r5, r5, #32
   830aa:	f10e 0e20 	add.w	lr, lr, #32
   830ae:	2a01      	cmp	r2, #1
   830b0:	fa03 fc0e 	lsl.w	ip, r3, lr
   830b4:	bf28      	it	cs
   830b6:	f04c 0c02 	orrcs.w	ip, ip, #2
   830ba:	fa43 f305 	asr.w	r3, r3, r5
   830be:	18c0      	adds	r0, r0, r3
   830c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   830c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   830c8:	d507      	bpl.n	830da <__adddf3+0xe6>
   830ca:	f04f 0e00 	mov.w	lr, #0
   830ce:	f1dc 0c00 	rsbs	ip, ip, #0
   830d2:	eb7e 0000 	sbcs.w	r0, lr, r0
   830d6:	eb6e 0101 	sbc.w	r1, lr, r1
   830da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   830de:	d31b      	bcc.n	83118 <__adddf3+0x124>
   830e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   830e4:	d30c      	bcc.n	83100 <__adddf3+0x10c>
   830e6:	0849      	lsrs	r1, r1, #1
   830e8:	ea5f 0030 	movs.w	r0, r0, rrx
   830ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
   830f0:	f104 0401 	add.w	r4, r4, #1
   830f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   830f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   830fc:	f080 809a 	bcs.w	83234 <__adddf3+0x240>
   83100:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   83104:	bf08      	it	eq
   83106:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8310a:	f150 0000 	adcs.w	r0, r0, #0
   8310e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83112:	ea41 0105 	orr.w	r1, r1, r5
   83116:	bd30      	pop	{r4, r5, pc}
   83118:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8311c:	4140      	adcs	r0, r0
   8311e:	eb41 0101 	adc.w	r1, r1, r1
   83122:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83126:	f1a4 0401 	sub.w	r4, r4, #1
   8312a:	d1e9      	bne.n	83100 <__adddf3+0x10c>
   8312c:	f091 0f00 	teq	r1, #0
   83130:	bf04      	itt	eq
   83132:	4601      	moveq	r1, r0
   83134:	2000      	moveq	r0, #0
   83136:	fab1 f381 	clz	r3, r1
   8313a:	bf08      	it	eq
   8313c:	3320      	addeq	r3, #32
   8313e:	f1a3 030b 	sub.w	r3, r3, #11
   83142:	f1b3 0220 	subs.w	r2, r3, #32
   83146:	da0c      	bge.n	83162 <__adddf3+0x16e>
   83148:	320c      	adds	r2, #12
   8314a:	dd08      	ble.n	8315e <__adddf3+0x16a>
   8314c:	f102 0c14 	add.w	ip, r2, #20
   83150:	f1c2 020c 	rsb	r2, r2, #12
   83154:	fa01 f00c 	lsl.w	r0, r1, ip
   83158:	fa21 f102 	lsr.w	r1, r1, r2
   8315c:	e00c      	b.n	83178 <__adddf3+0x184>
   8315e:	f102 0214 	add.w	r2, r2, #20
   83162:	bfd8      	it	le
   83164:	f1c2 0c20 	rsble	ip, r2, #32
   83168:	fa01 f102 	lsl.w	r1, r1, r2
   8316c:	fa20 fc0c 	lsr.w	ip, r0, ip
   83170:	bfdc      	itt	le
   83172:	ea41 010c 	orrle.w	r1, r1, ip
   83176:	4090      	lslle	r0, r2
   83178:	1ae4      	subs	r4, r4, r3
   8317a:	bfa2      	ittt	ge
   8317c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   83180:	4329      	orrge	r1, r5
   83182:	bd30      	popge	{r4, r5, pc}
   83184:	ea6f 0404 	mvn.w	r4, r4
   83188:	3c1f      	subs	r4, #31
   8318a:	da1c      	bge.n	831c6 <__adddf3+0x1d2>
   8318c:	340c      	adds	r4, #12
   8318e:	dc0e      	bgt.n	831ae <__adddf3+0x1ba>
   83190:	f104 0414 	add.w	r4, r4, #20
   83194:	f1c4 0220 	rsb	r2, r4, #32
   83198:	fa20 f004 	lsr.w	r0, r0, r4
   8319c:	fa01 f302 	lsl.w	r3, r1, r2
   831a0:	ea40 0003 	orr.w	r0, r0, r3
   831a4:	fa21 f304 	lsr.w	r3, r1, r4
   831a8:	ea45 0103 	orr.w	r1, r5, r3
   831ac:	bd30      	pop	{r4, r5, pc}
   831ae:	f1c4 040c 	rsb	r4, r4, #12
   831b2:	f1c4 0220 	rsb	r2, r4, #32
   831b6:	fa20 f002 	lsr.w	r0, r0, r2
   831ba:	fa01 f304 	lsl.w	r3, r1, r4
   831be:	ea40 0003 	orr.w	r0, r0, r3
   831c2:	4629      	mov	r1, r5
   831c4:	bd30      	pop	{r4, r5, pc}
   831c6:	fa21 f004 	lsr.w	r0, r1, r4
   831ca:	4629      	mov	r1, r5
   831cc:	bd30      	pop	{r4, r5, pc}
   831ce:	f094 0f00 	teq	r4, #0
   831d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   831d6:	bf06      	itte	eq
   831d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   831dc:	3401      	addeq	r4, #1
   831de:	3d01      	subne	r5, #1
   831e0:	e74e      	b.n	83080 <__adddf3+0x8c>
   831e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   831e6:	bf18      	it	ne
   831e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   831ec:	d029      	beq.n	83242 <__adddf3+0x24e>
   831ee:	ea94 0f05 	teq	r4, r5
   831f2:	bf08      	it	eq
   831f4:	ea90 0f02 	teqeq	r0, r2
   831f8:	d005      	beq.n	83206 <__adddf3+0x212>
   831fa:	ea54 0c00 	orrs.w	ip, r4, r0
   831fe:	bf04      	itt	eq
   83200:	4619      	moveq	r1, r3
   83202:	4610      	moveq	r0, r2
   83204:	bd30      	pop	{r4, r5, pc}
   83206:	ea91 0f03 	teq	r1, r3
   8320a:	bf1e      	ittt	ne
   8320c:	2100      	movne	r1, #0
   8320e:	2000      	movne	r0, #0
   83210:	bd30      	popne	{r4, r5, pc}
   83212:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   83216:	d105      	bne.n	83224 <__adddf3+0x230>
   83218:	0040      	lsls	r0, r0, #1
   8321a:	4149      	adcs	r1, r1
   8321c:	bf28      	it	cs
   8321e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   83222:	bd30      	pop	{r4, r5, pc}
   83224:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   83228:	bf3c      	itt	cc
   8322a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8322e:	bd30      	popcc	{r4, r5, pc}
   83230:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83234:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   83238:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8323c:	f04f 0000 	mov.w	r0, #0
   83240:	bd30      	pop	{r4, r5, pc}
   83242:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   83246:	bf1a      	itte	ne
   83248:	4619      	movne	r1, r3
   8324a:	4610      	movne	r0, r2
   8324c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   83250:	bf1c      	itt	ne
   83252:	460b      	movne	r3, r1
   83254:	4602      	movne	r2, r0
   83256:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8325a:	bf06      	itte	eq
   8325c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   83260:	ea91 0f03 	teqeq	r1, r3
   83264:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   83268:	bd30      	pop	{r4, r5, pc}
   8326a:	bf00      	nop

0008326c <__aeabi_ui2d>:
   8326c:	f090 0f00 	teq	r0, #0
   83270:	bf04      	itt	eq
   83272:	2100      	moveq	r1, #0
   83274:	4770      	bxeq	lr
   83276:	b530      	push	{r4, r5, lr}
   83278:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8327c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83280:	f04f 0500 	mov.w	r5, #0
   83284:	f04f 0100 	mov.w	r1, #0
   83288:	e750      	b.n	8312c <__adddf3+0x138>
   8328a:	bf00      	nop

0008328c <__aeabi_i2d>:
   8328c:	f090 0f00 	teq	r0, #0
   83290:	bf04      	itt	eq
   83292:	2100      	moveq	r1, #0
   83294:	4770      	bxeq	lr
   83296:	b530      	push	{r4, r5, lr}
   83298:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8329c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   832a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   832a4:	bf48      	it	mi
   832a6:	4240      	negmi	r0, r0
   832a8:	f04f 0100 	mov.w	r1, #0
   832ac:	e73e      	b.n	8312c <__adddf3+0x138>
   832ae:	bf00      	nop

000832b0 <__aeabi_f2d>:
   832b0:	0042      	lsls	r2, r0, #1
   832b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
   832b6:	ea4f 0131 	mov.w	r1, r1, rrx
   832ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
   832be:	bf1f      	itttt	ne
   832c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   832c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   832c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   832cc:	4770      	bxne	lr
   832ce:	f092 0f00 	teq	r2, #0
   832d2:	bf14      	ite	ne
   832d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   832d8:	4770      	bxeq	lr
   832da:	b530      	push	{r4, r5, lr}
   832dc:	f44f 7460 	mov.w	r4, #896	; 0x380
   832e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   832e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   832e8:	e720      	b.n	8312c <__adddf3+0x138>
   832ea:	bf00      	nop

000832ec <__aeabi_ul2d>:
   832ec:	ea50 0201 	orrs.w	r2, r0, r1
   832f0:	bf08      	it	eq
   832f2:	4770      	bxeq	lr
   832f4:	b530      	push	{r4, r5, lr}
   832f6:	f04f 0500 	mov.w	r5, #0
   832fa:	e00a      	b.n	83312 <__aeabi_l2d+0x16>

000832fc <__aeabi_l2d>:
   832fc:	ea50 0201 	orrs.w	r2, r0, r1
   83300:	bf08      	it	eq
   83302:	4770      	bxeq	lr
   83304:	b530      	push	{r4, r5, lr}
   83306:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8330a:	d502      	bpl.n	83312 <__aeabi_l2d+0x16>
   8330c:	4240      	negs	r0, r0
   8330e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83312:	f44f 6480 	mov.w	r4, #1024	; 0x400
   83316:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8331a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8331e:	f43f aedc 	beq.w	830da <__adddf3+0xe6>
   83322:	f04f 0203 	mov.w	r2, #3
   83326:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8332a:	bf18      	it	ne
   8332c:	3203      	addne	r2, #3
   8332e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83332:	bf18      	it	ne
   83334:	3203      	addne	r2, #3
   83336:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8333a:	f1c2 0320 	rsb	r3, r2, #32
   8333e:	fa00 fc03 	lsl.w	ip, r0, r3
   83342:	fa20 f002 	lsr.w	r0, r0, r2
   83346:	fa01 fe03 	lsl.w	lr, r1, r3
   8334a:	ea40 000e 	orr.w	r0, r0, lr
   8334e:	fa21 f102 	lsr.w	r1, r1, r2
   83352:	4414      	add	r4, r2
   83354:	e6c1      	b.n	830da <__adddf3+0xe6>
   83356:	bf00      	nop

00083358 <__aeabi_dmul>:
   83358:	b570      	push	{r4, r5, r6, lr}
   8335a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8335e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83362:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83366:	bf1d      	ittte	ne
   83368:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8336c:	ea94 0f0c 	teqne	r4, ip
   83370:	ea95 0f0c 	teqne	r5, ip
   83374:	f000 f8de 	bleq	83534 <__aeabi_dmul+0x1dc>
   83378:	442c      	add	r4, r5
   8337a:	ea81 0603 	eor.w	r6, r1, r3
   8337e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   83382:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   83386:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8338a:	bf18      	it	ne
   8338c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83390:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83394:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83398:	d038      	beq.n	8340c <__aeabi_dmul+0xb4>
   8339a:	fba0 ce02 	umull	ip, lr, r0, r2
   8339e:	f04f 0500 	mov.w	r5, #0
   833a2:	fbe1 e502 	umlal	lr, r5, r1, r2
   833a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   833aa:	fbe0 e503 	umlal	lr, r5, r0, r3
   833ae:	f04f 0600 	mov.w	r6, #0
   833b2:	fbe1 5603 	umlal	r5, r6, r1, r3
   833b6:	f09c 0f00 	teq	ip, #0
   833ba:	bf18      	it	ne
   833bc:	f04e 0e01 	orrne.w	lr, lr, #1
   833c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   833c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   833c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   833cc:	d204      	bcs.n	833d8 <__aeabi_dmul+0x80>
   833ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   833d2:	416d      	adcs	r5, r5
   833d4:	eb46 0606 	adc.w	r6, r6, r6
   833d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   833dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   833e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   833e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   833e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   833ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   833f0:	bf88      	it	hi
   833f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   833f6:	d81e      	bhi.n	83436 <__aeabi_dmul+0xde>
   833f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   833fc:	bf08      	it	eq
   833fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   83402:	f150 0000 	adcs.w	r0, r0, #0
   83406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8340a:	bd70      	pop	{r4, r5, r6, pc}
   8340c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   83410:	ea46 0101 	orr.w	r1, r6, r1
   83414:	ea40 0002 	orr.w	r0, r0, r2
   83418:	ea81 0103 	eor.w	r1, r1, r3
   8341c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   83420:	bfc2      	ittt	gt
   83422:	ebd4 050c 	rsbsgt	r5, r4, ip
   83426:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8342a:	bd70      	popgt	{r4, r5, r6, pc}
   8342c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83430:	f04f 0e00 	mov.w	lr, #0
   83434:	3c01      	subs	r4, #1
   83436:	f300 80ab 	bgt.w	83590 <__aeabi_dmul+0x238>
   8343a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8343e:	bfde      	ittt	le
   83440:	2000      	movle	r0, #0
   83442:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   83446:	bd70      	pople	{r4, r5, r6, pc}
   83448:	f1c4 0400 	rsb	r4, r4, #0
   8344c:	3c20      	subs	r4, #32
   8344e:	da35      	bge.n	834bc <__aeabi_dmul+0x164>
   83450:	340c      	adds	r4, #12
   83452:	dc1b      	bgt.n	8348c <__aeabi_dmul+0x134>
   83454:	f104 0414 	add.w	r4, r4, #20
   83458:	f1c4 0520 	rsb	r5, r4, #32
   8345c:	fa00 f305 	lsl.w	r3, r0, r5
   83460:	fa20 f004 	lsr.w	r0, r0, r4
   83464:	fa01 f205 	lsl.w	r2, r1, r5
   83468:	ea40 0002 	orr.w	r0, r0, r2
   8346c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83470:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83474:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83478:	fa21 f604 	lsr.w	r6, r1, r4
   8347c:	eb42 0106 	adc.w	r1, r2, r6
   83480:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83484:	bf08      	it	eq
   83486:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8348a:	bd70      	pop	{r4, r5, r6, pc}
   8348c:	f1c4 040c 	rsb	r4, r4, #12
   83490:	f1c4 0520 	rsb	r5, r4, #32
   83494:	fa00 f304 	lsl.w	r3, r0, r4
   83498:	fa20 f005 	lsr.w	r0, r0, r5
   8349c:	fa01 f204 	lsl.w	r2, r1, r4
   834a0:	ea40 0002 	orr.w	r0, r0, r2
   834a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   834a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   834ac:	f141 0100 	adc.w	r1, r1, #0
   834b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   834b4:	bf08      	it	eq
   834b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   834ba:	bd70      	pop	{r4, r5, r6, pc}
   834bc:	f1c4 0520 	rsb	r5, r4, #32
   834c0:	fa00 f205 	lsl.w	r2, r0, r5
   834c4:	ea4e 0e02 	orr.w	lr, lr, r2
   834c8:	fa20 f304 	lsr.w	r3, r0, r4
   834cc:	fa01 f205 	lsl.w	r2, r1, r5
   834d0:	ea43 0302 	orr.w	r3, r3, r2
   834d4:	fa21 f004 	lsr.w	r0, r1, r4
   834d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   834dc:	fa21 f204 	lsr.w	r2, r1, r4
   834e0:	ea20 0002 	bic.w	r0, r0, r2
   834e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   834e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   834ec:	bf08      	it	eq
   834ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   834f2:	bd70      	pop	{r4, r5, r6, pc}
   834f4:	f094 0f00 	teq	r4, #0
   834f8:	d10f      	bne.n	8351a <__aeabi_dmul+0x1c2>
   834fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   834fe:	0040      	lsls	r0, r0, #1
   83500:	eb41 0101 	adc.w	r1, r1, r1
   83504:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83508:	bf08      	it	eq
   8350a:	3c01      	subeq	r4, #1
   8350c:	d0f7      	beq.n	834fe <__aeabi_dmul+0x1a6>
   8350e:	ea41 0106 	orr.w	r1, r1, r6
   83512:	f095 0f00 	teq	r5, #0
   83516:	bf18      	it	ne
   83518:	4770      	bxne	lr
   8351a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8351e:	0052      	lsls	r2, r2, #1
   83520:	eb43 0303 	adc.w	r3, r3, r3
   83524:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83528:	bf08      	it	eq
   8352a:	3d01      	subeq	r5, #1
   8352c:	d0f7      	beq.n	8351e <__aeabi_dmul+0x1c6>
   8352e:	ea43 0306 	orr.w	r3, r3, r6
   83532:	4770      	bx	lr
   83534:	ea94 0f0c 	teq	r4, ip
   83538:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8353c:	bf18      	it	ne
   8353e:	ea95 0f0c 	teqne	r5, ip
   83542:	d00c      	beq.n	8355e <__aeabi_dmul+0x206>
   83544:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83548:	bf18      	it	ne
   8354a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8354e:	d1d1      	bne.n	834f4 <__aeabi_dmul+0x19c>
   83550:	ea81 0103 	eor.w	r1, r1, r3
   83554:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83558:	f04f 0000 	mov.w	r0, #0
   8355c:	bd70      	pop	{r4, r5, r6, pc}
   8355e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83562:	bf06      	itte	eq
   83564:	4610      	moveq	r0, r2
   83566:	4619      	moveq	r1, r3
   83568:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8356c:	d019      	beq.n	835a2 <__aeabi_dmul+0x24a>
   8356e:	ea94 0f0c 	teq	r4, ip
   83572:	d102      	bne.n	8357a <__aeabi_dmul+0x222>
   83574:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83578:	d113      	bne.n	835a2 <__aeabi_dmul+0x24a>
   8357a:	ea95 0f0c 	teq	r5, ip
   8357e:	d105      	bne.n	8358c <__aeabi_dmul+0x234>
   83580:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   83584:	bf1c      	itt	ne
   83586:	4610      	movne	r0, r2
   83588:	4619      	movne	r1, r3
   8358a:	d10a      	bne.n	835a2 <__aeabi_dmul+0x24a>
   8358c:	ea81 0103 	eor.w	r1, r1, r3
   83590:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83594:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83598:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8359c:	f04f 0000 	mov.w	r0, #0
   835a0:	bd70      	pop	{r4, r5, r6, pc}
   835a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   835a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   835aa:	bd70      	pop	{r4, r5, r6, pc}

000835ac <__aeabi_ddiv>:
   835ac:	b570      	push	{r4, r5, r6, lr}
   835ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
   835b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   835b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   835ba:	bf1d      	ittte	ne
   835bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   835c0:	ea94 0f0c 	teqne	r4, ip
   835c4:	ea95 0f0c 	teqne	r5, ip
   835c8:	f000 f8a7 	bleq	8371a <__aeabi_ddiv+0x16e>
   835cc:	eba4 0405 	sub.w	r4, r4, r5
   835d0:	ea81 0e03 	eor.w	lr, r1, r3
   835d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   835d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   835dc:	f000 8088 	beq.w	836f0 <__aeabi_ddiv+0x144>
   835e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   835e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   835e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   835ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   835f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   835f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   835f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   835fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83600:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   83604:	429d      	cmp	r5, r3
   83606:	bf08      	it	eq
   83608:	4296      	cmpeq	r6, r2
   8360a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8360e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   83612:	d202      	bcs.n	8361a <__aeabi_ddiv+0x6e>
   83614:	085b      	lsrs	r3, r3, #1
   83616:	ea4f 0232 	mov.w	r2, r2, rrx
   8361a:	1ab6      	subs	r6, r6, r2
   8361c:	eb65 0503 	sbc.w	r5, r5, r3
   83620:	085b      	lsrs	r3, r3, #1
   83622:	ea4f 0232 	mov.w	r2, r2, rrx
   83626:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8362a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8362e:	ebb6 0e02 	subs.w	lr, r6, r2
   83632:	eb75 0e03 	sbcs.w	lr, r5, r3
   83636:	bf22      	ittt	cs
   83638:	1ab6      	subcs	r6, r6, r2
   8363a:	4675      	movcs	r5, lr
   8363c:	ea40 000c 	orrcs.w	r0, r0, ip
   83640:	085b      	lsrs	r3, r3, #1
   83642:	ea4f 0232 	mov.w	r2, r2, rrx
   83646:	ebb6 0e02 	subs.w	lr, r6, r2
   8364a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8364e:	bf22      	ittt	cs
   83650:	1ab6      	subcs	r6, r6, r2
   83652:	4675      	movcs	r5, lr
   83654:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83658:	085b      	lsrs	r3, r3, #1
   8365a:	ea4f 0232 	mov.w	r2, r2, rrx
   8365e:	ebb6 0e02 	subs.w	lr, r6, r2
   83662:	eb75 0e03 	sbcs.w	lr, r5, r3
   83666:	bf22      	ittt	cs
   83668:	1ab6      	subcs	r6, r6, r2
   8366a:	4675      	movcs	r5, lr
   8366c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83670:	085b      	lsrs	r3, r3, #1
   83672:	ea4f 0232 	mov.w	r2, r2, rrx
   83676:	ebb6 0e02 	subs.w	lr, r6, r2
   8367a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8367e:	bf22      	ittt	cs
   83680:	1ab6      	subcs	r6, r6, r2
   83682:	4675      	movcs	r5, lr
   83684:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83688:	ea55 0e06 	orrs.w	lr, r5, r6
   8368c:	d018      	beq.n	836c0 <__aeabi_ddiv+0x114>
   8368e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   83692:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83696:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8369a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8369e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   836a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   836a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   836aa:	d1c0      	bne.n	8362e <__aeabi_ddiv+0x82>
   836ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   836b0:	d10b      	bne.n	836ca <__aeabi_ddiv+0x11e>
   836b2:	ea41 0100 	orr.w	r1, r1, r0
   836b6:	f04f 0000 	mov.w	r0, #0
   836ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   836be:	e7b6      	b.n	8362e <__aeabi_ddiv+0x82>
   836c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   836c4:	bf04      	itt	eq
   836c6:	4301      	orreq	r1, r0
   836c8:	2000      	moveq	r0, #0
   836ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   836ce:	bf88      	it	hi
   836d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   836d4:	f63f aeaf 	bhi.w	83436 <__aeabi_dmul+0xde>
   836d8:	ebb5 0c03 	subs.w	ip, r5, r3
   836dc:	bf04      	itt	eq
   836de:	ebb6 0c02 	subseq.w	ip, r6, r2
   836e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   836e6:	f150 0000 	adcs.w	r0, r0, #0
   836ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   836ee:	bd70      	pop	{r4, r5, r6, pc}
   836f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   836f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   836f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   836fc:	bfc2      	ittt	gt
   836fe:	ebd4 050c 	rsbsgt	r5, r4, ip
   83702:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83706:	bd70      	popgt	{r4, r5, r6, pc}
   83708:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8370c:	f04f 0e00 	mov.w	lr, #0
   83710:	3c01      	subs	r4, #1
   83712:	e690      	b.n	83436 <__aeabi_dmul+0xde>
   83714:	ea45 0e06 	orr.w	lr, r5, r6
   83718:	e68d      	b.n	83436 <__aeabi_dmul+0xde>
   8371a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8371e:	ea94 0f0c 	teq	r4, ip
   83722:	bf08      	it	eq
   83724:	ea95 0f0c 	teqeq	r5, ip
   83728:	f43f af3b 	beq.w	835a2 <__aeabi_dmul+0x24a>
   8372c:	ea94 0f0c 	teq	r4, ip
   83730:	d10a      	bne.n	83748 <__aeabi_ddiv+0x19c>
   83732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83736:	f47f af34 	bne.w	835a2 <__aeabi_dmul+0x24a>
   8373a:	ea95 0f0c 	teq	r5, ip
   8373e:	f47f af25 	bne.w	8358c <__aeabi_dmul+0x234>
   83742:	4610      	mov	r0, r2
   83744:	4619      	mov	r1, r3
   83746:	e72c      	b.n	835a2 <__aeabi_dmul+0x24a>
   83748:	ea95 0f0c 	teq	r5, ip
   8374c:	d106      	bne.n	8375c <__aeabi_ddiv+0x1b0>
   8374e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83752:	f43f aefd 	beq.w	83550 <__aeabi_dmul+0x1f8>
   83756:	4610      	mov	r0, r2
   83758:	4619      	mov	r1, r3
   8375a:	e722      	b.n	835a2 <__aeabi_dmul+0x24a>
   8375c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83760:	bf18      	it	ne
   83762:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83766:	f47f aec5 	bne.w	834f4 <__aeabi_dmul+0x19c>
   8376a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8376e:	f47f af0d 	bne.w	8358c <__aeabi_dmul+0x234>
   83772:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83776:	f47f aeeb 	bne.w	83550 <__aeabi_dmul+0x1f8>
   8377a:	e712      	b.n	835a2 <__aeabi_dmul+0x24a>

0008377c <__aeabi_d2uiz>:
   8377c:	004a      	lsls	r2, r1, #1
   8377e:	d211      	bcs.n	837a4 <__aeabi_d2uiz+0x28>
   83780:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83784:	d211      	bcs.n	837aa <__aeabi_d2uiz+0x2e>
   83786:	d50d      	bpl.n	837a4 <__aeabi_d2uiz+0x28>
   83788:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8378c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83790:	d40e      	bmi.n	837b0 <__aeabi_d2uiz+0x34>
   83792:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83796:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8379a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8379e:	fa23 f002 	lsr.w	r0, r3, r2
   837a2:	4770      	bx	lr
   837a4:	f04f 0000 	mov.w	r0, #0
   837a8:	4770      	bx	lr
   837aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   837ae:	d102      	bne.n	837b6 <__aeabi_d2uiz+0x3a>
   837b0:	f04f 30ff 	mov.w	r0, #4294967295
   837b4:	4770      	bx	lr
   837b6:	f04f 0000 	mov.w	r0, #0
   837ba:	4770      	bx	lr

000837bc <__aeabi_uldivmod>:
   837bc:	b953      	cbnz	r3, 837d4 <__aeabi_uldivmod+0x18>
   837be:	b94a      	cbnz	r2, 837d4 <__aeabi_uldivmod+0x18>
   837c0:	2900      	cmp	r1, #0
   837c2:	bf08      	it	eq
   837c4:	2800      	cmpeq	r0, #0
   837c6:	bf1c      	itt	ne
   837c8:	f04f 31ff 	movne.w	r1, #4294967295
   837cc:	f04f 30ff 	movne.w	r0, #4294967295
   837d0:	f000 b97a 	b.w	83ac8 <__aeabi_idiv0>
   837d4:	f1ad 0c08 	sub.w	ip, sp, #8
   837d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   837dc:	f000 f806 	bl	837ec <__udivmoddi4>
   837e0:	f8dd e004 	ldr.w	lr, [sp, #4]
   837e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   837e8:	b004      	add	sp, #16
   837ea:	4770      	bx	lr

000837ec <__udivmoddi4>:
   837ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   837f0:	468c      	mov	ip, r1
   837f2:	460e      	mov	r6, r1
   837f4:	4604      	mov	r4, r0
   837f6:	9d08      	ldr	r5, [sp, #32]
   837f8:	2b00      	cmp	r3, #0
   837fa:	d150      	bne.n	8389e <__udivmoddi4+0xb2>
   837fc:	428a      	cmp	r2, r1
   837fe:	4617      	mov	r7, r2
   83800:	d96c      	bls.n	838dc <__udivmoddi4+0xf0>
   83802:	fab2 fe82 	clz	lr, r2
   83806:	f1be 0f00 	cmp.w	lr, #0
   8380a:	d00b      	beq.n	83824 <__udivmoddi4+0x38>
   8380c:	f1ce 0c20 	rsb	ip, lr, #32
   83810:	fa01 f60e 	lsl.w	r6, r1, lr
   83814:	fa20 fc0c 	lsr.w	ip, r0, ip
   83818:	fa02 f70e 	lsl.w	r7, r2, lr
   8381c:	ea4c 0c06 	orr.w	ip, ip, r6
   83820:	fa00 f40e 	lsl.w	r4, r0, lr
   83824:	0c3a      	lsrs	r2, r7, #16
   83826:	fbbc f9f2 	udiv	r9, ip, r2
   8382a:	b2bb      	uxth	r3, r7
   8382c:	fb02 cc19 	mls	ip, r2, r9, ip
   83830:	fb09 fa03 	mul.w	sl, r9, r3
   83834:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83838:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   8383c:	45b2      	cmp	sl, r6
   8383e:	d90a      	bls.n	83856 <__udivmoddi4+0x6a>
   83840:	19f6      	adds	r6, r6, r7
   83842:	f109 31ff 	add.w	r1, r9, #4294967295
   83846:	f080 8125 	bcs.w	83a94 <__udivmoddi4+0x2a8>
   8384a:	45b2      	cmp	sl, r6
   8384c:	f240 8122 	bls.w	83a94 <__udivmoddi4+0x2a8>
   83850:	f1a9 0902 	sub.w	r9, r9, #2
   83854:	443e      	add	r6, r7
   83856:	eba6 060a 	sub.w	r6, r6, sl
   8385a:	fbb6 f0f2 	udiv	r0, r6, r2
   8385e:	fb02 6610 	mls	r6, r2, r0, r6
   83862:	fb00 f303 	mul.w	r3, r0, r3
   83866:	b2a4      	uxth	r4, r4
   83868:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8386c:	42a3      	cmp	r3, r4
   8386e:	d909      	bls.n	83884 <__udivmoddi4+0x98>
   83870:	19e4      	adds	r4, r4, r7
   83872:	f100 32ff 	add.w	r2, r0, #4294967295
   83876:	f080 810b 	bcs.w	83a90 <__udivmoddi4+0x2a4>
   8387a:	42a3      	cmp	r3, r4
   8387c:	f240 8108 	bls.w	83a90 <__udivmoddi4+0x2a4>
   83880:	3802      	subs	r0, #2
   83882:	443c      	add	r4, r7
   83884:	2100      	movs	r1, #0
   83886:	1ae4      	subs	r4, r4, r3
   83888:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   8388c:	2d00      	cmp	r5, #0
   8388e:	d062      	beq.n	83956 <__udivmoddi4+0x16a>
   83890:	2300      	movs	r3, #0
   83892:	fa24 f40e 	lsr.w	r4, r4, lr
   83896:	602c      	str	r4, [r5, #0]
   83898:	606b      	str	r3, [r5, #4]
   8389a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8389e:	428b      	cmp	r3, r1
   838a0:	d907      	bls.n	838b2 <__udivmoddi4+0xc6>
   838a2:	2d00      	cmp	r5, #0
   838a4:	d055      	beq.n	83952 <__udivmoddi4+0x166>
   838a6:	2100      	movs	r1, #0
   838a8:	e885 0041 	stmia.w	r5, {r0, r6}
   838ac:	4608      	mov	r0, r1
   838ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   838b2:	fab3 f183 	clz	r1, r3
   838b6:	2900      	cmp	r1, #0
   838b8:	f040 808f 	bne.w	839da <__udivmoddi4+0x1ee>
   838bc:	42b3      	cmp	r3, r6
   838be:	d302      	bcc.n	838c6 <__udivmoddi4+0xda>
   838c0:	4282      	cmp	r2, r0
   838c2:	f200 80fc 	bhi.w	83abe <__udivmoddi4+0x2d2>
   838c6:	1a84      	subs	r4, r0, r2
   838c8:	eb66 0603 	sbc.w	r6, r6, r3
   838cc:	2001      	movs	r0, #1
   838ce:	46b4      	mov	ip, r6
   838d0:	2d00      	cmp	r5, #0
   838d2:	d040      	beq.n	83956 <__udivmoddi4+0x16a>
   838d4:	e885 1010 	stmia.w	r5, {r4, ip}
   838d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   838dc:	b912      	cbnz	r2, 838e4 <__udivmoddi4+0xf8>
   838de:	2701      	movs	r7, #1
   838e0:	fbb7 f7f2 	udiv	r7, r7, r2
   838e4:	fab7 fe87 	clz	lr, r7
   838e8:	f1be 0f00 	cmp.w	lr, #0
   838ec:	d135      	bne.n	8395a <__udivmoddi4+0x16e>
   838ee:	2101      	movs	r1, #1
   838f0:	1bf6      	subs	r6, r6, r7
   838f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   838f6:	fa1f f887 	uxth.w	r8, r7
   838fa:	fbb6 f2fc 	udiv	r2, r6, ip
   838fe:	fb0c 6612 	mls	r6, ip, r2, r6
   83902:	fb08 f002 	mul.w	r0, r8, r2
   83906:	0c23      	lsrs	r3, r4, #16
   83908:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   8390c:	42b0      	cmp	r0, r6
   8390e:	d907      	bls.n	83920 <__udivmoddi4+0x134>
   83910:	19f6      	adds	r6, r6, r7
   83912:	f102 33ff 	add.w	r3, r2, #4294967295
   83916:	d202      	bcs.n	8391e <__udivmoddi4+0x132>
   83918:	42b0      	cmp	r0, r6
   8391a:	f200 80d2 	bhi.w	83ac2 <__udivmoddi4+0x2d6>
   8391e:	461a      	mov	r2, r3
   83920:	1a36      	subs	r6, r6, r0
   83922:	fbb6 f0fc 	udiv	r0, r6, ip
   83926:	fb0c 6610 	mls	r6, ip, r0, r6
   8392a:	fb08 f800 	mul.w	r8, r8, r0
   8392e:	b2a3      	uxth	r3, r4
   83930:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   83934:	45a0      	cmp	r8, r4
   83936:	d907      	bls.n	83948 <__udivmoddi4+0x15c>
   83938:	19e4      	adds	r4, r4, r7
   8393a:	f100 33ff 	add.w	r3, r0, #4294967295
   8393e:	d202      	bcs.n	83946 <__udivmoddi4+0x15a>
   83940:	45a0      	cmp	r8, r4
   83942:	f200 80b9 	bhi.w	83ab8 <__udivmoddi4+0x2cc>
   83946:	4618      	mov	r0, r3
   83948:	eba4 0408 	sub.w	r4, r4, r8
   8394c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   83950:	e79c      	b.n	8388c <__udivmoddi4+0xa0>
   83952:	4629      	mov	r1, r5
   83954:	4628      	mov	r0, r5
   83956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8395a:	fa07 f70e 	lsl.w	r7, r7, lr
   8395e:	f1ce 0320 	rsb	r3, lr, #32
   83962:	fa26 f203 	lsr.w	r2, r6, r3
   83966:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8396a:	fbb2 f1fc 	udiv	r1, r2, ip
   8396e:	fa1f f887 	uxth.w	r8, r7
   83972:	fb0c 2211 	mls	r2, ip, r1, r2
   83976:	fa06 f60e 	lsl.w	r6, r6, lr
   8397a:	fa20 f303 	lsr.w	r3, r0, r3
   8397e:	fb01 f908 	mul.w	r9, r1, r8
   83982:	4333      	orrs	r3, r6
   83984:	0c1e      	lsrs	r6, r3, #16
   83986:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   8398a:	45b1      	cmp	r9, r6
   8398c:	fa00 f40e 	lsl.w	r4, r0, lr
   83990:	d909      	bls.n	839a6 <__udivmoddi4+0x1ba>
   83992:	19f6      	adds	r6, r6, r7
   83994:	f101 32ff 	add.w	r2, r1, #4294967295
   83998:	f080 808c 	bcs.w	83ab4 <__udivmoddi4+0x2c8>
   8399c:	45b1      	cmp	r9, r6
   8399e:	f240 8089 	bls.w	83ab4 <__udivmoddi4+0x2c8>
   839a2:	3902      	subs	r1, #2
   839a4:	443e      	add	r6, r7
   839a6:	eba6 0609 	sub.w	r6, r6, r9
   839aa:	fbb6 f0fc 	udiv	r0, r6, ip
   839ae:	fb0c 6210 	mls	r2, ip, r0, r6
   839b2:	fb00 f908 	mul.w	r9, r0, r8
   839b6:	b29e      	uxth	r6, r3
   839b8:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   839bc:	45b1      	cmp	r9, r6
   839be:	d907      	bls.n	839d0 <__udivmoddi4+0x1e4>
   839c0:	19f6      	adds	r6, r6, r7
   839c2:	f100 33ff 	add.w	r3, r0, #4294967295
   839c6:	d271      	bcs.n	83aac <__udivmoddi4+0x2c0>
   839c8:	45b1      	cmp	r9, r6
   839ca:	d96f      	bls.n	83aac <__udivmoddi4+0x2c0>
   839cc:	3802      	subs	r0, #2
   839ce:	443e      	add	r6, r7
   839d0:	eba6 0609 	sub.w	r6, r6, r9
   839d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   839d8:	e78f      	b.n	838fa <__udivmoddi4+0x10e>
   839da:	f1c1 0720 	rsb	r7, r1, #32
   839de:	fa22 f807 	lsr.w	r8, r2, r7
   839e2:	408b      	lsls	r3, r1
   839e4:	ea48 0303 	orr.w	r3, r8, r3
   839e8:	fa26 f407 	lsr.w	r4, r6, r7
   839ec:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   839f0:	fbb4 f9fe 	udiv	r9, r4, lr
   839f4:	fa1f fc83 	uxth.w	ip, r3
   839f8:	fb0e 4419 	mls	r4, lr, r9, r4
   839fc:	408e      	lsls	r6, r1
   839fe:	fa20 f807 	lsr.w	r8, r0, r7
   83a02:	fb09 fa0c 	mul.w	sl, r9, ip
   83a06:	ea48 0806 	orr.w	r8, r8, r6
   83a0a:	ea4f 4618 	mov.w	r6, r8, lsr #16
   83a0e:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   83a12:	45a2      	cmp	sl, r4
   83a14:	fa02 f201 	lsl.w	r2, r2, r1
   83a18:	fa00 f601 	lsl.w	r6, r0, r1
   83a1c:	d908      	bls.n	83a30 <__udivmoddi4+0x244>
   83a1e:	18e4      	adds	r4, r4, r3
   83a20:	f109 30ff 	add.w	r0, r9, #4294967295
   83a24:	d244      	bcs.n	83ab0 <__udivmoddi4+0x2c4>
   83a26:	45a2      	cmp	sl, r4
   83a28:	d942      	bls.n	83ab0 <__udivmoddi4+0x2c4>
   83a2a:	f1a9 0902 	sub.w	r9, r9, #2
   83a2e:	441c      	add	r4, r3
   83a30:	eba4 040a 	sub.w	r4, r4, sl
   83a34:	fbb4 f0fe 	udiv	r0, r4, lr
   83a38:	fb0e 4410 	mls	r4, lr, r0, r4
   83a3c:	fb00 fc0c 	mul.w	ip, r0, ip
   83a40:	fa1f f888 	uxth.w	r8, r8
   83a44:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   83a48:	45a4      	cmp	ip, r4
   83a4a:	d907      	bls.n	83a5c <__udivmoddi4+0x270>
   83a4c:	18e4      	adds	r4, r4, r3
   83a4e:	f100 3eff 	add.w	lr, r0, #4294967295
   83a52:	d229      	bcs.n	83aa8 <__udivmoddi4+0x2bc>
   83a54:	45a4      	cmp	ip, r4
   83a56:	d927      	bls.n	83aa8 <__udivmoddi4+0x2bc>
   83a58:	3802      	subs	r0, #2
   83a5a:	441c      	add	r4, r3
   83a5c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   83a60:	fba0 8902 	umull	r8, r9, r0, r2
   83a64:	eba4 0c0c 	sub.w	ip, r4, ip
   83a68:	45cc      	cmp	ip, r9
   83a6a:	46c2      	mov	sl, r8
   83a6c:	46ce      	mov	lr, r9
   83a6e:	d315      	bcc.n	83a9c <__udivmoddi4+0x2b0>
   83a70:	d012      	beq.n	83a98 <__udivmoddi4+0x2ac>
   83a72:	b155      	cbz	r5, 83a8a <__udivmoddi4+0x29e>
   83a74:	ebb6 030a 	subs.w	r3, r6, sl
   83a78:	eb6c 060e 	sbc.w	r6, ip, lr
   83a7c:	fa06 f707 	lsl.w	r7, r6, r7
   83a80:	40cb      	lsrs	r3, r1
   83a82:	431f      	orrs	r7, r3
   83a84:	40ce      	lsrs	r6, r1
   83a86:	602f      	str	r7, [r5, #0]
   83a88:	606e      	str	r6, [r5, #4]
   83a8a:	2100      	movs	r1, #0
   83a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83a90:	4610      	mov	r0, r2
   83a92:	e6f7      	b.n	83884 <__udivmoddi4+0x98>
   83a94:	4689      	mov	r9, r1
   83a96:	e6de      	b.n	83856 <__udivmoddi4+0x6a>
   83a98:	4546      	cmp	r6, r8
   83a9a:	d2ea      	bcs.n	83a72 <__udivmoddi4+0x286>
   83a9c:	ebb8 0a02 	subs.w	sl, r8, r2
   83aa0:	eb69 0e03 	sbc.w	lr, r9, r3
   83aa4:	3801      	subs	r0, #1
   83aa6:	e7e4      	b.n	83a72 <__udivmoddi4+0x286>
   83aa8:	4670      	mov	r0, lr
   83aaa:	e7d7      	b.n	83a5c <__udivmoddi4+0x270>
   83aac:	4618      	mov	r0, r3
   83aae:	e78f      	b.n	839d0 <__udivmoddi4+0x1e4>
   83ab0:	4681      	mov	r9, r0
   83ab2:	e7bd      	b.n	83a30 <__udivmoddi4+0x244>
   83ab4:	4611      	mov	r1, r2
   83ab6:	e776      	b.n	839a6 <__udivmoddi4+0x1ba>
   83ab8:	3802      	subs	r0, #2
   83aba:	443c      	add	r4, r7
   83abc:	e744      	b.n	83948 <__udivmoddi4+0x15c>
   83abe:	4608      	mov	r0, r1
   83ac0:	e706      	b.n	838d0 <__udivmoddi4+0xe4>
   83ac2:	3a02      	subs	r2, #2
   83ac4:	443e      	add	r6, r7
   83ac6:	e72b      	b.n	83920 <__udivmoddi4+0x134>

00083ac8 <__aeabi_idiv0>:
   83ac8:	4770      	bx	lr
   83aca:	bf00      	nop

00083acc <__libc_init_array>:
   83acc:	b570      	push	{r4, r5, r6, lr}
   83ace:	4e0f      	ldr	r6, [pc, #60]	; (83b0c <__libc_init_array+0x40>)
   83ad0:	4d0f      	ldr	r5, [pc, #60]	; (83b10 <__libc_init_array+0x44>)
   83ad2:	1b76      	subs	r6, r6, r5
   83ad4:	10b6      	asrs	r6, r6, #2
   83ad6:	bf18      	it	ne
   83ad8:	2400      	movne	r4, #0
   83ada:	d005      	beq.n	83ae8 <__libc_init_array+0x1c>
   83adc:	3401      	adds	r4, #1
   83ade:	f855 3b04 	ldr.w	r3, [r5], #4
   83ae2:	4798      	blx	r3
   83ae4:	42a6      	cmp	r6, r4
   83ae6:	d1f9      	bne.n	83adc <__libc_init_array+0x10>
   83ae8:	4e0a      	ldr	r6, [pc, #40]	; (83b14 <__libc_init_array+0x48>)
   83aea:	4d0b      	ldr	r5, [pc, #44]	; (83b18 <__libc_init_array+0x4c>)
   83aec:	f000 fd32 	bl	84554 <_init>
   83af0:	1b76      	subs	r6, r6, r5
   83af2:	10b6      	asrs	r6, r6, #2
   83af4:	bf18      	it	ne
   83af6:	2400      	movne	r4, #0
   83af8:	d006      	beq.n	83b08 <__libc_init_array+0x3c>
   83afa:	3401      	adds	r4, #1
   83afc:	f855 3b04 	ldr.w	r3, [r5], #4
   83b00:	4798      	blx	r3
   83b02:	42a6      	cmp	r6, r4
   83b04:	d1f9      	bne.n	83afa <__libc_init_array+0x2e>
   83b06:	bd70      	pop	{r4, r5, r6, pc}
   83b08:	bd70      	pop	{r4, r5, r6, pc}
   83b0a:	bf00      	nop
   83b0c:	00084560 	.word	0x00084560
   83b10:	00084560 	.word	0x00084560
   83b14:	00084568 	.word	0x00084568
   83b18:	00084560 	.word	0x00084560

00083b1c <malloc>:
   83b1c:	4b02      	ldr	r3, [pc, #8]	; (83b28 <malloc+0xc>)
   83b1e:	4601      	mov	r1, r0
   83b20:	6818      	ldr	r0, [r3, #0]
   83b22:	f000 b803 	b.w	83b2c <_malloc_r>
   83b26:	bf00      	nop
   83b28:	20070130 	.word	0x20070130

00083b2c <_malloc_r>:
   83b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83b30:	f101 060b 	add.w	r6, r1, #11
   83b34:	2e16      	cmp	r6, #22
   83b36:	b083      	sub	sp, #12
   83b38:	4605      	mov	r5, r0
   83b3a:	f240 809e 	bls.w	83c7a <_malloc_r+0x14e>
   83b3e:	f036 0607 	bics.w	r6, r6, #7
   83b42:	f100 80bd 	bmi.w	83cc0 <_malloc_r+0x194>
   83b46:	42b1      	cmp	r1, r6
   83b48:	f200 80ba 	bhi.w	83cc0 <_malloc_r+0x194>
   83b4c:	f000 fa90 	bl	84070 <__malloc_lock>
   83b50:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   83b54:	f0c0 8285 	bcc.w	84062 <_malloc_r+0x536>
   83b58:	0a73      	lsrs	r3, r6, #9
   83b5a:	f000 80b8 	beq.w	83cce <_malloc_r+0x1a2>
   83b5e:	2b04      	cmp	r3, #4
   83b60:	f200 816c 	bhi.w	83e3c <_malloc_r+0x310>
   83b64:	09b3      	lsrs	r3, r6, #6
   83b66:	f103 0039 	add.w	r0, r3, #57	; 0x39
   83b6a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   83b6e:	00c1      	lsls	r1, r0, #3
   83b70:	4fb8      	ldr	r7, [pc, #736]	; (83e54 <_malloc_r+0x328>)
   83b72:	4439      	add	r1, r7
   83b74:	684c      	ldr	r4, [r1, #4]
   83b76:	3908      	subs	r1, #8
   83b78:	42a1      	cmp	r1, r4
   83b7a:	d106      	bne.n	83b8a <_malloc_r+0x5e>
   83b7c:	e00c      	b.n	83b98 <_malloc_r+0x6c>
   83b7e:	2a00      	cmp	r2, #0
   83b80:	f280 80ab 	bge.w	83cda <_malloc_r+0x1ae>
   83b84:	68e4      	ldr	r4, [r4, #12]
   83b86:	42a1      	cmp	r1, r4
   83b88:	d006      	beq.n	83b98 <_malloc_r+0x6c>
   83b8a:	6863      	ldr	r3, [r4, #4]
   83b8c:	f023 0303 	bic.w	r3, r3, #3
   83b90:	1b9a      	subs	r2, r3, r6
   83b92:	2a0f      	cmp	r2, #15
   83b94:	ddf3      	ble.n	83b7e <_malloc_r+0x52>
   83b96:	4670      	mov	r0, lr
   83b98:	693c      	ldr	r4, [r7, #16]
   83b9a:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 83e68 <_malloc_r+0x33c>
   83b9e:	4574      	cmp	r4, lr
   83ba0:	f000 819e 	beq.w	83ee0 <_malloc_r+0x3b4>
   83ba4:	6863      	ldr	r3, [r4, #4]
   83ba6:	f023 0303 	bic.w	r3, r3, #3
   83baa:	1b9a      	subs	r2, r3, r6
   83bac:	2a0f      	cmp	r2, #15
   83bae:	f300 8183 	bgt.w	83eb8 <_malloc_r+0x38c>
   83bb2:	2a00      	cmp	r2, #0
   83bb4:	f8c7 e014 	str.w	lr, [r7, #20]
   83bb8:	f8c7 e010 	str.w	lr, [r7, #16]
   83bbc:	f280 8091 	bge.w	83ce2 <_malloc_r+0x1b6>
   83bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83bc4:	f080 8154 	bcs.w	83e70 <_malloc_r+0x344>
   83bc8:	2201      	movs	r2, #1
   83bca:	08db      	lsrs	r3, r3, #3
   83bcc:	6879      	ldr	r1, [r7, #4]
   83bce:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   83bd2:	4413      	add	r3, r2
   83bd4:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83bd8:	fa02 f20c 	lsl.w	r2, r2, ip
   83bdc:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   83be0:	430a      	orrs	r2, r1
   83be2:	f1ac 0108 	sub.w	r1, ip, #8
   83be6:	60e1      	str	r1, [r4, #12]
   83be8:	f8c4 8008 	str.w	r8, [r4, #8]
   83bec:	607a      	str	r2, [r7, #4]
   83bee:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   83bf2:	f8c8 400c 	str.w	r4, [r8, #12]
   83bf6:	2401      	movs	r4, #1
   83bf8:	1083      	asrs	r3, r0, #2
   83bfa:	409c      	lsls	r4, r3
   83bfc:	4294      	cmp	r4, r2
   83bfe:	d87d      	bhi.n	83cfc <_malloc_r+0x1d0>
   83c00:	4214      	tst	r4, r2
   83c02:	d106      	bne.n	83c12 <_malloc_r+0xe6>
   83c04:	f020 0003 	bic.w	r0, r0, #3
   83c08:	0064      	lsls	r4, r4, #1
   83c0a:	4214      	tst	r4, r2
   83c0c:	f100 0004 	add.w	r0, r0, #4
   83c10:	d0fa      	beq.n	83c08 <_malloc_r+0xdc>
   83c12:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83c16:	46cc      	mov	ip, r9
   83c18:	4680      	mov	r8, r0
   83c1a:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83c1e:	459c      	cmp	ip, r3
   83c20:	d107      	bne.n	83c32 <_malloc_r+0x106>
   83c22:	e15f      	b.n	83ee4 <_malloc_r+0x3b8>
   83c24:	2a00      	cmp	r2, #0
   83c26:	f280 816d 	bge.w	83f04 <_malloc_r+0x3d8>
   83c2a:	68db      	ldr	r3, [r3, #12]
   83c2c:	459c      	cmp	ip, r3
   83c2e:	f000 8159 	beq.w	83ee4 <_malloc_r+0x3b8>
   83c32:	6859      	ldr	r1, [r3, #4]
   83c34:	f021 0103 	bic.w	r1, r1, #3
   83c38:	1b8a      	subs	r2, r1, r6
   83c3a:	2a0f      	cmp	r2, #15
   83c3c:	ddf2      	ble.n	83c24 <_malloc_r+0xf8>
   83c3e:	68dc      	ldr	r4, [r3, #12]
   83c40:	f8d3 c008 	ldr.w	ip, [r3, #8]
   83c44:	f046 0801 	orr.w	r8, r6, #1
   83c48:	4628      	mov	r0, r5
   83c4a:	441e      	add	r6, r3
   83c4c:	f042 0501 	orr.w	r5, r2, #1
   83c50:	f8c3 8004 	str.w	r8, [r3, #4]
   83c54:	f8cc 400c 	str.w	r4, [ip, #12]
   83c58:	f8c4 c008 	str.w	ip, [r4, #8]
   83c5c:	617e      	str	r6, [r7, #20]
   83c5e:	613e      	str	r6, [r7, #16]
   83c60:	f8c6 e00c 	str.w	lr, [r6, #12]
   83c64:	f8c6 e008 	str.w	lr, [r6, #8]
   83c68:	6075      	str	r5, [r6, #4]
   83c6a:	505a      	str	r2, [r3, r1]
   83c6c:	9300      	str	r3, [sp, #0]
   83c6e:	f000 fa01 	bl	84074 <__malloc_unlock>
   83c72:	9b00      	ldr	r3, [sp, #0]
   83c74:	f103 0408 	add.w	r4, r3, #8
   83c78:	e01e      	b.n	83cb8 <_malloc_r+0x18c>
   83c7a:	2910      	cmp	r1, #16
   83c7c:	d820      	bhi.n	83cc0 <_malloc_r+0x194>
   83c7e:	f000 f9f7 	bl	84070 <__malloc_lock>
   83c82:	2610      	movs	r6, #16
   83c84:	2318      	movs	r3, #24
   83c86:	2002      	movs	r0, #2
   83c88:	4f72      	ldr	r7, [pc, #456]	; (83e54 <_malloc_r+0x328>)
   83c8a:	443b      	add	r3, r7
   83c8c:	685c      	ldr	r4, [r3, #4]
   83c8e:	f1a3 0208 	sub.w	r2, r3, #8
   83c92:	4294      	cmp	r4, r2
   83c94:	f000 812f 	beq.w	83ef6 <_malloc_r+0x3ca>
   83c98:	6863      	ldr	r3, [r4, #4]
   83c9a:	68e1      	ldr	r1, [r4, #12]
   83c9c:	f023 0303 	bic.w	r3, r3, #3
   83ca0:	4423      	add	r3, r4
   83ca2:	685a      	ldr	r2, [r3, #4]
   83ca4:	68a6      	ldr	r6, [r4, #8]
   83ca6:	f042 0201 	orr.w	r2, r2, #1
   83caa:	60f1      	str	r1, [r6, #12]
   83cac:	4628      	mov	r0, r5
   83cae:	608e      	str	r6, [r1, #8]
   83cb0:	605a      	str	r2, [r3, #4]
   83cb2:	f000 f9df 	bl	84074 <__malloc_unlock>
   83cb6:	3408      	adds	r4, #8
   83cb8:	4620      	mov	r0, r4
   83cba:	b003      	add	sp, #12
   83cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83cc0:	2400      	movs	r4, #0
   83cc2:	230c      	movs	r3, #12
   83cc4:	4620      	mov	r0, r4
   83cc6:	602b      	str	r3, [r5, #0]
   83cc8:	b003      	add	sp, #12
   83cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83cce:	2040      	movs	r0, #64	; 0x40
   83cd0:	f44f 7100 	mov.w	r1, #512	; 0x200
   83cd4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83cd8:	e74a      	b.n	83b70 <_malloc_r+0x44>
   83cda:	4423      	add	r3, r4
   83cdc:	685a      	ldr	r2, [r3, #4]
   83cde:	68e1      	ldr	r1, [r4, #12]
   83ce0:	e7e0      	b.n	83ca4 <_malloc_r+0x178>
   83ce2:	4423      	add	r3, r4
   83ce4:	685a      	ldr	r2, [r3, #4]
   83ce6:	4628      	mov	r0, r5
   83ce8:	f042 0201 	orr.w	r2, r2, #1
   83cec:	605a      	str	r2, [r3, #4]
   83cee:	3408      	adds	r4, #8
   83cf0:	f000 f9c0 	bl	84074 <__malloc_unlock>
   83cf4:	4620      	mov	r0, r4
   83cf6:	b003      	add	sp, #12
   83cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83cfc:	68bc      	ldr	r4, [r7, #8]
   83cfe:	6863      	ldr	r3, [r4, #4]
   83d00:	f023 0803 	bic.w	r8, r3, #3
   83d04:	45b0      	cmp	r8, r6
   83d06:	d304      	bcc.n	83d12 <_malloc_r+0x1e6>
   83d08:	eba8 0306 	sub.w	r3, r8, r6
   83d0c:	2b0f      	cmp	r3, #15
   83d0e:	f300 8085 	bgt.w	83e1c <_malloc_r+0x2f0>
   83d12:	f8df 9158 	ldr.w	r9, [pc, #344]	; 83e6c <_malloc_r+0x340>
   83d16:	4b50      	ldr	r3, [pc, #320]	; (83e58 <_malloc_r+0x32c>)
   83d18:	f8d9 2000 	ldr.w	r2, [r9]
   83d1c:	681b      	ldr	r3, [r3, #0]
   83d1e:	3201      	adds	r2, #1
   83d20:	4433      	add	r3, r6
   83d22:	eb04 0a08 	add.w	sl, r4, r8
   83d26:	f000 8154 	beq.w	83fd2 <_malloc_r+0x4a6>
   83d2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83d2e:	330f      	adds	r3, #15
   83d30:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83d34:	f02b 0b0f 	bic.w	fp, fp, #15
   83d38:	4659      	mov	r1, fp
   83d3a:	4628      	mov	r0, r5
   83d3c:	f000 f99c 	bl	84078 <_sbrk_r>
   83d40:	1c41      	adds	r1, r0, #1
   83d42:	4602      	mov	r2, r0
   83d44:	f000 80fb 	beq.w	83f3e <_malloc_r+0x412>
   83d48:	4582      	cmp	sl, r0
   83d4a:	f200 80f6 	bhi.w	83f3a <_malloc_r+0x40e>
   83d4e:	4b43      	ldr	r3, [pc, #268]	; (83e5c <_malloc_r+0x330>)
   83d50:	6819      	ldr	r1, [r3, #0]
   83d52:	4459      	add	r1, fp
   83d54:	6019      	str	r1, [r3, #0]
   83d56:	f000 814c 	beq.w	83ff2 <_malloc_r+0x4c6>
   83d5a:	f8d9 0000 	ldr.w	r0, [r9]
   83d5e:	3001      	adds	r0, #1
   83d60:	bf1b      	ittet	ne
   83d62:	eba2 0a0a 	subne.w	sl, r2, sl
   83d66:	4451      	addne	r1, sl
   83d68:	f8c9 2000 	streq.w	r2, [r9]
   83d6c:	6019      	strne	r1, [r3, #0]
   83d6e:	f012 0107 	ands.w	r1, r2, #7
   83d72:	f000 8114 	beq.w	83f9e <_malloc_r+0x472>
   83d76:	f1c1 0008 	rsb	r0, r1, #8
   83d7a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83d7e:	4402      	add	r2, r0
   83d80:	3108      	adds	r1, #8
   83d82:	eb02 090b 	add.w	r9, r2, fp
   83d86:	f3c9 090b 	ubfx	r9, r9, #0, #12
   83d8a:	eba1 0909 	sub.w	r9, r1, r9
   83d8e:	4649      	mov	r1, r9
   83d90:	4628      	mov	r0, r5
   83d92:	9301      	str	r3, [sp, #4]
   83d94:	9200      	str	r2, [sp, #0]
   83d96:	f000 f96f 	bl	84078 <_sbrk_r>
   83d9a:	1c43      	adds	r3, r0, #1
   83d9c:	e89d 000c 	ldmia.w	sp, {r2, r3}
   83da0:	f000 8142 	beq.w	84028 <_malloc_r+0x4fc>
   83da4:	1a80      	subs	r0, r0, r2
   83da6:	4448      	add	r0, r9
   83da8:	f040 0001 	orr.w	r0, r0, #1
   83dac:	6819      	ldr	r1, [r3, #0]
   83dae:	42bc      	cmp	r4, r7
   83db0:	4449      	add	r1, r9
   83db2:	60ba      	str	r2, [r7, #8]
   83db4:	6019      	str	r1, [r3, #0]
   83db6:	6050      	str	r0, [r2, #4]
   83db8:	d017      	beq.n	83dea <_malloc_r+0x2be>
   83dba:	f1b8 0f0f 	cmp.w	r8, #15
   83dbe:	f240 80fa 	bls.w	83fb6 <_malloc_r+0x48a>
   83dc2:	f04f 0c05 	mov.w	ip, #5
   83dc6:	6862      	ldr	r2, [r4, #4]
   83dc8:	f1a8 000c 	sub.w	r0, r8, #12
   83dcc:	f020 0007 	bic.w	r0, r0, #7
   83dd0:	f002 0201 	and.w	r2, r2, #1
   83dd4:	eb04 0e00 	add.w	lr, r4, r0
   83dd8:	4302      	orrs	r2, r0
   83dda:	280f      	cmp	r0, #15
   83ddc:	6062      	str	r2, [r4, #4]
   83dde:	f8ce c004 	str.w	ip, [lr, #4]
   83de2:	f8ce c008 	str.w	ip, [lr, #8]
   83de6:	f200 8116 	bhi.w	84016 <_malloc_r+0x4ea>
   83dea:	4b1d      	ldr	r3, [pc, #116]	; (83e60 <_malloc_r+0x334>)
   83dec:	68bc      	ldr	r4, [r7, #8]
   83dee:	681a      	ldr	r2, [r3, #0]
   83df0:	4291      	cmp	r1, r2
   83df2:	bf88      	it	hi
   83df4:	6019      	strhi	r1, [r3, #0]
   83df6:	4b1b      	ldr	r3, [pc, #108]	; (83e64 <_malloc_r+0x338>)
   83df8:	681a      	ldr	r2, [r3, #0]
   83dfa:	4291      	cmp	r1, r2
   83dfc:	6862      	ldr	r2, [r4, #4]
   83dfe:	bf88      	it	hi
   83e00:	6019      	strhi	r1, [r3, #0]
   83e02:	f022 0203 	bic.w	r2, r2, #3
   83e06:	4296      	cmp	r6, r2
   83e08:	eba2 0306 	sub.w	r3, r2, r6
   83e0c:	d801      	bhi.n	83e12 <_malloc_r+0x2e6>
   83e0e:	2b0f      	cmp	r3, #15
   83e10:	dc04      	bgt.n	83e1c <_malloc_r+0x2f0>
   83e12:	4628      	mov	r0, r5
   83e14:	f000 f92e 	bl	84074 <__malloc_unlock>
   83e18:	2400      	movs	r4, #0
   83e1a:	e74d      	b.n	83cb8 <_malloc_r+0x18c>
   83e1c:	f046 0201 	orr.w	r2, r6, #1
   83e20:	f043 0301 	orr.w	r3, r3, #1
   83e24:	4426      	add	r6, r4
   83e26:	6062      	str	r2, [r4, #4]
   83e28:	4628      	mov	r0, r5
   83e2a:	60be      	str	r6, [r7, #8]
   83e2c:	3408      	adds	r4, #8
   83e2e:	6073      	str	r3, [r6, #4]
   83e30:	f000 f920 	bl	84074 <__malloc_unlock>
   83e34:	4620      	mov	r0, r4
   83e36:	b003      	add	sp, #12
   83e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e3c:	2b14      	cmp	r3, #20
   83e3e:	d970      	bls.n	83f22 <_malloc_r+0x3f6>
   83e40:	2b54      	cmp	r3, #84	; 0x54
   83e42:	f200 80a2 	bhi.w	83f8a <_malloc_r+0x45e>
   83e46:	0b33      	lsrs	r3, r6, #12
   83e48:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83e4c:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   83e50:	00c1      	lsls	r1, r0, #3
   83e52:	e68d      	b.n	83b70 <_malloc_r+0x44>
   83e54:	20070560 	.word	0x20070560
   83e58:	200709c0 	.word	0x200709c0
   83e5c:	20070990 	.word	0x20070990
   83e60:	200709b8 	.word	0x200709b8
   83e64:	200709bc 	.word	0x200709bc
   83e68:	20070568 	.word	0x20070568
   83e6c:	20070968 	.word	0x20070968
   83e70:	0a5a      	lsrs	r2, r3, #9
   83e72:	2a04      	cmp	r2, #4
   83e74:	d95b      	bls.n	83f2e <_malloc_r+0x402>
   83e76:	2a14      	cmp	r2, #20
   83e78:	f200 80ae 	bhi.w	83fd8 <_malloc_r+0x4ac>
   83e7c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83e80:	00c9      	lsls	r1, r1, #3
   83e82:	325b      	adds	r2, #91	; 0x5b
   83e84:	eb07 0c01 	add.w	ip, r7, r1
   83e88:	5879      	ldr	r1, [r7, r1]
   83e8a:	f1ac 0c08 	sub.w	ip, ip, #8
   83e8e:	458c      	cmp	ip, r1
   83e90:	f000 8088 	beq.w	83fa4 <_malloc_r+0x478>
   83e94:	684a      	ldr	r2, [r1, #4]
   83e96:	f022 0203 	bic.w	r2, r2, #3
   83e9a:	4293      	cmp	r3, r2
   83e9c:	d273      	bcs.n	83f86 <_malloc_r+0x45a>
   83e9e:	6889      	ldr	r1, [r1, #8]
   83ea0:	458c      	cmp	ip, r1
   83ea2:	d1f7      	bne.n	83e94 <_malloc_r+0x368>
   83ea4:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83ea8:	687a      	ldr	r2, [r7, #4]
   83eaa:	60e3      	str	r3, [r4, #12]
   83eac:	f8c4 c008 	str.w	ip, [r4, #8]
   83eb0:	609c      	str	r4, [r3, #8]
   83eb2:	f8cc 400c 	str.w	r4, [ip, #12]
   83eb6:	e69e      	b.n	83bf6 <_malloc_r+0xca>
   83eb8:	f046 0c01 	orr.w	ip, r6, #1
   83ebc:	f042 0101 	orr.w	r1, r2, #1
   83ec0:	4426      	add	r6, r4
   83ec2:	f8c4 c004 	str.w	ip, [r4, #4]
   83ec6:	4628      	mov	r0, r5
   83ec8:	617e      	str	r6, [r7, #20]
   83eca:	613e      	str	r6, [r7, #16]
   83ecc:	f8c6 e00c 	str.w	lr, [r6, #12]
   83ed0:	f8c6 e008 	str.w	lr, [r6, #8]
   83ed4:	6071      	str	r1, [r6, #4]
   83ed6:	50e2      	str	r2, [r4, r3]
   83ed8:	f000 f8cc 	bl	84074 <__malloc_unlock>
   83edc:	3408      	adds	r4, #8
   83ede:	e6eb      	b.n	83cb8 <_malloc_r+0x18c>
   83ee0:	687a      	ldr	r2, [r7, #4]
   83ee2:	e688      	b.n	83bf6 <_malloc_r+0xca>
   83ee4:	f108 0801 	add.w	r8, r8, #1
   83ee8:	f018 0f03 	tst.w	r8, #3
   83eec:	f10c 0c08 	add.w	ip, ip, #8
   83ef0:	f47f ae93 	bne.w	83c1a <_malloc_r+0xee>
   83ef4:	e02d      	b.n	83f52 <_malloc_r+0x426>
   83ef6:	68dc      	ldr	r4, [r3, #12]
   83ef8:	42a3      	cmp	r3, r4
   83efa:	bf08      	it	eq
   83efc:	3002      	addeq	r0, #2
   83efe:	f43f ae4b 	beq.w	83b98 <_malloc_r+0x6c>
   83f02:	e6c9      	b.n	83c98 <_malloc_r+0x16c>
   83f04:	461c      	mov	r4, r3
   83f06:	4419      	add	r1, r3
   83f08:	684a      	ldr	r2, [r1, #4]
   83f0a:	68db      	ldr	r3, [r3, #12]
   83f0c:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83f10:	f042 0201 	orr.w	r2, r2, #1
   83f14:	604a      	str	r2, [r1, #4]
   83f16:	4628      	mov	r0, r5
   83f18:	60f3      	str	r3, [r6, #12]
   83f1a:	609e      	str	r6, [r3, #8]
   83f1c:	f000 f8aa 	bl	84074 <__malloc_unlock>
   83f20:	e6ca      	b.n	83cb8 <_malloc_r+0x18c>
   83f22:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83f26:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83f2a:	00c1      	lsls	r1, r0, #3
   83f2c:	e620      	b.n	83b70 <_malloc_r+0x44>
   83f2e:	099a      	lsrs	r2, r3, #6
   83f30:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83f34:	00c9      	lsls	r1, r1, #3
   83f36:	3238      	adds	r2, #56	; 0x38
   83f38:	e7a4      	b.n	83e84 <_malloc_r+0x358>
   83f3a:	42bc      	cmp	r4, r7
   83f3c:	d054      	beq.n	83fe8 <_malloc_r+0x4bc>
   83f3e:	68bc      	ldr	r4, [r7, #8]
   83f40:	6862      	ldr	r2, [r4, #4]
   83f42:	f022 0203 	bic.w	r2, r2, #3
   83f46:	e75e      	b.n	83e06 <_malloc_r+0x2da>
   83f48:	f859 3908 	ldr.w	r3, [r9], #-8
   83f4c:	4599      	cmp	r9, r3
   83f4e:	f040 8086 	bne.w	8405e <_malloc_r+0x532>
   83f52:	f010 0f03 	tst.w	r0, #3
   83f56:	f100 30ff 	add.w	r0, r0, #4294967295
   83f5a:	d1f5      	bne.n	83f48 <_malloc_r+0x41c>
   83f5c:	687b      	ldr	r3, [r7, #4]
   83f5e:	ea23 0304 	bic.w	r3, r3, r4
   83f62:	607b      	str	r3, [r7, #4]
   83f64:	0064      	lsls	r4, r4, #1
   83f66:	429c      	cmp	r4, r3
   83f68:	f63f aec8 	bhi.w	83cfc <_malloc_r+0x1d0>
   83f6c:	2c00      	cmp	r4, #0
   83f6e:	f43f aec5 	beq.w	83cfc <_malloc_r+0x1d0>
   83f72:	421c      	tst	r4, r3
   83f74:	4640      	mov	r0, r8
   83f76:	f47f ae4c 	bne.w	83c12 <_malloc_r+0xe6>
   83f7a:	0064      	lsls	r4, r4, #1
   83f7c:	421c      	tst	r4, r3
   83f7e:	f100 0004 	add.w	r0, r0, #4
   83f82:	d0fa      	beq.n	83f7a <_malloc_r+0x44e>
   83f84:	e645      	b.n	83c12 <_malloc_r+0xe6>
   83f86:	468c      	mov	ip, r1
   83f88:	e78c      	b.n	83ea4 <_malloc_r+0x378>
   83f8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83f8e:	d815      	bhi.n	83fbc <_malloc_r+0x490>
   83f90:	0bf3      	lsrs	r3, r6, #15
   83f92:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83f96:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83f9a:	00c1      	lsls	r1, r0, #3
   83f9c:	e5e8      	b.n	83b70 <_malloc_r+0x44>
   83f9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83fa2:	e6ee      	b.n	83d82 <_malloc_r+0x256>
   83fa4:	2101      	movs	r1, #1
   83fa6:	687b      	ldr	r3, [r7, #4]
   83fa8:	1092      	asrs	r2, r2, #2
   83faa:	fa01 f202 	lsl.w	r2, r1, r2
   83fae:	431a      	orrs	r2, r3
   83fb0:	607a      	str	r2, [r7, #4]
   83fb2:	4663      	mov	r3, ip
   83fb4:	e779      	b.n	83eaa <_malloc_r+0x37e>
   83fb6:	2301      	movs	r3, #1
   83fb8:	6053      	str	r3, [r2, #4]
   83fba:	e72a      	b.n	83e12 <_malloc_r+0x2e6>
   83fbc:	f240 5254 	movw	r2, #1364	; 0x554
   83fc0:	4293      	cmp	r3, r2
   83fc2:	d822      	bhi.n	8400a <_malloc_r+0x4de>
   83fc4:	0cb3      	lsrs	r3, r6, #18
   83fc6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83fca:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83fce:	00c1      	lsls	r1, r0, #3
   83fd0:	e5ce      	b.n	83b70 <_malloc_r+0x44>
   83fd2:	f103 0b10 	add.w	fp, r3, #16
   83fd6:	e6af      	b.n	83d38 <_malloc_r+0x20c>
   83fd8:	2a54      	cmp	r2, #84	; 0x54
   83fda:	d829      	bhi.n	84030 <_malloc_r+0x504>
   83fdc:	0b1a      	lsrs	r2, r3, #12
   83fde:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83fe2:	00c9      	lsls	r1, r1, #3
   83fe4:	326e      	adds	r2, #110	; 0x6e
   83fe6:	e74d      	b.n	83e84 <_malloc_r+0x358>
   83fe8:	4b20      	ldr	r3, [pc, #128]	; (8406c <_malloc_r+0x540>)
   83fea:	6819      	ldr	r1, [r3, #0]
   83fec:	4459      	add	r1, fp
   83fee:	6019      	str	r1, [r3, #0]
   83ff0:	e6b3      	b.n	83d5a <_malloc_r+0x22e>
   83ff2:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83ff6:	2800      	cmp	r0, #0
   83ff8:	f47f aeaf 	bne.w	83d5a <_malloc_r+0x22e>
   83ffc:	eb08 030b 	add.w	r3, r8, fp
   84000:	68ba      	ldr	r2, [r7, #8]
   84002:	f043 0301 	orr.w	r3, r3, #1
   84006:	6053      	str	r3, [r2, #4]
   84008:	e6ef      	b.n	83dea <_malloc_r+0x2be>
   8400a:	207f      	movs	r0, #127	; 0x7f
   8400c:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   84010:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   84014:	e5ac      	b.n	83b70 <_malloc_r+0x44>
   84016:	f104 0108 	add.w	r1, r4, #8
   8401a:	4628      	mov	r0, r5
   8401c:	9300      	str	r3, [sp, #0]
   8401e:	f000 f8b7 	bl	84190 <_free_r>
   84022:	9b00      	ldr	r3, [sp, #0]
   84024:	6819      	ldr	r1, [r3, #0]
   84026:	e6e0      	b.n	83dea <_malloc_r+0x2be>
   84028:	2001      	movs	r0, #1
   8402a:	f04f 0900 	mov.w	r9, #0
   8402e:	e6bd      	b.n	83dac <_malloc_r+0x280>
   84030:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84034:	d805      	bhi.n	84042 <_malloc_r+0x516>
   84036:	0bda      	lsrs	r2, r3, #15
   84038:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8403c:	00c9      	lsls	r1, r1, #3
   8403e:	3277      	adds	r2, #119	; 0x77
   84040:	e720      	b.n	83e84 <_malloc_r+0x358>
   84042:	f240 5154 	movw	r1, #1364	; 0x554
   84046:	428a      	cmp	r2, r1
   84048:	d805      	bhi.n	84056 <_malloc_r+0x52a>
   8404a:	0c9a      	lsrs	r2, r3, #18
   8404c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   84050:	00c9      	lsls	r1, r1, #3
   84052:	327c      	adds	r2, #124	; 0x7c
   84054:	e716      	b.n	83e84 <_malloc_r+0x358>
   84056:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8405a:	227e      	movs	r2, #126	; 0x7e
   8405c:	e712      	b.n	83e84 <_malloc_r+0x358>
   8405e:	687b      	ldr	r3, [r7, #4]
   84060:	e780      	b.n	83f64 <_malloc_r+0x438>
   84062:	08f0      	lsrs	r0, r6, #3
   84064:	f106 0308 	add.w	r3, r6, #8
   84068:	e60e      	b.n	83c88 <_malloc_r+0x15c>
   8406a:	bf00      	nop
   8406c:	20070990 	.word	0x20070990

00084070 <__malloc_lock>:
   84070:	4770      	bx	lr
   84072:	bf00      	nop

00084074 <__malloc_unlock>:
   84074:	4770      	bx	lr
   84076:	bf00      	nop

00084078 <_sbrk_r>:
   84078:	b538      	push	{r3, r4, r5, lr}
   8407a:	2300      	movs	r3, #0
   8407c:	4c06      	ldr	r4, [pc, #24]	; (84098 <_sbrk_r+0x20>)
   8407e:	4605      	mov	r5, r0
   84080:	4608      	mov	r0, r1
   84082:	6023      	str	r3, [r4, #0]
   84084:	f7fc fd8a 	bl	80b9c <_sbrk>
   84088:	1c43      	adds	r3, r0, #1
   8408a:	d000      	beq.n	8408e <_sbrk_r+0x16>
   8408c:	bd38      	pop	{r3, r4, r5, pc}
   8408e:	6823      	ldr	r3, [r4, #0]
   84090:	2b00      	cmp	r3, #0
   84092:	d0fb      	beq.n	8408c <_sbrk_r+0x14>
   84094:	602b      	str	r3, [r5, #0]
   84096:	bd38      	pop	{r3, r4, r5, pc}
   84098:	20072408 	.word	0x20072408

0008409c <register_fini>:
   8409c:	4b02      	ldr	r3, [pc, #8]	; (840a8 <register_fini+0xc>)
   8409e:	b113      	cbz	r3, 840a6 <register_fini+0xa>
   840a0:	4802      	ldr	r0, [pc, #8]	; (840ac <register_fini+0x10>)
   840a2:	f000 b805 	b.w	840b0 <atexit>
   840a6:	4770      	bx	lr
   840a8:	00000000 	.word	0x00000000
   840ac:	000840bd 	.word	0x000840bd

000840b0 <atexit>:
   840b0:	2300      	movs	r3, #0
   840b2:	4601      	mov	r1, r0
   840b4:	461a      	mov	r2, r3
   840b6:	4618      	mov	r0, r3
   840b8:	f000 b950 	b.w	8435c <__register_exitproc>

000840bc <__libc_fini_array>:
   840bc:	b538      	push	{r3, r4, r5, lr}
   840be:	4c0a      	ldr	r4, [pc, #40]	; (840e8 <__libc_fini_array+0x2c>)
   840c0:	4d0a      	ldr	r5, [pc, #40]	; (840ec <__libc_fini_array+0x30>)
   840c2:	1b64      	subs	r4, r4, r5
   840c4:	10a4      	asrs	r4, r4, #2
   840c6:	d00a      	beq.n	840de <__libc_fini_array+0x22>
   840c8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   840cc:	3b01      	subs	r3, #1
   840ce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   840d2:	3c01      	subs	r4, #1
   840d4:	f855 3904 	ldr.w	r3, [r5], #-4
   840d8:	4798      	blx	r3
   840da:	2c00      	cmp	r4, #0
   840dc:	d1f9      	bne.n	840d2 <__libc_fini_array+0x16>
   840de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   840e2:	f000 ba41 	b.w	84568 <_fini>
   840e6:	bf00      	nop
   840e8:	00084578 	.word	0x00084578
   840ec:	00084574 	.word	0x00084574

000840f0 <_malloc_trim_r>:
   840f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840f2:	460c      	mov	r4, r1
   840f4:	4f23      	ldr	r7, [pc, #140]	; (84184 <_malloc_trim_r+0x94>)
   840f6:	4606      	mov	r6, r0
   840f8:	f7ff ffba 	bl	84070 <__malloc_lock>
   840fc:	68bb      	ldr	r3, [r7, #8]
   840fe:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   84102:	685d      	ldr	r5, [r3, #4]
   84104:	310f      	adds	r1, #15
   84106:	f025 0503 	bic.w	r5, r5, #3
   8410a:	4429      	add	r1, r5
   8410c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84110:	f021 010f 	bic.w	r1, r1, #15
   84114:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   84118:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   8411c:	db07      	blt.n	8412e <_malloc_trim_r+0x3e>
   8411e:	2100      	movs	r1, #0
   84120:	4630      	mov	r0, r6
   84122:	f7ff ffa9 	bl	84078 <_sbrk_r>
   84126:	68bb      	ldr	r3, [r7, #8]
   84128:	442b      	add	r3, r5
   8412a:	4298      	cmp	r0, r3
   8412c:	d004      	beq.n	84138 <_malloc_trim_r+0x48>
   8412e:	4630      	mov	r0, r6
   84130:	f7ff ffa0 	bl	84074 <__malloc_unlock>
   84134:	2000      	movs	r0, #0
   84136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84138:	4261      	negs	r1, r4
   8413a:	4630      	mov	r0, r6
   8413c:	f7ff ff9c 	bl	84078 <_sbrk_r>
   84140:	3001      	adds	r0, #1
   84142:	d00d      	beq.n	84160 <_malloc_trim_r+0x70>
   84144:	4b10      	ldr	r3, [pc, #64]	; (84188 <_malloc_trim_r+0x98>)
   84146:	68ba      	ldr	r2, [r7, #8]
   84148:	6819      	ldr	r1, [r3, #0]
   8414a:	1b2d      	subs	r5, r5, r4
   8414c:	f045 0501 	orr.w	r5, r5, #1
   84150:	4630      	mov	r0, r6
   84152:	1b09      	subs	r1, r1, r4
   84154:	6055      	str	r5, [r2, #4]
   84156:	6019      	str	r1, [r3, #0]
   84158:	f7ff ff8c 	bl	84074 <__malloc_unlock>
   8415c:	2001      	movs	r0, #1
   8415e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84160:	2100      	movs	r1, #0
   84162:	4630      	mov	r0, r6
   84164:	f7ff ff88 	bl	84078 <_sbrk_r>
   84168:	68ba      	ldr	r2, [r7, #8]
   8416a:	1a83      	subs	r3, r0, r2
   8416c:	2b0f      	cmp	r3, #15
   8416e:	ddde      	ble.n	8412e <_malloc_trim_r+0x3e>
   84170:	4c06      	ldr	r4, [pc, #24]	; (8418c <_malloc_trim_r+0x9c>)
   84172:	4905      	ldr	r1, [pc, #20]	; (84188 <_malloc_trim_r+0x98>)
   84174:	6824      	ldr	r4, [r4, #0]
   84176:	f043 0301 	orr.w	r3, r3, #1
   8417a:	1b00      	subs	r0, r0, r4
   8417c:	6053      	str	r3, [r2, #4]
   8417e:	6008      	str	r0, [r1, #0]
   84180:	e7d5      	b.n	8412e <_malloc_trim_r+0x3e>
   84182:	bf00      	nop
   84184:	20070560 	.word	0x20070560
   84188:	20070990 	.word	0x20070990
   8418c:	20070968 	.word	0x20070968

00084190 <_free_r>:
   84190:	2900      	cmp	r1, #0
   84192:	d044      	beq.n	8421e <_free_r+0x8e>
   84194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84198:	460d      	mov	r5, r1
   8419a:	4680      	mov	r8, r0
   8419c:	f7ff ff68 	bl	84070 <__malloc_lock>
   841a0:	f855 7c04 	ldr.w	r7, [r5, #-4]
   841a4:	4969      	ldr	r1, [pc, #420]	; (8434c <_free_r+0x1bc>)
   841a6:	f1a5 0408 	sub.w	r4, r5, #8
   841aa:	f027 0301 	bic.w	r3, r7, #1
   841ae:	18e2      	adds	r2, r4, r3
   841b0:	688e      	ldr	r6, [r1, #8]
   841b2:	6850      	ldr	r0, [r2, #4]
   841b4:	42b2      	cmp	r2, r6
   841b6:	f020 0003 	bic.w	r0, r0, #3
   841ba:	d05e      	beq.n	8427a <_free_r+0xea>
   841bc:	07fe      	lsls	r6, r7, #31
   841be:	6050      	str	r0, [r2, #4]
   841c0:	d40b      	bmi.n	841da <_free_r+0x4a>
   841c2:	f855 7c08 	ldr.w	r7, [r5, #-8]
   841c6:	f101 0e08 	add.w	lr, r1, #8
   841ca:	1be4      	subs	r4, r4, r7
   841cc:	68a5      	ldr	r5, [r4, #8]
   841ce:	443b      	add	r3, r7
   841d0:	4575      	cmp	r5, lr
   841d2:	d06d      	beq.n	842b0 <_free_r+0x120>
   841d4:	68e7      	ldr	r7, [r4, #12]
   841d6:	60ef      	str	r7, [r5, #12]
   841d8:	60bd      	str	r5, [r7, #8]
   841da:	1815      	adds	r5, r2, r0
   841dc:	686d      	ldr	r5, [r5, #4]
   841de:	07ed      	lsls	r5, r5, #31
   841e0:	d53e      	bpl.n	84260 <_free_r+0xd0>
   841e2:	f043 0201 	orr.w	r2, r3, #1
   841e6:	6062      	str	r2, [r4, #4]
   841e8:	50e3      	str	r3, [r4, r3]
   841ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   841ee:	d217      	bcs.n	84220 <_free_r+0x90>
   841f0:	2201      	movs	r2, #1
   841f2:	08db      	lsrs	r3, r3, #3
   841f4:	1098      	asrs	r0, r3, #2
   841f6:	684d      	ldr	r5, [r1, #4]
   841f8:	4413      	add	r3, r2
   841fa:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   841fe:	4082      	lsls	r2, r0
   84200:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   84204:	432a      	orrs	r2, r5
   84206:	3808      	subs	r0, #8
   84208:	60e0      	str	r0, [r4, #12]
   8420a:	60a7      	str	r7, [r4, #8]
   8420c:	604a      	str	r2, [r1, #4]
   8420e:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   84212:	60fc      	str	r4, [r7, #12]
   84214:	4640      	mov	r0, r8
   84216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8421a:	f7ff bf2b 	b.w	84074 <__malloc_unlock>
   8421e:	4770      	bx	lr
   84220:	0a5a      	lsrs	r2, r3, #9
   84222:	2a04      	cmp	r2, #4
   84224:	d852      	bhi.n	842cc <_free_r+0x13c>
   84226:	099a      	lsrs	r2, r3, #6
   84228:	f102 0739 	add.w	r7, r2, #57	; 0x39
   8422c:	00ff      	lsls	r7, r7, #3
   8422e:	f102 0538 	add.w	r5, r2, #56	; 0x38
   84232:	19c8      	adds	r0, r1, r7
   84234:	59ca      	ldr	r2, [r1, r7]
   84236:	3808      	subs	r0, #8
   84238:	4290      	cmp	r0, r2
   8423a:	d04f      	beq.n	842dc <_free_r+0x14c>
   8423c:	6851      	ldr	r1, [r2, #4]
   8423e:	f021 0103 	bic.w	r1, r1, #3
   84242:	428b      	cmp	r3, r1
   84244:	d232      	bcs.n	842ac <_free_r+0x11c>
   84246:	6892      	ldr	r2, [r2, #8]
   84248:	4290      	cmp	r0, r2
   8424a:	d1f7      	bne.n	8423c <_free_r+0xac>
   8424c:	68c3      	ldr	r3, [r0, #12]
   8424e:	60a0      	str	r0, [r4, #8]
   84250:	60e3      	str	r3, [r4, #12]
   84252:	609c      	str	r4, [r3, #8]
   84254:	60c4      	str	r4, [r0, #12]
   84256:	4640      	mov	r0, r8
   84258:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8425c:	f7ff bf0a 	b.w	84074 <__malloc_unlock>
   84260:	6895      	ldr	r5, [r2, #8]
   84262:	4f3b      	ldr	r7, [pc, #236]	; (84350 <_free_r+0x1c0>)
   84264:	4403      	add	r3, r0
   84266:	42bd      	cmp	r5, r7
   84268:	d040      	beq.n	842ec <_free_r+0x15c>
   8426a:	68d0      	ldr	r0, [r2, #12]
   8426c:	f043 0201 	orr.w	r2, r3, #1
   84270:	60e8      	str	r0, [r5, #12]
   84272:	6085      	str	r5, [r0, #8]
   84274:	6062      	str	r2, [r4, #4]
   84276:	50e3      	str	r3, [r4, r3]
   84278:	e7b7      	b.n	841ea <_free_r+0x5a>
   8427a:	07ff      	lsls	r7, r7, #31
   8427c:	4403      	add	r3, r0
   8427e:	d407      	bmi.n	84290 <_free_r+0x100>
   84280:	f855 5c08 	ldr.w	r5, [r5, #-8]
   84284:	1b64      	subs	r4, r4, r5
   84286:	68e2      	ldr	r2, [r4, #12]
   84288:	68a0      	ldr	r0, [r4, #8]
   8428a:	442b      	add	r3, r5
   8428c:	60c2      	str	r2, [r0, #12]
   8428e:	6090      	str	r0, [r2, #8]
   84290:	4a30      	ldr	r2, [pc, #192]	; (84354 <_free_r+0x1c4>)
   84292:	f043 0001 	orr.w	r0, r3, #1
   84296:	6812      	ldr	r2, [r2, #0]
   84298:	6060      	str	r0, [r4, #4]
   8429a:	4293      	cmp	r3, r2
   8429c:	608c      	str	r4, [r1, #8]
   8429e:	d3b9      	bcc.n	84214 <_free_r+0x84>
   842a0:	4b2d      	ldr	r3, [pc, #180]	; (84358 <_free_r+0x1c8>)
   842a2:	4640      	mov	r0, r8
   842a4:	6819      	ldr	r1, [r3, #0]
   842a6:	f7ff ff23 	bl	840f0 <_malloc_trim_r>
   842aa:	e7b3      	b.n	84214 <_free_r+0x84>
   842ac:	4610      	mov	r0, r2
   842ae:	e7cd      	b.n	8424c <_free_r+0xbc>
   842b0:	1811      	adds	r1, r2, r0
   842b2:	6849      	ldr	r1, [r1, #4]
   842b4:	07c9      	lsls	r1, r1, #31
   842b6:	d444      	bmi.n	84342 <_free_r+0x1b2>
   842b8:	6891      	ldr	r1, [r2, #8]
   842ba:	4403      	add	r3, r0
   842bc:	68d2      	ldr	r2, [r2, #12]
   842be:	f043 0001 	orr.w	r0, r3, #1
   842c2:	60ca      	str	r2, [r1, #12]
   842c4:	6091      	str	r1, [r2, #8]
   842c6:	6060      	str	r0, [r4, #4]
   842c8:	50e3      	str	r3, [r4, r3]
   842ca:	e7a3      	b.n	84214 <_free_r+0x84>
   842cc:	2a14      	cmp	r2, #20
   842ce:	d816      	bhi.n	842fe <_free_r+0x16e>
   842d0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   842d4:	00ff      	lsls	r7, r7, #3
   842d6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   842da:	e7aa      	b.n	84232 <_free_r+0xa2>
   842dc:	2301      	movs	r3, #1
   842de:	10aa      	asrs	r2, r5, #2
   842e0:	684d      	ldr	r5, [r1, #4]
   842e2:	4093      	lsls	r3, r2
   842e4:	432b      	orrs	r3, r5
   842e6:	604b      	str	r3, [r1, #4]
   842e8:	4603      	mov	r3, r0
   842ea:	e7b0      	b.n	8424e <_free_r+0xbe>
   842ec:	f043 0201 	orr.w	r2, r3, #1
   842f0:	614c      	str	r4, [r1, #20]
   842f2:	610c      	str	r4, [r1, #16]
   842f4:	60e5      	str	r5, [r4, #12]
   842f6:	60a5      	str	r5, [r4, #8]
   842f8:	6062      	str	r2, [r4, #4]
   842fa:	50e3      	str	r3, [r4, r3]
   842fc:	e78a      	b.n	84214 <_free_r+0x84>
   842fe:	2a54      	cmp	r2, #84	; 0x54
   84300:	d806      	bhi.n	84310 <_free_r+0x180>
   84302:	0b1a      	lsrs	r2, r3, #12
   84304:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   84308:	00ff      	lsls	r7, r7, #3
   8430a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   8430e:	e790      	b.n	84232 <_free_r+0xa2>
   84310:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84314:	d806      	bhi.n	84324 <_free_r+0x194>
   84316:	0bda      	lsrs	r2, r3, #15
   84318:	f102 0778 	add.w	r7, r2, #120	; 0x78
   8431c:	00ff      	lsls	r7, r7, #3
   8431e:	f102 0577 	add.w	r5, r2, #119	; 0x77
   84322:	e786      	b.n	84232 <_free_r+0xa2>
   84324:	f240 5054 	movw	r0, #1364	; 0x554
   84328:	4282      	cmp	r2, r0
   8432a:	d806      	bhi.n	8433a <_free_r+0x1aa>
   8432c:	0c9a      	lsrs	r2, r3, #18
   8432e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   84332:	00ff      	lsls	r7, r7, #3
   84334:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   84338:	e77b      	b.n	84232 <_free_r+0xa2>
   8433a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   8433e:	257e      	movs	r5, #126	; 0x7e
   84340:	e777      	b.n	84232 <_free_r+0xa2>
   84342:	f043 0101 	orr.w	r1, r3, #1
   84346:	6061      	str	r1, [r4, #4]
   84348:	6013      	str	r3, [r2, #0]
   8434a:	e763      	b.n	84214 <_free_r+0x84>
   8434c:	20070560 	.word	0x20070560
   84350:	20070568 	.word	0x20070568
   84354:	2007096c 	.word	0x2007096c
   84358:	200709c0 	.word	0x200709c0

0008435c <__register_exitproc>:
   8435c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84360:	4c27      	ldr	r4, [pc, #156]	; (84400 <__register_exitproc+0xa4>)
   84362:	4607      	mov	r7, r0
   84364:	6826      	ldr	r6, [r4, #0]
   84366:	4688      	mov	r8, r1
   84368:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8436c:	4692      	mov	sl, r2
   8436e:	4699      	mov	r9, r3
   84370:	2c00      	cmp	r4, #0
   84372:	d03c      	beq.n	843ee <__register_exitproc+0x92>
   84374:	6865      	ldr	r5, [r4, #4]
   84376:	2d1f      	cmp	r5, #31
   84378:	dc1a      	bgt.n	843b0 <__register_exitproc+0x54>
   8437a:	f105 0e01 	add.w	lr, r5, #1
   8437e:	b17f      	cbz	r7, 843a0 <__register_exitproc+0x44>
   84380:	2001      	movs	r0, #1
   84382:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   84386:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   8438a:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
   8438e:	fa00 f205 	lsl.w	r2, r0, r5
   84392:	4311      	orrs	r1, r2
   84394:	2f02      	cmp	r7, #2
   84396:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
   8439a:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   8439e:	d020      	beq.n	843e2 <__register_exitproc+0x86>
   843a0:	3502      	adds	r5, #2
   843a2:	f8c4 e004 	str.w	lr, [r4, #4]
   843a6:	2000      	movs	r0, #0
   843a8:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
   843ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   843b0:	4b14      	ldr	r3, [pc, #80]	; (84404 <__register_exitproc+0xa8>)
   843b2:	b30b      	cbz	r3, 843f8 <__register_exitproc+0x9c>
   843b4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   843b8:	f7ff fbb0 	bl	83b1c <malloc>
   843bc:	4604      	mov	r4, r0
   843be:	b1d8      	cbz	r0, 843f8 <__register_exitproc+0x9c>
   843c0:	2000      	movs	r0, #0
   843c2:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
   843c6:	f04f 0e01 	mov.w	lr, #1
   843ca:	6060      	str	r0, [r4, #4]
   843cc:	6023      	str	r3, [r4, #0]
   843ce:	4605      	mov	r5, r0
   843d0:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   843d4:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   843d8:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   843dc:	2f00      	cmp	r7, #0
   843de:	d0df      	beq.n	843a0 <__register_exitproc+0x44>
   843e0:	e7ce      	b.n	84380 <__register_exitproc+0x24>
   843e2:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   843e6:	431a      	orrs	r2, r3
   843e8:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   843ec:	e7d8      	b.n	843a0 <__register_exitproc+0x44>
   843ee:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   843f2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   843f6:	e7bd      	b.n	84374 <__register_exitproc+0x18>
   843f8:	f04f 30ff 	mov.w	r0, #4294967295
   843fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84400:	00084550 	.word	0x00084550
   84404:	00083b1d 	.word	0x00083b1d
   84408:	46697754 	.word	0x46697754
   8440c:	746c7561 	.word	0x746c7561
   84410:	0000203a 	.word	0x0000203a
   84414:	52504545 	.word	0x52504545
   84418:	46204d4f 	.word	0x46204d4f
   8441c:	746c7561 	.word	0x746c7561
   84420:	00000000 	.word	0x00000000
   84424:	00313030 	.word	0x00313030
   84428:	68745552 	.word	0x68745552
   8442c:	7373656c 	.word	0x7373656c
   84430:	2e315620 	.word	0x2e315620
   84434:	6f462030 	.word	0x6f462030
   84438:	6c756d72 	.word	0x6c756d72
   8443c:	74532061 	.word	0x74532061
   84440:	6e656475 	.word	0x6e656475
   84444:	30322074 	.word	0x30322074
   84448:	00003731 	.word	0x00003731
   8444c:	65657073 	.word	0x65657073
   84450:	6e697564 	.word	0x6e697564
   84454:	0000006f 	.word	0x0000006f
   84458:	2050414d 	.word	0x2050414d
   8445c:	68676948 	.word	0x68676948
   84460:	0000203a 	.word	0x0000203a
   84464:	2050414d 	.word	0x2050414d
   84468:	3a776f4c 	.word	0x3a776f4c
   8446c:	00000020 	.word	0x00000020
   84470:	20535054 	.word	0x20535054
   84474:	68676948 	.word	0x68676948
   84478:	0000203a 	.word	0x0000203a
   8447c:	20535054 	.word	0x20535054
   84480:	3a776f4c 	.word	0x3a776f4c
   84484:	00000020 	.word	0x00000020
   84488:	3a544c43 	.word	0x3a544c43
   8448c:	00000020 	.word	0x00000020
   84490:	3a544149 	.word	0x3a544149
   84494:	00000020 	.word	0x00000020
   84498:	3a524641 	.word	0x3a524641
   8449c:	00000020 	.word	0x00000020
   844a0:	3a50414d 	.word	0x3a50414d
   844a4:	00000020 	.word	0x00000020
   844a8:	3a535054 	.word	0x3a535054
   844ac:	00000020 	.word	0x00000020
   844b0:	3a4d5052 	.word	0x3a4d5052
   844b4:	00000020 	.word	0x00000020
   844b8:	46495754 	.word	0x46495754
   844bc:	746c7561 	.word	0x746c7561
   844c0:	0000203a 	.word	0x0000203a
   844c4:	6c657546 	.word	0x6c657546
   844c8:	6e6f4320 	.word	0x6e6f4320
   844cc:	203a7473 	.word	0x203a7473
   844d0:	00000000 	.word	0x00000000
   844d4:	65746641 	.word	0x65746641
   844d8:	61745372 	.word	0x61745372
   844dc:	6e457472 	.word	0x6e457472
   844e0:	68636972 	.word	0x68636972
   844e4:	3a746350 	.word	0x3a746350
   844e8:	00000020 	.word	0x00000020
   844ec:	65746641 	.word	0x65746641
   844f0:	61745372 	.word	0x61745372
   844f4:	6e457472 	.word	0x6e457472
   844f8:	68636972 	.word	0x68636972
   844fc:	6c637943 	.word	0x6c637943
   84500:	203a7365 	.word	0x203a7365
   84504:	00000000 	.word	0x00000000
   84508:	6c6c696d 	.word	0x6c6c696d
   8450c:	203a7369 	.word	0x203a7369
   84510:	00000000 	.word	0x00000000
   84514:	4f525245 	.word	0x4f525245
   84518:	61632052 	.word	0x61632052
   8451c:	7262696c 	.word	0x7262696c
   84520:	6f697461 	.word	0x6f697461
   84524:	6576206e 	.word	0x6576206e
   84528:	726f7463 	.word	0x726f7463
   8452c:	00000000 	.word	0x00000000
   84530:	07050604 	.word	0x07050604
   84534:	00050c00 	.word	0x00050c00
   84538:	74696e49 	.word	0x74696e49
   8453c:	67656220 	.word	0x67656220
   84540:	00006e69 	.word	0x00006e69
   84544:	74696e49 	.word	0x74696e49
   84548:	6e6f6420 	.word	0x6e6f6420
   8454c:	00000065 	.word	0x00000065

00084550 <_global_impure_ptr>:
   84550:	20070138                                8.. 

00084554 <_init>:
   84554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84556:	bf00      	nop
   84558:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8455a:	bc08      	pop	{r3}
   8455c:	469e      	mov	lr, r3
   8455e:	4770      	bx	lr

00084560 <__init_array_start>:
   84560:	0008409d 	.word	0x0008409d

00084564 <__frame_dummy_init_array_entry>:
   84564:	00080119                                ....

00084568 <_fini>:
   84568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8456a:	bf00      	nop
   8456c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8456e:	bc08      	pop	{r3}
   84570:	469e      	mov	lr, r3
   84572:	4770      	bx	lr

00084574 <__fini_array_start>:
   84574:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <_impure_ptr>:
20070130:	20070138 00000000                       8.. ....

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__malloc_av_>:
	...
20070568:	20070560 20070560 20070568 20070568     `.. `.. h.. h.. 
20070578:	20070570 20070570 20070578 20070578     p.. p.. x.. x.. 
20070588:	20070580 20070580 20070588 20070588     ... ... ... ... 
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 

20070968 <__malloc_sbrk_base>:
20070968:	ffffffff                                ....

2007096c <__malloc_trim_threshold>:
2007096c:	00020000                                ....
