# For Licence details look at https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg/-/blob/master/LICENSE.incore

fsqrt_b1:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b1(32, "fsqrt.s", 1)': 0

fsqrt_b2:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b2(32, "fsqrt.s", 1)': 0
        
fsqrt_b3:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b3(32, "fsqrt.s", 1)': 0

fsqrt_b4:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b4(32, "fsqrt.s", 1)': 0

fsqrt_b5:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b5(32, "fsqrt.s", 1)': 0

fsqrt_b7:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b7(32, "fsqrt.s", 1)': 0

fsqrt_b8:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b8(32, "fsqrt.s", 1)': 0

fsqrt_b9:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b9(32, "fsqrt.s", 1)': 0

fsqrt_b20:
    config: 
      - check ISA:=regex(.*I.*_Zfinx.*)
    opcode: 
      fsqrt.s: 0
    rs1: 
      <<: *all_regs
    rd: 
      <<: *all_regs
    op_comb: 
      <<: *ifmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b20(32, "fsqrt.s", 1)': 0

