Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 17 15:53:32 2024
| Host         : PC_CSDVerisure running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file audioSystem_timing_summary_routed.rpt -rpx audioSystem_timing_summary_routed.rpx
| Design       : audioSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: BTNL (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: BTNR (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: BTNU (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/sample_req_aux_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_controller/PLAYING_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 492 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     63.566        0.000                      0                 2850        0.034        0.000                      0                 2850        3.000        0.000                       0                   498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_100Mhz               {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_12Mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_12Mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12Mhz_clk_12Mhz         63.566        0.000                      0                 2850        0.210        0.000                      0                 2850       41.167        0.000                       0                   494  
  clkfbout_clk_12Mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_12Mhz_clk_12Mhz_1       63.577        0.000                      0                 2850        0.210        0.000                      0                 2850       41.167        0.000                       0                   494  
  clkfbout_clk_12Mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12Mhz_clk_12Mhz_1  clk_12Mhz_clk_12Mhz         63.566        0.000                      0                 2850        0.034        0.000                      0                 2850  
clk_12Mhz_clk_12Mhz    clk_12Mhz_clk_12Mhz_1       63.566        0.000                      0                 2850        0.034        0.000                      0                 2850  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz
  To Clock:  clk_12Mhz_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       63.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.566ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 0.642ns (3.334%)  route 18.612ns (96.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        18.271    17.872    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.996 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_185/O
                         net (fo=1, routed)           0.341    18.337    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_93
    RAMB36_X3Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -18.337    
  -------------------------------------------------------------------
                         slack                                 63.566    

Slack (MET) :             63.934ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        18.885ns  (logic 0.642ns (3.400%)  route 18.243ns (96.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.901    17.503    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT3 (Prop_lut3_I0_O)        0.124    17.627 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.341    17.968    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_94
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -17.968    
  -------------------------------------------------------------------
                         slack                                 63.934    

Slack (MET) :             64.065ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        18.751ns  (logic 0.642ns (3.424%)  route 18.109ns (96.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.767    17.368    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    17.492 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_233/O
                         net (fo=1, routed)           0.341    17.834    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_117
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.635    81.947    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.435    
                         clock uncertainty           -0.176    82.258    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.898    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                 64.065    

Slack (MET) :             64.440ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        18.369ns  (logic 0.642ns (3.495%)  route 17.727ns (96.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.386    16.987    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.111 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_235/O
                         net (fo=1, routed)           0.341    17.453    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_118
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 64.440    

Slack (MET) :             64.568ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        18.235ns  (logic 0.642ns (3.521%)  route 17.593ns (96.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.252    16.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.977 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_105/O
                         net (fo=1, routed)           0.341    17.319    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_53
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.935    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.423    
                         clock uncertainty           -0.176    82.246    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -17.319    
  -------------------------------------------------------------------
                         slack                                 64.568    

Slack (MET) :             64.985ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.824ns  (logic 0.642ns (3.602%)  route 17.182ns (96.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.841    16.442    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.566 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_107/O
                         net (fo=1, routed)           0.341    16.908    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_54
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -16.908    
  -------------------------------------------------------------------
                         slack                                 64.985    

Slack (MET) :             65.124ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.690ns  (logic 0.642ns (3.629%)  route 17.048ns (96.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.707    16.308    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    16.432 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_73/O
                         net (fo=1, routed)           0.341    16.773    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_37
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.634    81.946    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.434    
                         clock uncertainty           -0.176    82.257    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.897    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -16.773    
  -------------------------------------------------------------------
                         slack                                 65.124    

Slack (MET) :             65.509ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.309ns  (logic 0.642ns (3.709%)  route 16.667ns (96.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.326    15.927    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.124    16.051 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_75/O
                         net (fo=1, routed)           0.341    16.392    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_38
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 65.509    

Slack (MET) :             65.645ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.175ns  (logic 0.642ns (3.738%)  route 16.533ns (96.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.192    15.793    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.124    15.917 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.341    16.258    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 65.645    

Slack (MET) :             65.795ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.085ns  (logic 0.642ns (3.758%)  route 16.443ns (96.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 82.019 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.508    15.110    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X62Y185        LUT3 (Prop_lut3_I0_O)        0.124    15.234 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_211/O
                         net (fo=1, routed)           0.934    16.168    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_106
    RAMB36_X1Y39         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.706    82.019    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.500    
                         clock uncertainty           -0.176    82.323    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.963    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.963    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                 65.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X67Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.312    u_filterBlock/FIR/MULTIPLIER/r0_reg[0]
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070    -0.522    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X67Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/Q
                         net (fo=1, routed)           0.153    -0.312    u_filterBlock/FIR/MULTIPLIER/r0_reg[2]
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070    -0.522    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.561    -0.603    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X70Y81         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.318    u_filterBlock/SAMPLE_REGISTER/s_reg0[3]
    SLICE_X70Y82         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.832    -0.841    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X70Y82         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.059    -0.529    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.611%)  route 0.175ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.560    -0.604    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X64Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.288    u_filterBlock/FIR/MULTIPLIER/r0_reg[7]
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.829    -0.844    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.063    -0.506    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.323    u_filterBlock/SAMPLE_REGISTER/s_reg2[1]
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.063    -0.545    u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X59Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.302    u_filterBlock/SAMPLE_REGISTER/s_reg0[0]
    SLICE_X61Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X61Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X61Y77         FDCE (Hold_fdce_C_D)         0.070    -0.525    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.473%)  route 0.176ns (55.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.561    -0.603    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X64Y81         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.176    -0.286    u_filterBlock/FIR/MULTIPLIER/r0_reg[14]
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.829    -0.844    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.052    -0.517    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_led_driver/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_led_driver/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.564    -0.600    u_led_driver/clk_12Mhz
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  u_led_driver/pwm_counter_reg[6]/Q
                         net (fo=5, routed)           0.160    -0.276    u_led_driver/pwm_counter_reg__0[6]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.044    -0.232 r  u_led_driver/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    u_led_driver/plusOp[7]
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.833    -0.840    u_led_driver/clk_12Mhz
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[7]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X34Y82         FDCE (Hold_fdce_C_D)         0.131    -0.469    u_led_driver/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/data1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.597    u_audioInterface/INPUT/CLK
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u_audioInterface/INPUT/data1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.288    u_audioInterface/INPUT/data1_reg[6]
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.042    -0.246 r  u_audioInterface/INPUT/data1_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.246    u_audioInterface/INPUT/data1_next[7]
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.834    u_audioInterface/INPUT/CLK
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[7]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.107    -0.490    u_audioInterface/INPUT/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.723%)  route 0.167ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.597    u_audioInterface/INPUT/CLK
    SLICE_X64Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u_audioInterface/INPUT/data1_reg_reg[5]/Q
                         net (fo=3, routed)           0.167    -0.289    u_audioInterface/INPUT/data1_reg[5]
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  u_audioInterface/INPUT/sample_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    u_audioInterface/INPUT/sample_out_next[5]
    SLICE_X65Y90         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.834    u_audioInterface/INPUT/CLK
    SLICE_X65Y90         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.092    -0.489    u_audioInterface/INPUT/sample_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_12Mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y17     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y18     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y13     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y14     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y23     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y22     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y25     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y37     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y31     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     u_audioInterface/ENABLES/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     u_audioInterface/ENABLES/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     u_audioInterface/INPUT/data0_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     u_audioInterface/INPUT/data0_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     u_audioInterface/INPUT/data0_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     u_audioInterface/INPUT/data0_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     u_audioInterface/INPUT/data0_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     u_audioInterface/ENABLES/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     u_audioInterface/ENABLES/state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz
  To Clock:  clkfbout_clk_12Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u_clk_12Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz_1
  To Clock:  clk_12Mhz_clk_12Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       63.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.577ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 0.642ns (3.334%)  route 18.612ns (96.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        18.271    17.872    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.996 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_185/O
                         net (fo=1, routed)           0.341    18.337    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_93
    RAMB36_X3Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.166    82.274    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.914    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.914    
                         arrival time                         -18.337    
  -------------------------------------------------------------------
                         slack                                 63.577    

Slack (MET) :             63.945ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        18.885ns  (logic 0.642ns (3.400%)  route 18.243ns (96.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.901    17.503    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT3 (Prop_lut3_I0_O)        0.124    17.627 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.341    17.968    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_94
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.166    82.272    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.912    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.912    
                         arrival time                         -17.968    
  -------------------------------------------------------------------
                         slack                                 63.945    

Slack (MET) :             64.076ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        18.751ns  (logic 0.642ns (3.424%)  route 18.109ns (96.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.767    17.368    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    17.492 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_233/O
                         net (fo=1, routed)           0.341    17.834    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_117
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.635    81.947    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.435    
                         clock uncertainty           -0.166    82.269    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.909    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.909    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                 64.076    

Slack (MET) :             64.451ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        18.369ns  (logic 0.642ns (3.495%)  route 17.727ns (96.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.386    16.987    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.111 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_235/O
                         net (fo=1, routed)           0.341    17.453    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_118
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.166    82.263    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 64.451    

Slack (MET) :             64.579ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        18.235ns  (logic 0.642ns (3.521%)  route 17.593ns (96.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.252    16.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.977 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_105/O
                         net (fo=1, routed)           0.341    17.319    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_53
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.935    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.423    
                         clock uncertainty           -0.166    82.257    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.897    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -17.319    
  -------------------------------------------------------------------
                         slack                                 64.579    

Slack (MET) :             64.996ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.824ns  (logic 0.642ns (3.602%)  route 17.182ns (96.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.841    16.442    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.566 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_107/O
                         net (fo=1, routed)           0.341    16.908    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_54
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.166    82.263    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -16.908    
  -------------------------------------------------------------------
                         slack                                 64.996    

Slack (MET) :             65.135ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.690ns  (logic 0.642ns (3.629%)  route 17.048ns (96.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.707    16.308    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    16.432 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_73/O
                         net (fo=1, routed)           0.341    16.773    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_37
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.634    81.946    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.434    
                         clock uncertainty           -0.166    82.268    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.908    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.908    
                         arrival time                         -16.773    
  -------------------------------------------------------------------
                         slack                                 65.135    

Slack (MET) :             65.520ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.309ns  (logic 0.642ns (3.709%)  route 16.667ns (96.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.326    15.927    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.124    16.051 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_75/O
                         net (fo=1, routed)           0.341    16.392    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_38
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.166    82.272    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.912    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.912    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 65.520    

Slack (MET) :             65.656ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.175ns  (logic 0.642ns (3.738%)  route 16.533ns (96.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.192    15.793    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.124    15.917 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.341    16.258    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.166    82.274    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.914    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.914    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 65.656    

Slack (MET) :             65.806ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.085ns  (logic 0.642ns (3.758%)  route 16.443ns (96.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 82.019 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.508    15.110    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X62Y185        LUT3 (Prop_lut3_I0_O)        0.124    15.234 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_211/O
                         net (fo=1, routed)           0.934    16.168    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_106
    RAMB36_X1Y39         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.706    82.019    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.500    
                         clock uncertainty           -0.166    82.334    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.974    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.974    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                 65.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X67Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.312    u_filterBlock/FIR/MULTIPLIER/r0_reg[0]
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070    -0.522    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X67Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/Q
                         net (fo=1, routed)           0.153    -0.312    u_filterBlock/FIR/MULTIPLIER/r0_reg[2]
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070    -0.522    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.561    -0.603    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X70Y81         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.318    u_filterBlock/SAMPLE_REGISTER/s_reg0[3]
    SLICE_X70Y82         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.832    -0.841    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X70Y82         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.059    -0.529    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.611%)  route 0.175ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.560    -0.604    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X64Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.288    u_filterBlock/FIR/MULTIPLIER/r0_reg[7]
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.829    -0.844    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.063    -0.506    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.323    u_filterBlock/SAMPLE_REGISTER/s_reg2[1]
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.063    -0.545    u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X59Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.302    u_filterBlock/SAMPLE_REGISTER/s_reg0[0]
    SLICE_X61Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X61Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X61Y77         FDCE (Hold_fdce_C_D)         0.070    -0.525    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.473%)  route 0.176ns (55.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.561    -0.603    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X64Y81         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.176    -0.286    u_filterBlock/FIR/MULTIPLIER/r0_reg[14]
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.829    -0.844    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.052    -0.517    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_led_driver/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_led_driver/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.564    -0.600    u_led_driver/clk_12Mhz
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  u_led_driver/pwm_counter_reg[6]/Q
                         net (fo=5, routed)           0.160    -0.276    u_led_driver/pwm_counter_reg__0[6]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.044    -0.232 r  u_led_driver/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    u_led_driver/plusOp[7]
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.833    -0.840    u_led_driver/clk_12Mhz
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[7]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X34Y82         FDCE (Hold_fdce_C_D)         0.131    -0.469    u_led_driver/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/data1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.597    u_audioInterface/INPUT/CLK
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u_audioInterface/INPUT/data1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.288    u_audioInterface/INPUT/data1_reg[6]
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.042    -0.246 r  u_audioInterface/INPUT/data1_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.246    u_audioInterface/INPUT/data1_next[7]
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.834    u_audioInterface/INPUT/CLK
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[7]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.107    -0.490    u_audioInterface/INPUT/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.723%)  route 0.167ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.597    u_audioInterface/INPUT/CLK
    SLICE_X64Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u_audioInterface/INPUT/data1_reg_reg[5]/Q
                         net (fo=3, routed)           0.167    -0.289    u_audioInterface/INPUT/data1_reg[5]
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  u_audioInterface/INPUT/sample_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    u_audioInterface/INPUT/sample_out_next[5]
    SLICE_X65Y90         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.834    u_audioInterface/INPUT/CLK
    SLICE_X65Y90         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.092    -0.489    u_audioInterface/INPUT/sample_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_12Mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y17     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y18     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y13     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y14     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y23     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y22     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y25     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y37     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y31     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     u_audioInterface/ENABLES/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     u_audioInterface/ENABLES/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     u_audioInterface/INPUT/data0_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     u_audioInterface/INPUT/data0_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     u_audioInterface/INPUT/data0_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     u_audioInterface/INPUT/data0_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     u_audioInterface/INPUT/data0_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     u_audioInterface/ENABLES/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X62Y86     u_audioInterface/ENABLES/state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y88     u_audioInterface/INPUT/counter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y87     u_audioInterface/INPUT/counter_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz_1
  To Clock:  clkfbout_clk_12Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u_clk_12Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz_1
  To Clock:  clk_12Mhz_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       63.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.566ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 0.642ns (3.334%)  route 18.612ns (96.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        18.271    17.872    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.996 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_185/O
                         net (fo=1, routed)           0.341    18.337    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_93
    RAMB36_X3Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -18.337    
  -------------------------------------------------------------------
                         slack                                 63.566    

Slack (MET) :             63.934ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        18.885ns  (logic 0.642ns (3.400%)  route 18.243ns (96.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.901    17.503    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT3 (Prop_lut3_I0_O)        0.124    17.627 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.341    17.968    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_94
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -17.968    
  -------------------------------------------------------------------
                         slack                                 63.934    

Slack (MET) :             64.065ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        18.751ns  (logic 0.642ns (3.424%)  route 18.109ns (96.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.767    17.368    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    17.492 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_233/O
                         net (fo=1, routed)           0.341    17.834    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_117
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.635    81.947    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.435    
                         clock uncertainty           -0.176    82.258    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.898    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                 64.065    

Slack (MET) :             64.440ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        18.369ns  (logic 0.642ns (3.495%)  route 17.727ns (96.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.386    16.987    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.111 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_235/O
                         net (fo=1, routed)           0.341    17.453    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_118
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 64.440    

Slack (MET) :             64.568ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        18.235ns  (logic 0.642ns (3.521%)  route 17.593ns (96.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.252    16.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.977 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_105/O
                         net (fo=1, routed)           0.341    17.319    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_53
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.935    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.423    
                         clock uncertainty           -0.176    82.246    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -17.319    
  -------------------------------------------------------------------
                         slack                                 64.568    

Slack (MET) :             64.985ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.824ns  (logic 0.642ns (3.602%)  route 17.182ns (96.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.841    16.442    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.566 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_107/O
                         net (fo=1, routed)           0.341    16.908    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_54
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -16.908    
  -------------------------------------------------------------------
                         slack                                 64.985    

Slack (MET) :             65.124ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.690ns  (logic 0.642ns (3.629%)  route 17.048ns (96.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.707    16.308    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    16.432 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_73/O
                         net (fo=1, routed)           0.341    16.773    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_37
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.634    81.946    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.434    
                         clock uncertainty           -0.176    82.257    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.897    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -16.773    
  -------------------------------------------------------------------
                         slack                                 65.124    

Slack (MET) :             65.509ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.309ns  (logic 0.642ns (3.709%)  route 16.667ns (96.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.326    15.927    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.124    16.051 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_75/O
                         net (fo=1, routed)           0.341    16.392    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_38
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 65.509    

Slack (MET) :             65.645ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.175ns  (logic 0.642ns (3.738%)  route 16.533ns (96.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.192    15.793    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.124    15.917 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.341    16.258    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 65.645    

Slack (MET) :             65.795ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        17.085ns  (logic 0.642ns (3.758%)  route 16.443ns (96.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 82.019 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.508    15.110    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X62Y185        LUT3 (Prop_lut3_I0_O)        0.124    15.234 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_211/O
                         net (fo=1, routed)           0.934    16.168    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_106
    RAMB36_X1Y39         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.706    82.019    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.500    
                         clock uncertainty           -0.176    82.323    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.963    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.963    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                 65.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X67Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.312    u_filterBlock/FIR/MULTIPLIER/r0_reg[0]
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070    -0.346    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X67Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/Q
                         net (fo=1, routed)           0.153    -0.312    u_filterBlock/FIR/MULTIPLIER/r0_reg[2]
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070    -0.346    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.561    -0.603    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X70Y81         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.318    u_filterBlock/SAMPLE_REGISTER/s_reg0[3]
    SLICE_X70Y82         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.832    -0.841    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X70Y82         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.059    -0.353    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.611%)  route 0.175ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.560    -0.604    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X64Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.288    u_filterBlock/FIR/MULTIPLIER/r0_reg[7]
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.829    -0.844    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.176    -0.393    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.063    -0.330    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.323    u_filterBlock/SAMPLE_REGISTER/s_reg2[1]
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.176    -0.432    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.063    -0.369    u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X59Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.302    u_filterBlock/SAMPLE_REGISTER/s_reg0[0]
    SLICE_X61Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X61Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X61Y77         FDCE (Hold_fdce_C_D)         0.070    -0.349    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.473%)  route 0.176ns (55.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.561    -0.603    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X64Y81         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.176    -0.286    u_filterBlock/FIR/MULTIPLIER/r0_reg[14]
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.829    -0.844    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.176    -0.393    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.052    -0.341    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_led_driver/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_led_driver/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.564    -0.600    u_led_driver/clk_12Mhz
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  u_led_driver/pwm_counter_reg[6]/Q
                         net (fo=5, routed)           0.160    -0.276    u_led_driver/pwm_counter_reg__0[6]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.044    -0.232 r  u_led_driver/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    u_led_driver/plusOp[7]
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.833    -0.840    u_led_driver/clk_12Mhz
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[7]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.176    -0.424    
    SLICE_X34Y82         FDCE (Hold_fdce_C_D)         0.131    -0.293    u_led_driver/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/data1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.597    u_audioInterface/INPUT/CLK
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u_audioInterface/INPUT/data1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.288    u_audioInterface/INPUT/data1_reg[6]
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.042    -0.246 r  u_audioInterface/INPUT/data1_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.246    u_audioInterface/INPUT/data1_next[7]
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.834    u_audioInterface/INPUT/CLK
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[7]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.107    -0.314    u_audioInterface/INPUT/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.723%)  route 0.167ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.597    u_audioInterface/INPUT/CLK
    SLICE_X64Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u_audioInterface/INPUT/data1_reg_reg[5]/Q
                         net (fo=3, routed)           0.167    -0.289    u_audioInterface/INPUT/data1_reg[5]
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  u_audioInterface/INPUT/sample_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    u_audioInterface/INPUT/sample_out_next[5]
    SLICE_X65Y90         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.834    u_audioInterface/INPUT/CLK
    SLICE_X65Y90         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.092    -0.313    u_audioInterface/INPUT/sample_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz
  To Clock:  clk_12Mhz_clk_12Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       63.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.566ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 0.642ns (3.334%)  route 18.612ns (96.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        18.271    17.872    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.996 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_185/O
                         net (fo=1, routed)           0.341    18.337    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_93
    RAMB36_X3Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -18.337    
  -------------------------------------------------------------------
                         slack                                 63.566    

Slack (MET) :             63.934ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        18.885ns  (logic 0.642ns (3.400%)  route 18.243ns (96.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.901    17.503    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT3 (Prop_lut3_I0_O)        0.124    17.627 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.341    17.968    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_94
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -17.968    
  -------------------------------------------------------------------
                         slack                                 63.934    

Slack (MET) :             64.065ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        18.751ns  (logic 0.642ns (3.424%)  route 18.109ns (96.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.767    17.368    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    17.492 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_233/O
                         net (fo=1, routed)           0.341    17.834    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_117
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.635    81.947    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.435    
                         clock uncertainty           -0.176    82.258    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.898    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                 64.065    

Slack (MET) :             64.440ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        18.369ns  (logic 0.642ns (3.495%)  route 17.727ns (96.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.386    16.987    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.111 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_235/O
                         net (fo=1, routed)           0.341    17.453    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_118
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 64.440    

Slack (MET) :             64.568ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        18.235ns  (logic 0.642ns (3.521%)  route 17.593ns (96.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        17.252    16.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.977 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_105/O
                         net (fo=1, routed)           0.341    17.319    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_53
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.935    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.423    
                         clock uncertainty           -0.176    82.246    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -17.319    
  -------------------------------------------------------------------
                         slack                                 64.568    

Slack (MET) :             64.985ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.824ns  (logic 0.642ns (3.602%)  route 17.182ns (96.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.841    16.442    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.566 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_107/O
                         net (fo=1, routed)           0.341    16.908    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_54
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -16.908    
  -------------------------------------------------------------------
                         slack                                 64.985    

Slack (MET) :             65.124ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.690ns  (logic 0.642ns (3.629%)  route 17.048ns (96.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.707    16.308    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    16.432 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_73/O
                         net (fo=1, routed)           0.341    16.773    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_37
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.634    81.946    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.434    
                         clock uncertainty           -0.176    82.257    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.897    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -16.773    
  -------------------------------------------------------------------
                         slack                                 65.124    

Slack (MET) :             65.509ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.309ns  (logic 0.642ns (3.709%)  route 16.667ns (96.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.326    15.927    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.124    16.051 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_75/O
                         net (fo=1, routed)           0.341    16.392    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_38
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 65.509    

Slack (MET) :             65.645ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.175ns  (logic 0.642ns (3.738%)  route 16.533ns (96.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        16.192    15.793    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.124    15.917 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.341    16.258    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 65.645    

Slack (MET) :             65.795ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        17.085ns  (logic 0.642ns (3.758%)  route 16.443ns (96.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 82.019 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y82         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.508    15.110    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X62Y185        LUT3 (Prop_lut3_I0_O)        0.124    15.234 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_211/O
                         net (fo=1, routed)           0.934    16.168    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_106
    RAMB36_X1Y39         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.706    82.019    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.500    
                         clock uncertainty           -0.176    82.323    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.963    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.963    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                 65.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X67Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.312    u_filterBlock/FIR/MULTIPLIER/r0_reg[0]
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070    -0.346    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X67Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[2]/Q
                         net (fo=1, routed)           0.153    -0.312    u_filterBlock/FIR/MULTIPLIER/r0_reg[2]
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y78         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070    -0.346    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.561    -0.603    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X70Y81         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.318    u_filterBlock/SAMPLE_REGISTER/s_reg0[3]
    SLICE_X70Y82         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.832    -0.841    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X70Y82         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.059    -0.353    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.611%)  route 0.175ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.560    -0.604    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X64Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.288    u_filterBlock/FIR/MULTIPLIER/r0_reg[7]
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.829    -0.844    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.176    -0.393    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.063    -0.330    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.323    u_filterBlock/SAMPLE_REGISTER/s_reg2[1]
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.176    -0.432    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.063    -0.369    u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X59Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.302    u_filterBlock/SAMPLE_REGISTER/s_reg0[0]
    SLICE_X61Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X61Y77         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X61Y77         FDCE (Hold_fdce_C_D)         0.070    -0.349    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.473%)  route 0.176ns (55.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.561    -0.603    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X64Y81         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.176    -0.286    u_filterBlock/FIR/MULTIPLIER/r0_reg[14]
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.829    -0.844    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X62Y80         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.176    -0.393    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.052    -0.341    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_led_driver/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_led_driver/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.564    -0.600    u_led_driver/clk_12Mhz
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  u_led_driver/pwm_counter_reg[6]/Q
                         net (fo=5, routed)           0.160    -0.276    u_led_driver/pwm_counter_reg__0[6]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.044    -0.232 r  u_led_driver/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    u_led_driver/plusOp[7]
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.833    -0.840    u_led_driver/clk_12Mhz
    SLICE_X34Y82         FDCE                                         r  u_led_driver/pwm_counter_reg[7]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.176    -0.424    
    SLICE_X34Y82         FDCE (Hold_fdce_C_D)         0.131    -0.293    u_led_driver/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/data1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.597    u_audioInterface/INPUT/CLK
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u_audioInterface/INPUT/data1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.288    u_audioInterface/INPUT/data1_reg[6]
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.042    -0.246 r  u_audioInterface/INPUT/data1_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.246    u_audioInterface/INPUT/data1_next[7]
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.834    u_audioInterface/INPUT/CLK
    SLICE_X65Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[7]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.107    -0.314    u_audioInterface/INPUT/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.723%)  route 0.167ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.597    u_audioInterface/INPUT/CLK
    SLICE_X64Y91         FDCE                                         r  u_audioInterface/INPUT/data1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u_audioInterface/INPUT/data1_reg_reg[5]/Q
                         net (fo=3, routed)           0.167    -0.289    u_audioInterface/INPUT/data1_reg[5]
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  u_audioInterface/INPUT/sample_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    u_audioInterface/INPUT/sample_out_next[5]
    SLICE_X65Y90         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.834    u_audioInterface/INPUT/CLK
    SLICE_X65Y90         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.092    -0.313    u_audioInterface/INPUT/sample_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.068    





