#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16fd260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16fd3f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x16f5700 .functor NOT 1, L_0x172ed00, C4<0>, C4<0>, C4<0>;
L_0x172ea60 .functor XOR 1, L_0x172e900, L_0x172e9c0, C4<0>, C4<0>;
L_0x172ebf0 .functor XOR 1, L_0x172ea60, L_0x172eb20, C4<0>, C4<0>;
v0x172bbc0_0 .net *"_ivl_10", 0 0, L_0x172eb20;  1 drivers
v0x172bcc0_0 .net *"_ivl_12", 0 0, L_0x172ebf0;  1 drivers
v0x172bda0_0 .net *"_ivl_2", 0 0, L_0x172dc80;  1 drivers
v0x172be60_0 .net *"_ivl_4", 0 0, L_0x172e900;  1 drivers
v0x172bf40_0 .net *"_ivl_6", 0 0, L_0x172e9c0;  1 drivers
v0x172c070_0 .net *"_ivl_8", 0 0, L_0x172ea60;  1 drivers
v0x172c150_0 .net "a", 0 0, v0x1729630_0;  1 drivers
v0x172c1f0_0 .net "b", 0 0, v0x17296d0_0;  1 drivers
v0x172c290_0 .net "c", 0 0, v0x1729770_0;  1 drivers
v0x172c330_0 .var "clk", 0 0;
v0x172c3d0_0 .net "d", 0 0, v0x17298b0_0;  1 drivers
v0x172c470_0 .net "q_dut", 0 0, L_0x172e6c0;  1 drivers
v0x172c510_0 .net "q_ref", 0 0, L_0x172ccc0;  1 drivers
v0x172c5b0_0 .var/2u "stats1", 159 0;
v0x172c650_0 .var/2u "strobe", 0 0;
v0x172c6f0_0 .net "tb_match", 0 0, L_0x172ed00;  1 drivers
v0x172c7b0_0 .net "tb_mismatch", 0 0, L_0x16f5700;  1 drivers
v0x172c980_0 .net "wavedrom_enable", 0 0, v0x17299a0_0;  1 drivers
v0x172ca20_0 .net "wavedrom_title", 511 0, v0x1729a40_0;  1 drivers
L_0x172dc80 .concat [ 1 0 0 0], L_0x172ccc0;
L_0x172e900 .concat [ 1 0 0 0], L_0x172ccc0;
L_0x172e9c0 .concat [ 1 0 0 0], L_0x172e6c0;
L_0x172eb20 .concat [ 1 0 0 0], L_0x172ccc0;
L_0x172ed00 .cmp/eeq 1, L_0x172dc80, L_0x172ebf0;
S_0x16fd580 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x16fd3f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16e9ea0 .functor NOT 1, v0x1729630_0, C4<0>, C4<0>, C4<0>;
L_0x16fdce0 .functor XOR 1, L_0x16e9ea0, v0x17296d0_0, C4<0>, C4<0>;
L_0x16f5770 .functor XOR 1, L_0x16fdce0, v0x1729770_0, C4<0>, C4<0>;
L_0x172ccc0 .functor XOR 1, L_0x16f5770, v0x17298b0_0, C4<0>, C4<0>;
v0x16f5970_0 .net *"_ivl_0", 0 0, L_0x16e9ea0;  1 drivers
v0x16f5a10_0 .net *"_ivl_2", 0 0, L_0x16fdce0;  1 drivers
v0x16e9ff0_0 .net *"_ivl_4", 0 0, L_0x16f5770;  1 drivers
v0x16ea090_0 .net "a", 0 0, v0x1729630_0;  alias, 1 drivers
v0x17289f0_0 .net "b", 0 0, v0x17296d0_0;  alias, 1 drivers
v0x1728b00_0 .net "c", 0 0, v0x1729770_0;  alias, 1 drivers
v0x1728bc0_0 .net "d", 0 0, v0x17298b0_0;  alias, 1 drivers
v0x1728c80_0 .net "q", 0 0, L_0x172ccc0;  alias, 1 drivers
S_0x1728de0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x16fd3f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1729630_0 .var "a", 0 0;
v0x17296d0_0 .var "b", 0 0;
v0x1729770_0 .var "c", 0 0;
v0x1729810_0 .net "clk", 0 0, v0x172c330_0;  1 drivers
v0x17298b0_0 .var "d", 0 0;
v0x17299a0_0 .var "wavedrom_enable", 0 0;
v0x1729a40_0 .var "wavedrom_title", 511 0;
E_0x16f81c0/0 .event negedge, v0x1729810_0;
E_0x16f81c0/1 .event posedge, v0x1729810_0;
E_0x16f81c0 .event/or E_0x16f81c0/0, E_0x16f81c0/1;
E_0x16f8410 .event posedge, v0x1729810_0;
E_0x16e29f0 .event negedge, v0x1729810_0;
S_0x1729130 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1728de0;
 .timescale -12 -12;
v0x1729330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1729430 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1728de0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1729ba0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x16fd3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x172cdf0 .functor NOT 1, v0x1729630_0, C4<0>, C4<0>, C4<0>;
L_0x172ce60 .functor NOT 1, v0x17296d0_0, C4<0>, C4<0>, C4<0>;
L_0x172cef0 .functor AND 1, L_0x172cdf0, L_0x172ce60, C4<1>, C4<1>;
L_0x172cfb0 .functor NOT 1, v0x1729770_0, C4<0>, C4<0>, C4<0>;
L_0x172d050 .functor AND 1, L_0x172cef0, L_0x172cfb0, C4<1>, C4<1>;
L_0x172d160 .functor NOT 1, v0x17298b0_0, C4<0>, C4<0>, C4<0>;
L_0x172d210 .functor AND 1, L_0x172d050, L_0x172d160, C4<1>, C4<1>;
L_0x172d320 .functor NOT 1, v0x17296d0_0, C4<0>, C4<0>, C4<0>;
L_0x172d3e0 .functor NOT 1, v0x1729770_0, C4<0>, C4<0>, C4<0>;
L_0x172d450 .functor AND 1, L_0x172d320, L_0x172d3e0, C4<1>, C4<1>;
L_0x172d5c0 .functor AND 1, L_0x172d450, v0x17298b0_0, C4<1>, C4<1>;
L_0x172d630 .functor OR 1, L_0x172d210, L_0x172d5c0, C4<0>, C4<0>;
L_0x172d7b0 .functor NOT 1, v0x17296d0_0, C4<0>, C4<0>, C4<0>;
L_0x172d820 .functor AND 1, L_0x172d7b0, v0x1729770_0, C4<1>, C4<1>;
L_0x172d740 .functor NOT 1, v0x17298b0_0, C4<0>, C4<0>, C4<0>;
L_0x172d960 .functor AND 1, L_0x172d820, L_0x172d740, C4<1>, C4<1>;
L_0x172db00 .functor OR 1, L_0x172d630, L_0x172d960, C4<0>, C4<0>;
L_0x172dc10 .functor NOT 1, v0x1729630_0, C4<0>, C4<0>, C4<0>;
L_0x172dd20 .functor NOT 1, v0x1729770_0, C4<0>, C4<0>, C4<0>;
L_0x172dea0 .functor AND 1, L_0x172dc10, L_0x172dd20, C4<1>, C4<1>;
L_0x172e060 .functor AND 1, L_0x172dea0, v0x17298b0_0, C4<1>, C4<1>;
L_0x172e230 .functor OR 1, L_0x172db00, L_0x172e060, C4<0>, C4<0>;
L_0x172e400 .functor NOT 1, v0x1729770_0, C4<0>, C4<0>, C4<0>;
L_0x172e470 .functor AND 1, v0x1729630_0, L_0x172e400, C4<1>, C4<1>;
L_0x172e600 .functor AND 1, L_0x172e470, v0x17298b0_0, C4<1>, C4<1>;
L_0x172e6c0 .functor OR 1, L_0x172e230, L_0x172e600, C4<0>, C4<0>;
v0x1729e90_0 .net *"_ivl_0", 0 0, L_0x172cdf0;  1 drivers
v0x1729f70_0 .net *"_ivl_10", 0 0, L_0x172d160;  1 drivers
v0x172a050_0 .net *"_ivl_12", 0 0, L_0x172d210;  1 drivers
v0x172a140_0 .net *"_ivl_14", 0 0, L_0x172d320;  1 drivers
v0x172a220_0 .net *"_ivl_16", 0 0, L_0x172d3e0;  1 drivers
v0x172a350_0 .net *"_ivl_18", 0 0, L_0x172d450;  1 drivers
v0x172a430_0 .net *"_ivl_2", 0 0, L_0x172ce60;  1 drivers
v0x172a510_0 .net *"_ivl_20", 0 0, L_0x172d5c0;  1 drivers
v0x172a5f0_0 .net *"_ivl_22", 0 0, L_0x172d630;  1 drivers
v0x172a6d0_0 .net *"_ivl_24", 0 0, L_0x172d7b0;  1 drivers
v0x172a7b0_0 .net *"_ivl_26", 0 0, L_0x172d820;  1 drivers
v0x172a890_0 .net *"_ivl_28", 0 0, L_0x172d740;  1 drivers
v0x172a970_0 .net *"_ivl_30", 0 0, L_0x172d960;  1 drivers
v0x172aa50_0 .net *"_ivl_32", 0 0, L_0x172db00;  1 drivers
v0x172ab30_0 .net *"_ivl_34", 0 0, L_0x172dc10;  1 drivers
v0x172ac10_0 .net *"_ivl_36", 0 0, L_0x172dd20;  1 drivers
v0x172acf0_0 .net *"_ivl_38", 0 0, L_0x172dea0;  1 drivers
v0x172add0_0 .net *"_ivl_4", 0 0, L_0x172cef0;  1 drivers
v0x172aeb0_0 .net *"_ivl_40", 0 0, L_0x172e060;  1 drivers
v0x172af90_0 .net *"_ivl_42", 0 0, L_0x172e230;  1 drivers
v0x172b070_0 .net *"_ivl_44", 0 0, L_0x172e400;  1 drivers
v0x172b150_0 .net *"_ivl_46", 0 0, L_0x172e470;  1 drivers
v0x172b230_0 .net *"_ivl_48", 0 0, L_0x172e600;  1 drivers
v0x172b310_0 .net *"_ivl_6", 0 0, L_0x172cfb0;  1 drivers
v0x172b3f0_0 .net *"_ivl_8", 0 0, L_0x172d050;  1 drivers
v0x172b4d0_0 .net "a", 0 0, v0x1729630_0;  alias, 1 drivers
v0x172b570_0 .net "b", 0 0, v0x17296d0_0;  alias, 1 drivers
v0x172b660_0 .net "c", 0 0, v0x1729770_0;  alias, 1 drivers
v0x172b750_0 .net "d", 0 0, v0x17298b0_0;  alias, 1 drivers
v0x172b840_0 .net "q", 0 0, L_0x172e6c0;  alias, 1 drivers
S_0x172b9a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x16fd3f0;
 .timescale -12 -12;
E_0x16f7f60 .event anyedge, v0x172c650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x172c650_0;
    %nor/r;
    %assign/vec4 v0x172c650_0, 0;
    %wait E_0x16f7f60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1728de0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17298b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1729770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17296d0_0, 0;
    %assign/vec4 v0x1729630_0, 0;
    %wait E_0x16e29f0;
    %wait E_0x16f8410;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17298b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1729770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17296d0_0, 0;
    %assign/vec4 v0x1729630_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f81c0;
    %load/vec4 v0x1729630_0;
    %load/vec4 v0x17296d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1729770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17298b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17298b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1729770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17296d0_0, 0;
    %assign/vec4 v0x1729630_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1729430;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f81c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17298b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1729770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17296d0_0, 0;
    %assign/vec4 v0x1729630_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16fd3f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172c650_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16fd3f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x172c330_0;
    %inv;
    %store/vec4 v0x172c330_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16fd3f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1729810_0, v0x172c7b0_0, v0x172c150_0, v0x172c1f0_0, v0x172c290_0, v0x172c3d0_0, v0x172c510_0, v0x172c470_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16fd3f0;
T_7 ;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16fd3f0;
T_8 ;
    %wait E_0x16f81c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172c5b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c5b0_0, 4, 32;
    %load/vec4 v0x172c6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c5b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172c5b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c5b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x172c510_0;
    %load/vec4 v0x172c510_0;
    %load/vec4 v0x172c470_0;
    %xor;
    %load/vec4 v0x172c510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c5b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x172c5b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172c5b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response2/top_module.sv";
