do simulate_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# /home/ryan/altera/13.0sp1/quartus/bin
# testbench
# ../../tse/triple_speed_ethernet_sim
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
# [exec] com 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package altera_xcvr_custom_sv_unit
# -- Compiling module altera_xcvr_custom
# 
# Top level modules:
# 	altera_xcvr_custom
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package av_xcvr_custom_nr_sv_unit
# -- Compiling module av_xcvr_custom_nr
# 
# Top level modules:
# 	av_xcvr_custom_nr
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package av_xcvr_custom_native_sv_unit
# -- Compiling module av_xcvr_custom_native
# 
# Top level modules:
# 	av_xcvr_custom_native
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity triple_speed_ethernet
# -- Compiling architecture rtl of triple_speed_ethernet
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity scfifo_sa_32x16
# -- Compiling architecture SYN of scfifo_sa_32x16
# -- Compiling entity fifo_32x2048
# -- Compiling architecture SYN of fifo_32x2048
# -- Compiling entity fifo_32x256
# -- Compiling architecture SYN of fifo_32x256
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package eth_common
# -- Compiling package body eth_common
# -- Loading package eth_common
# -- Compiling package config_pkg
# -- Loading package config_pkg
# -- Compiling entity config_register_block
# -- Compiling architecture rtl of config_register_block
# -- Compiling entity reset_controller
# -- Compiling architecture rtl of reset_controller
# -- Loading package eth_common
# -- Compiling entity arp_cache
# -- Compiling architecture vhdl_rtl of arp_cache
# ** Warning: ../../ethernet/arp_cache.vhd(53): Synthesis Warning: Reset signal 'reset' is not in the sensitivity list of process 'line__53'.
# ** Warning: ../../ethernet/arp_cache.vhd(85): Synthesis Warning: Reset signal 'reset' is not in the sensitivity list of process 'line__85'.
# -- Compiling entity input_fifo_manager
# -- Compiling architecture rtl of input_fifo_manager
# -- Loading entity fifo_32x2048
# -- Compiling entity header_generator
# -- Compiling architecture rtl of header_generator
# -- Compiling entity ethernet_frame_generator
# -- Compiling architecture RTL of ethernet_frame_generator
# -- Compiling entity ethernet_data_block
# -- Compiling architecture vhdl_rtl of ethernet_data_block
# -- Loading entity input_fifo_manager
# -- Loading entity header_generator
# -- Loading entity ethernet_frame_generator
# -- Compiling entity ethernet_frame_reciever
# -- Compiling architecture rtl of ethernet_frame_reciever
# -- Compiling entity tse_config_controller
# -- Compiling architecture RTL of tse_config_controller
# -- Loading entity reset_controller
# -- Loading entity config_register_block
# -- Compiling entity arp_replier
# -- Compiling architecture RTL of arp_replier
# -- Compiling entity arp_block
# -- Compiling architecture RTL of arp_block
# -- Loading entity arp_replier
# -- Compiling entity icmp_block
# -- Compiling architecture RTL of icmp_block
# -- Loading entity fifo_32x256
# -- Compiling entity udp_data_buffer
# -- Compiling architecture vhdl_rtl of udp_data_buffer
# -- Loading entity scfifo_sa_32x16
# -- Compiling entity udp_data_block
# -- Compiling architecture vhdl_rtl of udp_data_block
# -- Loading entity udp_data_buffer
# -- Compiling entity ethernet_block
# -- Compiling architecture RTL of ethernet_block
# -- Loading entity ethernet_data_block
# -- Loading entity ethernet_frame_reciever
# -- Loading entity arp_block
# -- Loading entity icmp_block
# -- Loading entity tse_config_controller
# -- Loading entity udp_data_block
# -- Loading entity arp_cache
# ** Warning: ../../ethernet/ethernet_block.vhd(828): (vcom-1400) Synthesis Warning: Signal "mac_ready_reg" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(838): (vcom-1400) Synthesis Warning: Signal "source_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(840): (vcom-1400) Synthesis Warning: Signal "source_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(847): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(849): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(849): (vcom-1400) Synthesis Warning: Signal "dest_ip_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(851): (vcom-1400) Synthesis Warning: Signal "dest_ip_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(855): (vcom-1400) Synthesis Warning: Signal "source_ip_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(867): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(869): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(915): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(917): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# -- Compiling entity ethernet_optical_block
# -- Compiling architecture rtl of ethernet_optical_block
# -- Loading entity ethernet_block
# -- Compiling entity testbench
# -- Compiling architecture tb of testbench
# -- Loading entity ethernet_optical_block
# ** Warning: testbench.vhd(172): Synthesis Warning: Signal 'reset' appears in the sensitivity list of process 'change_config', but it is not used in the clock or reset expressions.
# ** Warning: testbench.vhd(197): Synthesis Warning: Signal 'reset' appears in the sensitivity list of process 'udp_data_gen', but it is not used in the clock or reset expressions.
# [exec] elab_debug 
# vsim -L work -L work_lib -L rst_controller -L i_phyip_terminator_0 -L i_custom_phyip_0 -L i_tse_pcs_0 -L avalon_arbiter -L i_tse_mac -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriav_ver -L arriav_hssi_ver -L arriav_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L arriav -t ps -novopt testbench 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 5.0.0-32-generic
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.eth_common(body)
# Loading work.testbench(tb)
# Loading work.config_pkg
# Loading work.ethernet_optical_block(rtl)
# Loading work.ethernet_block(rtl)
# Loading work.ethernet_data_block(vhdl_rtl)
# Loading work.input_fifo_manager(rtl)
# Loading work.fifo_32x2048(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading work.header_generator(rtl)
# Loading work.ethernet_frame_generator(rtl)
# Loading work.ethernet_frame_reciever(rtl)
# Loading work.arp_block(rtl)
# Loading work.arp_replier(rtl)
# Loading work.icmp_block(rtl)
# Loading work.fifo_32x256(syn)
# Loading altera_mf.scfifo(behavior)
# Loading work.tse_config_controller(rtl)
# Loading work.reset_controller(rtl)
# Loading work.config_register_block(rtl)
# Loading work.udp_data_block(vhdl_rtl)
# Loading work.udp_data_buffer(vhdl_rtl)
# Loading work.scfifo_sa_32x16(syn)
# Loading work.arp_cache(vhdl_rtl)
# Loading work.triple_speed_ethernet(rtl)
# Loading altera_mf_ver.altera_std_synchronizer
# Loading altera_mf_ver.altera_std_synchronizer_bundle
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_lnsim_ver.generic_cdr
# ** Warning: (vsim-3934) ../../tse/triple_speed_ethernet_sim/triple_speed_ethernet.vhd(1289): [TFMPC] - Missing VHDL connection for formal Verilog port 'pcs_phase_measure_clk'.
#         Region: /testbench/optblock/tse/i_tse_pcs_0
# ** Warning: (vsim-3934) ../../tse/triple_speed_ethernet_sim/triple_speed_ethernet.vhd(1444): [TFMPC] - Missing VHDL connection for formal Verilog port 'terminate_rx_recovered_clk'.
#         Region: /testbench/optblock/tse/i_phyip_terminator_0
# .main_pane.wave.interior.cs.body.pw.wf
# /testbench/optblock/eblock/datablock/fg
# /testbench/optblock/eblock/datablock/hdgen
# /testbench/optblock/eblock/datablock/ifm
# /testbench/optblock/tse
# /testbench/optblock/eblock/tse_config
# /testbench/optblock/eblock/reciever
# /testbench/optblock/eblock/arpblock
# /testbench/optblock/eblock/icmpblock
# /testbench/optblock/eblock/configblock
# /testbench/optblock/eblock/udp_data_block_1
# /testbench/optblock/eblock/udp_data_block_1/udp_data_buffer_1
# .main_pane.objects.interior.cs.body.tree
# .main_pane.process.interior.cs.body
# Error: no layout named Simulate_1 exists
# 1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.no_need_to_gen
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.inst_cdr_clk0_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.LABEL_ME0.inst_cdr_clk0_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.LABEL_ME1.inst_cdr_clk0_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.inst_cdr_clk90_pcie_00.no_need_to_gen
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.LABEL_ME2.inst_cdr_clk90_pcie_01.no_need_to_gen
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.optblock.tse.i_custom_phyip_0.<protected>.<protected>.<protected>.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.LABEL_ME3.inst_cdr_clk90_pcie_11.no_need_to_gen
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# 0
