
*** Running vivado
    with args -log lab7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab7.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab7.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/清大/大二/硬體設計與實驗/lab7/lab7_template/lab7_template/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top lab7 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 778.090 ; gain = 233.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab7' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/lab7.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/clock_divider.v:1]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_control' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/player_control.v:1]
	Parameter LEN bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player_control' (2#1) [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/player_control.v:1]
WARNING: [Synth 8-7023] instance 'playerCtrl_00' of module 'player_control' has 6 connections declared, but only 5 given [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/lab7.v:42]
INFO: [Synth 8-6157] synthesizing module 'music_example' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/music_example.v:12]
INFO: [Synth 8-6155] done synthesizing module 'music_example' (3#1) [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/music_example.v:12]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/note_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (4#1) [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/note_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/speaker_control.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/speaker_control.v:45]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (5#1) [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/speaker_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (6#1) [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (7#1) [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lab7' (8#1) [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/lab7.v:3]
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[6] driven by constant 0
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[5] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[4] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[3] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[2] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[1] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[0] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DIGIT[3] driven by constant 0
WARNING: [Synth 8-3917] design lab7 has port DIGIT[2] driven by constant 0
WARNING: [Synth 8-3917] design lab7 has port DIGIT[1] driven by constant 0
WARNING: [Synth 8-3917] design lab7 has port DIGIT[0] driven by constant 0
WARNING: [Synth 8-3331] design player_control has unconnected port _slow
WARNING: [Synth 8-3331] design player_control has unconnected port _mode
WARNING: [Synth 8-3331] design lab7 has unconnected port PS2_DATA
WARNING: [Synth 8-3331] design lab7 has unconnected port PS2_CLK
WARNING: [Synth 8-3331] design lab7 has unconnected port _start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 851.656 ; gain = 306.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 851.656 ; gain = 306.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 851.656 ; gain = 306.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 851.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/verilog701/verilog701.srcs/constrs_1/imports/lab7_template/lab7_constrain.xdc]
Finished Parsing XDC File [C:/Users/user/verilog701/verilog701.srcs/constrs_1/imports/lab7_template/lab7_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/verilog701/verilog701.srcs/constrs_1/imports/lab7_template/lab7_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 944.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 944.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 944.703 ; gain = 399.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 944.703 ; gain = 399.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 944.703 ; gain = 399.965
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "toneR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toneL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toneL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toneL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toneL" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'toneL_reg' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/music_example.v:329]
WARNING: [Synth 8-327] inferring latch for variable 'audio_right_reg' [C:/Users/user/verilog701/verilog701.srcs/sources_1/imports/lab7_template/note_gen.v:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.703 ; gain = 399.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	 514 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	 130 Input     26 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 8     
	   6 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module player_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module music_example 
Detailed RTL Component Info : 
+---Muxes : 
	 514 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	 130 Input     26 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module note_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 8     
	   6 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[6] driven by constant 0
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[5] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[4] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[3] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[2] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[1] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DISPLAY[0] driven by constant 1
WARNING: [Synth 8-3917] design lab7 has port DIGIT[3] driven by constant 0
WARNING: [Synth 8-3917] design lab7 has port DIGIT[2] driven by constant 0
WARNING: [Synth 8-3917] design lab7 has port DIGIT[1] driven by constant 0
WARNING: [Synth 8-3917] design lab7 has port DIGIT[0] driven by constant 0
WARNING: [Synth 8-3331] design player_control has unconnected port _slow
WARNING: [Synth 8-3331] design player_control has unconnected port _mode
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[15]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[14]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[13]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[12]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[11]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[10]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[9]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[8]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[7]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[6]
WARNING: [Synth 8-3331] design lab7 has unconnected port _led[5]
WARNING: [Synth 8-3331] design lab7 has unconnected port PS2_DATA
WARNING: [Synth 8-3331] design lab7 has unconnected port PS2_CLK
WARNING: [Synth 8-3331] design lab7 has unconnected port _start
INFO: [Synth 8-3886] merging instance 'noteGen_00/audio_right_reg[1]' (LDC) to 'noteGen_00/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'noteGen_00/audio_right_reg[2]' (LDC) to 'noteGen_00/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'noteGen_00/audio_right_reg[3]' (LDC) to 'noteGen_00/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'noteGen_00/audio_right_reg[4]' (LDC) to 'noteGen_00/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'noteGen_00/audio_right_reg[5]' (LDC) to 'noteGen_00/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'noteGen_00/audio_right_reg[6]' (LDC) to 'noteGen_00/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'noteGen_00/audio_right_reg[7]' (LDC) to 'noteGen_00/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'noteGen_00/audio_right_reg[15]' (LDC) to 'noteGen_00/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[0]' (LDC) to 'music_00/toneL_reg[31]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[29]' (LDC) to 'music_00/toneL_reg[31]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[30]' (LDC) to 'music_00/toneL_reg[31]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[31]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[1]' (LDC) to 'music_00/toneL_reg[5]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[4]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[10]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[11]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[12]' (LDP) to 'music_00/toneL_reg[13]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[13]' (LDP) to 'music_00/toneL_reg[14]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[14]' (LDP) to 'music_00/toneL_reg[15]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[15]' (LDP) to 'music_00/toneL_reg[17]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[16]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[17]' (LDP) to 'music_00/toneL_reg[19]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[18]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[19]' (LDP) to 'music_00/toneL_reg[20]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[20]' (LDP) to 'music_00/toneL_reg[21]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[21]' (LDP) to 'music_00/toneL_reg[22]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[22]' (LDP) to 'music_00/toneL_reg[23]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[23]' (LDP) to 'music_00/toneL_reg[25]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[24]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[26]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3886] merging instance 'music_00/toneL_reg[27]' (LDC) to 'music_00/toneL_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\music_00/toneL_reg[28] )
INFO: [Synth 8-3886] merging instance 'playerCtrl_00/ibeat_reg[9]' (FDCE) to 'playerCtrl_00/ibeat_reg[11]'
INFO: [Synth 8-3886] merging instance 'playerCtrl_00/ibeat_reg[11]' (FDCE) to 'playerCtrl_00/ibeat_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\playerCtrl_00/ibeat_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\noteGen_00/audio_right_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[1]' (FDC) to 'sc/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[2]' (FDC) to 'sc/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[3]' (FDC) to 'sc/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[4]' (FDC) to 'sc/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[5]' (FDC) to 'sc/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[6]' (FDC) to 'sc/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[7]' (FDC) to 'sc/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[15]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[0]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[1]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[2]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[3]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[4]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[5]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[6]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[7]' (FDC) to 'sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[15]' (FDC) to 'sc/audio_right_reg[0]'
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[28]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[25]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[9]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[8]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[6]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[5]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[3]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (noteGen_00/audio_right_reg[0]) is unused and will be removed from module lab7.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 944.703 ; gain = 399.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|music_example | toneL      | 128x10        | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 944.703 ; gain = 399.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 944.703 ; gain = 399.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 961.746 ; gain = 417.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 967.176 ; gain = 422.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 967.176 ; gain = 422.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 967.176 ; gain = 422.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 967.176 ; gain = 422.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 967.176 ; gain = 422.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 967.176 ; gain = 422.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   412|
|3     |LUT1   |    17|
|4     |LUT2   |   756|
|5     |LUT3   |   574|
|6     |LUT4   |   116|
|7     |LUT5   |    14|
|8     |LUT6   |    71|
|9     |FDCE   |    80|
|10    |FDPE   |     1|
|11    |FDRE   |    49|
|12    |LDC    |     7|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
|15    |OBUFT  |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |  2135|
|2     |  clock_22      |clock_divider   |    29|
|3     |  c1            |debounce        |    10|
|4     |  c2            |onepulse        |     2|
|5     |  d1            |debounce_0      |    10|
|6     |  d2            |onepulse_1      |     4|
|7     |  e1            |debounce_2      |    10|
|8     |  e2            |onepulse_3      |     3|
|9     |  noteGen_00    |note_gen        |   293|
|10    |  playerCtrl_00 |player_control  |  1278|
|11    |  sc            |speaker_control |   194|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 967.176 ; gain = 422.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 967.176 ; gain = 329.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 967.176 ; gain = 422.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 967.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDC => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 972.000 ; gain = 673.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog701/verilog701.runs/synth_1/lab7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab7_utilization_synth.rpt -pb lab7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 23:57:23 2023...
