# AMBA-AP3-VerilogHDL
• Implemented AMBA APB3 Protocol in Verilog HDL with 2 slave modules. • Verified functionality accross various tools Xilinx Vivado, Quartus, Active HDL and Questasim. • Wrote Testbench in Verilog for Code Coverage and Verification.
