<?xml version="1.0" encoding="UTF-8"?>
<module id="TCP3D_3_DMA" HW_revision="" XML_version="1" description="">
  <!-- csl_tac_dataregs -->
  <register id="TCP3d_Input_Configuration_Register_0_Process_0" offset="0x00000" width="32" description="TCP3d Input Configuration Register 0 Process 0">
    <bitfield id="NUM_SW0" width="6" begin="5" end="0" description="Number of SW0s per subblock, 0 = off Value of 63 is illegal" rwaccess="RW" />
    <bitfield id="BLK_LN" width="13" begin="28" end="16" description="Block size minus 1 i.e. 40" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_0_Process_1" offset="0x00200" width="32" description="TCP3d Input Configuration Register 0 Process 1">
    <bitfield id="NUM_SW0" width="6" begin="5" end="0" description="Number of SW0s per subblock, 0 = off Value of 63 is illegal" rwaccess="RW" />
    <bitfield id="BLK_LN" width="13" begin="28" end="16" description="Block size minus 1 i.e. 40" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_1_Process_0" offset="0x00004" width="32" description="TCP3d Input Configuration Register 1 Process 0">
    <bitfield id="SW0_LN_SEL" width="3" begin="2" end="0" description="Select length of SW0" rwaccess="RW" />
    <bitfield id="SW2_LN_SEL" width="2" begin="5" end="4" description="SW2 length" rwaccess="RW" />
    <bitfield id="SW1_LN" width="7" begin="14" end="8" description="SW1 length" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_1_Process_1" offset="0x00204" width="32" description="TCP3d Input Configuration Register 1 Process 1">
    <bitfield id="SW0_LN_SEL" width="3" begin="2" end="0" description="Select length of SW0" rwaccess="RW" />
    <bitfield id="SW2_LN_SEL" width="2" begin="5" end="4" description="SW2 length" rwaccess="RW" />
    <bitfield id="SW1_LN" width="7" begin="14" end="8" description="SW1 length" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_2_Process_0" offset="0x00008" width="32" description="TCP3d Input Configuration Register 2 Process 0">
    <bitfield id="INTER_LOAD_SEL" width="1" begin="0" end="0" description="Interleaver table load select" rwaccess="RW" />
    <bitfield id="MAXST_EN" width="1" begin="1" end="1" description="Max Star enable" rwaccess="RW" />
    <bitfield id="OUT_FLAG_EN" width="1" begin="2" end="2" description="Output status registers read flag" rwaccess="RW" />
    <bitfield id="OUT_ORDER_SEL" width="1" begin="3" end="3" description="Bit ordering of hard decisions" rwaccess="RW" />
    <bitfield id="EXT_SCALE_EN" width="1" begin="4" end="4" description="Extrinsic scale enable" rwaccess="RW" />
    <bitfield id="SOFT_OUT_FLAG_EN" width="1" begin="5" end="5" description="Soft output bits read flag" rwaccess="RW" />
    <bitfield id="SOFT_OUT_ORDER_SEL" width="1" begin="6" end="6" description="Format of soft output data in big endian mode. This bit has no effect if in little endian mode" rwaccess="RW" />
    <bitfield id="SOFT_OUT_FMT" width="1" begin="7" end="7" description="Systematic, parity 1 and parity 0 soft output bit formats" rwaccess="RW" />
    <bitfield id="MIN_ITR" width="4" begin="11" end="8" description="Minimum number of iterations" rwaccess="RW" />
    <bitfield id="MAX_ITR" width="4" begin="15" end="12" description="Maximum number of iterations" rwaccess="RW" />
    <bitfield id="SNR_VAL" width="5" begin="20" end="16" description="SNR threshold, in dB, used as a stopping criterion. The turbo decoding will stop as soon as the decoded signal SNR > SNR threshold" rwaccess="RW" />
    <bitfield id="SNR_REP" width="1" begin="21" end="21" description="SNR Reporting Enable. Always enabled if STOP_SEL = 10 or 11 regardless of this bit" rwaccess="RW" />
    <bitfield id="STOP_SEL" width="2" begin="23" end="22" description="Stopping criteria select" rwaccess="RW" />
    <bitfield id="CRC_ITER_PASS" width="2" begin="25" end="24" description="Select number of consecutive LTE CRC matches as stopping criterion" rwaccess="RW" />
    <bitfield id="CRC_SEL" width="1" begin="26" end="26" description="LTE CRC polynomial select" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_2_Process_1" offset="0x00208" width="32" description="TCP3d Input Configuration Register 2 Process 1">
    <bitfield id="INTER_LOAD_SEL" width="1" begin="0" end="0" description="Interleaver table load select" rwaccess="RW" />
    <bitfield id="MAXST_EN" width="1" begin="1" end="1" description="Max Star enable" rwaccess="RW" />
    <bitfield id="OUT_FLAG_EN" width="1" begin="2" end="2" description="Output status registers read flag" rwaccess="RW" />
    <bitfield id="OUT_ORDER_SEL" width="1" begin="3" end="3" description="Bit ordering of hard decisions" rwaccess="RW" />
    <bitfield id="EXT_SCALE_EN" width="1" begin="4" end="4" description="Extrinsic scale enable" rwaccess="RW" />
    <bitfield id="SOFT_OUT_FLAG_EN" width="1" begin="5" end="5" description="Soft output bits read flag" rwaccess="RW" />
    <bitfield id="SOFT_OUT_ORDER_SEL" width="1" begin="6" end="6" description="Format of soft output data in big endian mode. This bit has no effect if in little endian mode" rwaccess="RW" />
    <bitfield id="SOFT_OUT_FMT" width="1" begin="7" end="7" description="Systematic, parity 1 and parity 0 soft output bit formats" rwaccess="RW" />
    <bitfield id="MIN_ITR" width="4" begin="11" end="8" description="Minimum number of iterations" rwaccess="RW" />
    <bitfield id="MAX_ITR" width="4" begin="15" end="12" description="Maximum number of iterations" rwaccess="RW" />
    <bitfield id="SNR_VAL" width="5" begin="20" end="16" description="SNR threshold, in dB, used as a stopping criterion. The turbo decoding will stop as soon as the decoded signal SNR > SNR threshold" rwaccess="RW" />
    <bitfield id="SNR_REP" width="1" begin="21" end="21" description="SNR Reporting Enable. Always enabled if STOP_SEL = 10 or 11 regardless of this bit" rwaccess="RW" />
    <bitfield id="STOP_SEL" width="2" begin="23" end="22" description="Stopping criteria select" rwaccess="RW" />
    <bitfield id="CRC_ITER_PASS" width="2" begin="25" end="24" description="Select number of consecutive LTE CRC matches as stopping criterion" rwaccess="RW" />
    <bitfield id="CRC_SEL" width="1" begin="26" end="26" description="LTE CRC polynomial select" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_3_Process_0" offset="0x0000c" width="32" description="TCP3d Input Configuration Register 3 Process 0">
    <bitfield id="MAXST_THOLD" width="6" begin="5" end="0" description="Max Star threshold" rwaccess="RW" />
    <bitfield id="MAXST_VALUE" width="6" begin="21" end="16" description="Max Star value" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_3_Process_1" offset="0x0020c" width="32" description="TCP3d Input Configuration Register 3 Process 1">
    <bitfield id="MAXST_THOLD" width="6" begin="5" end="0" description="Max Star threshold" rwaccess="RW" />
    <bitfield id="MAXST_VALUE" width="6" begin="21" end="16" description="Max Star value" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_4_Process_0" offset="0x00010" width="32" description="TCP3d Input Configuration Register 4 Process 0">
    <bitfield id="beta_st0_map0" width="8" begin="7" end="0" description="Beta state 0 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st1_map0" width="8" begin="15" end="8" description="Beta state 1 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st2_map0" width="8" begin="23" end="16" description="Beta state 2 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st3_map0" width="8" begin="31" end="24" description="Beta state 3 for MAP0" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_4_Process_1" offset="0x00210" width="32" description="TCP3d Input Configuration Register 4 Process 1">
    <bitfield id="beta_st0_map0" width="8" begin="7" end="0" description="Beta state 0 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st1_map0" width="8" begin="15" end="8" description="Beta state 1 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st2_map0" width="8" begin="23" end="16" description="Beta state 2 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st3_map0" width="8" begin="31" end="24" description="Beta state 3 for MAP0" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_5_Process_0" offset="0x00014" width="32" description="TCP3d Input Configuration Register 5 Process 0">
    <bitfield id="beta_st4_map0" width="8" begin="7" end="0" description="Beta state 4 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st5_map0" width="8" begin="15" end="8" description="Beta state 5 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st6_map0" width="8" begin="23" end="16" description="Beta state 6 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st7_map0" width="8" begin="31" end="24" description="Beta state 7 for MAP0" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_5_Process_1" offset="0x00214" width="32" description="TCP3d Input Configuration Register 5 Process 1">
    <bitfield id="beta_st4_map0" width="8" begin="7" end="0" description="Beta state 4 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st5_map0" width="8" begin="15" end="8" description="Beta state 5 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st6_map0" width="8" begin="23" end="16" description="Beta state 6 for MAP0" rwaccess="RW" />
    <bitfield id="beta_st7_map0" width="8" begin="31" end="24" description="Beta state 7 for MAP0" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_6_Process_0" offset="0x00018" width="32" description="TCP3d Input Configuration Register 6 Process 0">
    <bitfield id="beta_st0_map1" width="8" begin="7" end="0" description="Beta state 0 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st1_map1" width="8" begin="15" end="8" description="Beta state 1 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st2_map1" width="8" begin="23" end="16" description="Beta state 2 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st3_map1" width="8" begin="31" end="24" description="Beta state 3 for MAP1" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_6_Process_1" offset="0x00218" width="32" description="TCP3d Input Configuration Register 6 Process 1">
    <bitfield id="beta_st0_map1" width="8" begin="7" end="0" description="Beta state 0 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st1_map1" width="8" begin="15" end="8" description="Beta state 1 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st2_map1" width="8" begin="23" end="16" description="Beta state 2 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st3_map1" width="8" begin="31" end="24" description="Beta state 3 for MAP1" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_7_Process_0" offset="0x0001c" width="32" description="TCP3d Input Configuration Register 7 Process 0">
    <bitfield id="beta_st4_map1" width="8" begin="7" end="0" description="Beta state 4 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st5_map1" width="8" begin="15" end="8" description="Beta state 5 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st6_map1" width="8" begin="23" end="16" description="Beta state 6 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st7_map1" width="8" begin="31" end="24" description="Beta state 7 for MAP1" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_7_Process_1" offset="0x0021c" width="32" description="TCP3d Input Configuration Register 7 Process 1">
    <bitfield id="beta_st4_map1" width="8" begin="7" end="0" description="Beta state 4 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st5_map1" width="8" begin="15" end="8" description="Beta state 5 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st6_map1" width="8" begin="23" end="16" description="Beta state 6 for MAP1" rwaccess="RW" />
    <bitfield id="beta_st7_map1" width="8" begin="31" end="24" description="Beta state 7 for MAP1" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_8_Process_0" offset="0x00020" width="32" description="TCP3d Input Configuration Register 8 Process 0">
    <bitfield id="EXT_SCALE_0_3" width="24" begin="23" end="0" description="Extrinsic scale factor 0 through 3" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_8_Process_1" offset="0x00220" width="32" description="TCP3d Input Configuration Register 8 Process 1">
    <bitfield id="EXT_SCALE_0_3" width="24" begin="23" end="0" description="Extrinsic scale factor 0 through 3" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_9_Process_0" offset="0x00024" width="32" description="TCP3d Input Configuration Register 9 Process 0">
    <bitfield id="EXT_SCALE_4_7" width="24" begin="23" end="0" description="Extrinsic scale factor 4 through 7" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_9_Process_1" offset="0x00224" width="32" description="TCP3d Input Configuration Register 9 Process 1">
    <bitfield id="EXT_SCALE_4_7" width="24" begin="23" end="0" description="Extrinsic scale factor 4 through 7" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_10_Process_0" offset="0x00028" width="32" description="TCP3d Input Configuration Register 10 Process 0">
    <bitfield id="EXT_SCALE_8_11" width="24" begin="23" end="0" description="Extrinsic scale factor 8 through 11" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_10_Process_1" offset="0x00228" width="32" description="TCP3d Input Configuration Register 10 Process 1">
    <bitfield id="EXT_SCALE_8_11" width="24" begin="23" end="0" description="Extrinsic scale factor 8 through 11" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_11_Process_0" offset="0x0002c" width="32" description="TCP3d Input Configuration Register 11 Process 0">
    <bitfield id="EXT_SCALE_12_15" width="24" begin="23" end="0" description="Extrinsic scale factor 12 through 15" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_11_Process_1" offset="0x0022c" width="32" description="TCP3d Input Configuration Register 11 Process 1">
    <bitfield id="EXT_SCALE_12_15" width="24" begin="23" end="0" description="Extrinsic scale factor 12 through 15" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_12_Process_0" offset="0x00030" width="32" description="TCP3d Input Configuration Register 12 Process 0">
    <bitfield id="ITG_PARAM0" width="13" begin="12" end="0" description="" rwaccess="RW" />
    <bitfield id="ITG_PARAM1" width="13" begin="28" end="16" description="" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_12_Process_1" offset="0x00230" width="32" description="TCP3d Input Configuration Register 12 Process 1">
    <bitfield id="ITG_PARAM0" width="13" begin="12" end="0" description="" rwaccess="RW" />
    <bitfield id="ITG_PARAM1" width="13" begin="28" end="16" description="" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_13_Process_0" offset="0x00034" width="32" description="TCP3d Input Configuration Register 13 Process 0">
    <bitfield id="ITG_PARAM2" width="13" begin="12" end="0" description="" rwaccess="RW" />
    <bitfield id="ITG_PARAM3" width="13" begin="28" end="16" description="" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_13_Process_1" offset="0x00234" width="32" description="TCP3d Input Configuration Register 13 Process 1">
    <bitfield id="ITG_PARAM2" width="13" begin="12" end="0" description="" rwaccess="RW" />
    <bitfield id="ITG_PARAM3" width="13" begin="28" end="16" description="" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_14_Process_0" offset="0x00038" width="32" description="TCP3d Input Configuration Register 14 Process 0">
    <bitfield id="ITG_PARAM4" width="13" begin="12" end="0" description="" rwaccess="RW" />
  </register>
  <register id="TCP3d_Input_Configuration_Register_14_Process_1" offset="0x00238" width="32" description="TCP3d Input Configuration Register 14 Process 1">
    <bitfield id="ITG_PARAM4" width="13" begin="12" end="0" description="" rwaccess="RW" />
  </register>
  <register id="TCP3d_Trigger_Control_Register_Process_0" offset="0x0003c" width="32" description="TCP3d Trigger Control Register Process 0">
    <bitfield id="TRIG" width="1" begin="0" end="0" description="Trigger to start new decode" rwaccess="W" />
  </register>
  <register id="TCP3d_Trigger_Control_Register_Process_1" offset="0x0023c" width="32" description="TCP3d Trigger Control Register Process 1">
    <bitfield id="TRIG" width="1" begin="0" end="0" description="Trigger to start new decode" rwaccess="W" />
  </register>
  <register id="TCP3d_Output_Status_Register_0_Process_0" offset="0x00100" width="32" description="TCP3d Output Status Register 0 Process 0">
    <bitfield id="SNR_M1" width="18" begin="17" end="0" description="First moment of SNR calculations" rwaccess="R" />
    <bitfield id="FINAL_IT" width="4" begin="27" end="24" description="Number of decoded iterations" rwaccess="R" />
  </register>
  <register id="TCP3d_Output_Status_Register_0_Process_1" offset="0x00300" width="32" description="TCP3d Output Status Register 0 Process 1">
    <bitfield id="SNR_M1" width="18" begin="17" end="0" description="First moment of SNR calculations" rwaccess="R" />
    <bitfield id="FINAL_IT" width="4" begin="27" end="24" description="Number of decoded iterations" rwaccess="R" />
  </register>
  <register id="TCP3d_Output_Status_Register_1_Process_0" offset="0x00104" width="32" description="TCP3d Output Status Register 1 Process 0">
    <bitfield id="SNR_M2" width="22" begin="21" end="0" description="Second moment of SNR calculations" rwaccess="R" />
    <bitfield id="LTE_CRC_CHK" width="1" begin="29" end="29" description="LTE CRC Check Status" rwaccess="R" />
    <bitfield id="SNR_EXCEED" width="2" begin="31" end="30" description="SNR status. Final status held" rwaccess="R" />
  </register>
  <register id="TCP3d_Output_Status_Register_1_Process_1" offset="0x00304" width="32" description="TCP3d Output Status Register 1 Process 1">
    <bitfield id="SNR_M2" width="22" begin="21" end="0" description="Second moment of SNR calculations" rwaccess="R" />
    <bitfield id="SNR_EXCEED" width="2" begin="31" end="30" description="SNR status. Final status held" rwaccess="R" />
  </register>
  <register id="TCP3d_Output_Status_Register_2_Process_0" offset="0x00108" width="32" description="TCP3d Output Status Register 2 Process 0">
    <bitfield id="CNT_CQI" width="14" begin="13" end="0" description="Channel Quality Indicator measurement. Reports the number of mismatches between systematics and hard decisions" rwaccess="R" />
    <bitfield id="CNT_CQI_ZERO" width="14" begin="29" end="16" description="CQI logic reports the number of systematics that have a value of zero 000000, which is ambiguous i.e. does not imply a soft bit of either 0 or 1, here" rwaccess="R" />
  </register>
  <register id="TCP3d_Output_Status_Register_2_Process_1" offset="0x00308" width="32" description="TCP3d Output Status Register 2 Process 1">
    <bitfield id="CNT_CQI" width="14" begin="13" end="0" description="Channel Quality Indicator measurement. Reports the number of mismatches between systematics and hard decisions" rwaccess="R" />
    <bitfield id="CNT_CQI_ZERO" width="14" begin="29" end="16" description="CQI logic reports the number of systematics that have a value of zero 000000, which is ambiguous i.e. does not imply a soft bit of either 0 or 1, here" rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
