<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/pci/quirks.c</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">drivers/pci</a> - quirks.c<span style="font-size: 80%;"> (source / <a href="quirks.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntry">1383</td>
            <td class="headerCovTableEntryLo">0.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">180</td>
            <td class="headerCovTableEntryLo">0.6 %</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  * This file contains work-arounds for many known PCI hardware bugs.</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Devices present only on certain architectures (host bridges et cetera)</a>
<a name="5"><span class="lineNum">       5 </span>            :  * should be handled in arch-specific code.</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  * Note: any quirks for hotpluggable devices must _NOT_ be declared __init.</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Copyright (c) 1999 Martin Mares &lt;mj@ucw.cz&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * Init/reset quirks for USB host controllers should be in the USB quirks</a>
<a name="12"><span class="lineNum">      12 </span>            :  * file, where their drivers can use them.</a>
<a name="13"><span class="lineNum">      13 </span>            :  */</a>
<a name="14"><span class="lineNum">      14 </span>            : </a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;linux/types.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;linux/kernel.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;linux/export.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;linux/init.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;linux/acpi.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;linux/dmi.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;linux/ioport.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/sched.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;linux/ktime.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;linux/mm.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;linux/nvme.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;linux/platform_data/x86/apple.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;linux/pm_runtime.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;linux/suspend.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;linux/switchtec.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;asm/dma.h&gt;      /* isa_dma_bridge_buggy */</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;pci.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span><span class="lineNoCov">          0 : static ktime_t fixup_debug_start(struct pci_dev *dev,</span></a>
<a name="36"><span class="lineNum">      36 </span>            :                                  void (*fn)(struct pci_dev *dev))</a>
<a name="37"><span class="lineNum">      37 </span>            : {</a>
<a name="38"><span class="lineNum">      38 </span><span class="lineNoCov">          0 :         if (initcall_debug)</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;calling  %pS @ %i\n&quot;, fn, task_pid_nr(current));</span></a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :         return ktime_get();</span></a>
<a name="42"><span class="lineNum">      42 </span>            : }</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 : static void fixup_debug_report(struct pci_dev *dev, ktime_t calltime,</span></a>
<a name="45"><span class="lineNum">      45 </span>            :                                void (*fn)(struct pci_dev *dev))</a>
<a name="46"><span class="lineNum">      46 </span>            : {</a>
<a name="47"><span class="lineNum">      47 </span>            :         ktime_t delta, rettime;</a>
<a name="48"><span class="lineNum">      48 </span>            :         unsigned long long duration;</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :         rettime = ktime_get();</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         delta = ktime_sub(rettime, calltime);</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :         duration = (unsigned long long) ktime_to_ns(delta) &gt;&gt; 10;</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :         if (initcall_debug || duration &gt; 10000)</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;%pS took %lld usecs\n&quot;, fn, duration);</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 : }</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 : static void pci_do_fixups(struct pci_dev *dev, struct pci_fixup *f,</span></a>
<a name="58"><span class="lineNum">      58 </span>            :                           struct pci_fixup *end)</a>
<a name="59"><span class="lineNum">      59 </span>            : {</a>
<a name="60"><span class="lineNum">      60 </span>            :         ktime_t calltime;</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         for (; f &lt; end; f++)</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :                 if ((f-&gt;class == (u32) (dev-&gt;class &gt;&gt; f-&gt;class_shift) ||</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :                      f-&gt;class == (u32) PCI_ANY_ID) &amp;&amp;</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :                     (f-&gt;vendor == dev-&gt;vendor ||</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :                      f-&gt;vendor == (u16) PCI_ANY_ID) &amp;&amp;</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :                     (f-&gt;device == dev-&gt;device ||</span></a>
<a name="68"><span class="lineNum">      68 </span>            :                      f-&gt;device == (u16) PCI_ANY_ID)) {</a>
<a name="69"><span class="lineNum">      69 </span>            :                         void (*hook)(struct pci_dev *dev);</a>
<a name="70"><span class="lineNum">      70 </span>            : #ifdef CONFIG_HAVE_ARCH_PREL32_RELOCATIONS</a>
<a name="71"><span class="lineNum">      71 </span>            :                         hook = offset_to_ptr(&amp;f-&gt;hook_offset);</a>
<a name="72"><span class="lineNum">      72 </span>            : #else</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :                         hook = f-&gt;hook;</span></a>
<a name="74"><span class="lineNum">      74 </span>            : #endif</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :                         calltime = fixup_debug_start(dev, hook);</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :                         hook(dev);</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :                         fixup_debug_report(dev, calltime, hook);</span></a>
<a name="78"><span class="lineNum">      78 </span>            :                 }</a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 : }</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : extern struct pci_fixup __start_pci_fixups_early[];</a>
<a name="82"><span class="lineNum">      82 </span>            : extern struct pci_fixup __end_pci_fixups_early[];</a>
<a name="83"><span class="lineNum">      83 </span>            : extern struct pci_fixup __start_pci_fixups_header[];</a>
<a name="84"><span class="lineNum">      84 </span>            : extern struct pci_fixup __end_pci_fixups_header[];</a>
<a name="85"><span class="lineNum">      85 </span>            : extern struct pci_fixup __start_pci_fixups_final[];</a>
<a name="86"><span class="lineNum">      86 </span>            : extern struct pci_fixup __end_pci_fixups_final[];</a>
<a name="87"><span class="lineNum">      87 </span>            : extern struct pci_fixup __start_pci_fixups_enable[];</a>
<a name="88"><span class="lineNum">      88 </span>            : extern struct pci_fixup __end_pci_fixups_enable[];</a>
<a name="89"><span class="lineNum">      89 </span>            : extern struct pci_fixup __start_pci_fixups_resume[];</a>
<a name="90"><span class="lineNum">      90 </span>            : extern struct pci_fixup __end_pci_fixups_resume[];</a>
<a name="91"><span class="lineNum">      91 </span>            : extern struct pci_fixup __start_pci_fixups_resume_early[];</a>
<a name="92"><span class="lineNum">      92 </span>            : extern struct pci_fixup __end_pci_fixups_resume_early[];</a>
<a name="93"><span class="lineNum">      93 </span>            : extern struct pci_fixup __start_pci_fixups_suspend[];</a>
<a name="94"><span class="lineNum">      94 </span>            : extern struct pci_fixup __end_pci_fixups_suspend[];</a>
<a name="95"><span class="lineNum">      95 </span>            : extern struct pci_fixup __start_pci_fixups_suspend_late[];</a>
<a name="96"><span class="lineNum">      96 </span>            : extern struct pci_fixup __end_pci_fixups_suspend_late[];</a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span>            : static bool pci_apply_fixup_final_quirks;</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 : void pci_fixup_device(enum pci_fixup_pass pass, struct pci_dev *dev)</span></a>
<a name="101"><span class="lineNum">     101 </span>            : {</a>
<a name="102"><span class="lineNum">     102 </span>            :         struct pci_fixup *start, *end;</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         switch (pass) {</span></a>
<a name="105"><span class="lineNum">     105 </span>            :         case pci_fixup_early:</a>
<a name="106"><span class="lineNum">     106 </span>            :                 start = __start_pci_fixups_early;</a>
<a name="107"><span class="lineNum">     107 </span>            :                 end = __end_pci_fixups_early;</a>
<a name="108"><span class="lineNum">     108 </span>            :                 break;</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            :         case pci_fixup_header:</a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 start = __start_pci_fixups_header;</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 end = __end_pci_fixups_header;</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span>            :         case pci_fixup_final:</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 if (!pci_apply_fixup_final_quirks)</span></a>
<a name="117"><span class="lineNum">     117 </span>            :                         return;</a>
<a name="118"><span class="lineNum">     118 </span>            :                 start = __start_pci_fixups_final;</a>
<a name="119"><span class="lineNum">     119 </span>            :                 end = __end_pci_fixups_final;</a>
<a name="120"><span class="lineNum">     120 </span>            :                 break;</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            :         case pci_fixup_enable:</a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 start = __start_pci_fixups_enable;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 end = __end_pci_fixups_enable;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span>            :         case pci_fixup_resume:</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 start = __start_pci_fixups_resume;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 end = __end_pci_fixups_resume;</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            :         case pci_fixup_resume_early:</a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 start = __start_pci_fixups_resume_early;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 end = __end_pci_fixups_resume_early;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            :         case pci_fixup_suspend:</a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 start = __start_pci_fixups_suspend;</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 end = __end_pci_fixups_suspend;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            :         case pci_fixup_suspend_late:</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 start = __start_pci_fixups_suspend_late;</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 end = __end_pci_fixups_suspend_late;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span>            :         default:</a>
<a name="148"><span class="lineNum">     148 </span>            :                 /* stupid compiler warning, you would think with an enum... */</a>
<a name="149"><span class="lineNum">     149 </span>            :                 return;</a>
<a name="150"><span class="lineNum">     150 </span>            :         }</a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :         pci_do_fixups(dev, start, end);</span></a>
<a name="152"><span class="lineNum">     152 </span>            : }</a>
<a name="153"><span class="lineNum">     153 </span>            : EXPORT_SYMBOL(pci_fixup_device);</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">          1 : static int __init pci_apply_final_quirks(void)</span></a>
<a name="156"><span class="lineNum">     156 </span>            : {</a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">          1 :         struct pci_dev *dev = NULL;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">          1 :         u8 cls = 0;</span></a>
<a name="159"><span class="lineNum">     159 </span>            :         u8 tmp;</a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">          1 :         if (pci_cache_line_size)</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 pr_info(&quot;PCI: CLS %u bytes\n&quot;, pci_cache_line_size &lt;&lt; 2);</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">          1 :         pci_apply_fixup_final_quirks = true;</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">          2 :         for_each_pci_dev(dev) {</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 pci_fixup_device(pci_fixup_final, dev);</span></a>
<a name="167"><span class="lineNum">     167 </span>            :                 /*</a>
<a name="168"><span class="lineNum">     168 </span>            :                  * If arch hasn't set it explicitly yet, use the CLS</a>
<a name="169"><span class="lineNum">     169 </span>            :                  * value shared by all PCI devices.  If there's a</a>
<a name="170"><span class="lineNum">     170 </span>            :                  * mismatch, fall back to the default value.</a>
<a name="171"><span class="lineNum">     171 </span>            :                  */</a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 if (!pci_cache_line_size) {</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :                         pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &amp;tmp);</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :                         if (!cls)</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :                                 cls = tmp;</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :                         if (!tmp || cls == tmp)</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;CLS mismatch (%u != %u), using %u bytes\n&quot;,</span></a>
<a name="180"><span class="lineNum">     180 </span>            :                                  cls &lt;&lt; 2, tmp &lt;&lt; 2,</a>
<a name="181"><span class="lineNum">     181 </span>            :                                  pci_dfl_cache_line_size &lt;&lt; 2);</a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :                         pci_cache_line_size = pci_dfl_cache_line_size;</span></a>
<a name="183"><span class="lineNum">     183 </span>            :                 }</a>
<a name="184"><span class="lineNum">     184 </span>            :         }</a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">          1 :         if (!pci_cache_line_size) {</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">          1 :                 pr_info(&quot;PCI: CLS %u bytes, default %u\n&quot;, cls &lt;&lt; 2,</span></a>
<a name="188"><span class="lineNum">     188 </span>            :                         pci_dfl_cache_line_size &lt;&lt; 2);</a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">          1 :                 pci_cache_line_size = cls ? cls : pci_dfl_cache_line_size;</span></a>
<a name="190"><span class="lineNum">     190 </span>            :         }</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">          1 :         return 0;</span></a>
<a name="193"><span class="lineNum">     193 </span>            : }</a>
<a name="194"><span class="lineNum">     194 </span>            : fs_initcall_sync(pci_apply_final_quirks);</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            : /*</a>
<a name="197"><span class="lineNum">     197 </span>            :  * Decoding should be disabled for a PCI device during BAR sizing to avoid</a>
<a name="198"><span class="lineNum">     198 </span>            :  * conflict. But doing so may cause problems on host bridge and perhaps other</a>
<a name="199"><span class="lineNum">     199 </span>            :  * key system devices. For devices that need to have mmio decoding always-on,</a>
<a name="200"><span class="lineNum">     200 </span>            :  * we need to set the dev-&gt;mmio_always_on bit.</a>
<a name="201"><span class="lineNum">     201 </span>            :  */</a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 : static void quirk_mmio_always_on(struct pci_dev *dev)</span></a>
<a name="203"><span class="lineNum">     203 </span>            : {</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         dev-&gt;mmio_always_on = 1;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 : }</span></a>
<a name="206"><span class="lineNum">     206 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_ANY_ID, PCI_ANY_ID,</a>
<a name="207"><span class="lineNum">     207 </span>            :                                 PCI_CLASS_BRIDGE_HOST, 8, quirk_mmio_always_on);</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            : /*</a>
<a name="210"><span class="lineNum">     210 </span>            :  * The Mellanox Tavor device gives false positive parity errors.  Disable</a>
<a name="211"><span class="lineNum">     211 </span>            :  * parity error reporting.</a>
<a name="212"><span class="lineNum">     212 </span>            :  */</a>
<a name="213"><span class="lineNum">     213 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_TAVOR, pci_disable_parity);</a>
<a name="214"><span class="lineNum">     214 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_TAVOR_BRIDGE, pci_disable_parity);</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            : /*</a>
<a name="217"><span class="lineNum">     217 </span>            :  * Deal with broken BIOSes that neglect to enable passive release,</a>
<a name="218"><span class="lineNum">     218 </span>            :  * which can cause problems in combination with the 82441FX/PPro MTRRs</a>
<a name="219"><span class="lineNum">     219 </span>            :  */</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 : static void quirk_passive_release(struct pci_dev *dev)</span></a>
<a name="221"><span class="lineNum">     221 </span>            : {</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         struct pci_dev *d = NULL;</span></a>
<a name="223"><span class="lineNum">     223 </span>            :         unsigned char dlc;</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            :         /*</a>
<a name="226"><span class="lineNum">     226 </span>            :          * We have to make sure a particular bit is set in the PIIX3</a>
<a name="227"><span class="lineNum">     227 </span>            :          * ISA bridge, so we have to go out and find it.</a>
<a name="228"><span class="lineNum">     228 </span>            :          */</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :         while ((d = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82371SB_0, d))) {</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :                 pci_read_config_byte(d, 0x82, &amp;dlc);</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 if (!(dlc &amp; 1&lt;&lt;1)) {</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                         pci_info(d, &quot;PIIX3: Enabling Passive Release\n&quot;);</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                         dlc |= 1&lt;&lt;1;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                         pci_write_config_byte(d, 0x82, dlc);</span></a>
<a name="235"><span class="lineNum">     235 </span>            :                 }</a>
<a name="236"><span class="lineNum">     236 </span>            :         }</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 : }</span></a>
<a name="238"><span class="lineNum">     238 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82441,      quirk_passive_release);</a>
<a name="239"><span class="lineNum">     239 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82441,      quirk_passive_release);</a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span>            : /*</a>
<a name="242"><span class="lineNum">     242 </span>            :  * The VIA VP2/VP3/MVP3 seem to have some 'features'. There may be a</a>
<a name="243"><span class="lineNum">     243 </span>            :  * workaround but VIA don't answer queries. If you happen to have good</a>
<a name="244"><span class="lineNum">     244 </span>            :  * contacts at VIA ask them for me please -- Alan</a>
<a name="245"><span class="lineNum">     245 </span>            :  *</a>
<a name="246"><span class="lineNum">     246 </span>            :  * This appears to be BIOS not version dependent. So presumably there is a</a>
<a name="247"><span class="lineNum">     247 </span>            :  * chipset level fix.</a>
<a name="248"><span class="lineNum">     248 </span>            :  */</a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 : static void quirk_isa_dma_hangs(struct pci_dev *dev)</span></a>
<a name="250"><span class="lineNum">     250 </span>            : {</a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         if (!isa_dma_bridge_buggy) {</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 isa_dma_bridge_buggy = 1;</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Activating ISA DMA hang workarounds\n&quot;);</span></a>
<a name="254"><span class="lineNum">     254 </span>            :         }</a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 : }</span></a>
<a name="256"><span class="lineNum">     256 </span>            : /*</a>
<a name="257"><span class="lineNum">     257 </span>            :  * It's not totally clear which chipsets are the problematic ones.  We know</a>
<a name="258"><span class="lineNum">     258 </span>            :  * 82C586 and 82C596 variants are affected.</a>
<a name="259"><span class="lineNum">     259 </span>            :  */</a>
<a name="260"><span class="lineNum">     260 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_82C586_0,     quirk_isa_dma_hangs);</a>
<a name="261"><span class="lineNum">     261 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_82C596,       quirk_isa_dma_hangs);</a>
<a name="262"><span class="lineNum">     262 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82371SB_0,  quirk_isa_dma_hangs);</a>
<a name="263"><span class="lineNum">     263 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL,       PCI_DEVICE_ID_AL_M1533,         quirk_isa_dma_hangs);</a>
<a name="264"><span class="lineNum">     264 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NEC,      PCI_DEVICE_ID_NEC_CBUS_1,       quirk_isa_dma_hangs);</a>
<a name="265"><span class="lineNum">     265 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NEC,      PCI_DEVICE_ID_NEC_CBUS_2,       quirk_isa_dma_hangs);</a>
<a name="266"><span class="lineNum">     266 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NEC,      PCI_DEVICE_ID_NEC_CBUS_3,       quirk_isa_dma_hangs);</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            : /*</a>
<a name="269"><span class="lineNum">     269 </span>            :  * Intel NM10 &quot;TigerPoint&quot; LPC PM1a_STS.BM_STS must be clear</a>
<a name="270"><span class="lineNum">     270 </span>            :  * for some HT machines to use C4 w/o hanging.</a>
<a name="271"><span class="lineNum">     271 </span>            :  */</a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 : static void quirk_tigerpoint_bm_sts(struct pci_dev *dev)</span></a>
<a name="273"><span class="lineNum">     273 </span>            : {</a>
<a name="274"><span class="lineNum">     274 </span>            :         u32 pmbase;</a>
<a name="275"><span class="lineNum">     275 </span>            :         u16 pm1a;</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, 0x40, &amp;pmbase);</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         pmbase = pmbase &amp; 0xff80;</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :         pm1a = inw(pmbase);</span></a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :         if (pm1a &amp; 0x10) {</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 pci_info(dev, FW_BUG &quot;TigerPoint LPC.BM_STS cleared\n&quot;);</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 outw(0x10, pmbase);</span></a>
<a name="284"><span class="lineNum">     284 </span>            :         }</a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 : }</span></a>
<a name="286"><span class="lineNum">     286 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_TGP_LPC, quirk_tigerpoint_bm_sts);</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            : /* Chipsets where PCI-&gt;PCI transfers vanish or hang */</a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 : static void quirk_nopcipci(struct pci_dev *dev)</span></a>
<a name="290"><span class="lineNum">     290 </span>            : {</a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :         if ((pci_pci_problems &amp; PCIPCI_FAIL) == 0) {</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Disabling direct PCI/PCI transfers\n&quot;);</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 pci_pci_problems |= PCIPCI_FAIL;</span></a>
<a name="294"><span class="lineNum">     294 </span>            :         }</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 : }</span></a>
<a name="296"><span class="lineNum">     296 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SI,       PCI_DEVICE_ID_SI_5597,          quirk_nopcipci);</a>
<a name="297"><span class="lineNum">     297 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SI,       PCI_DEVICE_ID_SI_496,           quirk_nopcipci);</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 : static void quirk_nopciamd(struct pci_dev *dev)</span></a>
<a name="300"><span class="lineNum">     300 </span>            : {</a>
<a name="301"><span class="lineNum">     301 </span>            :         u8 rev;</a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, 0x08, &amp;rev);</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         if (rev == 0x13) {</span></a>
<a name="304"><span class="lineNum">     304 </span>            :                 /* Erratum 24 */</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Chipset erratum: Disabling direct PCI/AGP transfers\n&quot;);</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 pci_pci_problems |= PCIAGP_FAIL;</span></a>
<a name="307"><span class="lineNum">     307 </span>            :         }</a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 : }</span></a>
<a name="309"><span class="lineNum">     309 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD,      PCI_DEVICE_ID_AMD_8151_0,       quirk_nopciamd);</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            : /* Triton requires workarounds to be used by the drivers */</a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 : static void quirk_triton(struct pci_dev *dev)</span></a>
<a name="313"><span class="lineNum">     313 </span>            : {</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         if ((pci_pci_problems&amp;PCIPCI_TRITON) == 0) {</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Limiting direct PCI/PCI transfers\n&quot;);</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :                 pci_pci_problems |= PCIPCI_TRITON;</span></a>
<a name="317"><span class="lineNum">     317 </span>            :         }</a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 : }</span></a>
<a name="319"><span class="lineNum">     319 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82437,      quirk_triton);</a>
<a name="320"><span class="lineNum">     320 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82437VX,    quirk_triton);</a>
<a name="321"><span class="lineNum">     321 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82439,      quirk_triton);</a>
<a name="322"><span class="lineNum">     322 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82439TX,    quirk_triton);</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            : /*</a>
<a name="325"><span class="lineNum">     325 </span>            :  * VIA Apollo KT133 needs PCI latency patch</a>
<a name="326"><span class="lineNum">     326 </span>            :  * Made according to a Windows driver-based patch by George E. Breese;</a>
<a name="327"><span class="lineNum">     327 </span>            :  * see PCI Latency Adjust on http://www.viahardware.com/download/viatweak.shtm</a>
<a name="328"><span class="lineNum">     328 </span>            :  * Also see http://www.au-ja.org/review-kt133a-1-en.phtml for the info on</a>
<a name="329"><span class="lineNum">     329 </span>            :  * which Mr Breese based his work.</a>
<a name="330"><span class="lineNum">     330 </span>            :  *</a>
<a name="331"><span class="lineNum">     331 </span>            :  * Updated based on further information from the site and also on</a>
<a name="332"><span class="lineNum">     332 </span>            :  * information provided by VIA</a>
<a name="333"><span class="lineNum">     333 </span>            :  */</a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 : static void quirk_vialatency(struct pci_dev *dev)</span></a>
<a name="335"><span class="lineNum">     335 </span>            : {</a>
<a name="336"><span class="lineNum">     336 </span>            :         struct pci_dev *p;</a>
<a name="337"><span class="lineNum">     337 </span>            :         u8 busarb;</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            :         /*</a>
<a name="340"><span class="lineNum">     340 </span>            :          * Ok, we have a potential problem chipset here. Now see if we have</a>
<a name="341"><span class="lineNum">     341 </span>            :          * a buggy southbridge.</a>
<a name="342"><span class="lineNum">     342 </span>            :          */</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         p = pci_get_device(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C686, NULL);</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         if (p != NULL) {</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            :                 /*</a>
<a name="347"><span class="lineNum">     347 </span>            :                  * 0x40 - 0x4f == 686B, 0x10 - 0x2f == 686A;</a>
<a name="348"><span class="lineNum">     348 </span>            :                  * thanks Dan Hollis.</a>
<a name="349"><span class="lineNum">     349 </span>            :                  * Check for buggy part revisions</a>
<a name="350"><span class="lineNum">     350 </span>            :                  */</a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 if (p-&gt;revision &lt; 0x40 || p-&gt;revision &gt; 0x42)</span></a>
<a name="352"><span class="lineNum">     352 </span>            :                         goto exit;</a>
<a name="353"><span class="lineNum">     353 </span>            :         } else {</a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :                 p = pci_get_device(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8231, NULL);</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 if (p == NULL)  /* No problem parts */</span></a>
<a name="356"><span class="lineNum">     356 </span>            :                         goto exit;</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            :                 /* Check for buggy part revisions */</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 if (p-&gt;revision &lt; 0x10 || p-&gt;revision &gt; 0x12)</span></a>
<a name="360"><span class="lineNum">     360 </span>            :                         goto exit;</a>
<a name="361"><span class="lineNum">     361 </span>            :         }</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            :         /*</a>
<a name="364"><span class="lineNum">     364 </span>            :          * Ok we have the problem. Now set the PCI master grant to occur</a>
<a name="365"><span class="lineNum">     365 </span>            :          * every master grant. The apparent bug is that under high PCI load</a>
<a name="366"><span class="lineNum">     366 </span>            :          * (quite common in Linux of course) you can get data loss when the</a>
<a name="367"><span class="lineNum">     367 </span>            :          * CPU is held off the bus for 3 bus master requests.  This happens</a>
<a name="368"><span class="lineNum">     368 </span>            :          * to include the IDE controllers....</a>
<a name="369"><span class="lineNum">     369 </span>            :          *</a>
<a name="370"><span class="lineNum">     370 </span>            :          * VIA only apply this fix when an SB Live! is present but under</a>
<a name="371"><span class="lineNum">     371 </span>            :          * both Linux and Windows this isn't enough, and we have seen</a>
<a name="372"><span class="lineNum">     372 </span>            :          * corruption without SB Live! but with things like 3 UDMA IDE</a>
<a name="373"><span class="lineNum">     373 </span>            :          * controllers. So we ignore that bit of the VIA recommendation..</a>
<a name="374"><span class="lineNum">     374 </span>            :          */</a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, 0x76, &amp;busarb);</span></a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span>            :         /*</a>
<a name="378"><span class="lineNum">     378 </span>            :          * Set bit 4 and bit 5 of byte 76 to 0x01</a>
<a name="379"><span class="lineNum">     379 </span>            :          * &quot;Master priority rotation on every PCI master grant&quot;</a>
<a name="380"><span class="lineNum">     380 </span>            :          */</a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :         busarb &amp;= ~(1&lt;&lt;5);</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :         busarb |= (1&lt;&lt;4);</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev, 0x76, busarb);</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Applying VIA southbridge workaround\n&quot;);</span></a>
<a name="385"><span class="lineNum">     385 </span>            : exit:</a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         pci_dev_put(p);</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 : }</span></a>
<a name="388"><span class="lineNum">     388 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_8363_0,       quirk_vialatency);</a>
<a name="389"><span class="lineNum">     389 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_8371_1,       quirk_vialatency);</a>
<a name="390"><span class="lineNum">     390 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_8361,         quirk_vialatency);</a>
<a name="391"><span class="lineNum">     391 </span>            : /* Must restore this on a resume from RAM */</a>
<a name="392"><span class="lineNum">     392 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8363_0,       quirk_vialatency);</a>
<a name="393"><span class="lineNum">     393 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8371_1,       quirk_vialatency);</a>
<a name="394"><span class="lineNum">     394 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8361,         quirk_vialatency);</a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span>            : /* VIA Apollo VP3 needs ETBF on BT848/878 */</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 : static void quirk_viaetbf(struct pci_dev *dev)</span></a>
<a name="398"><span class="lineNum">     398 </span>            : {</a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :         if ((pci_pci_problems&amp;PCIPCI_VIAETBF) == 0) {</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Limiting direct PCI/PCI transfers\n&quot;);</span></a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 pci_pci_problems |= PCIPCI_VIAETBF;</span></a>
<a name="402"><span class="lineNum">     402 </span>            :         }</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 : }</span></a>
<a name="404"><span class="lineNum">     404 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_82C597_0,     quirk_viaetbf);</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 : static void quirk_vsfx(struct pci_dev *dev)</span></a>
<a name="407"><span class="lineNum">     407 </span>            : {</a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :         if ((pci_pci_problems&amp;PCIPCI_VSFX) == 0) {</span></a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Limiting direct PCI/PCI transfers\n&quot;);</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 pci_pci_problems |= PCIPCI_VSFX;</span></a>
<a name="411"><span class="lineNum">     411 </span>            :         }</a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 : }</span></a>
<a name="413"><span class="lineNum">     413 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_82C576,       quirk_vsfx);</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            : /*</a>
<a name="416"><span class="lineNum">     416 </span>            :  * ALi Magik requires workarounds to be used by the drivers that DMA to AGP</a>
<a name="417"><span class="lineNum">     417 </span>            :  * space. Latency must be set to 0xA and Triton workaround applied too.</a>
<a name="418"><span class="lineNum">     418 </span>            :  * [Info kindly provided by ALi]</a>
<a name="419"><span class="lineNum">     419 </span>            :  */</a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 : static void quirk_alimagik(struct pci_dev *dev)</span></a>
<a name="421"><span class="lineNum">     421 </span>            : {</a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :         if ((pci_pci_problems&amp;PCIPCI_ALIMAGIK) == 0) {</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Limiting direct PCI/PCI transfers\n&quot;);</span></a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 pci_pci_problems |= PCIPCI_ALIMAGIK|PCIPCI_TRITON;</span></a>
<a name="425"><span class="lineNum">     425 </span>            :         }</a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 : }</span></a>
<a name="427"><span class="lineNum">     427 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL,       PCI_DEVICE_ID_AL_M1647,         quirk_alimagik);</a>
<a name="428"><span class="lineNum">     428 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL,       PCI_DEVICE_ID_AL_M1651,         quirk_alimagik);</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span>            : /* Natoma has some interesting boundary conditions with Zoran stuff at least */</a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 : static void quirk_natoma(struct pci_dev *dev)</span></a>
<a name="432"><span class="lineNum">     432 </span>            : {</a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :         if ((pci_pci_problems&amp;PCIPCI_NATOMA) == 0) {</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Limiting direct PCI/PCI transfers\n&quot;);</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 pci_pci_problems |= PCIPCI_NATOMA;</span></a>
<a name="436"><span class="lineNum">     436 </span>            :         }</a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 : }</span></a>
<a name="438"><span class="lineNum">     438 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82441,      quirk_natoma);</a>
<a name="439"><span class="lineNum">     439 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82443LX_0,  quirk_natoma);</a>
<a name="440"><span class="lineNum">     440 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82443LX_1,  quirk_natoma);</a>
<a name="441"><span class="lineNum">     441 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82443BX_0,  quirk_natoma);</a>
<a name="442"><span class="lineNum">     442 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82443BX_1,  quirk_natoma);</a>
<a name="443"><span class="lineNum">     443 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82443BX_2,  quirk_natoma);</a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span>            : /*</a>
<a name="446"><span class="lineNum">     446 </span>            :  * This chip can cause PCI parity errors if config register 0xA0 is read</a>
<a name="447"><span class="lineNum">     447 </span>            :  * while DMAs are occurring.</a>
<a name="448"><span class="lineNum">     448 </span>            :  */</a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 : static void quirk_citrine(struct pci_dev *dev)</span></a>
<a name="450"><span class="lineNum">     450 </span>            : {</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         dev-&gt;cfg_size = 0xA0;</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 : }</span></a>
<a name="453"><span class="lineNum">     453 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_IBM,     PCI_DEVICE_ID_IBM_CITRINE,      quirk_citrine);</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            : /*</a>
<a name="456"><span class="lineNum">     456 </span>            :  * This chip can cause bus lockups if config addresses above 0x600</a>
<a name="457"><span class="lineNum">     457 </span>            :  * are read or written.</a>
<a name="458"><span class="lineNum">     458 </span>            :  */</a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 : static void quirk_nfp6000(struct pci_dev *dev)</span></a>
<a name="460"><span class="lineNum">     460 </span>            : {</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         dev-&gt;cfg_size = 0x600;</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 : }</span></a>
<a name="463"><span class="lineNum">     463 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NETRONOME,       PCI_DEVICE_ID_NETRONOME_NFP4000,        quirk_nfp6000);</a>
<a name="464"><span class="lineNum">     464 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NETRONOME,       PCI_DEVICE_ID_NETRONOME_NFP6000,        quirk_nfp6000);</a>
<a name="465"><span class="lineNum">     465 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NETRONOME,       PCI_DEVICE_ID_NETRONOME_NFP5000,        quirk_nfp6000);</a>
<a name="466"><span class="lineNum">     466 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NETRONOME,       PCI_DEVICE_ID_NETRONOME_NFP6000_VF,     quirk_nfp6000);</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            : /*  On IBM Crocodile ipr SAS adapters, expand BAR to system page size */</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 : static void quirk_extend_bar_to_page(struct pci_dev *dev)</span></a>
<a name="470"><span class="lineNum">     470 </span>            : {</a>
<a name="471"><span class="lineNum">     471 </span>            :         int i;</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; PCI_STD_NUM_BARS; i++) {</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :                 struct resource *r = &amp;dev-&gt;resource[i];</span></a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 :                 if (r-&gt;flags &amp; IORESOURCE_MEM &amp;&amp; resource_size(r) &lt; PAGE_SIZE) {</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :                         r-&gt;end = PAGE_SIZE - 1;</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :                         r-&gt;start = 0;</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :                         r-&gt;flags |= IORESOURCE_UNSET;</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;expanded BAR %d to page size: %pR\n&quot;,</span></a>
<a name="481"><span class="lineNum">     481 </span>            :                                  i, r);</a>
<a name="482"><span class="lineNum">     482 </span>            :                 }</a>
<a name="483"><span class="lineNum">     483 </span>            :         }</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 : }</span></a>
<a name="485"><span class="lineNum">     485 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_IBM, 0x034a, quirk_extend_bar_to_page);</a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span>            : /*</a>
<a name="488"><span class="lineNum">     488 </span>            :  * S3 868 and 968 chips report region size equal to 32M, but they decode 64M.</a>
<a name="489"><span class="lineNum">     489 </span>            :  * If it's needed, re-allocate the region.</a>
<a name="490"><span class="lineNum">     490 </span>            :  */</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 : static void quirk_s3_64M(struct pci_dev *dev)</span></a>
<a name="492"><span class="lineNum">     492 </span>            : {</a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         struct resource *r = &amp;dev-&gt;resource[0];</span></a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         if ((r-&gt;start &amp; 0x3ffffff) || r-&gt;end != r-&gt;start + 0x3ffffff) {</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 r-&gt;flags |= IORESOURCE_UNSET;</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 r-&gt;start = 0;</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :                 r-&gt;end = 0x3ffffff;</span></a>
<a name="499"><span class="lineNum">     499 </span>            :         }</a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 : }</span></a>
<a name="501"><span class="lineNum">     501 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_S3,      PCI_DEVICE_ID_S3_868,           quirk_s3_64M);</a>
<a name="502"><span class="lineNum">     502 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_S3,      PCI_DEVICE_ID_S3_968,           quirk_s3_64M);</a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 : static void quirk_io(struct pci_dev *dev, int pos, unsigned int size,</span></a>
<a name="505"><span class="lineNum">     505 </span>            :                      const char *name)</a>
<a name="506"><span class="lineNum">     506 </span>            : {</a>
<a name="507"><span class="lineNum">     507 </span>            :         u32 region;</a>
<a name="508"><span class="lineNum">     508 </span>            :         struct pci_bus_region bus_region;</a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :         struct resource *res = dev-&gt;resource + pos;</span></a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, PCI_BASE_ADDRESS_0 + (pos &lt;&lt; 2), &amp;region);</span></a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         if (!region)</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="515"><span class="lineNum">     515 </span>            : </a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         res-&gt;name = pci_name(dev);</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         res-&gt;flags = region &amp; ~PCI_BASE_ADDRESS_IO_MASK;</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         res-&gt;flags |=</span></a>
<a name="519"><span class="lineNum">     519 </span>            :                 (IORESOURCE_IO | IORESOURCE_PCI_FIXED | IORESOURCE_SIZEALIGN);</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :         region &amp;= ~(size - 1);</span></a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span>            :         /* Convert from PCI bus to resource space */</a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :         bus_region.start = region;</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :         bus_region.end = region + size - 1;</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :         pcibios_bus_to_resource(dev-&gt;bus, res, &amp;bus_region);</span></a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :         pci_info(dev, FW_BUG &quot;%s quirk: reg 0x%x: %pR\n&quot;,</span></a>
<a name="528"><span class="lineNum">     528 </span>            :                  name, PCI_BASE_ADDRESS_0 + (pos &lt;&lt; 2), res);</a>
<a name="529"><span class="lineNum">     529 </span>            : }</a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span>            : /*</a>
<a name="532"><span class="lineNum">     532 </span>            :  * Some CS5536 BIOSes (for example, the Soekris NET5501 board w/ comBIOS</a>
<a name="533"><span class="lineNum">     533 </span>            :  * ver. 1.33  20070103) don't set the correct ISA PCI region header info.</a>
<a name="534"><span class="lineNum">     534 </span>            :  * BAR0 should be 8 bytes; instead, it may be set to something like 8k</a>
<a name="535"><span class="lineNum">     535 </span>            :  * (which conflicts w/ BAR1's memory range).</a>
<a name="536"><span class="lineNum">     536 </span>            :  *</a>
<a name="537"><span class="lineNum">     537 </span>            :  * CS553x's ISA PCI BARs may also be read-only (ref:</a>
<a name="538"><span class="lineNum">     538 </span>            :  * https://bugzilla.kernel.org/show_bug.cgi?id=85991 - Comment #4 forward).</a>
<a name="539"><span class="lineNum">     539 </span>            :  */</a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 : static void quirk_cs5536_vsa(struct pci_dev *dev)</span></a>
<a name="541"><span class="lineNum">     541 </span>            : {</a>
<a name="542"><span class="lineNum">     542 </span>            :         static char *name = &quot;CS5536 ISA bridge&quot;;</a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :         if (pci_resource_len(dev, 0) != 8) {</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 quirk_io(dev, 0,   8, name);    /* SMB */</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 quirk_io(dev, 1, 256, name);    /* GPIO */</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 quirk_io(dev, 2,  64, name);    /* MFGPT */</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;%s bug detected (incorrect header); workaround applied\n&quot;,</span></a>
<a name="549"><span class="lineNum">     549 </span>            :                          name);</a>
<a name="550"><span class="lineNum">     550 </span>            :         }</a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 : }</span></a>
<a name="552"><span class="lineNum">     552 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_CS5536_ISA, quirk_cs5536_vsa);</a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 : static void quirk_io_region(struct pci_dev *dev, int port,</span></a>
<a name="555"><span class="lineNum">     555 </span>            :                             unsigned int size, int nr, const char *name)</a>
<a name="556"><span class="lineNum">     556 </span>            : {</a>
<a name="557"><span class="lineNum">     557 </span>            :         u16 region;</a>
<a name="558"><span class="lineNum">     558 </span>            :         struct pci_bus_region bus_region;</a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :         struct resource *res = dev-&gt;resource + nr;</span></a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, port, &amp;region);</span></a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         region &amp;= ~(size - 1);</span></a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :         if (!region)</span></a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :         res-&gt;name = pci_name(dev);</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         res-&gt;flags = IORESOURCE_IO;</span></a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span>            :         /* Convert from PCI bus to resource space */</a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :         bus_region.start = region;</span></a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :         bus_region.end = region + size - 1;</span></a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         pcibios_bus_to_resource(dev-&gt;bus, res, &amp;bus_region);</span></a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         if (!pci_claim_resource(dev, nr))</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;quirk: %pR claimed by %s\n&quot;, res, name);</span></a>
<a name="577"><span class="lineNum">     577 </span>            : }</a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span>            : /*</a>
<a name="580"><span class="lineNum">     580 </span>            :  * ATI Northbridge setups MCE the processor if you even read somewhere</a>
<a name="581"><span class="lineNum">     581 </span>            :  * between 0x3b0-&gt;0x3bb or read 0x3d3</a>
<a name="582"><span class="lineNum">     582 </span>            :  */</a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 : static void quirk_ati_exploding_mce(struct pci_dev *dev)</span></a>
<a name="584"><span class="lineNum">     584 </span>            : {</a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;ATI Northbridge, reserving I/O ports 0x3b0 to 0x3bb\n&quot;);</span></a>
<a name="586"><span class="lineNum">     586 </span>            :         /* Mae rhaid i ni beidio ag edrych ar y lleoliadiau I/O hyn */</a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         request_region(0x3b0, 0x0C, &quot;RadeonIGP&quot;);</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :         request_region(0x3d3, 0x01, &quot;RadeonIGP&quot;);</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 : }</span></a>
<a name="590"><span class="lineNum">     590 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI,      PCI_DEVICE_ID_ATI_RS100,   quirk_ati_exploding_mce);</a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span>            : /*</a>
<a name="593"><span class="lineNum">     593 </span>            :  * In the AMD NL platform, this device ([1022:7912]) has a class code of</a>
<a name="594"><span class="lineNum">     594 </span>            :  * PCI_CLASS_SERIAL_USB_XHCI (0x0c0330), which means the xhci driver will</a>
<a name="595"><span class="lineNum">     595 </span>            :  * claim it.</a>
<a name="596"><span class="lineNum">     596 </span>            :  *</a>
<a name="597"><span class="lineNum">     597 </span>            :  * But the dwc3 driver is a more specific driver for this device, and we'd</a>
<a name="598"><span class="lineNum">     598 </span>            :  * prefer to use it instead of xhci. To prevent xhci from claiming the</a>
<a name="599"><span class="lineNum">     599 </span>            :  * device, change the class code to 0x0c03fe, which the PCI r3.0 spec</a>
<a name="600"><span class="lineNum">     600 </span>            :  * defines as &quot;USB device (not host controller)&quot;. The dwc3 driver can then</a>
<a name="601"><span class="lineNum">     601 </span>            :  * claim it based on its Vendor and Device ID.</a>
<a name="602"><span class="lineNum">     602 </span>            :  */</a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 : static void quirk_amd_nl_class(struct pci_dev *pdev)</span></a>
<a name="604"><span class="lineNum">     604 </span>            : {</a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :         u32 class = pdev-&gt;class;</span></a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            :         /* Use &quot;USB Device (not host controller)&quot; class */</a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :         pdev-&gt;class = PCI_CLASS_SERIAL_USB_DEVICE;</span></a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :         pci_info(pdev, &quot;PCI class overridden (%#08x -&gt; %#08x) so dwc3 driver can claim this instead of xhci\n&quot;,</span></a>
<a name="610"><span class="lineNum">     610 </span>            :                  class, pdev-&gt;class);</a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 : }</span></a>
<a name="612"><span class="lineNum">     612 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_NL_USB,</a>
<a name="613"><span class="lineNum">     613 </span>            :                 quirk_amd_nl_class);</a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span>            : /*</a>
<a name="616"><span class="lineNum">     616 </span>            :  * Synopsys USB 3.x host HAPS platform has a class code of</a>
<a name="617"><span class="lineNum">     617 </span>            :  * PCI_CLASS_SERIAL_USB_XHCI, and xhci driver can claim it.  However, these</a>
<a name="618"><span class="lineNum">     618 </span>            :  * devices should use dwc3-haps driver.  Change these devices' class code to</a>
<a name="619"><span class="lineNum">     619 </span>            :  * PCI_CLASS_SERIAL_USB_DEVICE to prevent the xhci-pci driver from claiming</a>
<a name="620"><span class="lineNum">     620 </span>            :  * them.</a>
<a name="621"><span class="lineNum">     621 </span>            :  */</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 : static void quirk_synopsys_haps(struct pci_dev *pdev)</span></a>
<a name="623"><span class="lineNum">     623 </span>            : {</a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :         u32 class = pdev-&gt;class;</span></a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :         switch (pdev-&gt;device) {</span></a>
<a name="627"><span class="lineNum">     627 </span>            :         case PCI_DEVICE_ID_SYNOPSYS_HAPSUSB3:</a>
<a name="628"><span class="lineNum">     628 </span>            :         case PCI_DEVICE_ID_SYNOPSYS_HAPSUSB3_AXI:</a>
<a name="629"><span class="lineNum">     629 </span>            :         case PCI_DEVICE_ID_SYNOPSYS_HAPSUSB31:</a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 pdev-&gt;class = PCI_CLASS_SERIAL_USB_DEVICE;</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :                 pci_info(pdev, &quot;PCI class overridden (%#08x -&gt; %#08x) so dwc3 driver can claim this instead of xhci\n&quot;,</span></a>
<a name="632"><span class="lineNum">     632 </span>            :                          class, pdev-&gt;class);</a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="634"><span class="lineNum">     634 </span>            :         }</a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 : }</span></a>
<a name="636"><span class="lineNum">     636 </span>            : DECLARE_PCI_FIXUP_CLASS_HEADER(PCI_VENDOR_ID_SYNOPSYS, PCI_ANY_ID,</a>
<a name="637"><span class="lineNum">     637 </span>            :                                PCI_CLASS_SERIAL_USB_XHCI, 0,</a>
<a name="638"><span class="lineNum">     638 </span>            :                                quirk_synopsys_haps);</a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span>            : /*</a>
<a name="641"><span class="lineNum">     641 </span>            :  * Let's make the southbridge information explicit instead of having to</a>
<a name="642"><span class="lineNum">     642 </span>            :  * worry about people probing the ACPI areas, for example.. (Yes, it</a>
<a name="643"><span class="lineNum">     643 </span>            :  * happens, and if you read the wrong ACPI register it will put the machine</a>
<a name="644"><span class="lineNum">     644 </span>            :  * to sleep with no way of waking it up again. Bummer).</a>
<a name="645"><span class="lineNum">     645 </span>            :  *</a>
<a name="646"><span class="lineNum">     646 </span>            :  * ALI M7101: Two IO regions pointed to by words at</a>
<a name="647"><span class="lineNum">     647 </span>            :  *      0xE0 (64 bytes of ACPI registers)</a>
<a name="648"><span class="lineNum">     648 </span>            :  *      0xE2 (32 bytes of SMB registers)</a>
<a name="649"><span class="lineNum">     649 </span>            :  */</a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 : static void quirk_ali7101_acpi(struct pci_dev *dev)</span></a>
<a name="651"><span class="lineNum">     651 </span>            : {</a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         quirk_io_region(dev, 0xE0, 64, PCI_BRIDGE_RESOURCES, &quot;ali7101 ACPI&quot;);</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         quirk_io_region(dev, 0xE2, 32, PCI_BRIDGE_RESOURCES+1, &quot;ali7101 SMB&quot;);</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 : }</span></a>
<a name="655"><span class="lineNum">     655 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL,      PCI_DEVICE_ID_AL_M7101,         quirk_ali7101_acpi);</a>
<a name="656"><span class="lineNum">     656 </span>            : </a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 : static void piix4_io_quirk(struct pci_dev *dev, const char *name, unsigned int port, unsigned int enable)</span></a>
<a name="658"><span class="lineNum">     658 </span>            : {</a>
<a name="659"><span class="lineNum">     659 </span>            :         u32 devres;</a>
<a name="660"><span class="lineNum">     660 </span>            :         u32 mask, size, base;</a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, port, &amp;devres);</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :         if ((devres &amp; enable) != enable)</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :         mask = (devres &gt;&gt; 16) &amp; 15;</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :         base = devres &amp; 0xffff;</span></a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :         size = 16;</span></a>
<a name="668"><span class="lineNum">     668 </span>            :         for (;;) {</a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 unsigned int bit = size &gt;&gt; 1;</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :                 if ((bit &amp; mask) == bit)</span></a>
<a name="671"><span class="lineNum">     671 </span>            :                         break;</a>
<a name="672"><span class="lineNum">     672 </span>            :                 size = bit;</a>
<a name="673"><span class="lineNum">     673 </span>            :         }</a>
<a name="674"><span class="lineNum">     674 </span>            :         /*</a>
<a name="675"><span class="lineNum">     675 </span>            :          * For now we only print it out. Eventually we'll want to</a>
<a name="676"><span class="lineNum">     676 </span>            :          * reserve it (at least if it's in the 0x1000+ range), but</a>
<a name="677"><span class="lineNum">     677 </span>            :          * let's get enough confirmation reports first.</a>
<a name="678"><span class="lineNum">     678 </span>            :          */</a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :         base &amp;= -size;</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;%s PIO at %04x-%04x\n&quot;, name, base, base + size - 1);</span></a>
<a name="681"><span class="lineNum">     681 </span>            : }</a>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 : static void piix4_mem_quirk(struct pci_dev *dev, const char *name, unsigned int port, unsigned int enable)</span></a>
<a name="684"><span class="lineNum">     684 </span>            : {</a>
<a name="685"><span class="lineNum">     685 </span>            :         u32 devres;</a>
<a name="686"><span class="lineNum">     686 </span>            :         u32 mask, size, base;</a>
<a name="687"><span class="lineNum">     687 </span>            : </a>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, port, &amp;devres);</span></a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :         if ((devres &amp; enable) != enable)</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :         base = devres &amp; 0xffff0000;</span></a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :         mask = (devres &amp; 0x3f) &lt;&lt; 16;</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :         size = 128 &lt;&lt; 16;</span></a>
<a name="694"><span class="lineNum">     694 </span>            :         for (;;) {</a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 unsigned int bit = size &gt;&gt; 1;</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :                 if ((bit &amp; mask) == bit)</span></a>
<a name="697"><span class="lineNum">     697 </span>            :                         break;</a>
<a name="698"><span class="lineNum">     698 </span>            :                 size = bit;</a>
<a name="699"><span class="lineNum">     699 </span>            :         }</a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span>            :         /*</a>
<a name="702"><span class="lineNum">     702 </span>            :          * For now we only print it out. Eventually we'll want to</a>
<a name="703"><span class="lineNum">     703 </span>            :          * reserve it, but let's get enough confirmation reports first.</a>
<a name="704"><span class="lineNum">     704 </span>            :          */</a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         base &amp;= -size;</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;%s MMIO at %04x-%04x\n&quot;, name, base, base + size - 1);</span></a>
<a name="707"><span class="lineNum">     707 </span>            : }</a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span>            : /*</a>
<a name="710"><span class="lineNum">     710 </span>            :  * PIIX4 ACPI: Two IO regions pointed to by longwords at</a>
<a name="711"><span class="lineNum">     711 </span>            :  *      0x40 (64 bytes of ACPI registers)</a>
<a name="712"><span class="lineNum">     712 </span>            :  *      0x90 (16 bytes of SMB registers)</a>
<a name="713"><span class="lineNum">     713 </span>            :  * and a few strange programmable PIIX4 device resources.</a>
<a name="714"><span class="lineNum">     714 </span>            :  */</a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 : static void quirk_piix4_acpi(struct pci_dev *dev)</span></a>
<a name="716"><span class="lineNum">     716 </span>            : {</a>
<a name="717"><span class="lineNum">     717 </span>            :         u32 res_a;</a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :         quirk_io_region(dev, 0x40, 64, PCI_BRIDGE_RESOURCES, &quot;PIIX4 ACPI&quot;);</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :         quirk_io_region(dev, 0x90, 16, PCI_BRIDGE_RESOURCES+1, &quot;PIIX4 SMB&quot;);</span></a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span>            :         /* Device resource A has enables for some of the other ones */</a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, 0x5c, &amp;res_a);</span></a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         piix4_io_quirk(dev, &quot;PIIX4 devres B&quot;, 0x60, 3 &lt;&lt; 21);</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :         piix4_io_quirk(dev, &quot;PIIX4 devres C&quot;, 0x64, 3 &lt;&lt; 21);</span></a>
<a name="727"><span class="lineNum">     727 </span>            : </a>
<a name="728"><span class="lineNum">     728 </span>            :         /* Device resource D is just bitfields for static resources */</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span>            :         /* Device 12 enabled? */</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         if (res_a &amp; (1 &lt;&lt; 29)) {</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 piix4_io_quirk(dev, &quot;PIIX4 devres E&quot;, 0x68, 1 &lt;&lt; 20);</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 piix4_mem_quirk(dev, &quot;PIIX4 devres F&quot;, 0x6c, 1 &lt;&lt; 7);</span></a>
<a name="734"><span class="lineNum">     734 </span>            :         }</a>
<a name="735"><span class="lineNum">     735 </span>            :         /* Device 13 enabled? */</a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :         if (res_a &amp; (1 &lt;&lt; 30)) {</span></a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 :                 piix4_io_quirk(dev, &quot;PIIX4 devres G&quot;, 0x70, 1 &lt;&lt; 20);</span></a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :                 piix4_mem_quirk(dev, &quot;PIIX4 devres H&quot;, 0x74, 1 &lt;&lt; 7);</span></a>
<a name="739"><span class="lineNum">     739 </span>            :         }</a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :         piix4_io_quirk(dev, &quot;PIIX4 devres I&quot;, 0x78, 1 &lt;&lt; 20);</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :         piix4_io_quirk(dev, &quot;PIIX4 devres J&quot;, 0x7c, 1 &lt;&lt; 20);</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 : }</span></a>
<a name="743"><span class="lineNum">     743 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82371AB_3,  quirk_piix4_acpi);</a>
<a name="744"><span class="lineNum">     744 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82443MX_3,  quirk_piix4_acpi);</a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span>            : #define ICH_PMBASE      0x40</a>
<a name="747"><span class="lineNum">     747 </span>            : #define ICH_ACPI_CNTL   0x44</a>
<a name="748"><span class="lineNum">     748 </span>            : #define  ICH4_ACPI_EN   0x10</a>
<a name="749"><span class="lineNum">     749 </span>            : #define  ICH6_ACPI_EN   0x80</a>
<a name="750"><span class="lineNum">     750 </span>            : #define ICH4_GPIOBASE   0x58</a>
<a name="751"><span class="lineNum">     751 </span>            : #define ICH4_GPIO_CNTL  0x5c</a>
<a name="752"><span class="lineNum">     752 </span>            : #define  ICH4_GPIO_EN   0x10</a>
<a name="753"><span class="lineNum">     753 </span>            : #define ICH6_GPIOBASE   0x48</a>
<a name="754"><span class="lineNum">     754 </span>            : #define ICH6_GPIO_CNTL  0x4c</a>
<a name="755"><span class="lineNum">     755 </span>            : #define  ICH6_GPIO_EN   0x10</a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span>            : /*</a>
<a name="758"><span class="lineNum">     758 </span>            :  * ICH4, ICH4-M, ICH5, ICH5-M ACPI: Three IO regions pointed to by longwords at</a>
<a name="759"><span class="lineNum">     759 </span>            :  *      0x40 (128 bytes of ACPI, GPIO &amp; TCO registers)</a>
<a name="760"><span class="lineNum">     760 </span>            :  *      0x58 (64 bytes of GPIO I/O space)</a>
<a name="761"><span class="lineNum">     761 </span>            :  */</a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 : static void quirk_ich4_lpc_acpi(struct pci_dev *dev)</span></a>
<a name="763"><span class="lineNum">     763 </span>            : {</a>
<a name="764"><span class="lineNum">     764 </span>            :         u8 enable;</a>
<a name="765"><span class="lineNum">     765 </span>            : </a>
<a name="766"><span class="lineNum">     766 </span>            :         /*</a>
<a name="767"><span class="lineNum">     767 </span>            :          * The check for PCIBIOS_MIN_IO is to ensure we won't create a conflict</a>
<a name="768"><span class="lineNum">     768 </span>            :          * with low legacy (and fixed) ports. We don't know the decoding</a>
<a name="769"><span class="lineNum">     769 </span>            :          * priority and can't tell whether the legacy device or the one created</a>
<a name="770"><span class="lineNum">     770 </span>            :          * here is really at that address.  This happens on boards with broken</a>
<a name="771"><span class="lineNum">     771 </span>            :          * BIOSes.</a>
<a name="772"><span class="lineNum">     772 </span>            :          */</a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, ICH_ACPI_CNTL, &amp;enable);</span></a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         if (enable &amp; ICH4_ACPI_EN)</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 quirk_io_region(dev, ICH_PMBASE, 128, PCI_BRIDGE_RESOURCES,</span></a>
<a name="776"><span class="lineNum">     776 </span>            :                                  &quot;ICH4 ACPI/GPIO/TCO&quot;);</a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, ICH4_GPIO_CNTL, &amp;enable);</span></a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :         if (enable &amp; ICH4_GPIO_EN)</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :                 quirk_io_region(dev, ICH4_GPIOBASE, 64, PCI_BRIDGE_RESOURCES+1,</span></a>
<a name="781"><span class="lineNum">     781 </span>            :                                 &quot;ICH4 GPIO&quot;);</a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 : }</span></a>
<a name="783"><span class="lineNum">     783 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801AA_0,         quirk_ich4_lpc_acpi);</a>
<a name="784"><span class="lineNum">     784 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801AB_0,         quirk_ich4_lpc_acpi);</a>
<a name="785"><span class="lineNum">     785 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801BA_0,         quirk_ich4_lpc_acpi);</a>
<a name="786"><span class="lineNum">     786 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801BA_10,        quirk_ich4_lpc_acpi);</a>
<a name="787"><span class="lineNum">     787 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801CA_0,         quirk_ich4_lpc_acpi);</a>
<a name="788"><span class="lineNum">     788 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801CA_12,        quirk_ich4_lpc_acpi);</a>
<a name="789"><span class="lineNum">     789 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801DB_0,         quirk_ich4_lpc_acpi);</a>
<a name="790"><span class="lineNum">     790 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801DB_12,        quirk_ich4_lpc_acpi);</a>
<a name="791"><span class="lineNum">     791 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82801EB_0,         quirk_ich4_lpc_acpi);</a>
<a name="792"><span class="lineNum">     792 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_ESB_1,             quirk_ich4_lpc_acpi);</a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 : static void ich6_lpc_acpi_gpio(struct pci_dev *dev)</span></a>
<a name="795"><span class="lineNum">     795 </span>            : {</a>
<a name="796"><span class="lineNum">     796 </span>            :         u8 enable;</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, ICH_ACPI_CNTL, &amp;enable);</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 :         if (enable &amp; ICH6_ACPI_EN)</span></a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :                 quirk_io_region(dev, ICH_PMBASE, 128, PCI_BRIDGE_RESOURCES,</span></a>
<a name="801"><span class="lineNum">     801 </span>            :                                  &quot;ICH6 ACPI/GPIO/TCO&quot;);</a>
<a name="802"><span class="lineNum">     802 </span>            : </a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, ICH6_GPIO_CNTL, &amp;enable);</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :         if (enable &amp; ICH6_GPIO_EN)</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 quirk_io_region(dev, ICH6_GPIOBASE, 64, PCI_BRIDGE_RESOURCES+1,</span></a>
<a name="806"><span class="lineNum">     806 </span>            :                                 &quot;ICH6 GPIO&quot;);</a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 : }</span></a>
<a name="808"><span class="lineNum">     808 </span>            : </a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 : static void ich6_lpc_generic_decode(struct pci_dev *dev, unsigned int reg,</span></a>
<a name="810"><span class="lineNum">     810 </span>            :                                     const char *name, int dynsize)</a>
<a name="811"><span class="lineNum">     811 </span>            : {</a>
<a name="812"><span class="lineNum">     812 </span>            :         u32 val;</a>
<a name="813"><span class="lineNum">     813 </span>            :         u32 size, base;</a>
<a name="814"><span class="lineNum">     814 </span>            : </a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, reg, &amp;val);</span></a>
<a name="816"><span class="lineNum">     816 </span>            : </a>
<a name="817"><span class="lineNum">     817 </span>            :         /* Enabled? */</a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         if (!(val &amp; 1))</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         base = val &amp; 0xfffc;</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         if (dynsize) {</span></a>
<a name="822"><span class="lineNum">     822 </span>            :                 /*</a>
<a name="823"><span class="lineNum">     823 </span>            :                  * This is not correct. It is 16, 32 or 64 bytes depending on</a>
<a name="824"><span class="lineNum">     824 </span>            :                  * register D31:F0:ADh bits 5:4.</a>
<a name="825"><span class="lineNum">     825 </span>            :                  *</a>
<a name="826"><span class="lineNum">     826 </span>            :                  * But this gets us at least _part_ of it.</a>
<a name="827"><span class="lineNum">     827 </span>            :                  */</a>
<a name="828"><span class="lineNum">     828 </span>            :                 size = 16;</a>
<a name="829"><span class="lineNum">     829 </span>            :         } else {</a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :                 size = 128;</span></a>
<a name="831"><span class="lineNum">     831 </span>            :         }</a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 :         base &amp;= ~(size-1);</span></a>
<a name="833"><span class="lineNum">     833 </span>            : </a>
<a name="834"><span class="lineNum">     834 </span>            :         /*</a>
<a name="835"><span class="lineNum">     835 </span>            :          * Just print it out for now. We should reserve it after more</a>
<a name="836"><span class="lineNum">     836 </span>            :          * debugging.</a>
<a name="837"><span class="lineNum">     837 </span>            :          */</a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;%s PIO at %04x-%04x\n&quot;, name, base, base+size-1);</span></a>
<a name="839"><span class="lineNum">     839 </span>            : }</a>
<a name="840"><span class="lineNum">     840 </span>            : </a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 : static void quirk_ich6_lpc(struct pci_dev *dev)</span></a>
<a name="842"><span class="lineNum">     842 </span>            : {</a>
<a name="843"><span class="lineNum">     843 </span>            :         /* Shared ACPI/GPIO decode with all ICH6+ */</a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :         ich6_lpc_acpi_gpio(dev);</span></a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span>            :         /* ICH6-specific generic IO decode */</a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :         ich6_lpc_generic_decode(dev, 0x84, &quot;LPC Generic IO decode 1&quot;, 0);</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :         ich6_lpc_generic_decode(dev, 0x88, &quot;LPC Generic IO decode 2&quot;, 1);</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 : }</span></a>
<a name="850"><span class="lineNum">     850 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH6_0, quirk_ich6_lpc);</a>
<a name="851"><span class="lineNum">     851 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH6_1, quirk_ich6_lpc);</a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 : static void ich7_lpc_generic_decode(struct pci_dev *dev, unsigned int reg,</span></a>
<a name="854"><span class="lineNum">     854 </span>            :                                     const char *name)</a>
<a name="855"><span class="lineNum">     855 </span>            : {</a>
<a name="856"><span class="lineNum">     856 </span>            :         u32 val;</a>
<a name="857"><span class="lineNum">     857 </span>            :         u32 mask, base;</a>
<a name="858"><span class="lineNum">     858 </span>            : </a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, reg, &amp;val);</span></a>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<a name="861"><span class="lineNum">     861 </span>            :         /* Enabled? */</a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 :         if (!(val &amp; 1))</span></a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="864"><span class="lineNum">     864 </span>            : </a>
<a name="865"><span class="lineNum">     865 </span>            :         /* IO base in bits 15:2, mask in bits 23:18, both are dword-based */</a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :         base = val &amp; 0xfffc;</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :         mask = (val &gt;&gt; 16) &amp; 0xfc;</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :         mask |= 3;</span></a>
<a name="869"><span class="lineNum">     869 </span>            : </a>
<a name="870"><span class="lineNum">     870 </span>            :         /*</a>
<a name="871"><span class="lineNum">     871 </span>            :          * Just print it out for now. We should reserve it after more</a>
<a name="872"><span class="lineNum">     872 </span>            :          * debugging.</a>
<a name="873"><span class="lineNum">     873 </span>            :          */</a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;%s PIO at %04x (mask %04x)\n&quot;, name, base, mask);</span></a>
<a name="875"><span class="lineNum">     875 </span>            : }</a>
<a name="876"><span class="lineNum">     876 </span>            : </a>
<a name="877"><span class="lineNum">     877 </span>            : /* ICH7-10 has the same common LPC generic IO decode registers */</a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 : static void quirk_ich7_lpc(struct pci_dev *dev)</span></a>
<a name="879"><span class="lineNum">     879 </span>            : {</a>
<a name="880"><span class="lineNum">     880 </span>            :         /* We share the common ACPI/GPIO decode with ICH6 */</a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :         ich6_lpc_acpi_gpio(dev);</span></a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span>            :         /* And have 4 ICH7+ generic decodes */</a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :         ich7_lpc_generic_decode(dev, 0x84, &quot;ICH7 LPC Generic IO decode 1&quot;);</span></a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :         ich7_lpc_generic_decode(dev, 0x88, &quot;ICH7 LPC Generic IO decode 2&quot;);</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :         ich7_lpc_generic_decode(dev, 0x8c, &quot;ICH7 LPC Generic IO decode 3&quot;);</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :         ich7_lpc_generic_decode(dev, 0x90, &quot;ICH7 LPC Generic IO decode 4&quot;);</span></a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 : }</span></a>
<a name="889"><span class="lineNum">     889 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH7_0, quirk_ich7_lpc);</a>
<a name="890"><span class="lineNum">     890 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH7_1, quirk_ich7_lpc);</a>
<a name="891"><span class="lineNum">     891 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH7_31, quirk_ich7_lpc);</a>
<a name="892"><span class="lineNum">     892 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH8_0, quirk_ich7_lpc);</a>
<a name="893"><span class="lineNum">     893 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH8_2, quirk_ich7_lpc);</a>
<a name="894"><span class="lineNum">     894 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH8_3, quirk_ich7_lpc);</a>
<a name="895"><span class="lineNum">     895 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH8_1, quirk_ich7_lpc);</a>
<a name="896"><span class="lineNum">     896 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH8_4, quirk_ich7_lpc);</a>
<a name="897"><span class="lineNum">     897 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH9_2, quirk_ich7_lpc);</a>
<a name="898"><span class="lineNum">     898 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH9_4, quirk_ich7_lpc);</a>
<a name="899"><span class="lineNum">     899 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH9_7, quirk_ich7_lpc);</a>
<a name="900"><span class="lineNum">     900 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH9_8, quirk_ich7_lpc);</a>
<a name="901"><span class="lineNum">     901 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH10_1, quirk_ich7_lpc);</a>
<a name="902"><span class="lineNum">     902 </span>            : </a>
<a name="903"><span class="lineNum">     903 </span>            : /*</a>
<a name="904"><span class="lineNum">     904 </span>            :  * VIA ACPI: One IO region pointed to by longword at</a>
<a name="905"><span class="lineNum">     905 </span>            :  *      0x48 or 0x20 (256 bytes of ACPI registers)</a>
<a name="906"><span class="lineNum">     906 </span>            :  */</a>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 : static void quirk_vt82c586_acpi(struct pci_dev *dev)</span></a>
<a name="908"><span class="lineNum">     908 </span>            : {</a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :         if (dev-&gt;revision &amp; 0x10)</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineNoCov">          0 :                 quirk_io_region(dev, 0x48, 256, PCI_BRIDGE_RESOURCES,</span></a>
<a name="911"><span class="lineNum">     911 </span>            :                                 &quot;vt82c586 ACPI&quot;);</a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 : }</span></a>
<a name="913"><span class="lineNum">     913 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_82C586_3,     quirk_vt82c586_acpi);</a>
<a name="914"><span class="lineNum">     914 </span>            : </a>
<a name="915"><span class="lineNum">     915 </span>            : /*</a>
<a name="916"><span class="lineNum">     916 </span>            :  * VIA VT82C686 ACPI: Three IO region pointed to by (long)words at</a>
<a name="917"><span class="lineNum">     917 </span>            :  *      0x48 (256 bytes of ACPI registers)</a>
<a name="918"><span class="lineNum">     918 </span>            :  *      0x70 (128 bytes of hardware monitoring register)</a>
<a name="919"><span class="lineNum">     919 </span>            :  *      0x90 (16 bytes of SMB registers)</a>
<a name="920"><span class="lineNum">     920 </span>            :  */</a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 : static void quirk_vt82c686_acpi(struct pci_dev *dev)</span></a>
<a name="922"><span class="lineNum">     922 </span>            : {</a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :         quirk_vt82c586_acpi(dev);</span></a>
<a name="924"><span class="lineNum">     924 </span>            : </a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 :         quirk_io_region(dev, 0x70, 128, PCI_BRIDGE_RESOURCES+1,</span></a>
<a name="926"><span class="lineNum">     926 </span>            :                                  &quot;vt82c686 HW-mon&quot;);</a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 :         quirk_io_region(dev, 0x90, 16, PCI_BRIDGE_RESOURCES+2, &quot;vt82c686 SMB&quot;);</span></a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 : }</span></a>
<a name="930"><span class="lineNum">     930 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_82C686_4,     quirk_vt82c686_acpi);</a>
<a name="931"><span class="lineNum">     931 </span>            : </a>
<a name="932"><span class="lineNum">     932 </span>            : /*</a>
<a name="933"><span class="lineNum">     933 </span>            :  * VIA VT8235 ISA Bridge: Two IO regions pointed to by words at</a>
<a name="934"><span class="lineNum">     934 </span>            :  *      0x88 (128 bytes of power management registers)</a>
<a name="935"><span class="lineNum">     935 </span>            :  *      0xd0 (16 bytes of SMB registers)</a>
<a name="936"><span class="lineNum">     936 </span>            :  */</a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 : static void quirk_vt8235_acpi(struct pci_dev *dev)</span></a>
<a name="938"><span class="lineNum">     938 </span>            : {</a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 :         quirk_io_region(dev, 0x88, 128, PCI_BRIDGE_RESOURCES, &quot;vt8235 PM&quot;);</span></a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 :         quirk_io_region(dev, 0xd0, 16, PCI_BRIDGE_RESOURCES+1, &quot;vt8235 SMB&quot;);</span></a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 : }</span></a>
<a name="942"><span class="lineNum">     942 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8235, quirk_vt8235_acpi);</a>
<a name="943"><span class="lineNum">     943 </span>            : </a>
<a name="944"><span class="lineNum">     944 </span>            : /*</a>
<a name="945"><span class="lineNum">     945 </span>            :  * TI XIO2000a PCIe-PCI Bridge erroneously reports it supports fast</a>
<a name="946"><span class="lineNum">     946 </span>            :  * back-to-back: Disable fast back-to-back on the secondary bus segment</a>
<a name="947"><span class="lineNum">     947 </span>            :  */</a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 : static void quirk_xio2000a(struct pci_dev *dev)</span></a>
<a name="949"><span class="lineNum">     949 </span>            : {</a>
<a name="950"><span class="lineNum">     950 </span>            :         struct pci_dev *pdev;</a>
<a name="951"><span class="lineNum">     951 </span>            :         u16 command;</a>
<a name="952"><span class="lineNum">     952 </span>            : </a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :         pci_warn(dev, &quot;TI XIO2000a quirk detected; secondary bus fast back-to-back transfers disabled\n&quot;);</span></a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :         list_for_each_entry(pdev, &amp;dev-&gt;subordinate-&gt;devices, bus_list) {</span></a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :                 pci_read_config_word(pdev, PCI_COMMAND, &amp;command);</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :                 if (command &amp; PCI_COMMAND_FAST_BACK)</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :                         pci_write_config_word(pdev, PCI_COMMAND, command &amp; ~PCI_COMMAND_FAST_BACK);</span></a>
<a name="958"><span class="lineNum">     958 </span>            :         }</a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 : }</span></a>
<a name="960"><span class="lineNum">     960 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XIO2000A,</a>
<a name="961"><span class="lineNum">     961 </span>            :                         quirk_xio2000a);</a>
<a name="962"><span class="lineNum">     962 </span>            : </a>
<a name="963"><span class="lineNum">     963 </span>            : #ifdef CONFIG_X86_IO_APIC</a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span>            : #include &lt;asm/io_apic.h&gt;</a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span>            : /*</a>
<a name="968"><span class="lineNum">     968 </span>            :  * VIA 686A/B: If an IO-APIC is active, we need to route all on-chip</a>
<a name="969"><span class="lineNum">     969 </span>            :  * devices to the external APIC.</a>
<a name="970"><span class="lineNum">     970 </span>            :  *</a>
<a name="971"><span class="lineNum">     971 </span>            :  * TODO: When we have device-specific interrupt routers, this code will go</a>
<a name="972"><span class="lineNum">     972 </span>            :  * away from quirks.</a>
<a name="973"><span class="lineNum">     973 </span>            :  */</a>
<a name="974"><span class="lineNum">     974 </span>            : static void quirk_via_ioapic(struct pci_dev *dev)</a>
<a name="975"><span class="lineNum">     975 </span>            : {</a>
<a name="976"><span class="lineNum">     976 </span>            :         u8 tmp;</a>
<a name="977"><span class="lineNum">     977 </span>            : </a>
<a name="978"><span class="lineNum">     978 </span>            :         if (nr_ioapics &lt; 1)</a>
<a name="979"><span class="lineNum">     979 </span>            :                 tmp = 0;    /* nothing routed to external APIC */</a>
<a name="980"><span class="lineNum">     980 </span>            :         else</a>
<a name="981"><span class="lineNum">     981 </span>            :                 tmp = 0x1f; /* all known bits (4-0) routed to external APIC */</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span>            :         pci_info(dev, &quot;%s VIA external APIC routing\n&quot;,</a>
<a name="984"><span class="lineNum">     984 </span>            :                  tmp ? &quot;Enabling&quot; : &quot;Disabling&quot;);</a>
<a name="985"><span class="lineNum">     985 </span>            : </a>
<a name="986"><span class="lineNum">     986 </span>            :         /* Offset 0x58: External APIC IRQ output control */</a>
<a name="987"><span class="lineNum">     987 </span>            :         pci_write_config_byte(dev, 0x58, tmp);</a>
<a name="988"><span class="lineNum">     988 </span>            : }</a>
<a name="989"><span class="lineNum">     989 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_82C686,       quirk_via_ioapic);</a>
<a name="990"><span class="lineNum">     990 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_VIA,       PCI_DEVICE_ID_VIA_82C686,       quirk_via_ioapic);</a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span>            : /*</a>
<a name="993"><span class="lineNum">     993 </span>            :  * VIA 8237: Some BIOSes don't set the 'Bypass APIC De-Assert Message' Bit.</a>
<a name="994"><span class="lineNum">     994 </span>            :  * This leads to doubled level interrupt rates.</a>
<a name="995"><span class="lineNum">     995 </span>            :  * Set this bit to get rid of cycle wastage.</a>
<a name="996"><span class="lineNum">     996 </span>            :  * Otherwise uncritical.</a>
<a name="997"><span class="lineNum">     997 </span>            :  */</a>
<a name="998"><span class="lineNum">     998 </span>            : static void quirk_via_vt8237_bypass_apic_deassert(struct pci_dev *dev)</a>
<a name="999"><span class="lineNum">     999 </span>            : {</a>
<a name="1000"><span class="lineNum">    1000 </span>            :         u8 misc_control2;</a>
<a name="1001"><span class="lineNum">    1001 </span>            : #define BYPASS_APIC_DEASSERT 8</a>
<a name="1002"><span class="lineNum">    1002 </span>            : </a>
<a name="1003"><span class="lineNum">    1003 </span>            :         pci_read_config_byte(dev, 0x5B, &amp;misc_control2);</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         if (!(misc_control2 &amp; BYPASS_APIC_DEASSERT)) {</a>
<a name="1005"><span class="lineNum">    1005 </span>            :                 pci_info(dev, &quot;Bypassing VIA 8237 APIC De-Assert Message\n&quot;);</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                 pci_write_config_byte(dev, 0x5B, misc_control2|BYPASS_APIC_DEASSERT);</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         }</a>
<a name="1008"><span class="lineNum">    1008 </span>            : }</a>
<a name="1009"><span class="lineNum">    1009 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA,      PCI_DEVICE_ID_VIA_8237,         quirk_via_vt8237_bypass_apic_deassert);</a>
<a name="1010"><span class="lineNum">    1010 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_VIA,       PCI_DEVICE_ID_VIA_8237,         quirk_via_vt8237_bypass_apic_deassert);</a>
<a name="1011"><span class="lineNum">    1011 </span>            : </a>
<a name="1012"><span class="lineNum">    1012 </span>            : /*</a>
<a name="1013"><span class="lineNum">    1013 </span>            :  * The AMD IO-APIC can hang the box when an APIC IRQ is masked.</a>
<a name="1014"><span class="lineNum">    1014 </span>            :  * We check all revs &gt;= B0 (yet not in the pre production!) as the bug</a>
<a name="1015"><span class="lineNum">    1015 </span>            :  * is currently marked NoFix</a>
<a name="1016"><span class="lineNum">    1016 </span>            :  *</a>
<a name="1017"><span class="lineNum">    1017 </span>            :  * We have multiple reports of hangs with this chipset that went away with</a>
<a name="1018"><span class="lineNum">    1018 </span>            :  * noapic specified. For the moment we assume it's the erratum. We may be wrong</a>
<a name="1019"><span class="lineNum">    1019 </span>            :  * of course. However the advice is demonstrably good even if so.</a>
<a name="1020"><span class="lineNum">    1020 </span>            :  */</a>
<a name="1021"><span class="lineNum">    1021 </span>            : static void quirk_amd_ioapic(struct pci_dev *dev)</a>
<a name="1022"><span class="lineNum">    1022 </span>            : {</a>
<a name="1023"><span class="lineNum">    1023 </span>            :         if (dev-&gt;revision &gt;= 0x02) {</a>
<a name="1024"><span class="lineNum">    1024 </span>            :                 pci_warn(dev, &quot;I/O APIC: AMD Erratum #22 may be present. In the event of instability try\n&quot;);</a>
<a name="1025"><span class="lineNum">    1025 </span>            :                 pci_warn(dev, &quot;        : booting with the \&quot;noapic\&quot; option\n&quot;);</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         }</a>
<a name="1027"><span class="lineNum">    1027 </span>            : }</a>
<a name="1028"><span class="lineNum">    1028 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD,      PCI_DEVICE_ID_AMD_VIPER_7410,   quirk_amd_ioapic);</a>
<a name="1029"><span class="lineNum">    1029 </span>            : #endif /* CONFIG_X86_IO_APIC */</a>
<a name="1030"><span class="lineNum">    1030 </span>            : </a>
<a name="1031"><span class="lineNum">    1031 </span>            : #if defined(CONFIG_ARM64) &amp;&amp; defined(CONFIG_PCI_ATS)</a>
<a name="1032"><span class="lineNum">    1032 </span>            : </a>
<a name="1033"><span class="lineNum">    1033 </span>            : static void quirk_cavium_sriov_rnm_link(struct pci_dev *dev)</a>
<a name="1034"><span class="lineNum">    1034 </span>            : {</a>
<a name="1035"><span class="lineNum">    1035 </span>            :         /* Fix for improper SR-IOV configuration on Cavium cn88xx RNM device */</a>
<a name="1036"><span class="lineNum">    1036 </span>            :         if (dev-&gt;subsystem_device == 0xa118)</a>
<a name="1037"><span class="lineNum">    1037 </span>            :                 dev-&gt;sriov-&gt;link = dev-&gt;devfn;</a>
<a name="1038"><span class="lineNum">    1038 </span>            : }</a>
<a name="1039"><span class="lineNum">    1039 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_CAVIUM, 0xa018, quirk_cavium_sriov_rnm_link);</a>
<a name="1040"><span class="lineNum">    1040 </span>            : #endif</a>
<a name="1041"><span class="lineNum">    1041 </span>            : </a>
<a name="1042"><span class="lineNum">    1042 </span>            : /*</a>
<a name="1043"><span class="lineNum">    1043 </span>            :  * Some settings of MMRBC can lead to data corruption so block changes.</a>
<a name="1044"><span class="lineNum">    1044 </span>            :  * See AMD 8131 HyperTransport PCI-X Tunnel Revision Guide</a>
<a name="1045"><span class="lineNum">    1045 </span>            :  */</a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 : static void quirk_amd_8131_mmrbc(struct pci_dev *dev)</span></a>
<a name="1047"><span class="lineNum">    1047 </span>            : {</a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         if (dev-&gt;subordinate &amp;&amp; dev-&gt;revision &lt;= 0x12) {</span></a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;AMD8131 rev %x detected; disabling PCI-X MMRBC\n&quot;,</span></a>
<a name="1050"><span class="lineNum">    1050 </span>            :                          dev-&gt;revision);</a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                 dev-&gt;subordinate-&gt;bus_flags |= PCI_BUS_FLAGS_NO_MMRBC;</span></a>
<a name="1052"><span class="lineNum">    1052 </span>            :         }</a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1054"><span class="lineNum">    1054 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8131_BRIDGE, quirk_amd_8131_mmrbc);</a>
<a name="1055"><span class="lineNum">    1055 </span>            : </a>
<a name="1056"><span class="lineNum">    1056 </span>            : /*</a>
<a name="1057"><span class="lineNum">    1057 </span>            :  * FIXME: it is questionable that quirk_via_acpi() is needed.  It shows up</a>
<a name="1058"><span class="lineNum">    1058 </span>            :  * as an ISA bridge, and does not support the PCI_INTERRUPT_LINE register</a>
<a name="1059"><span class="lineNum">    1059 </span>            :  * at all.  Therefore it seems like setting the pci_dev's IRQ to the value</a>
<a name="1060"><span class="lineNum">    1060 </span>            :  * of the ACPI SCI interrupt is only done for convenience.</a>
<a name="1061"><span class="lineNum">    1061 </span>            :  *      -jgarzik</a>
<a name="1062"><span class="lineNum">    1062 </span>            :  */</a>
<a name="1063"><span class="lineNum">    1063 </span><span class="lineNoCov">          0 : static void quirk_via_acpi(struct pci_dev *d)</span></a>
<a name="1064"><span class="lineNum">    1064 </span>            : {</a>
<a name="1065"><span class="lineNum">    1065 </span>            :         u8 irq;</a>
<a name="1066"><span class="lineNum">    1066 </span>            : </a>
<a name="1067"><span class="lineNum">    1067 </span>            :         /* VIA ACPI device: SCI IRQ line in PCI config byte 0x42 */</a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         pci_read_config_byte(d, 0x42, &amp;irq);</span></a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         irq &amp;= 0xf;</span></a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         if (irq &amp;&amp; (irq != 2))</span></a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                 d-&gt;irq = irq;</span></a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1073"><span class="lineNum">    1073 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_82C586_3,     quirk_via_acpi);</a>
<a name="1074"><span class="lineNum">    1074 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_82C686_4,     quirk_via_acpi);</a>
<a name="1075"><span class="lineNum">    1075 </span>            : </a>
<a name="1076"><span class="lineNum">    1076 </span>            : /* VIA bridges which have VLink */</a>
<a name="1077"><span class="lineNum">    1077 </span>            : static int via_vlink_dev_lo = -1, via_vlink_dev_hi = 18;</a>
<a name="1078"><span class="lineNum">    1078 </span>            : </a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 : static void quirk_via_bridge(struct pci_dev *dev)</span></a>
<a name="1080"><span class="lineNum">    1080 </span>            : {</a>
<a name="1081"><span class="lineNum">    1081 </span>            :         /* See what bridge we have and find the device ranges */</a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         switch (dev-&gt;device) {</span></a>
<a name="1083"><span class="lineNum">    1083 </span>            :         case PCI_DEVICE_ID_VIA_82C686:</a>
<a name="1084"><span class="lineNum">    1084 </span>            :                 /*</a>
<a name="1085"><span class="lineNum">    1085 </span>            :                  * The VT82C686 is special; it attaches to PCI and can have</a>
<a name="1086"><span class="lineNum">    1086 </span>            :                  * any device number. All its subdevices are functions of</a>
<a name="1087"><span class="lineNum">    1087 </span>            :                  * that single device.</a>
<a name="1088"><span class="lineNum">    1088 </span>            :                  */</a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                 via_vlink_dev_lo = PCI_SLOT(dev-&gt;devfn);</span></a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 via_vlink_dev_hi = PCI_SLOT(dev-&gt;devfn);</span></a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1092"><span class="lineNum">    1092 </span>            :         case PCI_DEVICE_ID_VIA_8237:</a>
<a name="1093"><span class="lineNum">    1093 </span>            :         case PCI_DEVICE_ID_VIA_8237A:</a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                 via_vlink_dev_lo = 15;</span></a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1096"><span class="lineNum">    1096 </span>            :         case PCI_DEVICE_ID_VIA_8235:</a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 via_vlink_dev_lo = 16;</span></a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1099"><span class="lineNum">    1099 </span>            :         case PCI_DEVICE_ID_VIA_8231:</a>
<a name="1100"><span class="lineNum">    1100 </span>            :         case PCI_DEVICE_ID_VIA_8233_0:</a>
<a name="1101"><span class="lineNum">    1101 </span>            :         case PCI_DEVICE_ID_VIA_8233A:</a>
<a name="1102"><span class="lineNum">    1102 </span>            :         case PCI_DEVICE_ID_VIA_8233C_0:</a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                 via_vlink_dev_lo = 17;</span></a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1105"><span class="lineNum">    1105 </span>            :         }</a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1107"><span class="lineNum">    1107 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_82C686,       quirk_via_bridge);</a>
<a name="1108"><span class="lineNum">    1108 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8231,         quirk_via_bridge);</a>
<a name="1109"><span class="lineNum">    1109 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8233_0,       quirk_via_bridge);</a>
<a name="1110"><span class="lineNum">    1110 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8233A,        quirk_via_bridge);</a>
<a name="1111"><span class="lineNum">    1111 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8233C_0,      quirk_via_bridge);</a>
<a name="1112"><span class="lineNum">    1112 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8235,         quirk_via_bridge);</a>
<a name="1113"><span class="lineNum">    1113 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8237,         quirk_via_bridge);</a>
<a name="1114"><span class="lineNum">    1114 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8237A,        quirk_via_bridge);</a>
<a name="1115"><span class="lineNum">    1115 </span>            : </a>
<a name="1116"><span class="lineNum">    1116 </span>            : /*</a>
<a name="1117"><span class="lineNum">    1117 </span>            :  * quirk_via_vlink              -       VIA VLink IRQ number update</a>
<a name="1118"><span class="lineNum">    1118 </span>            :  * @dev: PCI device</a>
<a name="1119"><span class="lineNum">    1119 </span>            :  *</a>
<a name="1120"><span class="lineNum">    1120 </span>            :  * If the device we are dealing with is on a PIC IRQ we need to ensure that</a>
<a name="1121"><span class="lineNum">    1121 </span>            :  * the IRQ line register which usually is not relevant for PCI cards, is</a>
<a name="1122"><span class="lineNum">    1122 </span>            :  * actually written so that interrupts get sent to the right place.</a>
<a name="1123"><span class="lineNum">    1123 </span>            :  *</a>
<a name="1124"><span class="lineNum">    1124 </span>            :  * We only do this on systems where a VIA south bridge was detected, and</a>
<a name="1125"><span class="lineNum">    1125 </span>            :  * only for VIA devices on the motherboard (see quirk_via_bridge above).</a>
<a name="1126"><span class="lineNum">    1126 </span>            :  */</a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 : static void quirk_via_vlink(struct pci_dev *dev)</span></a>
<a name="1128"><span class="lineNum">    1128 </span>            : {</a>
<a name="1129"><span class="lineNum">    1129 </span>            :         u8 irq, new_irq;</a>
<a name="1130"><span class="lineNum">    1130 </span>            : </a>
<a name="1131"><span class="lineNum">    1131 </span>            :         /* Check if we have VLink at all */</a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :         if (via_vlink_dev_lo == -1)</span></a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 :         new_irq = dev-&gt;irq;</span></a>
<a name="1136"><span class="lineNum">    1136 </span>            : </a>
<a name="1137"><span class="lineNum">    1137 </span>            :         /* Don't quirk interrupts outside the legacy IRQ range */</a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         if (!new_irq || new_irq &gt; 15)</span></a>
<a name="1139"><span class="lineNum">    1139 </span>            :                 return;</a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span>            :         /* Internal device ? */</a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         if (dev-&gt;bus-&gt;number != 0 || PCI_SLOT(dev-&gt;devfn) &gt; via_vlink_dev_hi ||</span></a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :             PCI_SLOT(dev-&gt;devfn) &lt; via_vlink_dev_lo)</span></a>
<a name="1144"><span class="lineNum">    1144 </span>            :                 return;</a>
<a name="1145"><span class="lineNum">    1145 </span>            : </a>
<a name="1146"><span class="lineNum">    1146 </span>            :         /*</a>
<a name="1147"><span class="lineNum">    1147 </span>            :          * This is an internal VLink device on a PIC interrupt. The BIOS</a>
<a name="1148"><span class="lineNum">    1148 </span>            :          * ought to have set this but may not have, so we redo it.</a>
<a name="1149"><span class="lineNum">    1149 </span>            :          */</a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, PCI_INTERRUPT_LINE, &amp;irq);</span></a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         if (new_irq != irq) {</span></a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;VIA VLink IRQ fixup, from %d to %d\n&quot;,</span></a>
<a name="1153"><span class="lineNum">    1153 </span>            :                         irq, new_irq);</a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 udelay(15);     /* unknown if delay really needed */</span></a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(dev, PCI_INTERRUPT_LINE, new_irq);</span></a>
<a name="1156"><span class="lineNum">    1156 </span>            :         }</a>
<a name="1157"><span class="lineNum">    1157 </span>            : }</a>
<a name="1158"><span class="lineNum">    1158 </span>            : DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_VIA, PCI_ANY_ID, quirk_via_vlink);</a>
<a name="1159"><span class="lineNum">    1159 </span>            : </a>
<a name="1160"><span class="lineNum">    1160 </span>            : /*</a>
<a name="1161"><span class="lineNum">    1161 </span>            :  * VIA VT82C598 has its device ID settable and many BIOSes set it to the ID</a>
<a name="1162"><span class="lineNum">    1162 </span>            :  * of VT82C597 for backward compatibility.  We need to switch it off to be</a>
<a name="1163"><span class="lineNum">    1163 </span>            :  * able to recognize the real type of the chip.</a>
<a name="1164"><span class="lineNum">    1164 </span>            :  */</a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 : static void quirk_vt82c598_id(struct pci_dev *dev)</span></a>
<a name="1166"><span class="lineNum">    1166 </span>            : {</a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev, 0xfc, 0);</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, PCI_DEVICE_ID, &amp;dev-&gt;device);</span></a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1170"><span class="lineNum">    1170 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_82C597_0,     quirk_vt82c598_id);</a>
<a name="1171"><span class="lineNum">    1171 </span>            : </a>
<a name="1172"><span class="lineNum">    1172 </span>            : /*</a>
<a name="1173"><span class="lineNum">    1173 </span>            :  * CardBus controllers have a legacy base address that enables them to</a>
<a name="1174"><span class="lineNum">    1174 </span>            :  * respond as i82365 pcmcia controllers.  We don't want them to do this</a>
<a name="1175"><span class="lineNum">    1175 </span>            :  * even if the Linux CardBus driver is not loaded, because the Linux i82365</a>
<a name="1176"><span class="lineNum">    1176 </span>            :  * driver does not (and should not) handle CardBus.</a>
<a name="1177"><span class="lineNum">    1177 </span>            :  */</a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 : static void quirk_cardbus_legacy(struct pci_dev *dev)</span></a>
<a name="1179"><span class="lineNum">    1179 </span>            : {</a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         pci_write_config_dword(dev, PCI_CB_LEGACY_MODE_BASE, 0);</span></a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1182"><span class="lineNum">    1182 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_ANY_ID, PCI_ANY_ID,</a>
<a name="1183"><span class="lineNum">    1183 </span>            :                         PCI_CLASS_BRIDGE_CARDBUS, 8, quirk_cardbus_legacy);</a>
<a name="1184"><span class="lineNum">    1184 </span>            : DECLARE_PCI_FIXUP_CLASS_RESUME_EARLY(PCI_ANY_ID, PCI_ANY_ID,</a>
<a name="1185"><span class="lineNum">    1185 </span>            :                         PCI_CLASS_BRIDGE_CARDBUS, 8, quirk_cardbus_legacy);</a>
<a name="1186"><span class="lineNum">    1186 </span>            : </a>
<a name="1187"><span class="lineNum">    1187 </span>            : /*</a>
<a name="1188"><span class="lineNum">    1188 </span>            :  * Following the PCI ordering rules is optional on the AMD762. I'm not sure</a>
<a name="1189"><span class="lineNum">    1189 </span>            :  * what the designers were smoking but let's not inhale...</a>
<a name="1190"><span class="lineNum">    1190 </span>            :  *</a>
<a name="1191"><span class="lineNum">    1191 </span>            :  * To be fair to AMD, it follows the spec by default, it's BIOS people who</a>
<a name="1192"><span class="lineNum">    1192 </span>            :  * turn it off!</a>
<a name="1193"><span class="lineNum">    1193 </span>            :  */</a>
<a name="1194"><span class="lineNum">    1194 </span><span class="lineNoCov">          0 : static void quirk_amd_ordering(struct pci_dev *dev)</span></a>
<a name="1195"><span class="lineNum">    1195 </span>            : {</a>
<a name="1196"><span class="lineNum">    1196 </span>            :         u32 pcic;</a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, 0x4C, &amp;pcic);</span></a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         if ((pcic &amp; 6) != 6) {</span></a>
<a name="1199"><span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 pcic |= 6;</span></a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                 pci_warn(dev, &quot;BIOS failed to enable PCI standards compliance; fixing this error\n&quot;);</span></a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                 pci_write_config_dword(dev, 0x4C, pcic);</span></a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                 pci_read_config_dword(dev, 0x84, &amp;pcic);</span></a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                 pcic |= (1 &lt;&lt; 23);        /* Required in this mode */</span></a>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineNoCov">          0 :                 pci_write_config_dword(dev, 0x84, pcic);</span></a>
<a name="1205"><span class="lineNum">    1205 </span>            :         }</a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1207"><span class="lineNum">    1207 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD,      PCI_DEVICE_ID_AMD_FE_GATE_700C, quirk_amd_ordering);</a>
<a name="1208"><span class="lineNum">    1208 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_AMD,       PCI_DEVICE_ID_AMD_FE_GATE_700C, quirk_amd_ordering);</a>
<a name="1209"><span class="lineNum">    1209 </span>            : </a>
<a name="1210"><span class="lineNum">    1210 </span>            : /*</a>
<a name="1211"><span class="lineNum">    1211 </span>            :  * DreamWorks-provided workaround for Dunord I-3000 problem</a>
<a name="1212"><span class="lineNum">    1212 </span>            :  *</a>
<a name="1213"><span class="lineNum">    1213 </span>            :  * This card decodes and responds to addresses not apparently assigned to</a>
<a name="1214"><span class="lineNum">    1214 </span>            :  * it.  We force a larger allocation to ensure that nothing gets put too</a>
<a name="1215"><span class="lineNum">    1215 </span>            :  * close to it.</a>
<a name="1216"><span class="lineNum">    1216 </span>            :  */</a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 : static void quirk_dunord(struct pci_dev *dev)</span></a>
<a name="1218"><span class="lineNum">    1218 </span>            : {</a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         struct resource *r = &amp;dev-&gt;resource[1];</span></a>
<a name="1220"><span class="lineNum">    1220 </span>            : </a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         r-&gt;flags |= IORESOURCE_UNSET;</span></a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :         r-&gt;start = 0;</span></a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :         r-&gt;end = 0xffffff;</span></a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1225"><span class="lineNum">    1225 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_DUNORD,  PCI_DEVICE_ID_DUNORD_I3000,     quirk_dunord);</a>
<a name="1226"><span class="lineNum">    1226 </span>            : </a>
<a name="1227"><span class="lineNum">    1227 </span>            : /*</a>
<a name="1228"><span class="lineNum">    1228 </span>            :  * i82380FB mobile docking controller: its PCI-to-PCI bridge is subtractive</a>
<a name="1229"><span class="lineNum">    1229 </span>            :  * decoding (transparent), and does indicate this in the ProgIf.</a>
<a name="1230"><span class="lineNum">    1230 </span>            :  * Unfortunately, the ProgIf value is wrong - 0x80 instead of 0x01.</a>
<a name="1231"><span class="lineNum">    1231 </span>            :  */</a>
<a name="1232"><span class="lineNum">    1232 </span><span class="lineNoCov">          0 : static void quirk_transparent_bridge(struct pci_dev *dev)</span></a>
<a name="1233"><span class="lineNum">    1233 </span>            : {</a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         dev-&gt;transparent = 1;</span></a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1236"><span class="lineNum">    1236 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82380FB,    quirk_transparent_bridge);</a>
<a name="1237"><span class="lineNum">    1237 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_TOSHIBA, 0x605,  quirk_transparent_bridge);</a>
<a name="1238"><span class="lineNum">    1238 </span>            : </a>
<a name="1239"><span class="lineNum">    1239 </span>            : /*</a>
<a name="1240"><span class="lineNum">    1240 </span>            :  * Common misconfiguration of the MediaGX/Geode PCI master that will reduce</a>
<a name="1241"><span class="lineNum">    1241 </span>            :  * PCI bandwidth from 70MB/s to 25MB/s.  See the GXM/GXLV/GX1 datasheets</a>
<a name="1242"><span class="lineNum">    1242 </span>            :  * found at http://www.national.com/analog for info on what these bits do.</a>
<a name="1243"><span class="lineNum">    1243 </span>            :  * &lt;christer@weinigel.se&gt;</a>
<a name="1244"><span class="lineNum">    1244 </span>            :  */</a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineNoCov">          0 : static void quirk_mediagx_master(struct pci_dev *dev)</span></a>
<a name="1246"><span class="lineNum">    1246 </span>            : {</a>
<a name="1247"><span class="lineNum">    1247 </span>            :         u8 reg;</a>
<a name="1248"><span class="lineNum">    1248 </span>            : </a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, 0x41, &amp;reg);</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         if (reg &amp; 2) {</span></a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 reg &amp;= ~2;</span></a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Fixup for MediaGX/Geode Slave Disconnect Boundary (0x41=0x%02x)\n&quot;,</span></a>
<a name="1253"><span class="lineNum">    1253 </span>            :                          reg);</a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(dev, 0x41, reg);</span></a>
<a name="1255"><span class="lineNum">    1255 </span>            :         }</a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1257"><span class="lineNum">    1257 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_CYRIX,    PCI_DEVICE_ID_CYRIX_PCI_MASTER, quirk_mediagx_master);</a>
<a name="1258"><span class="lineNum">    1258 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_CYRIX,   PCI_DEVICE_ID_CYRIX_PCI_MASTER, quirk_mediagx_master);</a>
<a name="1259"><span class="lineNum">    1259 </span>            : </a>
<a name="1260"><span class="lineNum">    1260 </span>            : /*</a>
<a name="1261"><span class="lineNum">    1261 </span>            :  * Ensure C0 rev restreaming is off. This is normally done by the BIOS but</a>
<a name="1262"><span class="lineNum">    1262 </span>            :  * in the odd case it is not the results are corruption hence the presence</a>
<a name="1263"><span class="lineNum">    1263 </span>            :  * of a Linux check.</a>
<a name="1264"><span class="lineNum">    1264 </span>            :  */</a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 : static void quirk_disable_pxb(struct pci_dev *pdev)</span></a>
<a name="1266"><span class="lineNum">    1266 </span>            : {</a>
<a name="1267"><span class="lineNum">    1267 </span>            :         u16 config;</a>
<a name="1268"><span class="lineNum">    1268 </span>            : </a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         if (pdev-&gt;revision != 0x04)          /* Only C0 requires this */</span></a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         pci_read_config_word(pdev, 0x40, &amp;config);</span></a>
<a name="1272"><span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         if (config &amp; (1&lt;&lt;6)) {</span></a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                 config &amp;= ~(1&lt;&lt;6);</span></a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 pci_write_config_word(pdev, 0x40, config);</span></a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                 pci_info(pdev, &quot;C0 revision 450NX. Disabling PCI restreaming\n&quot;);</span></a>
<a name="1276"><span class="lineNum">    1276 </span>            :         }</a>
<a name="1277"><span class="lineNum">    1277 </span>            : }</a>
<a name="1278"><span class="lineNum">    1278 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_82454NX,    quirk_disable_pxb);</a>
<a name="1279"><span class="lineNum">    1279 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_82454NX,    quirk_disable_pxb);</a>
<a name="1280"><span class="lineNum">    1280 </span>            : </a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineNoCov">          0 : static void quirk_amd_ide_mode(struct pci_dev *pdev)</span></a>
<a name="1282"><span class="lineNum">    1282 </span>            : {</a>
<a name="1283"><span class="lineNum">    1283 </span>            :         /* set SBX00/Hudson-2 SATA in IDE mode to AHCI mode */</a>
<a name="1284"><span class="lineNum">    1284 </span>            :         u8 tmp;</a>
<a name="1285"><span class="lineNum">    1285 </span>            : </a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         pci_read_config_byte(pdev, PCI_CLASS_DEVICE, &amp;tmp);</span></a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         if (tmp == 0x01) {</span></a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 :                 pci_read_config_byte(pdev, 0x40, &amp;tmp);</span></a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(pdev, 0x40, tmp|1);</span></a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(pdev, 0x9, 1);</span></a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(pdev, 0xa, 6);</span></a>
<a name="1292"><span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(pdev, 0x40, tmp);</span></a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 :                 pdev-&gt;class = PCI_CLASS_STORAGE_SATA_AHCI;</span></a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 pci_info(pdev, &quot;set SATA to AHCI mode\n&quot;);</span></a>
<a name="1296"><span class="lineNum">    1296 </span>            :         }</a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1298"><span class="lineNum">    1298 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_IXP600_SATA, quirk_amd_ide_mode);</a>
<a name="1299"><span class="lineNum">    1299 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_IXP600_SATA, quirk_amd_ide_mode);</a>
<a name="1300"><span class="lineNum">    1300 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_IXP700_SATA, quirk_amd_ide_mode);</a>
<a name="1301"><span class="lineNum">    1301 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_IXP700_SATA, quirk_amd_ide_mode);</a>
<a name="1302"><span class="lineNum">    1302 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_HUDSON2_SATA_IDE, quirk_amd_ide_mode);</a>
<a name="1303"><span class="lineNum">    1303 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_HUDSON2_SATA_IDE, quirk_amd_ide_mode);</a>
<a name="1304"><span class="lineNum">    1304 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AMD, 0x7900, quirk_amd_ide_mode);</a>
<a name="1305"><span class="lineNum">    1305 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_AMD, 0x7900, quirk_amd_ide_mode);</a>
<a name="1306"><span class="lineNum">    1306 </span>            : </a>
<a name="1307"><span class="lineNum">    1307 </span>            : /* Serverworks CSB5 IDE does not fully support native mode */</a>
<a name="1308"><span class="lineNum">    1308 </span><span class="lineNoCov">          0 : static void quirk_svwks_csb5ide(struct pci_dev *pdev)</span></a>
<a name="1309"><span class="lineNum">    1309 </span>            : {</a>
<a name="1310"><span class="lineNum">    1310 </span>            :         u8 prog;</a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         pci_read_config_byte(pdev, PCI_CLASS_PROG, &amp;prog);</span></a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         if (prog &amp; 5) {</span></a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 prog &amp;= ~5;</span></a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                 pdev-&gt;class &amp;= ~5;</span></a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(pdev, PCI_CLASS_PROG, prog);</span></a>
<a name="1316"><span class="lineNum">    1316 </span>            :                 /* PCI layer will sort out resources */</a>
<a name="1317"><span class="lineNum">    1317 </span>            :         }</a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1319"><span class="lineNum">    1319 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_CSB5IDE, quirk_svwks_csb5ide);</a>
<a name="1320"><span class="lineNum">    1320 </span>            : </a>
<a name="1321"><span class="lineNum">    1321 </span>            : /* Intel 82801CAM ICH3-M datasheet says IDE modes must be the same */</a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 : static void quirk_ide_samemode(struct pci_dev *pdev)</span></a>
<a name="1323"><span class="lineNum">    1323 </span>            : {</a>
<a name="1324"><span class="lineNum">    1324 </span>            :         u8 prog;</a>
<a name="1325"><span class="lineNum">    1325 </span>            : </a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         pci_read_config_byte(pdev, PCI_CLASS_PROG, &amp;prog);</span></a>
<a name="1327"><span class="lineNum">    1327 </span>            : </a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         if (((prog &amp; 1) &amp;&amp; !(prog &amp; 4)) || ((prog &amp; 4) &amp;&amp; !(prog &amp; 1))) {</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 pci_info(pdev, &quot;IDE mode mismatch; forcing legacy mode\n&quot;);</span></a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineNoCov">          0 :                 prog &amp;= ~5;</span></a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineNoCov">          0 :                 pdev-&gt;class &amp;= ~5;</span></a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(pdev, PCI_CLASS_PROG, prog);</span></a>
<a name="1333"><span class="lineNum">    1333 </span>            :         }</a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1335"><span class="lineNum">    1335 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_10, quirk_ide_samemode);</a>
<a name="1336"><span class="lineNum">    1336 </span>            : </a>
<a name="1337"><span class="lineNum">    1337 </span>            : /* Some ATA devices break if put into D3 */</a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 : static void quirk_no_ata_d3(struct pci_dev *pdev)</span></a>
<a name="1339"><span class="lineNum">    1339 </span>            : {</a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 :         pdev-&gt;dev_flags |= PCI_DEV_FLAGS_NO_D3;</span></a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1342"><span class="lineNum">    1342 </span>            : /* Quirk the legacy ATA devices only. The AHCI ones are ok */</a>
<a name="1343"><span class="lineNum">    1343 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_SERVERWORKS, PCI_ANY_ID,</a>
<a name="1344"><span class="lineNum">    1344 </span>            :                                 PCI_CLASS_STORAGE_IDE, 8, quirk_no_ata_d3);</a>
<a name="1345"><span class="lineNum">    1345 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_ATI, PCI_ANY_ID,</a>
<a name="1346"><span class="lineNum">    1346 </span>            :                                 PCI_CLASS_STORAGE_IDE, 8, quirk_no_ata_d3);</a>
<a name="1347"><span class="lineNum">    1347 </span>            : /* ALi loses some register settings that we cannot then restore */</a>
<a name="1348"><span class="lineNum">    1348 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_AL, PCI_ANY_ID,</a>
<a name="1349"><span class="lineNum">    1349 </span>            :                                 PCI_CLASS_STORAGE_IDE, 8, quirk_no_ata_d3);</a>
<a name="1350"><span class="lineNum">    1350 </span>            : /* VIA comes back fine but we need to keep it alive or ACPI GTM failures</a>
<a name="1351"><span class="lineNum">    1351 </span>            :    occur when mode detecting */</a>
<a name="1352"><span class="lineNum">    1352 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_VIA, PCI_ANY_ID,</a>
<a name="1353"><span class="lineNum">    1353 </span>            :                                 PCI_CLASS_STORAGE_IDE, 8, quirk_no_ata_d3);</a>
<a name="1354"><span class="lineNum">    1354 </span>            : </a>
<a name="1355"><span class="lineNum">    1355 </span>            : /*</a>
<a name="1356"><span class="lineNum">    1356 </span>            :  * This was originally an Alpha-specific thing, but it really fits here.</a>
<a name="1357"><span class="lineNum">    1357 </span>            :  * The i82375 PCI/EISA bridge appears as non-classified. Fix that.</a>
<a name="1358"><span class="lineNum">    1358 </span>            :  */</a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 : static void quirk_eisa_bridge(struct pci_dev *dev)</span></a>
<a name="1360"><span class="lineNum">    1360 </span>            : {</a>
<a name="1361"><span class="lineNum">    1361 </span><span class="lineNoCov">          0 :         dev-&gt;class = PCI_CLASS_BRIDGE_EISA &lt;&lt; 8;</span></a>
<a name="1362"><span class="lineNum">    1362 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1363"><span class="lineNum">    1363 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82375,      quirk_eisa_bridge);</a>
<a name="1364"><span class="lineNum">    1364 </span>            : </a>
<a name="1365"><span class="lineNum">    1365 </span>            : /*</a>
<a name="1366"><span class="lineNum">    1366 </span>            :  * On ASUS P4B boards, the SMBus PCI Device within the ICH2/4 southbridge</a>
<a name="1367"><span class="lineNum">    1367 </span>            :  * is not activated. The myth is that Asus said that they do not want the</a>
<a name="1368"><span class="lineNum">    1368 </span>            :  * users to be irritated by just another PCI Device in the Win98 device</a>
<a name="1369"><span class="lineNum">    1369 </span>            :  * manager. (see the file prog/hotplug/README.p4b in the lm_sensors</a>
<a name="1370"><span class="lineNum">    1370 </span>            :  * package 2.7.0 for details)</a>
<a name="1371"><span class="lineNum">    1371 </span>            :  *</a>
<a name="1372"><span class="lineNum">    1372 </span>            :  * The SMBus PCI Device can be activated by setting a bit in the ICH LPC</a>
<a name="1373"><span class="lineNum">    1373 </span>            :  * bridge. Unfortunately, this device has no subvendor/subdevice ID. So it</a>
<a name="1374"><span class="lineNum">    1374 </span>            :  * becomes necessary to do this tweak in two steps -- the chosen trigger</a>
<a name="1375"><span class="lineNum">    1375 </span>            :  * is either the Host bridge (preferred) or on-board VGA controller.</a>
<a name="1376"><span class="lineNum">    1376 </span>            :  *</a>
<a name="1377"><span class="lineNum">    1377 </span>            :  * Note that we used to unhide the SMBus that way on Toshiba laptops</a>
<a name="1378"><span class="lineNum">    1378 </span>            :  * (Satellite A40 and Tecra M2) but then found that the thermal management</a>
<a name="1379"><span class="lineNum">    1379 </span>            :  * was done by SMM code, which could cause unsynchronized concurrent</a>
<a name="1380"><span class="lineNum">    1380 </span>            :  * accesses to the SMBus registers, with potentially bad effects. Thus you</a>
<a name="1381"><span class="lineNum">    1381 </span>            :  * should be very careful when adding new entries: if SMM is accessing the</a>
<a name="1382"><span class="lineNum">    1382 </span>            :  * Intel SMBus, this is a very good reason to leave it hidden.</a>
<a name="1383"><span class="lineNum">    1383 </span>            :  *</a>
<a name="1384"><span class="lineNum">    1384 </span>            :  * Likewise, many recent laptops use ACPI for thermal management. If the</a>
<a name="1385"><span class="lineNum">    1385 </span>            :  * ACPI DSDT code accesses the SMBus, then Linux should not access it</a>
<a name="1386"><span class="lineNum">    1386 </span>            :  * natively, and keeping the SMBus hidden is the right thing to do. If you</a>
<a name="1387"><span class="lineNum">    1387 </span>            :  * are about to add an entry in the table below, please first disassemble</a>
<a name="1388"><span class="lineNum">    1388 </span>            :  * the DSDT and double-check that there is no code accessing the SMBus.</a>
<a name="1389"><span class="lineNum">    1389 </span>            :  */</a>
<a name="1390"><span class="lineNum">    1390 </span>            : static int asus_hides_smbus;</a>
<a name="1391"><span class="lineNum">    1391 </span>            : </a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 : static void asus_hides_smbus_hostbridge(struct pci_dev *dev)</span></a>
<a name="1393"><span class="lineNum">    1393 </span>            : {</a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :         if (unlikely(dev-&gt;subsystem_vendor == PCI_VENDOR_ID_ASUSTEK)) {</span></a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                 if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82845_HB)</span></a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1397"><span class="lineNum">    1397 </span>            :                         case 0x8025: /* P4B-LX */</a>
<a name="1398"><span class="lineNum">    1398 </span>            :                         case 0x8070: /* P4B */</a>
<a name="1399"><span class="lineNum">    1399 </span>            :                         case 0x8088: /* P4B533 */</a>
<a name="1400"><span class="lineNum">    1400 </span>            :                         case 0x1626: /* L3C notebook */</a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1402"><span class="lineNum">    1402 </span>            :                         }</a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82845G_HB)</span></a>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1405"><span class="lineNum">    1405 </span>            :                         case 0x80b1: /* P4GE-V */</a>
<a name="1406"><span class="lineNum">    1406 </span>            :                         case 0x80b2: /* P4PE */</a>
<a name="1407"><span class="lineNum">    1407 </span>            :                         case 0x8093: /* P4B533-V */</a>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1409"><span class="lineNum">    1409 </span>            :                         }</a>
<a name="1410"><span class="lineNum">    1410 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82850_HB)</span></a>
<a name="1411"><span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1412"><span class="lineNum">    1412 </span>            :                         case 0x8030: /* P4T533 */</a>
<a name="1413"><span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1414"><span class="lineNum">    1414 </span>            :                         }</a>
<a name="1415"><span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_7205_0)</span></a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1417"><span class="lineNum">    1417 </span>            :                         case 0x8070: /* P4G8X Deluxe */</a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1419"><span class="lineNum">    1419 </span>            :                         }</a>
<a name="1420"><span class="lineNum">    1420 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_E7501_MCH)</span></a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1422"><span class="lineNum">    1422 </span>            :                         case 0x80c9: /* PU-DLS */</a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1424"><span class="lineNum">    1424 </span>            :                         }</a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82855GM_HB)</span></a>
<a name="1426"><span class="lineNum">    1426 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1427"><span class="lineNum">    1427 </span>            :                         case 0x1751: /* M2N notebook */</a>
<a name="1428"><span class="lineNum">    1428 </span>            :                         case 0x1821: /* M5N notebook */</a>
<a name="1429"><span class="lineNum">    1429 </span>            :                         case 0x1897: /* A6L notebook */</a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1431"><span class="lineNum">    1431 </span>            :                         }</a>
<a name="1432"><span class="lineNum">    1432 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82855PM_HB)</span></a>
<a name="1433"><span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1434"><span class="lineNum">    1434 </span>            :                         case 0x184b: /* W1N notebook */</a>
<a name="1435"><span class="lineNum">    1435 </span>            :                         case 0x186a: /* M6Ne notebook */</a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1437"><span class="lineNum">    1437 </span>            :                         }</a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82865_HB)</span></a>
<a name="1439"><span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1440"><span class="lineNum">    1440 </span>            :                         case 0x80f2: /* P4P800-X */</a>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1442"><span class="lineNum">    1442 </span>            :                         }</a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82915GM_HB)</span></a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1445"><span class="lineNum">    1445 </span>            :                         case 0x1882: /* M6V notebook */</a>
<a name="1446"><span class="lineNum">    1446 </span>            :                         case 0x1977: /* A6VA notebook */</a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1448"><span class="lineNum">    1448 </span>            :                         }</a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineNoCov">          0 :         } else if (unlikely(dev-&gt;subsystem_vendor == PCI_VENDOR_ID_HP)) {</span></a>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineNoCov">          0 :                 if (dev-&gt;device ==  PCI_DEVICE_ID_INTEL_82855PM_HB)</span></a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1452"><span class="lineNum">    1452 </span>            :                         case 0x088C: /* HP Compaq nc8000 */</a>
<a name="1453"><span class="lineNum">    1453 </span>            :                         case 0x0890: /* HP Compaq nc6000 */</a>
<a name="1454"><span class="lineNum">    1454 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1455"><span class="lineNum">    1455 </span>            :                         }</a>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82865_HB)</span></a>
<a name="1457"><span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1458"><span class="lineNum">    1458 </span>            :                         case 0x12bc: /* HP D330L */</a>
<a name="1459"><span class="lineNum">    1459 </span>            :                         case 0x12bd: /* HP D530 */</a>
<a name="1460"><span class="lineNum">    1460 </span>            :                         case 0x006a: /* HP Compaq nx9500 */</a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1462"><span class="lineNum">    1462 </span>            :                         }</a>
<a name="1463"><span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82875_HB)</span></a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1465"><span class="lineNum">    1465 </span>            :                         case 0x12bf: /* HP xw4100 */</a>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1467"><span class="lineNum">    1467 </span>            :                         }</a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 :         } else if (unlikely(dev-&gt;subsystem_vendor == PCI_VENDOR_ID_SAMSUNG)) {</span></a>
<a name="1469"><span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                 if (dev-&gt;device ==  PCI_DEVICE_ID_INTEL_82855PM_HB)</span></a>
<a name="1470"><span class="lineNum">    1470 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1471"><span class="lineNum">    1471 </span>            :                         case 0xC00C: /* Samsung P35 notebook */</a>
<a name="1472"><span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1473"><span class="lineNum">    1473 </span>            :                 }</a>
<a name="1474"><span class="lineNum">    1474 </span><span class="lineNoCov">          0 :         } else if (unlikely(dev-&gt;subsystem_vendor == PCI_VENDOR_ID_COMPAQ)) {</span></a>
<a name="1475"><span class="lineNum">    1475 </span><span class="lineNoCov">          0 :                 if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82855PM_HB)</span></a>
<a name="1476"><span class="lineNum">    1476 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1477"><span class="lineNum">    1477 </span>            :                         case 0x0058: /* Compaq Evo N620c */</a>
<a name="1478"><span class="lineNum">    1478 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1479"><span class="lineNum">    1479 </span>            :                         }</a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82810_IG3)</span></a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1482"><span class="lineNum">    1482 </span>            :                         case 0xB16C: /* Compaq Deskpro EP 401963-001 (PCA# 010174) */</a>
<a name="1483"><span class="lineNum">    1483 </span>            :                                 /* Motherboard doesn't have Host bridge</a>
<a name="1484"><span class="lineNum">    1484 </span>            :                                  * subvendor/subdevice IDs, therefore checking</a>
<a name="1485"><span class="lineNum">    1485 </span>            :                                  * its on-board VGA controller */</a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1487"><span class="lineNum">    1487 </span>            :                         }</a>
<a name="1488"><span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82801DB_2)</span></a>
<a name="1489"><span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1490"><span class="lineNum">    1490 </span>            :                         case 0x00b8: /* Compaq Evo D510 CMT */</a>
<a name="1491"><span class="lineNum">    1491 </span>            :                         case 0x00b9: /* Compaq Evo D510 SFF */</a>
<a name="1492"><span class="lineNum">    1492 </span>            :                         case 0x00ba: /* Compaq Evo D510 USDT */</a>
<a name="1493"><span class="lineNum">    1493 </span>            :                                 /* Motherboard doesn't have Host bridge</a>
<a name="1494"><span class="lineNum">    1494 </span>            :                                  * subvendor/subdevice IDs and on-board VGA</a>
<a name="1495"><span class="lineNum">    1495 </span>            :                                  * controller is disabled if an AGP card is</a>
<a name="1496"><span class="lineNum">    1496 </span>            :                                  * inserted, therefore checking USB UHCI</a>
<a name="1497"><span class="lineNum">    1497 </span>            :                                  * Controller #1 */</a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1499"><span class="lineNum">    1499 </span>            :                         }</a>
<a name="1500"><span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                 else if (dev-&gt;device == PCI_DEVICE_ID_INTEL_82815_CGC)</span></a>
<a name="1501"><span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                         switch (dev-&gt;subsystem_device) {</span></a>
<a name="1502"><span class="lineNum">    1502 </span>            :                         case 0x001A: /* Compaq Deskpro EN SSF P667 815E */</a>
<a name="1503"><span class="lineNum">    1503 </span>            :                                 /* Motherboard doesn't have host bridge</a>
<a name="1504"><span class="lineNum">    1504 </span>            :                                  * subvendor/subdevice IDs, therefore checking</a>
<a name="1505"><span class="lineNum">    1505 </span>            :                                  * its on-board VGA controller */</a>
<a name="1506"><span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                                 asus_hides_smbus = 1;</span></a>
<a name="1507"><span class="lineNum">    1507 </span>            :                         }</a>
<a name="1508"><span class="lineNum">    1508 </span>            :         }</a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1510"><span class="lineNum">    1510 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82845_HB,   asus_hides_smbus_hostbridge);</a>
<a name="1511"><span class="lineNum">    1511 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82845G_HB,  asus_hides_smbus_hostbridge);</a>
<a name="1512"><span class="lineNum">    1512 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82850_HB,   asus_hides_smbus_hostbridge);</a>
<a name="1513"><span class="lineNum">    1513 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82865_HB,   asus_hides_smbus_hostbridge);</a>
<a name="1514"><span class="lineNum">    1514 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82875_HB,   asus_hides_smbus_hostbridge);</a>
<a name="1515"><span class="lineNum">    1515 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_7205_0,     asus_hides_smbus_hostbridge);</a>
<a name="1516"><span class="lineNum">    1516 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_E7501_MCH,  asus_hides_smbus_hostbridge);</a>
<a name="1517"><span class="lineNum">    1517 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82855PM_HB, asus_hides_smbus_hostbridge);</a>
<a name="1518"><span class="lineNum">    1518 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82855GM_HB, asus_hides_smbus_hostbridge);</a>
<a name="1519"><span class="lineNum">    1519 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82915GM_HB, asus_hides_smbus_hostbridge);</a>
<a name="1520"><span class="lineNum">    1520 </span>            : </a>
<a name="1521"><span class="lineNum">    1521 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82810_IG3,  asus_hides_smbus_hostbridge);</a>
<a name="1522"><span class="lineNum">    1522 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82801DB_2,  asus_hides_smbus_hostbridge);</a>
<a name="1523"><span class="lineNum">    1523 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82815_CGC,  asus_hides_smbus_hostbridge);</a>
<a name="1524"><span class="lineNum">    1524 </span>            : </a>
<a name="1525"><span class="lineNum">    1525 </span><span class="lineNoCov">          0 : static void asus_hides_smbus_lpc(struct pci_dev *dev)</span></a>
<a name="1526"><span class="lineNum">    1526 </span>            : {</a>
<a name="1527"><span class="lineNum">    1527 </span>            :         u16 val;</a>
<a name="1528"><span class="lineNum">    1528 </span>            : </a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         if (likely(!asus_hides_smbus))</span></a>
<a name="1530"><span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1531"><span class="lineNum">    1531 </span>            : </a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, 0xF2, &amp;val);</span></a>
<a name="1533"><span class="lineNum">    1533 </span><span class="lineNoCov">          0 :         if (val &amp; 0x8) {</span></a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                 pci_write_config_word(dev, 0xF2, val &amp; (~0x8));</span></a>
<a name="1535"><span class="lineNum">    1535 </span><span class="lineNoCov">          0 :                 pci_read_config_word(dev, 0xF2, &amp;val);</span></a>
<a name="1536"><span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                 if (val &amp; 0x8)</span></a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;i801 SMBus device continues to play 'hide and seek'! 0x%x\n&quot;,</span></a>
<a name="1538"><span class="lineNum">    1538 </span>            :                                  val);</a>
<a name="1539"><span class="lineNum">    1539 </span>            :                 else</a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Enabled i801 SMBus device\n&quot;);</span></a>
<a name="1541"><span class="lineNum">    1541 </span>            :         }</a>
<a name="1542"><span class="lineNum">    1542 </span>            : }</a>
<a name="1543"><span class="lineNum">    1543 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82801AA_0,  asus_hides_smbus_lpc);</a>
<a name="1544"><span class="lineNum">    1544 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82801DB_0,  asus_hides_smbus_lpc);</a>
<a name="1545"><span class="lineNum">    1545 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82801BA_0,  asus_hides_smbus_lpc);</a>
<a name="1546"><span class="lineNum">    1546 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82801CA_0,  asus_hides_smbus_lpc);</a>
<a name="1547"><span class="lineNum">    1547 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82801CA_12, asus_hides_smbus_lpc);</a>
<a name="1548"><span class="lineNum">    1548 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82801DB_12, asus_hides_smbus_lpc);</a>
<a name="1549"><span class="lineNum">    1549 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_82801EB_0,  asus_hides_smbus_lpc);</a>
<a name="1550"><span class="lineNum">    1550 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_82801AA_0,  asus_hides_smbus_lpc);</a>
<a name="1551"><span class="lineNum">    1551 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_82801DB_0,  asus_hides_smbus_lpc);</a>
<a name="1552"><span class="lineNum">    1552 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_82801BA_0,  asus_hides_smbus_lpc);</a>
<a name="1553"><span class="lineNum">    1553 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_82801CA_0,  asus_hides_smbus_lpc);</a>
<a name="1554"><span class="lineNum">    1554 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_82801CA_12, asus_hides_smbus_lpc);</a>
<a name="1555"><span class="lineNum">    1555 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_82801DB_12, asus_hides_smbus_lpc);</a>
<a name="1556"><span class="lineNum">    1556 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_82801EB_0,  asus_hides_smbus_lpc);</a>
<a name="1557"><span class="lineNum">    1557 </span>            : </a>
<a name="1558"><span class="lineNum">    1558 </span>            : /* It appears we just have one such device. If not, we have a warning */</a>
<a name="1559"><span class="lineNum">    1559 </span>            : static void __iomem *asus_rcba_base;</a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 : static void asus_hides_smbus_lpc_ich6_suspend(struct pci_dev *dev)</span></a>
<a name="1561"><span class="lineNum">    1561 </span>            : {</a>
<a name="1562"><span class="lineNum">    1562 </span>            :         u32 rcba;</a>
<a name="1563"><span class="lineNum">    1563 </span>            : </a>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         if (likely(!asus_hides_smbus))</span></a>
<a name="1565"><span class="lineNum">    1565 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         WARN_ON(asus_rcba_base);</span></a>
<a name="1567"><span class="lineNum">    1567 </span>            : </a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, 0xF0, &amp;rcba);</span></a>
<a name="1569"><span class="lineNum">    1569 </span>            :         /* use bits 31:14, 16 kB aligned */</a>
<a name="1570"><span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         asus_rcba_base = ioremap(rcba &amp; 0xFFFFC000, 0x4000);</span></a>
<a name="1571"><span class="lineNum">    1571 </span>            :         if (asus_rcba_base == NULL)</a>
<a name="1572"><span class="lineNum">    1572 </span>            :                 return;</a>
<a name="1573"><span class="lineNum">    1573 </span>            : }</a>
<a name="1574"><span class="lineNum">    1574 </span>            : </a>
<a name="1575"><span class="lineNum">    1575 </span><span class="lineNoCov">          0 : static void asus_hides_smbus_lpc_ich6_resume_early(struct pci_dev *dev)</span></a>
<a name="1576"><span class="lineNum">    1576 </span>            : {</a>
<a name="1577"><span class="lineNum">    1577 </span>            :         u32 val;</a>
<a name="1578"><span class="lineNum">    1578 </span>            : </a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         if (likely(!asus_hides_smbus || !asus_rcba_base))</span></a>
<a name="1580"><span class="lineNum">    1580 </span>            :                 return;</a>
<a name="1581"><span class="lineNum">    1581 </span>            : </a>
<a name="1582"><span class="lineNum">    1582 </span>            :         /* read the Function Disable register, dword mode only */</a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         val = readl(asus_rcba_base + 0x3418);</span></a>
<a name="1584"><span class="lineNum">    1584 </span>            : </a>
<a name="1585"><span class="lineNum">    1585 </span>            :         /* enable the SMBus device */</a>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         writel(val &amp; 0xFFFFFFF7, asus_rcba_base + 0x3418);</span></a>
<a name="1587"><span class="lineNum">    1587 </span>            : }</a>
<a name="1588"><span class="lineNum">    1588 </span>            : </a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 : static void asus_hides_smbus_lpc_ich6_resume(struct pci_dev *dev)</span></a>
<a name="1590"><span class="lineNum">    1590 </span>            : {</a>
<a name="1591"><span class="lineNum">    1591 </span><span class="lineNoCov">          0 :         if (likely(!asus_hides_smbus || !asus_rcba_base))</span></a>
<a name="1592"><span class="lineNum">    1592 </span>            :                 return;</a>
<a name="1593"><span class="lineNum">    1593 </span>            : </a>
<a name="1594"><span class="lineNum">    1594 </span><span class="lineNoCov">          0 :         iounmap(asus_rcba_base);</span></a>
<a name="1595"><span class="lineNum">    1595 </span><span class="lineNoCov">          0 :         asus_rcba_base = NULL;</span></a>
<a name="1596"><span class="lineNum">    1596 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Enabled ICH6/i801 SMBus device\n&quot;);</span></a>
<a name="1597"><span class="lineNum">    1597 </span>            : }</a>
<a name="1598"><span class="lineNum">    1598 </span>            : </a>
<a name="1599"><span class="lineNum">    1599 </span><span class="lineNoCov">          0 : static void asus_hides_smbus_lpc_ich6(struct pci_dev *dev)</span></a>
<a name="1600"><span class="lineNum">    1600 </span>            : {</a>
<a name="1601"><span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         asus_hides_smbus_lpc_ich6_suspend(dev);</span></a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 :         asus_hides_smbus_lpc_ich6_resume_early(dev);</span></a>
<a name="1603"><span class="lineNum">    1603 </span><span class="lineNoCov">          0 :         asus_hides_smbus_lpc_ich6_resume(dev);</span></a>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1605"><span class="lineNum">    1605 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH6_1,     asus_hides_smbus_lpc_ich6);</a>
<a name="1606"><span class="lineNum">    1606 </span>            : DECLARE_PCI_FIXUP_SUSPEND(PCI_VENDOR_ID_INTEL,  PCI_DEVICE_ID_INTEL_ICH6_1,     asus_hides_smbus_lpc_ich6_suspend);</a>
<a name="1607"><span class="lineNum">    1607 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ICH6_1,     asus_hides_smbus_lpc_ich6_resume);</a>
<a name="1608"><span class="lineNum">    1608 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_INTEL,     PCI_DEVICE_ID_INTEL_ICH6_1,     asus_hides_smbus_lpc_ich6_resume_early);</a>
<a name="1609"><span class="lineNum">    1609 </span>            : </a>
<a name="1610"><span class="lineNum">    1610 </span>            : /* SiS 96x south bridge: BIOS typically hides SMBus device...  */</a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 : static void quirk_sis_96x_smbus(struct pci_dev *dev)</span></a>
<a name="1612"><span class="lineNum">    1612 </span>            : {</a>
<a name="1613"><span class="lineNum">    1613 </span><span class="lineNoCov">          0 :         u8 val = 0;</span></a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, 0x77, &amp;val);</span></a>
<a name="1615"><span class="lineNum">    1615 </span><span class="lineNoCov">          0 :         if (val &amp; 0x10) {</span></a>
<a name="1616"><span class="lineNum">    1616 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Enabling SiS 96x SMBus\n&quot;);</span></a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(dev, 0x77, val &amp; ~0x10);</span></a>
<a name="1618"><span class="lineNum">    1618 </span>            :         }</a>
<a name="1619"><span class="lineNum">    1619 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1620"><span class="lineNum">    1620 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI,      PCI_DEVICE_ID_SI_961,           quirk_sis_96x_smbus);</a>
<a name="1621"><span class="lineNum">    1621 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI,      PCI_DEVICE_ID_SI_962,           quirk_sis_96x_smbus);</a>
<a name="1622"><span class="lineNum">    1622 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI,      PCI_DEVICE_ID_SI_963,           quirk_sis_96x_smbus);</a>
<a name="1623"><span class="lineNum">    1623 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI,      PCI_DEVICE_ID_SI_LPC,           quirk_sis_96x_smbus);</a>
<a name="1624"><span class="lineNum">    1624 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_SI,        PCI_DEVICE_ID_SI_961,           quirk_sis_96x_smbus);</a>
<a name="1625"><span class="lineNum">    1625 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_SI,        PCI_DEVICE_ID_SI_962,           quirk_sis_96x_smbus);</a>
<a name="1626"><span class="lineNum">    1626 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_SI,        PCI_DEVICE_ID_SI_963,           quirk_sis_96x_smbus);</a>
<a name="1627"><span class="lineNum">    1627 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_SI,        PCI_DEVICE_ID_SI_LPC,           quirk_sis_96x_smbus);</a>
<a name="1628"><span class="lineNum">    1628 </span>            : </a>
<a name="1629"><span class="lineNum">    1629 </span>            : /*</a>
<a name="1630"><span class="lineNum">    1630 </span>            :  * ... This is further complicated by the fact that some SiS96x south</a>
<a name="1631"><span class="lineNum">    1631 </span>            :  * bridges pretend to be 85C503/5513 instead.  In that case see if we</a>
<a name="1632"><span class="lineNum">    1632 </span>            :  * spotted a compatible north bridge to make sure.</a>
<a name="1633"><span class="lineNum">    1633 </span>            :  * (pci_find_device() doesn't work yet)</a>
<a name="1634"><span class="lineNum">    1634 </span>            :  *</a>
<a name="1635"><span class="lineNum">    1635 </span>            :  * We can also enable the sis96x bit in the discovery register..</a>
<a name="1636"><span class="lineNum">    1636 </span>            :  */</a>
<a name="1637"><span class="lineNum">    1637 </span>            : #define SIS_DETECT_REGISTER 0x40</a>
<a name="1638"><span class="lineNum">    1638 </span>            : </a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 : static void quirk_sis_503(struct pci_dev *dev)</span></a>
<a name="1640"><span class="lineNum">    1640 </span>            : {</a>
<a name="1641"><span class="lineNum">    1641 </span>            :         u8 reg;</a>
<a name="1642"><span class="lineNum">    1642 </span>            :         u16 devid;</a>
<a name="1643"><span class="lineNum">    1643 </span>            : </a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, SIS_DETECT_REGISTER, &amp;reg);</span></a>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         pci_write_config_byte(dev, SIS_DETECT_REGISTER, reg | (1 &lt;&lt; 6));</span></a>
<a name="1646"><span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, PCI_DEVICE_ID, &amp;devid);</span></a>
<a name="1647"><span class="lineNum">    1647 </span><span class="lineNoCov">          0 :         if (((devid &amp; 0xfff0) != 0x0960) &amp;&amp; (devid != 0x0018)) {</span></a>
<a name="1648"><span class="lineNum">    1648 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(dev, SIS_DETECT_REGISTER, reg);</span></a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1650"><span class="lineNum">    1650 </span>            :         }</a>
<a name="1651"><span class="lineNum">    1651 </span>            : </a>
<a name="1652"><span class="lineNum">    1652 </span>            :         /*</a>
<a name="1653"><span class="lineNum">    1653 </span>            :          * Ok, it now shows up as a 96x.  Run the 96x quirk by hand in case</a>
<a name="1654"><span class="lineNum">    1654 </span>            :          * it has already been processed.  (Depends on link order, which is</a>
<a name="1655"><span class="lineNum">    1655 </span>            :          * apparently not guaranteed)</a>
<a name="1656"><span class="lineNum">    1656 </span>            :          */</a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         dev-&gt;device = devid;</span></a>
<a name="1658"><span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         quirk_sis_96x_smbus(dev);</span></a>
<a name="1659"><span class="lineNum">    1659 </span>            : }</a>
<a name="1660"><span class="lineNum">    1660 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SI,      PCI_DEVICE_ID_SI_503,           quirk_sis_503);</a>
<a name="1661"><span class="lineNum">    1661 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_SI,        PCI_DEVICE_ID_SI_503,           quirk_sis_503);</a>
<a name="1662"><span class="lineNum">    1662 </span>            : </a>
<a name="1663"><span class="lineNum">    1663 </span>            : /*</a>
<a name="1664"><span class="lineNum">    1664 </span>            :  * On ASUS A8V and A8V Deluxe boards, the onboard AC97 audio controller</a>
<a name="1665"><span class="lineNum">    1665 </span>            :  * and MC97 modem controller are disabled when a second PCI soundcard is</a>
<a name="1666"><span class="lineNum">    1666 </span>            :  * present. This patch, tweaking the VT8237 ISA bridge, enables them.</a>
<a name="1667"><span class="lineNum">    1667 </span>            :  * -- bjd</a>
<a name="1668"><span class="lineNum">    1668 </span>            :  */</a>
<a name="1669"><span class="lineNum">    1669 </span><span class="lineNoCov">          0 : static void asus_hides_ac97_lpc(struct pci_dev *dev)</span></a>
<a name="1670"><span class="lineNum">    1670 </span>            : {</a>
<a name="1671"><span class="lineNum">    1671 </span>            :         u8 val;</a>
<a name="1672"><span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         int asus_hides_ac97 = 0;</span></a>
<a name="1673"><span class="lineNum">    1673 </span>            : </a>
<a name="1674"><span class="lineNum">    1674 </span><span class="lineNoCov">          0 :         if (likely(dev-&gt;subsystem_vendor == PCI_VENDOR_ID_ASUSTEK)) {</span></a>
<a name="1675"><span class="lineNum">    1675 </span><span class="lineNoCov">          0 :                 if (dev-&gt;device == PCI_DEVICE_ID_VIA_8237)</span></a>
<a name="1676"><span class="lineNum">    1676 </span><span class="lineNoCov">          0 :                         asus_hides_ac97 = 1;</span></a>
<a name="1677"><span class="lineNum">    1677 </span>            :         }</a>
<a name="1678"><span class="lineNum">    1678 </span>            : </a>
<a name="1679"><span class="lineNum">    1679 </span><span class="lineNoCov">          0 :         if (!asus_hides_ac97)</span></a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1681"><span class="lineNum">    1681 </span>            : </a>
<a name="1682"><span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         pci_read_config_byte(dev, 0x50, &amp;val);</span></a>
<a name="1683"><span class="lineNum">    1683 </span><span class="lineNoCov">          0 :         if (val &amp; 0xc0) {</span></a>
<a name="1684"><span class="lineNum">    1684 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(dev, 0x50, val &amp; (~0xc0));</span></a>
<a name="1685"><span class="lineNum">    1685 </span><span class="lineNoCov">          0 :                 pci_read_config_byte(dev, 0x50, &amp;val);</span></a>
<a name="1686"><span class="lineNum">    1686 </span><span class="lineNoCov">          0 :                 if (val &amp; 0xc0)</span></a>
<a name="1687"><span class="lineNum">    1687 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Onboard AC97/MC97 devices continue to play 'hide and seek'! 0x%x\n&quot;,</span></a>
<a name="1688"><span class="lineNum">    1688 </span>            :                                  val);</a>
<a name="1689"><span class="lineNum">    1689 </span>            :                 else</a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Enabled onboard AC97/MC97 devices\n&quot;);</span></a>
<a name="1691"><span class="lineNum">    1691 </span>            :         }</a>
<a name="1692"><span class="lineNum">    1692 </span>            : }</a>
<a name="1693"><span class="lineNum">    1693 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA,     PCI_DEVICE_ID_VIA_8237, asus_hides_ac97_lpc);</a>
<a name="1694"><span class="lineNum">    1694 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_VIA,       PCI_DEVICE_ID_VIA_8237, asus_hides_ac97_lpc);</a>
<a name="1695"><span class="lineNum">    1695 </span>            : </a>
<a name="1696"><span class="lineNum">    1696 </span>            : #if defined(CONFIG_ATA) || defined(CONFIG_ATA_MODULE)</a>
<a name="1697"><span class="lineNum">    1697 </span>            : </a>
<a name="1698"><span class="lineNum">    1698 </span>            : /*</a>
<a name="1699"><span class="lineNum">    1699 </span>            :  * If we are using libata we can drive this chip properly but must do this</a>
<a name="1700"><span class="lineNum">    1700 </span>            :  * early on to make the additional device appear during the PCI scanning.</a>
<a name="1701"><span class="lineNum">    1701 </span>            :  */</a>
<a name="1702"><span class="lineNum">    1702 </span>            : static void quirk_jmicron_ata(struct pci_dev *pdev)</a>
<a name="1703"><span class="lineNum">    1703 </span>            : {</a>
<a name="1704"><span class="lineNum">    1704 </span>            :         u32 conf1, conf5, class;</a>
<a name="1705"><span class="lineNum">    1705 </span>            :         u8 hdr;</a>
<a name="1706"><span class="lineNum">    1706 </span>            : </a>
<a name="1707"><span class="lineNum">    1707 </span>            :         /* Only poke fn 0 */</a>
<a name="1708"><span class="lineNum">    1708 </span>            :         if (PCI_FUNC(pdev-&gt;devfn))</a>
<a name="1709"><span class="lineNum">    1709 </span>            :                 return;</a>
<a name="1710"><span class="lineNum">    1710 </span>            : </a>
<a name="1711"><span class="lineNum">    1711 </span>            :         pci_read_config_dword(pdev, 0x40, &amp;conf1);</a>
<a name="1712"><span class="lineNum">    1712 </span>            :         pci_read_config_dword(pdev, 0x80, &amp;conf5);</a>
<a name="1713"><span class="lineNum">    1713 </span>            : </a>
<a name="1714"><span class="lineNum">    1714 </span>            :         conf1 &amp;= ~0x00CFF302; /* Clear bit 1, 8, 9, 12-19, 22, 23 */</a>
<a name="1715"><span class="lineNum">    1715 </span>            :         conf5 &amp;= ~(1 &lt;&lt; 24);  /* Clear bit 24 */</a>
<a name="1716"><span class="lineNum">    1716 </span>            : </a>
<a name="1717"><span class="lineNum">    1717 </span>            :         switch (pdev-&gt;device) {</a>
<a name="1718"><span class="lineNum">    1718 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB360: /* SATA single port */</a>
<a name="1719"><span class="lineNum">    1719 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB362: /* SATA dual ports */</a>
<a name="1720"><span class="lineNum">    1720 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB364: /* SATA dual ports */</a>
<a name="1721"><span class="lineNum">    1721 </span>            :                 /* The controller should be in single function ahci mode */</a>
<a name="1722"><span class="lineNum">    1722 </span>            :                 conf1 |= 0x0002A100; /* Set 8, 13, 15, 17 */</a>
<a name="1723"><span class="lineNum">    1723 </span>            :                 break;</a>
<a name="1724"><span class="lineNum">    1724 </span>            : </a>
<a name="1725"><span class="lineNum">    1725 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB365:</a>
<a name="1726"><span class="lineNum">    1726 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB366:</a>
<a name="1727"><span class="lineNum">    1727 </span>            :                 /* Redirect IDE second PATA port to the right spot */</a>
<a name="1728"><span class="lineNum">    1728 </span>            :                 conf5 |= (1 &lt;&lt; 24);</a>
<a name="1729"><span class="lineNum">    1729 </span>            :                 fallthrough;</a>
<a name="1730"><span class="lineNum">    1730 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB361:</a>
<a name="1731"><span class="lineNum">    1731 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB363:</a>
<a name="1732"><span class="lineNum">    1732 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB369:</a>
<a name="1733"><span class="lineNum">    1733 </span>            :                 /* Enable dual function mode, AHCI on fn 0, IDE fn1 */</a>
<a name="1734"><span class="lineNum">    1734 </span>            :                 /* Set the class codes correctly and then direct IDE 0 */</a>
<a name="1735"><span class="lineNum">    1735 </span>            :                 conf1 |= 0x00C2A1B3; /* Set 0, 1, 4, 5, 7, 8, 13, 15, 17, 22, 23 */</a>
<a name="1736"><span class="lineNum">    1736 </span>            :                 break;</a>
<a name="1737"><span class="lineNum">    1737 </span>            : </a>
<a name="1738"><span class="lineNum">    1738 </span>            :         case PCI_DEVICE_ID_JMICRON_JMB368:</a>
<a name="1739"><span class="lineNum">    1739 </span>            :                 /* The controller should be in single function IDE mode */</a>
<a name="1740"><span class="lineNum">    1740 </span>            :                 conf1 |= 0x00C00000; /* Set 22, 23 */</a>
<a name="1741"><span class="lineNum">    1741 </span>            :                 break;</a>
<a name="1742"><span class="lineNum">    1742 </span>            :         }</a>
<a name="1743"><span class="lineNum">    1743 </span>            : </a>
<a name="1744"><span class="lineNum">    1744 </span>            :         pci_write_config_dword(pdev, 0x40, conf1);</a>
<a name="1745"><span class="lineNum">    1745 </span>            :         pci_write_config_dword(pdev, 0x80, conf5);</a>
<a name="1746"><span class="lineNum">    1746 </span>            : </a>
<a name="1747"><span class="lineNum">    1747 </span>            :         /* Update pdev accordingly */</a>
<a name="1748"><span class="lineNum">    1748 </span>            :         pci_read_config_byte(pdev, PCI_HEADER_TYPE, &amp;hdr);</a>
<a name="1749"><span class="lineNum">    1749 </span>            :         pdev-&gt;hdr_type = hdr &amp; 0x7f;</a>
<a name="1750"><span class="lineNum">    1750 </span>            :         pdev-&gt;multifunction = !!(hdr &amp; 0x80);</a>
<a name="1751"><span class="lineNum">    1751 </span>            : </a>
<a name="1752"><span class="lineNum">    1752 </span>            :         pci_read_config_dword(pdev, PCI_CLASS_REVISION, &amp;class);</a>
<a name="1753"><span class="lineNum">    1753 </span>            :         pdev-&gt;class = class &gt;&gt; 8;</a>
<a name="1754"><span class="lineNum">    1754 </span>            : }</a>
<a name="1755"><span class="lineNum">    1755 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB360, quirk_jmicron_ata);</a>
<a name="1756"><span class="lineNum">    1756 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB361, quirk_jmicron_ata);</a>
<a name="1757"><span class="lineNum">    1757 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB362, quirk_jmicron_ata);</a>
<a name="1758"><span class="lineNum">    1758 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB363, quirk_jmicron_ata);</a>
<a name="1759"><span class="lineNum">    1759 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB364, quirk_jmicron_ata);</a>
<a name="1760"><span class="lineNum">    1760 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB365, quirk_jmicron_ata);</a>
<a name="1761"><span class="lineNum">    1761 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB366, quirk_jmicron_ata);</a>
<a name="1762"><span class="lineNum">    1762 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB368, quirk_jmicron_ata);</a>
<a name="1763"><span class="lineNum">    1763 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB369, quirk_jmicron_ata);</a>
<a name="1764"><span class="lineNum">    1764 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB360, quirk_jmicron_ata);</a>
<a name="1765"><span class="lineNum">    1765 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB361, quirk_jmicron_ata);</a>
<a name="1766"><span class="lineNum">    1766 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB362, quirk_jmicron_ata);</a>
<a name="1767"><span class="lineNum">    1767 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB363, quirk_jmicron_ata);</a>
<a name="1768"><span class="lineNum">    1768 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB364, quirk_jmicron_ata);</a>
<a name="1769"><span class="lineNum">    1769 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB365, quirk_jmicron_ata);</a>
<a name="1770"><span class="lineNum">    1770 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB366, quirk_jmicron_ata);</a>
<a name="1771"><span class="lineNum">    1771 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB368, quirk_jmicron_ata);</a>
<a name="1772"><span class="lineNum">    1772 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB369, quirk_jmicron_ata);</a>
<a name="1773"><span class="lineNum">    1773 </span>            : </a>
<a name="1774"><span class="lineNum">    1774 </span>            : #endif</a>
<a name="1775"><span class="lineNum">    1775 </span>            : </a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineNoCov">          0 : static void quirk_jmicron_async_suspend(struct pci_dev *dev)</span></a>
<a name="1777"><span class="lineNum">    1777 </span>            : {</a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         if (dev-&gt;multifunction) {</span></a>
<a name="1779"><span class="lineNum">    1779 </span><span class="lineNoCov">          0 :                 device_disable_async_suspend(&amp;dev-&gt;dev);</span></a>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;async suspend disabled to avoid multi-function power-on ordering issue\n&quot;);</span></a>
<a name="1781"><span class="lineNum">    1781 </span>            :         }</a>
<a name="1782"><span class="lineNum">    1782 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1783"><span class="lineNum">    1783 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, PCI_CLASS_STORAGE_IDE, 8, quirk_jmicron_async_suspend);</a>
<a name="1784"><span class="lineNum">    1784 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, PCI_CLASS_STORAGE_SATA_AHCI, 0, quirk_jmicron_async_suspend);</a>
<a name="1785"><span class="lineNum">    1785 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_JMICRON, 0x2362, quirk_jmicron_async_suspend);</a>
<a name="1786"><span class="lineNum">    1786 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_JMICRON, 0x236f, quirk_jmicron_async_suspend);</a>
<a name="1787"><span class="lineNum">    1787 </span>            : </a>
<a name="1788"><span class="lineNum">    1788 </span>            : #ifdef CONFIG_X86_IO_APIC</a>
<a name="1789"><span class="lineNum">    1789 </span>            : static void quirk_alder_ioapic(struct pci_dev *pdev)</a>
<a name="1790"><span class="lineNum">    1790 </span>            : {</a>
<a name="1791"><span class="lineNum">    1791 </span>            :         int i;</a>
<a name="1792"><span class="lineNum">    1792 </span>            : </a>
<a name="1793"><span class="lineNum">    1793 </span>            :         if ((pdev-&gt;class &gt;&gt; 8) != 0xff00)</a>
<a name="1794"><span class="lineNum">    1794 </span>            :                 return;</a>
<a name="1795"><span class="lineNum">    1795 </span>            : </a>
<a name="1796"><span class="lineNum">    1796 </span>            :         /*</a>
<a name="1797"><span class="lineNum">    1797 </span>            :          * The first BAR is the location of the IO-APIC... we must</a>
<a name="1798"><span class="lineNum">    1798 </span>            :          * not touch this (and it's already covered by the fixmap), so</a>
<a name="1799"><span class="lineNum">    1799 </span>            :          * forcibly insert it into the resource tree.</a>
<a name="1800"><span class="lineNum">    1800 </span>            :          */</a>
<a name="1801"><span class="lineNum">    1801 </span>            :         if (pci_resource_start(pdev, 0) &amp;&amp; pci_resource_len(pdev, 0))</a>
<a name="1802"><span class="lineNum">    1802 </span>            :                 insert_resource(&amp;iomem_resource, &amp;pdev-&gt;resource[0]);</a>
<a name="1803"><span class="lineNum">    1803 </span>            : </a>
<a name="1804"><span class="lineNum">    1804 </span>            :         /*</a>
<a name="1805"><span class="lineNum">    1805 </span>            :          * The next five BARs all seem to be rubbish, so just clean</a>
<a name="1806"><span class="lineNum">    1806 </span>            :          * them out.</a>
<a name="1807"><span class="lineNum">    1807 </span>            :          */</a>
<a name="1808"><span class="lineNum">    1808 </span>            :         for (i = 1; i &lt; PCI_STD_NUM_BARS; i++)</a>
<a name="1809"><span class="lineNum">    1809 </span>            :                 memset(&amp;pdev-&gt;resource[i], 0, sizeof(pdev-&gt;resource[i]));</a>
<a name="1810"><span class="lineNum">    1810 </span>            : }</a>
<a name="1811"><span class="lineNum">    1811 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_EESSC,      quirk_alder_ioapic);</a>
<a name="1812"><span class="lineNum">    1812 </span>            : #endif</a>
<a name="1813"><span class="lineNum">    1813 </span>            : </a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineNoCov">          0 : static void quirk_no_msi(struct pci_dev *dev)</span></a>
<a name="1815"><span class="lineNum">    1815 </span>            : {</a>
<a name="1816"><span class="lineNum">    1816 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;avoiding MSI to work around a hardware defect\n&quot;);</span></a>
<a name="1817"><span class="lineNum">    1817 </span><span class="lineNoCov">          0 :         dev-&gt;no_msi = 1;</span></a>
<a name="1818"><span class="lineNum">    1818 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1819"><span class="lineNum">    1819 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4386, quirk_no_msi);</a>
<a name="1820"><span class="lineNum">    1820 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4387, quirk_no_msi);</a>
<a name="1821"><span class="lineNum">    1821 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4388, quirk_no_msi);</a>
<a name="1822"><span class="lineNum">    1822 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4389, quirk_no_msi);</a>
<a name="1823"><span class="lineNum">    1823 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x438a, quirk_no_msi);</a>
<a name="1824"><span class="lineNum">    1824 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x438b, quirk_no_msi);</a>
<a name="1825"><span class="lineNum">    1825 </span>            : </a>
<a name="1826"><span class="lineNum">    1826 </span><span class="lineNoCov">          0 : static void quirk_pcie_mch(struct pci_dev *pdev)</span></a>
<a name="1827"><span class="lineNum">    1827 </span>            : {</a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         pdev-&gt;no_msi = 1;</span></a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1830"><span class="lineNum">    1830 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_E7520_MCH,  quirk_pcie_mch);</a>
<a name="1831"><span class="lineNum">    1831 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_E7320_MCH,  quirk_pcie_mch);</a>
<a name="1832"><span class="lineNum">    1832 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_E7525_MCH,  quirk_pcie_mch);</a>
<a name="1833"><span class="lineNum">    1833 </span>            : </a>
<a name="1834"><span class="lineNum">    1834 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_HUAWEI, 0x1610, PCI_CLASS_BRIDGE_PCI, 8, quirk_pcie_mch);</a>
<a name="1835"><span class="lineNum">    1835 </span>            : </a>
<a name="1836"><span class="lineNum">    1836 </span>            : /*</a>
<a name="1837"><span class="lineNum">    1837 </span>            :  * HiSilicon KunPeng920 and KunPeng930 have devices appear as PCI but are</a>
<a name="1838"><span class="lineNum">    1838 </span>            :  * actually on the AMBA bus. These fake PCI devices can support SVA via</a>
<a name="1839"><span class="lineNum">    1839 </span>            :  * SMMU stall feature, by setting dma-can-stall for ACPI platforms.</a>
<a name="1840"><span class="lineNum">    1840 </span>            :  *</a>
<a name="1841"><span class="lineNum">    1841 </span>            :  * Normally stalling must not be enabled for PCI devices, since it would</a>
<a name="1842"><span class="lineNum">    1842 </span>            :  * break the PCI requirement for free-flowing writes and may lead to</a>
<a name="1843"><span class="lineNum">    1843 </span>            :  * deadlock.  We expect PCI devices to support ATS and PRI if they want to</a>
<a name="1844"><span class="lineNum">    1844 </span>            :  * be fault-tolerant, so there's no ACPI binding to describe anything else,</a>
<a name="1845"><span class="lineNum">    1845 </span>            :  * even when a &quot;PCI&quot; device turns out to be a regular old SoC device</a>
<a name="1846"><span class="lineNum">    1846 </span>            :  * dressed up as a RCiEP and normal rules don't apply.</a>
<a name="1847"><span class="lineNum">    1847 </span>            :  */</a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 : static void quirk_huawei_pcie_sva(struct pci_dev *pdev)</span></a>
<a name="1849"><span class="lineNum">    1849 </span>            : {</a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         struct property_entry properties[] = {</span></a>
<a name="1851"><span class="lineNum">    1851 </span>            :                 PROPERTY_ENTRY_BOOL(&quot;dma-can-stall&quot;),</a>
<a name="1852"><span class="lineNum">    1852 </span>            :                 {},</a>
<a name="1853"><span class="lineNum">    1853 </span>            :         };</a>
<a name="1854"><span class="lineNum">    1854 </span>            : </a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         if (pdev-&gt;revision != 0x21 &amp;&amp; pdev-&gt;revision != 0x30)</span></a>
<a name="1856"><span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1857"><span class="lineNum">    1857 </span>            : </a>
<a name="1858"><span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         pdev-&gt;pasid_no_tlp = 1;</span></a>
<a name="1859"><span class="lineNum">    1859 </span>            : </a>
<a name="1860"><span class="lineNum">    1860 </span>            :         /*</a>
<a name="1861"><span class="lineNum">    1861 </span>            :          * Set the dma-can-stall property on ACPI platforms. Device tree</a>
<a name="1862"><span class="lineNum">    1862 </span>            :          * can set it directly.</a>
<a name="1863"><span class="lineNum">    1863 </span>            :          */</a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         if (!pdev-&gt;dev.of_node &amp;&amp;</span></a>
<a name="1865"><span class="lineNum">    1865 </span><span class="lineNoCov">          0 :             device_create_managed_software_node(&amp;pdev-&gt;dev, properties, NULL))</span></a>
<a name="1866"><span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                 pci_warn(pdev, &quot;could not add stall property&quot;);</span></a>
<a name="1867"><span class="lineNum">    1867 </span>            : }</a>
<a name="1868"><span class="lineNum">    1868 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_HUAWEI, 0xa250, quirk_huawei_pcie_sva);</a>
<a name="1869"><span class="lineNum">    1869 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_HUAWEI, 0xa251, quirk_huawei_pcie_sva);</a>
<a name="1870"><span class="lineNum">    1870 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_HUAWEI, 0xa255, quirk_huawei_pcie_sva);</a>
<a name="1871"><span class="lineNum">    1871 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_HUAWEI, 0xa256, quirk_huawei_pcie_sva);</a>
<a name="1872"><span class="lineNum">    1872 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_HUAWEI, 0xa258, quirk_huawei_pcie_sva);</a>
<a name="1873"><span class="lineNum">    1873 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_HUAWEI, 0xa259, quirk_huawei_pcie_sva);</a>
<a name="1874"><span class="lineNum">    1874 </span>            : </a>
<a name="1875"><span class="lineNum">    1875 </span>            : /*</a>
<a name="1876"><span class="lineNum">    1876 </span>            :  * It's possible for the MSI to get corrupted if SHPC and ACPI are used</a>
<a name="1877"><span class="lineNum">    1877 </span>            :  * together on certain PXH-based systems.</a>
<a name="1878"><span class="lineNum">    1878 </span>            :  */</a>
<a name="1879"><span class="lineNum">    1879 </span><span class="lineNoCov">          0 : static void quirk_pcie_pxh(struct pci_dev *dev)</span></a>
<a name="1880"><span class="lineNum">    1880 </span>            : {</a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         dev-&gt;no_msi = 1;</span></a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         pci_warn(dev, &quot;PXH quirk detected; SHPC device MSI disabled\n&quot;);</span></a>
<a name="1883"><span class="lineNum">    1883 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1884"><span class="lineNum">    1884 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_PXHD_0,     quirk_pcie_pxh);</a>
<a name="1885"><span class="lineNum">    1885 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_PXHD_1,     quirk_pcie_pxh);</a>
<a name="1886"><span class="lineNum">    1886 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_PXH_0,      quirk_pcie_pxh);</a>
<a name="1887"><span class="lineNum">    1887 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_PXH_1,      quirk_pcie_pxh);</a>
<a name="1888"><span class="lineNum">    1888 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_PXHV,       quirk_pcie_pxh);</a>
<a name="1889"><span class="lineNum">    1889 </span>            : </a>
<a name="1890"><span class="lineNum">    1890 </span>            : /*</a>
<a name="1891"><span class="lineNum">    1891 </span>            :  * Some Intel PCI Express chipsets have trouble with downstream device</a>
<a name="1892"><span class="lineNum">    1892 </span>            :  * power management.</a>
<a name="1893"><span class="lineNum">    1893 </span>            :  */</a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 : static void quirk_intel_pcie_pm(struct pci_dev *dev)</span></a>
<a name="1895"><span class="lineNum">    1895 </span>            : {</a>
<a name="1896"><span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         pci_pm_d3hot_delay = 120;</span></a>
<a name="1897"><span class="lineNum">    1897 </span><span class="lineNoCov">          0 :         dev-&gt;no_d1d2 = 1;</span></a>
<a name="1898"><span class="lineNum">    1898 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1899"><span class="lineNum">    1899 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25e2, quirk_intel_pcie_pm);</a>
<a name="1900"><span class="lineNum">    1900 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25e3, quirk_intel_pcie_pm);</a>
<a name="1901"><span class="lineNum">    1901 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25e4, quirk_intel_pcie_pm);</a>
<a name="1902"><span class="lineNum">    1902 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25e5, quirk_intel_pcie_pm);</a>
<a name="1903"><span class="lineNum">    1903 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25e6, quirk_intel_pcie_pm);</a>
<a name="1904"><span class="lineNum">    1904 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25e7, quirk_intel_pcie_pm);</a>
<a name="1905"><span class="lineNum">    1905 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25f7, quirk_intel_pcie_pm);</a>
<a name="1906"><span class="lineNum">    1906 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25f8, quirk_intel_pcie_pm);</a>
<a name="1907"><span class="lineNum">    1907 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25f9, quirk_intel_pcie_pm);</a>
<a name="1908"><span class="lineNum">    1908 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x25fa, quirk_intel_pcie_pm);</a>
<a name="1909"><span class="lineNum">    1909 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2601, quirk_intel_pcie_pm);</a>
<a name="1910"><span class="lineNum">    1910 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2602, quirk_intel_pcie_pm);</a>
<a name="1911"><span class="lineNum">    1911 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2603, quirk_intel_pcie_pm);</a>
<a name="1912"><span class="lineNum">    1912 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2604, quirk_intel_pcie_pm);</a>
<a name="1913"><span class="lineNum">    1913 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2605, quirk_intel_pcie_pm);</a>
<a name="1914"><span class="lineNum">    1914 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2606, quirk_intel_pcie_pm);</a>
<a name="1915"><span class="lineNum">    1915 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2607, quirk_intel_pcie_pm);</a>
<a name="1916"><span class="lineNum">    1916 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2608, quirk_intel_pcie_pm);</a>
<a name="1917"><span class="lineNum">    1917 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2609, quirk_intel_pcie_pm);</a>
<a name="1918"><span class="lineNum">    1918 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x260a, quirk_intel_pcie_pm);</a>
<a name="1919"><span class="lineNum">    1919 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x260b, quirk_intel_pcie_pm);</a>
<a name="1920"><span class="lineNum">    1920 </span>            : </a>
<a name="1921"><span class="lineNum">    1921 </span>            : static void quirk_d3hot_delay(struct pci_dev *dev, unsigned int delay)</a>
<a name="1922"><span class="lineNum">    1922 </span>            : {</a>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         if (dev-&gt;d3hot_delay &gt;= delay)</span></a>
<a name="1924"><span class="lineNum">    1924 </span>            :                 return;</a>
<a name="1925"><span class="lineNum">    1925 </span>            : </a>
<a name="1926"><span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         dev-&gt;d3hot_delay = delay;</span></a>
<a name="1927"><span class="lineNum">    1927 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;extending delay after power-on from D3hot to %d msec\n&quot;,</span></a>
<a name="1928"><span class="lineNum">    1928 </span>            :                  dev-&gt;d3hot_delay);</a>
<a name="1929"><span class="lineNum">    1929 </span>            : }</a>
<a name="1930"><span class="lineNum">    1930 </span>            : </a>
<a name="1931"><span class="lineNum">    1931 </span><span class="lineNoCov">          0 : static void quirk_radeon_pm(struct pci_dev *dev)</span></a>
<a name="1932"><span class="lineNum">    1932 </span>            : {</a>
<a name="1933"><span class="lineNum">    1933 </span><span class="lineNoCov">          0 :         if (dev-&gt;subsystem_vendor == PCI_VENDOR_ID_APPLE &amp;&amp;</span></a>
<a name="1934"><span class="lineNum">    1934 </span>            :             dev-&gt;subsystem_device == 0x00e2)</a>
<a name="1935"><span class="lineNum">    1935 </span>            :                 quirk_d3hot_delay(dev, 20);</a>
<a name="1936"><span class="lineNum">    1936 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1937"><span class="lineNum">    1937 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x6741, quirk_radeon_pm);</a>
<a name="1938"><span class="lineNum">    1938 </span>            : </a>
<a name="1939"><span class="lineNum">    1939 </span>            : /*</a>
<a name="1940"><span class="lineNum">    1940 </span>            :  * Ryzen5/7 XHCI controllers fail upon resume from runtime suspend or s2idle.</a>
<a name="1941"><span class="lineNum">    1941 </span>            :  * https://bugzilla.kernel.org/show_bug.cgi?id=205587</a>
<a name="1942"><span class="lineNum">    1942 </span>            :  *</a>
<a name="1943"><span class="lineNum">    1943 </span>            :  * The kernel attempts to transition these devices to D3cold, but that seems</a>
<a name="1944"><span class="lineNum">    1944 </span>            :  * to be ineffective on the platforms in question; the PCI device appears to</a>
<a name="1945"><span class="lineNum">    1945 </span>            :  * remain on in D3hot state. The D3hot-to-D0 transition then requires an</a>
<a name="1946"><span class="lineNum">    1946 </span>            :  * extended delay in order to succeed.</a>
<a name="1947"><span class="lineNum">    1947 </span>            :  */</a>
<a name="1948"><span class="lineNum">    1948 </span><span class="lineNoCov">          0 : static void quirk_ryzen_xhci_d3hot(struct pci_dev *dev)</span></a>
<a name="1949"><span class="lineNum">    1949 </span>            : {</a>
<a name="1950"><span class="lineNum">    1950 </span><span class="lineNoCov">          0 :         quirk_d3hot_delay(dev, 20);</span></a>
<a name="1951"><span class="lineNum">    1951 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1952"><span class="lineNum">    1952 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, 0x15e0, quirk_ryzen_xhci_d3hot);</a>
<a name="1953"><span class="lineNum">    1953 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, 0x15e1, quirk_ryzen_xhci_d3hot);</a>
<a name="1954"><span class="lineNum">    1954 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, 0x1639, quirk_ryzen_xhci_d3hot);</a>
<a name="1955"><span class="lineNum">    1955 </span>            : </a>
<a name="1956"><span class="lineNum">    1956 </span>            : #ifdef CONFIG_X86_IO_APIC</a>
<a name="1957"><span class="lineNum">    1957 </span>            : static int dmi_disable_ioapicreroute(const struct dmi_system_id *d)</a>
<a name="1958"><span class="lineNum">    1958 </span>            : {</a>
<a name="1959"><span class="lineNum">    1959 </span>            :         noioapicreroute = 1;</a>
<a name="1960"><span class="lineNum">    1960 </span>            :         pr_info(&quot;%s detected: disable boot interrupt reroute\n&quot;, d-&gt;ident);</a>
<a name="1961"><span class="lineNum">    1961 </span>            : </a>
<a name="1962"><span class="lineNum">    1962 </span>            :         return 0;</a>
<a name="1963"><span class="lineNum">    1963 </span>            : }</a>
<a name="1964"><span class="lineNum">    1964 </span>            : </a>
<a name="1965"><span class="lineNum">    1965 </span>            : static const struct dmi_system_id boot_interrupt_dmi_table[] = {</a>
<a name="1966"><span class="lineNum">    1966 </span>            :         /*</a>
<a name="1967"><span class="lineNum">    1967 </span>            :          * Systems to exclude from boot interrupt reroute quirks</a>
<a name="1968"><span class="lineNum">    1968 </span>            :          */</a>
<a name="1969"><span class="lineNum">    1969 </span>            :         {</a>
<a name="1970"><span class="lineNum">    1970 </span>            :                 .callback = dmi_disable_ioapicreroute,</a>
<a name="1971"><span class="lineNum">    1971 </span>            :                 .ident = &quot;ASUSTek Computer INC. M2N-LR&quot;,</a>
<a name="1972"><span class="lineNum">    1972 </span>            :                 .matches = {</a>
<a name="1973"><span class="lineNum">    1973 </span>            :                         DMI_MATCH(DMI_SYS_VENDOR, &quot;ASUSTek Computer INC.&quot;),</a>
<a name="1974"><span class="lineNum">    1974 </span>            :                         DMI_MATCH(DMI_PRODUCT_NAME, &quot;M2N-LR&quot;),</a>
<a name="1975"><span class="lineNum">    1975 </span>            :                 },</a>
<a name="1976"><span class="lineNum">    1976 </span>            :         },</a>
<a name="1977"><span class="lineNum">    1977 </span>            :         {}</a>
<a name="1978"><span class="lineNum">    1978 </span>            : };</a>
<a name="1979"><span class="lineNum">    1979 </span>            : </a>
<a name="1980"><span class="lineNum">    1980 </span>            : /*</a>
<a name="1981"><span class="lineNum">    1981 </span>            :  * Boot interrupts on some chipsets cannot be turned off. For these chipsets,</a>
<a name="1982"><span class="lineNum">    1982 </span>            :  * remap the original interrupt in the Linux kernel to the boot interrupt, so</a>
<a name="1983"><span class="lineNum">    1983 </span>            :  * that a PCI device's interrupt handler is installed on the boot interrupt</a>
<a name="1984"><span class="lineNum">    1984 </span>            :  * line instead.</a>
<a name="1985"><span class="lineNum">    1985 </span>            :  */</a>
<a name="1986"><span class="lineNum">    1986 </span>            : static void quirk_reroute_to_boot_interrupts_intel(struct pci_dev *dev)</a>
<a name="1987"><span class="lineNum">    1987 </span>            : {</a>
<a name="1988"><span class="lineNum">    1988 </span>            :         dmi_check_system(boot_interrupt_dmi_table);</a>
<a name="1989"><span class="lineNum">    1989 </span>            :         if (noioapicquirk || noioapicreroute)</a>
<a name="1990"><span class="lineNum">    1990 </span>            :                 return;</a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span>            :         dev-&gt;irq_reroute_variant = INTEL_IRQ_REROUTE_VARIANT;</a>
<a name="1993"><span class="lineNum">    1993 </span>            :         pci_info(dev, &quot;rerouting interrupts for [%04x:%04x]\n&quot;,</a>
<a name="1994"><span class="lineNum">    1994 </span>            :                  dev-&gt;vendor, dev-&gt;device);</a>
<a name="1995"><span class="lineNum">    1995 </span>            : }</a>
<a name="1996"><span class="lineNum">    1996 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_80333_0,    quirk_reroute_to_boot_interrupts_intel);</a>
<a name="1997"><span class="lineNum">    1997 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_80333_1,    quirk_reroute_to_boot_interrupts_intel);</a>
<a name="1998"><span class="lineNum">    1998 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_ESB2_0,     quirk_reroute_to_boot_interrupts_intel);</a>
<a name="1999"><span class="lineNum">    1999 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_PXH_0,      quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2000"><span class="lineNum">    2000 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_PXH_1,      quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2001"><span class="lineNum">    2001 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_PXHV,       quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2002"><span class="lineNum">    2002 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_80332_0,    quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2003"><span class="lineNum">    2003 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_80332_1,    quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2004"><span class="lineNum">    2004 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_80333_0,    quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2005"><span class="lineNum">    2005 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_80333_1,    quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2006"><span class="lineNum">    2006 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ESB2_0,     quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2007"><span class="lineNum">    2007 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_PXH_0,      quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2008"><span class="lineNum">    2008 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_PXH_1,      quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2009"><span class="lineNum">    2009 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_PXHV,       quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2010"><span class="lineNum">    2010 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_80332_0,    quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2011"><span class="lineNum">    2011 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_80332_1,    quirk_reroute_to_boot_interrupts_intel);</a>
<a name="2012"><span class="lineNum">    2012 </span>            : </a>
<a name="2013"><span class="lineNum">    2013 </span>            : /*</a>
<a name="2014"><span class="lineNum">    2014 </span>            :  * On some chipsets we can disable the generation of legacy INTx boot</a>
<a name="2015"><span class="lineNum">    2015 </span>            :  * interrupts.</a>
<a name="2016"><span class="lineNum">    2016 </span>            :  */</a>
<a name="2017"><span class="lineNum">    2017 </span>            : </a>
<a name="2018"><span class="lineNum">    2018 </span>            : /*</a>
<a name="2019"><span class="lineNum">    2019 </span>            :  * IO-APIC1 on 6300ESB generates boot interrupts, see Intel order no</a>
<a name="2020"><span class="lineNum">    2020 </span>            :  * 300641-004US, section 5.7.3.</a>
<a name="2021"><span class="lineNum">    2021 </span>            :  *</a>
<a name="2022"><span class="lineNum">    2022 </span>            :  * Core IO on Xeon E5 1600/2600/4600, see Intel order no 326509-003.</a>
<a name="2023"><span class="lineNum">    2023 </span>            :  * Core IO on Xeon E5 v2, see Intel order no 329188-003.</a>
<a name="2024"><span class="lineNum">    2024 </span>            :  * Core IO on Xeon E7 v2, see Intel order no 329595-002.</a>
<a name="2025"><span class="lineNum">    2025 </span>            :  * Core IO on Xeon E5 v3, see Intel order no 330784-003.</a>
<a name="2026"><span class="lineNum">    2026 </span>            :  * Core IO on Xeon E7 v3, see Intel order no 332315-001US.</a>
<a name="2027"><span class="lineNum">    2027 </span>            :  * Core IO on Xeon E5 v4, see Intel order no 333810-002US.</a>
<a name="2028"><span class="lineNum">    2028 </span>            :  * Core IO on Xeon E7 v4, see Intel order no 332315-001US.</a>
<a name="2029"><span class="lineNum">    2029 </span>            :  * Core IO on Xeon D-1500, see Intel order no 332051-001.</a>
<a name="2030"><span class="lineNum">    2030 </span>            :  * Core IO on Xeon Scalable, see Intel order no 610950.</a>
<a name="2031"><span class="lineNum">    2031 </span>            :  */</a>
<a name="2032"><span class="lineNum">    2032 </span>            : #define INTEL_6300_IOAPIC_ABAR          0x40    /* Bus 0, Dev 29, Func 5 */</a>
<a name="2033"><span class="lineNum">    2033 </span>            : #define INTEL_6300_DISABLE_BOOT_IRQ     (1&lt;&lt;14)</a>
<a name="2034"><span class="lineNum">    2034 </span>            : </a>
<a name="2035"><span class="lineNum">    2035 </span>            : #define INTEL_CIPINTRC_CFG_OFFSET       0x14C   /* Bus 0, Dev 5, Func 0 */</a>
<a name="2036"><span class="lineNum">    2036 </span>            : #define INTEL_CIPINTRC_DIS_INTX_ICH     (1&lt;&lt;25)</a>
<a name="2037"><span class="lineNum">    2037 </span>            : </a>
<a name="2038"><span class="lineNum">    2038 </span>            : static void quirk_disable_intel_boot_interrupt(struct pci_dev *dev)</a>
<a name="2039"><span class="lineNum">    2039 </span>            : {</a>
<a name="2040"><span class="lineNum">    2040 </span>            :         u16 pci_config_word;</a>
<a name="2041"><span class="lineNum">    2041 </span>            :         u32 pci_config_dword;</a>
<a name="2042"><span class="lineNum">    2042 </span>            : </a>
<a name="2043"><span class="lineNum">    2043 </span>            :         if (noioapicquirk)</a>
<a name="2044"><span class="lineNum">    2044 </span>            :                 return;</a>
<a name="2045"><span class="lineNum">    2045 </span>            : </a>
<a name="2046"><span class="lineNum">    2046 </span>            :         switch (dev-&gt;device) {</a>
<a name="2047"><span class="lineNum">    2047 </span>            :         case PCI_DEVICE_ID_INTEL_ESB_10:</a>
<a name="2048"><span class="lineNum">    2048 </span>            :                 pci_read_config_word(dev, INTEL_6300_IOAPIC_ABAR,</a>
<a name="2049"><span class="lineNum">    2049 </span>            :                                      &amp;pci_config_word);</a>
<a name="2050"><span class="lineNum">    2050 </span>            :                 pci_config_word |= INTEL_6300_DISABLE_BOOT_IRQ;</a>
<a name="2051"><span class="lineNum">    2051 </span>            :                 pci_write_config_word(dev, INTEL_6300_IOAPIC_ABAR,</a>
<a name="2052"><span class="lineNum">    2052 </span>            :                                       pci_config_word);</a>
<a name="2053"><span class="lineNum">    2053 </span>            :                 break;</a>
<a name="2054"><span class="lineNum">    2054 </span>            :         case 0x3c28:    /* Xeon E5 1600/2600/4600       */</a>
<a name="2055"><span class="lineNum">    2055 </span>            :         case 0x0e28:    /* Xeon E5/E7 V2                */</a>
<a name="2056"><span class="lineNum">    2056 </span>            :         case 0x2f28:    /* Xeon E5/E7 V3,V4             */</a>
<a name="2057"><span class="lineNum">    2057 </span>            :         case 0x6f28:    /* Xeon D-1500                  */</a>
<a name="2058"><span class="lineNum">    2058 </span>            :         case 0x2034:    /* Xeon Scalable Family         */</a>
<a name="2059"><span class="lineNum">    2059 </span>            :                 pci_read_config_dword(dev, INTEL_CIPINTRC_CFG_OFFSET,</a>
<a name="2060"><span class="lineNum">    2060 </span>            :                                       &amp;pci_config_dword);</a>
<a name="2061"><span class="lineNum">    2061 </span>            :                 pci_config_dword |= INTEL_CIPINTRC_DIS_INTX_ICH;</a>
<a name="2062"><span class="lineNum">    2062 </span>            :                 pci_write_config_dword(dev, INTEL_CIPINTRC_CFG_OFFSET,</a>
<a name="2063"><span class="lineNum">    2063 </span>            :                                        pci_config_dword);</a>
<a name="2064"><span class="lineNum">    2064 </span>            :                 break;</a>
<a name="2065"><span class="lineNum">    2065 </span>            :         default:</a>
<a name="2066"><span class="lineNum">    2066 </span>            :                 return;</a>
<a name="2067"><span class="lineNum">    2067 </span>            :         }</a>
<a name="2068"><span class="lineNum">    2068 </span>            :         pci_info(dev, &quot;disabled boot interrupts on device [%04x:%04x]\n&quot;,</a>
<a name="2069"><span class="lineNum">    2069 </span>            :                  dev-&gt;vendor, dev-&gt;device);</a>
<a name="2070"><span class="lineNum">    2070 </span>            : }</a>
<a name="2071"><span class="lineNum">    2071 </span>            : /*</a>
<a name="2072"><span class="lineNum">    2072 </span>            :  * Device 29 Func 5 Device IDs of IO-APIC</a>
<a name="2073"><span class="lineNum">    2073 </span>            :  * containing ABAR—APIC1 Alternate Base Address Register</a>
<a name="2074"><span class="lineNum">    2074 </span>            :  */</a>
<a name="2075"><span class="lineNum">    2075 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    PCI_DEVICE_ID_INTEL_ESB_10,</a>
<a name="2076"><span class="lineNum">    2076 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2077"><span class="lineNum">    2077 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   PCI_DEVICE_ID_INTEL_ESB_10,</a>
<a name="2078"><span class="lineNum">    2078 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2079"><span class="lineNum">    2079 </span>            : </a>
<a name="2080"><span class="lineNum">    2080 </span>            : /*</a>
<a name="2081"><span class="lineNum">    2081 </span>            :  * Device 5 Func 0 Device IDs of Core IO modules/hubs</a>
<a name="2082"><span class="lineNum">    2082 </span>            :  * containing Coherent Interface Protocol Interrupt Control</a>
<a name="2083"><span class="lineNum">    2083 </span>            :  *</a>
<a name="2084"><span class="lineNum">    2084 </span>            :  * Device IDs obtained from volume 2 datasheets of commented</a>
<a name="2085"><span class="lineNum">    2085 </span>            :  * families above.</a>
<a name="2086"><span class="lineNum">    2086 </span>            :  */</a>
<a name="2087"><span class="lineNum">    2087 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x3c28,</a>
<a name="2088"><span class="lineNum">    2088 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2089"><span class="lineNum">    2089 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x0e28,</a>
<a name="2090"><span class="lineNum">    2090 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2091"><span class="lineNum">    2091 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2f28,</a>
<a name="2092"><span class="lineNum">    2092 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2093"><span class="lineNum">    2093 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x6f28,</a>
<a name="2094"><span class="lineNum">    2094 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2095"><span class="lineNum">    2095 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,    0x2034,</a>
<a name="2096"><span class="lineNum">    2096 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2097"><span class="lineNum">    2097 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   0x3c28,</a>
<a name="2098"><span class="lineNum">    2098 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2099"><span class="lineNum">    2099 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   0x0e28,</a>
<a name="2100"><span class="lineNum">    2100 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2101"><span class="lineNum">    2101 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   0x2f28,</a>
<a name="2102"><span class="lineNum">    2102 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2103"><span class="lineNum">    2103 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   0x6f28,</a>
<a name="2104"><span class="lineNum">    2104 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2105"><span class="lineNum">    2105 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_INTEL,   0x2034,</a>
<a name="2106"><span class="lineNum">    2106 </span>            :                 quirk_disable_intel_boot_interrupt);</a>
<a name="2107"><span class="lineNum">    2107 </span>            : </a>
<a name="2108"><span class="lineNum">    2108 </span>            : /* Disable boot interrupts on HT-1000 */</a>
<a name="2109"><span class="lineNum">    2109 </span>            : #define BC_HT1000_FEATURE_REG           0x64</a>
<a name="2110"><span class="lineNum">    2110 </span>            : #define BC_HT1000_PIC_REGS_ENABLE       (1&lt;&lt;0)</a>
<a name="2111"><span class="lineNum">    2111 </span>            : #define BC_HT1000_MAP_IDX               0xC00</a>
<a name="2112"><span class="lineNum">    2112 </span>            : #define BC_HT1000_MAP_DATA              0xC01</a>
<a name="2113"><span class="lineNum">    2113 </span>            : </a>
<a name="2114"><span class="lineNum">    2114 </span>            : static void quirk_disable_broadcom_boot_interrupt(struct pci_dev *dev)</a>
<a name="2115"><span class="lineNum">    2115 </span>            : {</a>
<a name="2116"><span class="lineNum">    2116 </span>            :         u32 pci_config_dword;</a>
<a name="2117"><span class="lineNum">    2117 </span>            :         u8 irq;</a>
<a name="2118"><span class="lineNum">    2118 </span>            : </a>
<a name="2119"><span class="lineNum">    2119 </span>            :         if (noioapicquirk)</a>
<a name="2120"><span class="lineNum">    2120 </span>            :                 return;</a>
<a name="2121"><span class="lineNum">    2121 </span>            : </a>
<a name="2122"><span class="lineNum">    2122 </span>            :         pci_read_config_dword(dev, BC_HT1000_FEATURE_REG, &amp;pci_config_dword);</a>
<a name="2123"><span class="lineNum">    2123 </span>            :         pci_write_config_dword(dev, BC_HT1000_FEATURE_REG, pci_config_dword |</a>
<a name="2124"><span class="lineNum">    2124 </span>            :                         BC_HT1000_PIC_REGS_ENABLE);</a>
<a name="2125"><span class="lineNum">    2125 </span>            : </a>
<a name="2126"><span class="lineNum">    2126 </span>            :         for (irq = 0x10; irq &lt; 0x10 + 32; irq++) {</a>
<a name="2127"><span class="lineNum">    2127 </span>            :                 outb(irq, BC_HT1000_MAP_IDX);</a>
<a name="2128"><span class="lineNum">    2128 </span>            :                 outb(0x00, BC_HT1000_MAP_DATA);</a>
<a name="2129"><span class="lineNum">    2129 </span>            :         }</a>
<a name="2130"><span class="lineNum">    2130 </span>            : </a>
<a name="2131"><span class="lineNum">    2131 </span>            :         pci_write_config_dword(dev, BC_HT1000_FEATURE_REG, pci_config_dword);</a>
<a name="2132"><span class="lineNum">    2132 </span>            : </a>
<a name="2133"><span class="lineNum">    2133 </span>            :         pci_info(dev, &quot;disabled boot interrupts on device [%04x:%04x]\n&quot;,</a>
<a name="2134"><span class="lineNum">    2134 </span>            :                  dev-&gt;vendor, dev-&gt;device);</a>
<a name="2135"><span class="lineNum">    2135 </span>            : }</a>
<a name="2136"><span class="lineNum">    2136 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SERVERWORKS,   PCI_DEVICE_ID_SERVERWORKS_HT1000SB,        quirk_disable_broadcom_boot_interrupt);</a>
<a name="2137"><span class="lineNum">    2137 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_SERVERWORKS,   PCI_DEVICE_ID_SERVERWORKS_HT1000SB,       quirk_disable_broadcom_boot_interrupt);</a>
<a name="2138"><span class="lineNum">    2138 </span>            : </a>
<a name="2139"><span class="lineNum">    2139 </span>            : /* Disable boot interrupts on AMD and ATI chipsets */</a>
<a name="2140"><span class="lineNum">    2140 </span>            : </a>
<a name="2141"><span class="lineNum">    2141 </span>            : /*</a>
<a name="2142"><span class="lineNum">    2142 </span>            :  * NOIOAMODE needs to be disabled to disable &quot;boot interrupts&quot;. For AMD 8131</a>
<a name="2143"><span class="lineNum">    2143 </span>            :  * rev. A0 and B0, NOIOAMODE needs to be disabled anyway to fix IO-APIC mode</a>
<a name="2144"><span class="lineNum">    2144 </span>            :  * (due to an erratum).</a>
<a name="2145"><span class="lineNum">    2145 </span>            :  */</a>
<a name="2146"><span class="lineNum">    2146 </span>            : #define AMD_813X_MISC                   0x40</a>
<a name="2147"><span class="lineNum">    2147 </span>            : #define AMD_813X_NOIOAMODE              (1&lt;&lt;0)</a>
<a name="2148"><span class="lineNum">    2148 </span>            : #define AMD_813X_REV_B1                 0x12</a>
<a name="2149"><span class="lineNum">    2149 </span>            : #define AMD_813X_REV_B2                 0x13</a>
<a name="2150"><span class="lineNum">    2150 </span>            : </a>
<a name="2151"><span class="lineNum">    2151 </span>            : static void quirk_disable_amd_813x_boot_interrupt(struct pci_dev *dev)</a>
<a name="2152"><span class="lineNum">    2152 </span>            : {</a>
<a name="2153"><span class="lineNum">    2153 </span>            :         u32 pci_config_dword;</a>
<a name="2154"><span class="lineNum">    2154 </span>            : </a>
<a name="2155"><span class="lineNum">    2155 </span>            :         if (noioapicquirk)</a>
<a name="2156"><span class="lineNum">    2156 </span>            :                 return;</a>
<a name="2157"><span class="lineNum">    2157 </span>            :         if ((dev-&gt;revision == AMD_813X_REV_B1) ||</a>
<a name="2158"><span class="lineNum">    2158 </span>            :             (dev-&gt;revision == AMD_813X_REV_B2))</a>
<a name="2159"><span class="lineNum">    2159 </span>            :                 return;</a>
<a name="2160"><span class="lineNum">    2160 </span>            : </a>
<a name="2161"><span class="lineNum">    2161 </span>            :         pci_read_config_dword(dev, AMD_813X_MISC, &amp;pci_config_dword);</a>
<a name="2162"><span class="lineNum">    2162 </span>            :         pci_config_dword &amp;= ~AMD_813X_NOIOAMODE;</a>
<a name="2163"><span class="lineNum">    2163 </span>            :         pci_write_config_dword(dev, AMD_813X_MISC, pci_config_dword);</a>
<a name="2164"><span class="lineNum">    2164 </span>            : </a>
<a name="2165"><span class="lineNum">    2165 </span>            :         pci_info(dev, &quot;disabled boot interrupts on device [%04x:%04x]\n&quot;,</a>
<a name="2166"><span class="lineNum">    2166 </span>            :                  dev-&gt;vendor, dev-&gt;device);</a>
<a name="2167"><span class="lineNum">    2167 </span>            : }</a>
<a name="2168"><span class="lineNum">    2168 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD,      PCI_DEVICE_ID_AMD_8131_BRIDGE,  quirk_disable_amd_813x_boot_interrupt);</a>
<a name="2169"><span class="lineNum">    2169 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_AMD,     PCI_DEVICE_ID_AMD_8131_BRIDGE,  quirk_disable_amd_813x_boot_interrupt);</a>
<a name="2170"><span class="lineNum">    2170 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD,      PCI_DEVICE_ID_AMD_8132_BRIDGE,  quirk_disable_amd_813x_boot_interrupt);</a>
<a name="2171"><span class="lineNum">    2171 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_AMD,     PCI_DEVICE_ID_AMD_8132_BRIDGE,  quirk_disable_amd_813x_boot_interrupt);</a>
<a name="2172"><span class="lineNum">    2172 </span>            : </a>
<a name="2173"><span class="lineNum">    2173 </span>            : #define AMD_8111_PCI_IRQ_ROUTING        0x56</a>
<a name="2174"><span class="lineNum">    2174 </span>            : </a>
<a name="2175"><span class="lineNum">    2175 </span>            : static void quirk_disable_amd_8111_boot_interrupt(struct pci_dev *dev)</a>
<a name="2176"><span class="lineNum">    2176 </span>            : {</a>
<a name="2177"><span class="lineNum">    2177 </span>            :         u16 pci_config_word;</a>
<a name="2178"><span class="lineNum">    2178 </span>            : </a>
<a name="2179"><span class="lineNum">    2179 </span>            :         if (noioapicquirk)</a>
<a name="2180"><span class="lineNum">    2180 </span>            :                 return;</a>
<a name="2181"><span class="lineNum">    2181 </span>            : </a>
<a name="2182"><span class="lineNum">    2182 </span>            :         pci_read_config_word(dev, AMD_8111_PCI_IRQ_ROUTING, &amp;pci_config_word);</a>
<a name="2183"><span class="lineNum">    2183 </span>            :         if (!pci_config_word) {</a>
<a name="2184"><span class="lineNum">    2184 </span>            :                 pci_info(dev, &quot;boot interrupts on device [%04x:%04x] already disabled\n&quot;,</a>
<a name="2185"><span class="lineNum">    2185 </span>            :                          dev-&gt;vendor, dev-&gt;device);</a>
<a name="2186"><span class="lineNum">    2186 </span>            :                 return;</a>
<a name="2187"><span class="lineNum">    2187 </span>            :         }</a>
<a name="2188"><span class="lineNum">    2188 </span>            :         pci_write_config_word(dev, AMD_8111_PCI_IRQ_ROUTING, 0);</a>
<a name="2189"><span class="lineNum">    2189 </span>            :         pci_info(dev, &quot;disabled boot interrupts on device [%04x:%04x]\n&quot;,</a>
<a name="2190"><span class="lineNum">    2190 </span>            :                  dev-&gt;vendor, dev-&gt;device);</a>
<a name="2191"><span class="lineNum">    2191 </span>            : }</a>
<a name="2192"><span class="lineNum">    2192 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD,   PCI_DEVICE_ID_AMD_8111_SMBUS,      quirk_disable_amd_8111_boot_interrupt);</a>
<a name="2193"><span class="lineNum">    2193 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_AMD,   PCI_DEVICE_ID_AMD_8111_SMBUS,     quirk_disable_amd_8111_boot_interrupt);</a>
<a name="2194"><span class="lineNum">    2194 </span>            : #endif /* CONFIG_X86_IO_APIC */</a>
<a name="2195"><span class="lineNum">    2195 </span>            : </a>
<a name="2196"><span class="lineNum">    2196 </span>            : /*</a>
<a name="2197"><span class="lineNum">    2197 </span>            :  * Toshiba TC86C001 IDE controller reports the standard 8-byte BAR0 size</a>
<a name="2198"><span class="lineNum">    2198 </span>            :  * but the PIO transfers won't work if BAR0 falls at the odd 8 bytes.</a>
<a name="2199"><span class="lineNum">    2199 </span>            :  * Re-allocate the region if needed...</a>
<a name="2200"><span class="lineNum">    2200 </span>            :  */</a>
<a name="2201"><span class="lineNum">    2201 </span><span class="lineNoCov">          0 : static void quirk_tc86c001_ide(struct pci_dev *dev)</span></a>
<a name="2202"><span class="lineNum">    2202 </span>            : {</a>
<a name="2203"><span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         struct resource *r = &amp;dev-&gt;resource[0];</span></a>
<a name="2204"><span class="lineNum">    2204 </span>            : </a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         if (r-&gt;start &amp; 0x8) {</span></a>
<a name="2206"><span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                 r-&gt;flags |= IORESOURCE_UNSET;</span></a>
<a name="2207"><span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                 r-&gt;start = 0;</span></a>
<a name="2208"><span class="lineNum">    2208 </span><span class="lineNoCov">          0 :                 r-&gt;end = 0xf;</span></a>
<a name="2209"><span class="lineNum">    2209 </span>            :         }</a>
<a name="2210"><span class="lineNum">    2210 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2211"><span class="lineNum">    2211 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_TOSHIBA_2,</a>
<a name="2212"><span class="lineNum">    2212 </span>            :                          PCI_DEVICE_ID_TOSHIBA_TC86C001_IDE,</a>
<a name="2213"><span class="lineNum">    2213 </span>            :                          quirk_tc86c001_ide);</a>
<a name="2214"><span class="lineNum">    2214 </span>            : </a>
<a name="2215"><span class="lineNum">    2215 </span>            : /*</a>
<a name="2216"><span class="lineNum">    2216 </span>            :  * PLX PCI 9050 PCI Target bridge controller has an erratum that prevents the</a>
<a name="2217"><span class="lineNum">    2217 </span>            :  * local configuration registers accessible via BAR0 (memory) or BAR1 (i/o)</a>
<a name="2218"><span class="lineNum">    2218 </span>            :  * being read correctly if bit 7 of the base address is set.</a>
<a name="2219"><span class="lineNum">    2219 </span>            :  * The BAR0 or BAR1 region may be disabled (size 0) or enabled (size 128).</a>
<a name="2220"><span class="lineNum">    2220 </span>            :  * Re-allocate the regions to a 256-byte boundary if necessary.</a>
<a name="2221"><span class="lineNum">    2221 </span>            :  */</a>
<a name="2222"><span class="lineNum">    2222 </span><span class="lineNoCov">          0 : static void quirk_plx_pci9050(struct pci_dev *dev)</span></a>
<a name="2223"><span class="lineNum">    2223 </span>            : {</a>
<a name="2224"><span class="lineNum">    2224 </span>            :         unsigned int bar;</a>
<a name="2225"><span class="lineNum">    2225 </span>            : </a>
<a name="2226"><span class="lineNum">    2226 </span>            :         /* Fixed in revision 2 (PCI 9052). */</a>
<a name="2227"><span class="lineNum">    2227 </span><span class="lineNoCov">          0 :         if (dev-&gt;revision &gt;= 2)</span></a>
<a name="2228"><span class="lineNum">    2228 </span>            :                 return;</a>
<a name="2229"><span class="lineNum">    2229 </span><span class="lineNoCov">          0 :         for (bar = 0; bar &lt;= 1; bar++)</span></a>
<a name="2230"><span class="lineNum">    2230 </span><span class="lineNoCov">          0 :                 if (pci_resource_len(dev, bar) == 0x80 &amp;&amp;</span></a>
<a name="2231"><span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                     (pci_resource_start(dev, bar) &amp; 0x80)) {</span></a>
<a name="2232"><span class="lineNum">    2232 </span><span class="lineNoCov">          0 :                         struct resource *r = &amp;dev-&gt;resource[bar];</span></a>
<a name="2233"><span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Re-allocating PLX PCI 9050 BAR %u to length 256 to avoid bit 7 bug\n&quot;,</span></a>
<a name="2234"><span class="lineNum">    2234 </span>            :                                  bar);</a>
<a name="2235"><span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                         r-&gt;flags |= IORESOURCE_UNSET;</span></a>
<a name="2236"><span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                         r-&gt;start = 0;</span></a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                         r-&gt;end = 0xff;</span></a>
<a name="2238"><span class="lineNum">    2238 </span>            :                 }</a>
<a name="2239"><span class="lineNum">    2239 </span>            : }</a>
<a name="2240"><span class="lineNum">    2240 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9050,</a>
<a name="2241"><span class="lineNum">    2241 </span>            :                          quirk_plx_pci9050);</a>
<a name="2242"><span class="lineNum">    2242 </span>            : /*</a>
<a name="2243"><span class="lineNum">    2243 </span>            :  * The following Meilhaus (vendor ID 0x1402) device IDs (amongst others)</a>
<a name="2244"><span class="lineNum">    2244 </span>            :  * may be using the PLX PCI 9050: 0x0630, 0x0940, 0x0950, 0x0960, 0x100b,</a>
<a name="2245"><span class="lineNum">    2245 </span>            :  * 0x1400, 0x140a, 0x140b, 0x14e0, 0x14ea, 0x14eb, 0x1604, 0x1608, 0x160c,</a>
<a name="2246"><span class="lineNum">    2246 </span>            :  * 0x168f, 0x2000, 0x2600, 0x3000, 0x810a, 0x810b.</a>
<a name="2247"><span class="lineNum">    2247 </span>            :  *</a>
<a name="2248"><span class="lineNum">    2248 </span>            :  * Currently, device IDs 0x2000 and 0x2600 are used by the Comedi &quot;me_daq&quot;</a>
<a name="2249"><span class="lineNum">    2249 </span>            :  * driver.</a>
<a name="2250"><span class="lineNum">    2250 </span>            :  */</a>
<a name="2251"><span class="lineNum">    2251 </span>            : DECLARE_PCI_FIXUP_HEADER(0x1402, 0x2000, quirk_plx_pci9050);</a>
<a name="2252"><span class="lineNum">    2252 </span>            : DECLARE_PCI_FIXUP_HEADER(0x1402, 0x2600, quirk_plx_pci9050);</a>
<a name="2253"><span class="lineNum">    2253 </span>            : </a>
<a name="2254"><span class="lineNum">    2254 </span><span class="lineNoCov">          0 : static void quirk_netmos(struct pci_dev *dev)</span></a>
<a name="2255"><span class="lineNum">    2255 </span>            : {</a>
<a name="2256"><span class="lineNum">    2256 </span><span class="lineNoCov">          0 :         unsigned int num_parallel = (dev-&gt;subsystem_device &amp; 0xf0) &gt;&gt; 4;</span></a>
<a name="2257"><span class="lineNum">    2257 </span><span class="lineNoCov">          0 :         unsigned int num_serial = dev-&gt;subsystem_device &amp; 0xf;</span></a>
<a name="2258"><span class="lineNum">    2258 </span>            : </a>
<a name="2259"><span class="lineNum">    2259 </span>            :         /*</a>
<a name="2260"><span class="lineNum">    2260 </span>            :          * These Netmos parts are multiport serial devices with optional</a>
<a name="2261"><span class="lineNum">    2261 </span>            :          * parallel ports.  Even when parallel ports are present, they</a>
<a name="2262"><span class="lineNum">    2262 </span>            :          * are identified as class SERIAL, which means the serial driver</a>
<a name="2263"><span class="lineNum">    2263 </span>            :          * will claim them.  To prevent this, mark them as class OTHER.</a>
<a name="2264"><span class="lineNum">    2264 </span>            :          * These combo devices should be claimed by parport_serial.</a>
<a name="2265"><span class="lineNum">    2265 </span>            :          *</a>
<a name="2266"><span class="lineNum">    2266 </span>            :          * The subdevice ID is of the form 0x00PS, where &lt;P&gt; is the number</a>
<a name="2267"><span class="lineNum">    2267 </span>            :          * of parallel ports and &lt;S&gt; is the number of serial ports.</a>
<a name="2268"><span class="lineNum">    2268 </span>            :          */</a>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineNoCov">          0 :         switch (dev-&gt;device) {</span></a>
<a name="2270"><span class="lineNum">    2270 </span>            :         case PCI_DEVICE_ID_NETMOS_9835:</a>
<a name="2271"><span class="lineNum">    2271 </span>            :                 /* Well, this rule doesn't hold for the following 9835 device */</a>
<a name="2272"><span class="lineNum">    2272 </span><span class="lineNoCov">          0 :                 if (dev-&gt;subsystem_vendor == PCI_VENDOR_ID_IBM &amp;&amp;</span></a>
<a name="2273"><span class="lineNum">    2273 </span>            :                                 dev-&gt;subsystem_device == 0x0299)</a>
<a name="2274"><span class="lineNum">    2274 </span>            :                         return;</a>
<a name="2275"><span class="lineNum">    2275 </span>            :                 fallthrough;</a>
<a name="2276"><span class="lineNum">    2276 </span>            :         case PCI_DEVICE_ID_NETMOS_9735:</a>
<a name="2277"><span class="lineNum">    2277 </span>            :         case PCI_DEVICE_ID_NETMOS_9745:</a>
<a name="2278"><span class="lineNum">    2278 </span>            :         case PCI_DEVICE_ID_NETMOS_9845:</a>
<a name="2279"><span class="lineNum">    2279 </span>            :         case PCI_DEVICE_ID_NETMOS_9855:</a>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineNoCov">          0 :                 if (num_parallel) {</span></a>
<a name="2281"><span class="lineNum">    2281 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Netmos %04x (%u parallel, %u serial); changing class SERIAL to OTHER (use parport_serial)\n&quot;,</span></a>
<a name="2282"><span class="lineNum">    2282 </span>            :                                 dev-&gt;device, num_parallel, num_serial);</a>
<a name="2283"><span class="lineNum">    2283 </span><span class="lineNoCov">          0 :                         dev-&gt;class = (PCI_CLASS_COMMUNICATION_OTHER &lt;&lt; 8) |</span></a>
<a name="2284"><span class="lineNum">    2284 </span><span class="lineNoCov">          0 :                             (dev-&gt;class &amp; 0xff);</span></a>
<a name="2285"><span class="lineNum">    2285 </span>            :                 }</a>
<a name="2286"><span class="lineNum">    2286 </span>            :         }</a>
<a name="2287"><span class="lineNum">    2287 </span>            : }</a>
<a name="2288"><span class="lineNum">    2288 </span>            : DECLARE_PCI_FIXUP_CLASS_HEADER(PCI_VENDOR_ID_NETMOS, PCI_ANY_ID,</a>
<a name="2289"><span class="lineNum">    2289 </span>            :                          PCI_CLASS_COMMUNICATION_SERIAL, 8, quirk_netmos);</a>
<a name="2290"><span class="lineNum">    2290 </span>            : </a>
<a name="2291"><span class="lineNum">    2291 </span><span class="lineNoCov">          0 : static void quirk_e100_interrupt(struct pci_dev *dev)</span></a>
<a name="2292"><span class="lineNum">    2292 </span>            : {</a>
<a name="2293"><span class="lineNum">    2293 </span>            :         u16 command, pmcsr;</a>
<a name="2294"><span class="lineNum">    2294 </span>            :         u8 __iomem *csr;</a>
<a name="2295"><span class="lineNum">    2295 </span>            :         u8 cmd_hi;</a>
<a name="2296"><span class="lineNum">    2296 </span>            : </a>
<a name="2297"><span class="lineNum">    2297 </span><span class="lineNoCov">          0 :         switch (dev-&gt;device) {</span></a>
<a name="2298"><span class="lineNum">    2298 </span>            :         /* PCI IDs taken from drivers/net/e100.c */</a>
<a name="2299"><span class="lineNum">    2299 </span>            :         case 0x1029:</a>
<a name="2300"><span class="lineNum">    2300 </span>            :         case 0x1030 ... 0x1034:</a>
<a name="2301"><span class="lineNum">    2301 </span>            :         case 0x1038 ... 0x103E:</a>
<a name="2302"><span class="lineNum">    2302 </span>            :         case 0x1050 ... 0x1057:</a>
<a name="2303"><span class="lineNum">    2303 </span>            :         case 0x1059:</a>
<a name="2304"><span class="lineNum">    2304 </span>            :         case 0x1064 ... 0x106B:</a>
<a name="2305"><span class="lineNum">    2305 </span>            :         case 0x1091 ... 0x1095:</a>
<a name="2306"><span class="lineNum">    2306 </span>            :         case 0x1209:</a>
<a name="2307"><span class="lineNum">    2307 </span>            :         case 0x1229:</a>
<a name="2308"><span class="lineNum">    2308 </span>            :         case 0x2449:</a>
<a name="2309"><span class="lineNum">    2309 </span>            :         case 0x2459:</a>
<a name="2310"><span class="lineNum">    2310 </span>            :         case 0x245D:</a>
<a name="2311"><span class="lineNum">    2311 </span>            :         case 0x27DC:</a>
<a name="2312"><span class="lineNum">    2312 </span>            :                 break;</a>
<a name="2313"><span class="lineNum">    2313 </span>            :         default:</a>
<a name="2314"><span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2315"><span class="lineNum">    2315 </span>            :         }</a>
<a name="2316"><span class="lineNum">    2316 </span>            : </a>
<a name="2317"><span class="lineNum">    2317 </span>            :         /*</a>
<a name="2318"><span class="lineNum">    2318 </span>            :          * Some firmware hands off the e100 with interrupts enabled,</a>
<a name="2319"><span class="lineNum">    2319 </span>            :          * which can cause a flood of interrupts if packets are</a>
<a name="2320"><span class="lineNum">    2320 </span>            :          * received before the driver attaches to the device.  So</a>
<a name="2321"><span class="lineNum">    2321 </span>            :          * disable all e100 interrupts here.  The driver will</a>
<a name="2322"><span class="lineNum">    2322 </span>            :          * re-enable them when it's ready.</a>
<a name="2323"><span class="lineNum">    2323 </span>            :          */</a>
<a name="2324"><span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, PCI_COMMAND, &amp;command);</span></a>
<a name="2325"><span class="lineNum">    2325 </span>            : </a>
<a name="2326"><span class="lineNum">    2326 </span><span class="lineNoCov">          0 :         if (!(command &amp; PCI_COMMAND_MEMORY) || !pci_resource_start(dev, 0))</span></a>
<a name="2327"><span class="lineNum">    2327 </span>            :                 return;</a>
<a name="2328"><span class="lineNum">    2328 </span>            : </a>
<a name="2329"><span class="lineNum">    2329 </span>            :         /*</a>
<a name="2330"><span class="lineNum">    2330 </span>            :          * Check that the device is in the D0 power state. If it's not,</a>
<a name="2331"><span class="lineNum">    2331 </span>            :          * there is no point to look any further.</a>
<a name="2332"><span class="lineNum">    2332 </span>            :          */</a>
<a name="2333"><span class="lineNum">    2333 </span><span class="lineNoCov">          0 :         if (dev-&gt;pm_cap) {</span></a>
<a name="2334"><span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                 pci_read_config_word(dev, dev-&gt;pm_cap + PCI_PM_CTRL, &amp;pmcsr);</span></a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                 if ((pmcsr &amp; PCI_PM_CTRL_STATE_MASK) != PCI_D0)</span></a>
<a name="2336"><span class="lineNum">    2336 </span>            :                         return;</a>
<a name="2337"><span class="lineNum">    2337 </span>            :         }</a>
<a name="2338"><span class="lineNum">    2338 </span>            : </a>
<a name="2339"><span class="lineNum">    2339 </span>            :         /* Convert from PCI bus to resource space.  */</a>
<a name="2340"><span class="lineNum">    2340 </span><span class="lineNoCov">          0 :         csr = ioremap(pci_resource_start(dev, 0), 8);</span></a>
<a name="2341"><span class="lineNum">    2341 </span><span class="lineNoCov">          0 :         if (!csr) {</span></a>
<a name="2342"><span class="lineNum">    2342 </span><span class="lineNoCov">          0 :                 pci_warn(dev, &quot;Can't map e100 registers\n&quot;);</span></a>
<a name="2343"><span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2344"><span class="lineNum">    2344 </span>            :         }</a>
<a name="2345"><span class="lineNum">    2345 </span>            : </a>
<a name="2346"><span class="lineNum">    2346 </span><span class="lineNoCov">          0 :         cmd_hi = readb(csr + 3);</span></a>
<a name="2347"><span class="lineNum">    2347 </span><span class="lineNoCov">          0 :         if (cmd_hi == 0) {</span></a>
<a name="2348"><span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                 pci_warn(dev, &quot;Firmware left e100 interrupts enabled; disabling\n&quot;);</span></a>
<a name="2349"><span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                 writeb(1, csr + 3);</span></a>
<a name="2350"><span class="lineNum">    2350 </span>            :         }</a>
<a name="2351"><span class="lineNum">    2351 </span>            : </a>
<a name="2352"><span class="lineNum">    2352 </span><span class="lineNoCov">          0 :         iounmap(csr);</span></a>
<a name="2353"><span class="lineNum">    2353 </span>            : }</a>
<a name="2354"><span class="lineNum">    2354 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_INTEL, PCI_ANY_ID,</a>
<a name="2355"><span class="lineNum">    2355 </span>            :                         PCI_CLASS_NETWORK_ETHERNET, 8, quirk_e100_interrupt);</a>
<a name="2356"><span class="lineNum">    2356 </span>            : </a>
<a name="2357"><span class="lineNum">    2357 </span>            : /*</a>
<a name="2358"><span class="lineNum">    2358 </span>            :  * The 82575 and 82598 may experience data corruption issues when transitioning</a>
<a name="2359"><span class="lineNum">    2359 </span>            :  * out of L0S.  To prevent this we need to disable L0S on the PCIe link.</a>
<a name="2360"><span class="lineNum">    2360 </span>            :  */</a>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 : static void quirk_disable_aspm_l0s(struct pci_dev *dev)</span></a>
<a name="2362"><span class="lineNum">    2362 </span>            : {</a>
<a name="2363"><span class="lineNum">    2363 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Disabling L0s\n&quot;);</span></a>
<a name="2364"><span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         pci_disable_link_state(dev, PCIE_LINK_STATE_L0S);</span></a>
<a name="2365"><span class="lineNum">    2365 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2366"><span class="lineNum">    2366 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10a7, quirk_disable_aspm_l0s);</a>
<a name="2367"><span class="lineNum">    2367 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10a9, quirk_disable_aspm_l0s);</a>
<a name="2368"><span class="lineNum">    2368 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10b6, quirk_disable_aspm_l0s);</a>
<a name="2369"><span class="lineNum">    2369 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10c6, quirk_disable_aspm_l0s);</a>
<a name="2370"><span class="lineNum">    2370 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10c7, quirk_disable_aspm_l0s);</a>
<a name="2371"><span class="lineNum">    2371 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10c8, quirk_disable_aspm_l0s);</a>
<a name="2372"><span class="lineNum">    2372 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10d6, quirk_disable_aspm_l0s);</a>
<a name="2373"><span class="lineNum">    2373 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10db, quirk_disable_aspm_l0s);</a>
<a name="2374"><span class="lineNum">    2374 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10dd, quirk_disable_aspm_l0s);</a>
<a name="2375"><span class="lineNum">    2375 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10e1, quirk_disable_aspm_l0s);</a>
<a name="2376"><span class="lineNum">    2376 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10ec, quirk_disable_aspm_l0s);</a>
<a name="2377"><span class="lineNum">    2377 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10f1, quirk_disable_aspm_l0s);</a>
<a name="2378"><span class="lineNum">    2378 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x10f4, quirk_disable_aspm_l0s);</a>
<a name="2379"><span class="lineNum">    2379 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1508, quirk_disable_aspm_l0s);</a>
<a name="2380"><span class="lineNum">    2380 </span>            : </a>
<a name="2381"><span class="lineNum">    2381 </span><span class="lineNoCov">          0 : static void quirk_disable_aspm_l0s_l1(struct pci_dev *dev)</span></a>
<a name="2382"><span class="lineNum">    2382 </span>            : {</a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Disabling ASPM L0s/L1\n&quot;);</span></a>
<a name="2384"><span class="lineNum">    2384 </span><span class="lineNoCov">          0 :         pci_disable_link_state(dev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1);</span></a>
<a name="2385"><span class="lineNum">    2385 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2386"><span class="lineNum">    2386 </span>            : </a>
<a name="2387"><span class="lineNum">    2387 </span>            : /*</a>
<a name="2388"><span class="lineNum">    2388 </span>            :  * ASM1083/1085 PCIe-PCI bridge devices cause AER timeout errors on the</a>
<a name="2389"><span class="lineNum">    2389 </span>            :  * upstream PCIe root port when ASPM is enabled. At least L0s mode is affected;</a>
<a name="2390"><span class="lineNum">    2390 </span>            :  * disable both L0s and L1 for now to be safe.</a>
<a name="2391"><span class="lineNum">    2391 </span>            :  */</a>
<a name="2392"><span class="lineNum">    2392 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ASMEDIA, 0x1080, quirk_disable_aspm_l0s_l1);</a>
<a name="2393"><span class="lineNum">    2393 </span>            : </a>
<a name="2394"><span class="lineNum">    2394 </span>            : /*</a>
<a name="2395"><span class="lineNum">    2395 </span>            :  * Some Pericom PCIe-to-PCI bridges in reverse mode need the PCIe Retrain</a>
<a name="2396"><span class="lineNum">    2396 </span>            :  * Link bit cleared after starting the link retrain process to allow this</a>
<a name="2397"><span class="lineNum">    2397 </span>            :  * process to finish.</a>
<a name="2398"><span class="lineNum">    2398 </span>            :  *</a>
<a name="2399"><span class="lineNum">    2399 </span>            :  * Affected devices: PI7C9X110, PI7C9X111SL, PI7C9X130.  See also the</a>
<a name="2400"><span class="lineNum">    2400 </span>            :  * Pericom Errata Sheet PI7C9X111SLB_errata_rev1.2_102711.pdf.</a>
<a name="2401"><span class="lineNum">    2401 </span>            :  */</a>
<a name="2402"><span class="lineNum">    2402 </span><span class="lineNoCov">          0 : static void quirk_enable_clear_retrain_link(struct pci_dev *dev)</span></a>
<a name="2403"><span class="lineNum">    2403 </span>            : {</a>
<a name="2404"><span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         dev-&gt;clear_retrain_link = 1;</span></a>
<a name="2405"><span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Enable PCIe Retrain Link quirk\n&quot;);</span></a>
<a name="2406"><span class="lineNum">    2406 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2407"><span class="lineNum">    2407 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_PERICOM, 0xe110, quirk_enable_clear_retrain_link);</a>
<a name="2408"><span class="lineNum">    2408 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_PERICOM, 0xe111, quirk_enable_clear_retrain_link);</a>
<a name="2409"><span class="lineNum">    2409 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_PERICOM, 0xe130, quirk_enable_clear_retrain_link);</a>
<a name="2410"><span class="lineNum">    2410 </span>            : </a>
<a name="2411"><span class="lineNum">    2411 </span><span class="lineNoCov">          0 : static void fixup_rev1_53c810(struct pci_dev *dev)</span></a>
<a name="2412"><span class="lineNum">    2412 </span>            : {</a>
<a name="2413"><span class="lineNum">    2413 </span><span class="lineNoCov">          0 :         u32 class = dev-&gt;class;</span></a>
<a name="2414"><span class="lineNum">    2414 </span>            : </a>
<a name="2415"><span class="lineNum">    2415 </span>            :         /*</a>
<a name="2416"><span class="lineNum">    2416 </span>            :          * rev 1 ncr53c810 chips don't set the class at all which means</a>
<a name="2417"><span class="lineNum">    2417 </span>            :          * they don't get their resources remapped. Fix that here.</a>
<a name="2418"><span class="lineNum">    2418 </span>            :          */</a>
<a name="2419"><span class="lineNum">    2419 </span><span class="lineNoCov">          0 :         if (class)</span></a>
<a name="2420"><span class="lineNum">    2420 </span>            :                 return;</a>
<a name="2421"><span class="lineNum">    2421 </span>            : </a>
<a name="2422"><span class="lineNum">    2422 </span><span class="lineNoCov">          0 :         dev-&gt;class = PCI_CLASS_STORAGE_SCSI &lt;&lt; 8;</span></a>
<a name="2423"><span class="lineNum">    2423 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;NCR 53c810 rev 1 PCI class overridden (%#08x -&gt; %#08x)\n&quot;,</span></a>
<a name="2424"><span class="lineNum">    2424 </span>            :                  class, dev-&gt;class);</a>
<a name="2425"><span class="lineNum">    2425 </span>            : }</a>
<a name="2426"><span class="lineNum">    2426 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NCR, PCI_DEVICE_ID_NCR_53C810, fixup_rev1_53c810);</a>
<a name="2427"><span class="lineNum">    2427 </span>            : </a>
<a name="2428"><span class="lineNum">    2428 </span>            : /* Enable 1k I/O space granularity on the Intel P64H2 */</a>
<a name="2429"><span class="lineNum">    2429 </span><span class="lineNoCov">          0 : static void quirk_p64h2_1k_io(struct pci_dev *dev)</span></a>
<a name="2430"><span class="lineNum">    2430 </span>            : {</a>
<a name="2431"><span class="lineNum">    2431 </span>            :         u16 en1k;</a>
<a name="2432"><span class="lineNum">    2432 </span>            : </a>
<a name="2433"><span class="lineNum">    2433 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, 0x40, &amp;en1k);</span></a>
<a name="2434"><span class="lineNum">    2434 </span>            : </a>
<a name="2435"><span class="lineNum">    2435 </span><span class="lineNoCov">          0 :         if (en1k &amp; 0x200) {</span></a>
<a name="2436"><span class="lineNum">    2436 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Enable I/O Space to 1KB granularity\n&quot;);</span></a>
<a name="2437"><span class="lineNum">    2437 </span><span class="lineNoCov">          0 :                 dev-&gt;io_window_1k = 1;</span></a>
<a name="2438"><span class="lineNum">    2438 </span>            :         }</a>
<a name="2439"><span class="lineNum">    2439 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2440"><span class="lineNum">    2440 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x1460, quirk_p64h2_1k_io);</a>
<a name="2441"><span class="lineNum">    2441 </span>            : </a>
<a name="2442"><span class="lineNum">    2442 </span>            : /*</a>
<a name="2443"><span class="lineNum">    2443 </span>            :  * Under some circumstances, AER is not linked with extended capabilities.</a>
<a name="2444"><span class="lineNum">    2444 </span>            :  * Force it to be linked by setting the corresponding control bit in the</a>
<a name="2445"><span class="lineNum">    2445 </span>            :  * config space.</a>
<a name="2446"><span class="lineNum">    2446 </span>            :  */</a>
<a name="2447"><span class="lineNum">    2447 </span><span class="lineNoCov">          0 : static void quirk_nvidia_ck804_pcie_aer_ext_cap(struct pci_dev *dev)</span></a>
<a name="2448"><span class="lineNum">    2448 </span>            : {</a>
<a name="2449"><span class="lineNum">    2449 </span>            :         uint8_t b;</a>
<a name="2450"><span class="lineNum">    2450 </span>            : </a>
<a name="2451"><span class="lineNum">    2451 </span><span class="lineNoCov">          0 :         if (pci_read_config_byte(dev, 0xf41, &amp;b) == 0) {</span></a>
<a name="2452"><span class="lineNum">    2452 </span><span class="lineNoCov">          0 :                 if (!(b &amp; 0x20)) {</span></a>
<a name="2453"><span class="lineNum">    2453 </span><span class="lineNoCov">          0 :                         pci_write_config_byte(dev, 0xf41, b | 0x20);</span></a>
<a name="2454"><span class="lineNum">    2454 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Linking AER extended capability\n&quot;);</span></a>
<a name="2455"><span class="lineNum">    2455 </span>            :                 }</a>
<a name="2456"><span class="lineNum">    2456 </span>            :         }</a>
<a name="2457"><span class="lineNum">    2457 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2458"><span class="lineNum">    2458 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NVIDIA,  PCI_DEVICE_ID_NVIDIA_CK804_PCIE,</a>
<a name="2459"><span class="lineNum">    2459 </span>            :                         quirk_nvidia_ck804_pcie_aer_ext_cap);</a>
<a name="2460"><span class="lineNum">    2460 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_NVIDIA,  PCI_DEVICE_ID_NVIDIA_CK804_PCIE,</a>
<a name="2461"><span class="lineNum">    2461 </span>            :                         quirk_nvidia_ck804_pcie_aer_ext_cap);</a>
<a name="2462"><span class="lineNum">    2462 </span>            : </a>
<a name="2463"><span class="lineNum">    2463 </span><span class="lineNoCov">          0 : static void quirk_via_cx700_pci_parking_caching(struct pci_dev *dev)</span></a>
<a name="2464"><span class="lineNum">    2464 </span>            : {</a>
<a name="2465"><span class="lineNum">    2465 </span>            :         /*</a>
<a name="2466"><span class="lineNum">    2466 </span>            :          * Disable PCI Bus Parking and PCI Master read caching on CX700</a>
<a name="2467"><span class="lineNum">    2467 </span>            :          * which causes unspecified timing errors with a VT6212L on the PCI</a>
<a name="2468"><span class="lineNum">    2468 </span>            :          * bus leading to USB2.0 packet loss.</a>
<a name="2469"><span class="lineNum">    2469 </span>            :          *</a>
<a name="2470"><span class="lineNum">    2470 </span>            :          * This quirk is only enabled if a second (on the external PCI bus)</a>
<a name="2471"><span class="lineNum">    2471 </span>            :          * VT6212L is found -- the CX700 core itself also contains a USB</a>
<a name="2472"><span class="lineNum">    2472 </span>            :          * host controller with the same PCI ID as the VT6212L.</a>
<a name="2473"><span class="lineNum">    2473 </span>            :          */</a>
<a name="2474"><span class="lineNum">    2474 </span>            : </a>
<a name="2475"><span class="lineNum">    2475 </span>            :         /* Count VT6212L instances */</a>
<a name="2476"><span class="lineNum">    2476 </span><span class="lineNoCov">          0 :         struct pci_dev *p = pci_get_device(PCI_VENDOR_ID_VIA,</span></a>
<a name="2477"><span class="lineNum">    2477 </span>            :                 PCI_DEVICE_ID_VIA_8235_USB_2, NULL);</a>
<a name="2478"><span class="lineNum">    2478 </span>            :         uint8_t b;</a>
<a name="2479"><span class="lineNum">    2479 </span>            : </a>
<a name="2480"><span class="lineNum">    2480 </span>            :         /*</a>
<a name="2481"><span class="lineNum">    2481 </span>            :          * p should contain the first (internal) VT6212L -- see if we have</a>
<a name="2482"><span class="lineNum">    2482 </span>            :          * an external one by searching again.</a>
<a name="2483"><span class="lineNum">    2483 </span>            :          */</a>
<a name="2484"><span class="lineNum">    2484 </span><span class="lineNoCov">          0 :         p = pci_get_device(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8235_USB_2, p);</span></a>
<a name="2485"><span class="lineNum">    2485 </span><span class="lineNoCov">          0 :         if (!p)</span></a>
<a name="2486"><span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2487"><span class="lineNum">    2487 </span><span class="lineNoCov">          0 :         pci_dev_put(p);</span></a>
<a name="2488"><span class="lineNum">    2488 </span>            : </a>
<a name="2489"><span class="lineNum">    2489 </span><span class="lineNoCov">          0 :         if (pci_read_config_byte(dev, 0x76, &amp;b) == 0) {</span></a>
<a name="2490"><span class="lineNum">    2490 </span><span class="lineNoCov">          0 :                 if (b &amp; 0x40) {</span></a>
<a name="2491"><span class="lineNum">    2491 </span>            :                         /* Turn off PCI Bus Parking */</a>
<a name="2492"><span class="lineNum">    2492 </span><span class="lineNoCov">          0 :                         pci_write_config_byte(dev, 0x76, b ^ 0x40);</span></a>
<a name="2493"><span class="lineNum">    2493 </span>            : </a>
<a name="2494"><span class="lineNum">    2494 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Disabling VIA CX700 PCI parking\n&quot;);</span></a>
<a name="2495"><span class="lineNum">    2495 </span>            :                 }</a>
<a name="2496"><span class="lineNum">    2496 </span>            :         }</a>
<a name="2497"><span class="lineNum">    2497 </span>            : </a>
<a name="2498"><span class="lineNum">    2498 </span><span class="lineNoCov">          0 :         if (pci_read_config_byte(dev, 0x72, &amp;b) == 0) {</span></a>
<a name="2499"><span class="lineNum">    2499 </span><span class="lineNoCov">          0 :                 if (b != 0) {</span></a>
<a name="2500"><span class="lineNum">    2500 </span>            :                         /* Turn off PCI Master read caching */</a>
<a name="2501"><span class="lineNum">    2501 </span><span class="lineNoCov">          0 :                         pci_write_config_byte(dev, 0x72, 0x0);</span></a>
<a name="2502"><span class="lineNum">    2502 </span>            : </a>
<a name="2503"><span class="lineNum">    2503 </span>            :                         /* Set PCI Master Bus time-out to &quot;1x16 PCLK&quot; */</a>
<a name="2504"><span class="lineNum">    2504 </span><span class="lineNoCov">          0 :                         pci_write_config_byte(dev, 0x75, 0x1);</span></a>
<a name="2505"><span class="lineNum">    2505 </span>            : </a>
<a name="2506"><span class="lineNum">    2506 </span>            :                         /* Disable &quot;Read FIFO Timer&quot; */</a>
<a name="2507"><span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                         pci_write_config_byte(dev, 0x77, 0x0);</span></a>
<a name="2508"><span class="lineNum">    2508 </span>            : </a>
<a name="2509"><span class="lineNum">    2509 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Disabling VIA CX700 PCI caching\n&quot;);</span></a>
<a name="2510"><span class="lineNum">    2510 </span>            :                 }</a>
<a name="2511"><span class="lineNum">    2511 </span>            :         }</a>
<a name="2512"><span class="lineNum">    2512 </span>            : }</a>
<a name="2513"><span class="lineNum">    2513 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, 0x324e, quirk_via_cx700_pci_parking_caching);</a>
<a name="2514"><span class="lineNum">    2514 </span>            : </a>
<a name="2515"><span class="lineNum">    2515 </span><span class="lineNoCov">          0 : static void quirk_brcm_5719_limit_mrrs(struct pci_dev *dev)</span></a>
<a name="2516"><span class="lineNum">    2516 </span>            : {</a>
<a name="2517"><span class="lineNum">    2517 </span>            :         u32 rev;</a>
<a name="2518"><span class="lineNum">    2518 </span>            : </a>
<a name="2519"><span class="lineNum">    2519 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, 0xf4, &amp;rev);</span></a>
<a name="2520"><span class="lineNum">    2520 </span>            : </a>
<a name="2521"><span class="lineNum">    2521 </span>            :         /* Only CAP the MRRS if the device is a 5719 A0 */</a>
<a name="2522"><span class="lineNum">    2522 </span><span class="lineNoCov">          0 :         if (rev == 0x05719000) {</span></a>
<a name="2523"><span class="lineNum">    2523 </span><span class="lineNoCov">          0 :                 int readrq = pcie_get_readrq(dev);</span></a>
<a name="2524"><span class="lineNum">    2524 </span><span class="lineNoCov">          0 :                 if (readrq &gt; 2048)</span></a>
<a name="2525"><span class="lineNum">    2525 </span><span class="lineNoCov">          0 :                         pcie_set_readrq(dev, 2048);</span></a>
<a name="2526"><span class="lineNum">    2526 </span>            :         }</a>
<a name="2527"><span class="lineNum">    2527 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2528"><span class="lineNum">    2528 </span>            : DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_BROADCOM,</a>
<a name="2529"><span class="lineNum">    2529 </span>            :                          PCI_DEVICE_ID_TIGON3_5719,</a>
<a name="2530"><span class="lineNum">    2530 </span>            :                          quirk_brcm_5719_limit_mrrs);</a>
<a name="2531"><span class="lineNum">    2531 </span>            : </a>
<a name="2532"><span class="lineNum">    2532 </span>            : /*</a>
<a name="2533"><span class="lineNum">    2533 </span>            :  * Originally in EDAC sources for i82875P: Intel tells BIOS developers to</a>
<a name="2534"><span class="lineNum">    2534 </span>            :  * hide device 6 which configures the overflow device access containing the</a>
<a name="2535"><span class="lineNum">    2535 </span>            :  * DRBs - this is where we expose device 6.</a>
<a name="2536"><span class="lineNum">    2536 </span>            :  * http://www.x86-secret.com/articles/tweak/pat/patsecrets-2.htm</a>
<a name="2537"><span class="lineNum">    2537 </span>            :  */</a>
<a name="2538"><span class="lineNum">    2538 </span><span class="lineNoCov">          0 : static void quirk_unhide_mch_dev6(struct pci_dev *dev)</span></a>
<a name="2539"><span class="lineNum">    2539 </span>            : {</a>
<a name="2540"><span class="lineNum">    2540 </span>            :         u8 reg;</a>
<a name="2541"><span class="lineNum">    2541 </span>            : </a>
<a name="2542"><span class="lineNum">    2542 </span><span class="lineNoCov">          0 :         if (pci_read_config_byte(dev, 0xF4, &amp;reg) == 0 &amp;&amp; !(reg &amp; 0x02)) {</span></a>
<a name="2543"><span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Enabling MCH 'Overflow' Device\n&quot;);</span></a>
<a name="2544"><span class="lineNum">    2544 </span><span class="lineNoCov">          0 :                 pci_write_config_byte(dev, 0xF4, reg | 0x02);</span></a>
<a name="2545"><span class="lineNum">    2545 </span>            :         }</a>
<a name="2546"><span class="lineNum">    2546 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2547"><span class="lineNum">    2547 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82865_HB,</a>
<a name="2548"><span class="lineNum">    2548 </span>            :                         quirk_unhide_mch_dev6);</a>
<a name="2549"><span class="lineNum">    2549 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82875_HB,</a>
<a name="2550"><span class="lineNum">    2550 </span>            :                         quirk_unhide_mch_dev6);</a>
<a name="2551"><span class="lineNum">    2551 </span>            : </a>
<a name="2552"><span class="lineNum">    2552 </span>            : #ifdef CONFIG_PCI_MSI</a>
<a name="2553"><span class="lineNum">    2553 </span>            : /*</a>
<a name="2554"><span class="lineNum">    2554 </span>            :  * Some chipsets do not support MSI. We cannot easily rely on setting</a>
<a name="2555"><span class="lineNum">    2555 </span>            :  * PCI_BUS_FLAGS_NO_MSI in its bus flags because there are actually some</a>
<a name="2556"><span class="lineNum">    2556 </span>            :  * other buses controlled by the chipset even if Linux is not aware of it.</a>
<a name="2557"><span class="lineNum">    2557 </span>            :  * Instead of setting the flag on all buses in the machine, simply disable</a>
<a name="2558"><span class="lineNum">    2558 </span>            :  * MSI globally.</a>
<a name="2559"><span class="lineNum">    2559 </span>            :  */</a>
<a name="2560"><span class="lineNum">    2560 </span><span class="lineNoCov">          0 : static void quirk_disable_all_msi(struct pci_dev *dev)</span></a>
<a name="2561"><span class="lineNum">    2561 </span>            : {</a>
<a name="2562"><span class="lineNum">    2562 </span><span class="lineNoCov">          0 :         pci_no_msi();</span></a>
<a name="2563"><span class="lineNum">    2563 </span><span class="lineNoCov">          0 :         pci_warn(dev, &quot;MSI quirk detected; MSI disabled\n&quot;);</span></a>
<a name="2564"><span class="lineNum">    2564 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2565"><span class="lineNum">    2565 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_GCNB_LE, quirk_disable_all_msi);</a>
<a name="2566"><span class="lineNum">    2566 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RS400_200, quirk_disable_all_msi);</a>
<a name="2567"><span class="lineNum">    2567 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RS480, quirk_disable_all_msi);</a>
<a name="2568"><span class="lineNum">    2568 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_VT3336, quirk_disable_all_msi);</a>
<a name="2569"><span class="lineNum">    2569 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_VT3351, quirk_disable_all_msi);</a>
<a name="2570"><span class="lineNum">    2570 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_VT3364, quirk_disable_all_msi);</a>
<a name="2571"><span class="lineNum">    2571 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8380_0, quirk_disable_all_msi);</a>
<a name="2572"><span class="lineNum">    2572 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SI, 0x0761, quirk_disable_all_msi);</a>
<a name="2573"><span class="lineNum">    2573 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SAMSUNG, 0xa5e3, quirk_disable_all_msi);</a>
<a name="2574"><span class="lineNum">    2574 </span>            : </a>
<a name="2575"><span class="lineNum">    2575 </span>            : /* Disable MSI on chipsets that are known to not support it */</a>
<a name="2576"><span class="lineNum">    2576 </span><span class="lineNoCov">          0 : static void quirk_disable_msi(struct pci_dev *dev)</span></a>
<a name="2577"><span class="lineNum">    2577 </span>            : {</a>
<a name="2578"><span class="lineNum">    2578 </span><span class="lineNoCov">          0 :         if (dev-&gt;subordinate) {</span></a>
<a name="2579"><span class="lineNum">    2579 </span><span class="lineNoCov">          0 :                 pci_warn(dev, &quot;MSI quirk detected; subordinate MSI disabled\n&quot;);</span></a>
<a name="2580"><span class="lineNum">    2580 </span><span class="lineNoCov">          0 :                 dev-&gt;subordinate-&gt;bus_flags |= PCI_BUS_FLAGS_NO_MSI;</span></a>
<a name="2581"><span class="lineNum">    2581 </span>            :         }</a>
<a name="2582"><span class="lineNum">    2582 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2583"><span class="lineNum">    2583 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8131_BRIDGE, quirk_disable_msi);</a>
<a name="2584"><span class="lineNum">    2584 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, 0xa238, quirk_disable_msi);</a>
<a name="2585"><span class="lineNum">    2585 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x5a3f, quirk_disable_msi);</a>
<a name="2586"><span class="lineNum">    2586 </span>            : </a>
<a name="2587"><span class="lineNum">    2587 </span>            : /*</a>
<a name="2588"><span class="lineNum">    2588 </span>            :  * The APC bridge device in AMD 780 family northbridges has some random</a>
<a name="2589"><span class="lineNum">    2589 </span>            :  * OEM subsystem ID in its vendor ID register (erratum 18), so instead</a>
<a name="2590"><span class="lineNum">    2590 </span>            :  * we use the possible vendor/device IDs of the host bridge for the</a>
<a name="2591"><span class="lineNum">    2591 </span>            :  * declared quirk, and search for the APC bridge by slot number.</a>
<a name="2592"><span class="lineNum">    2592 </span>            :  */</a>
<a name="2593"><span class="lineNum">    2593 </span><span class="lineNoCov">          0 : static void quirk_amd_780_apc_msi(struct pci_dev *host_bridge)</span></a>
<a name="2594"><span class="lineNum">    2594 </span>            : {</a>
<a name="2595"><span class="lineNum">    2595 </span>            :         struct pci_dev *apc_bridge;</a>
<a name="2596"><span class="lineNum">    2596 </span>            : </a>
<a name="2597"><span class="lineNum">    2597 </span><span class="lineNoCov">          0 :         apc_bridge = pci_get_slot(host_bridge-&gt;bus, PCI_DEVFN(1, 0));</span></a>
<a name="2598"><span class="lineNum">    2598 </span><span class="lineNoCov">          0 :         if (apc_bridge) {</span></a>
<a name="2599"><span class="lineNum">    2599 </span><span class="lineNoCov">          0 :                 if (apc_bridge-&gt;device == 0x9602)</span></a>
<a name="2600"><span class="lineNum">    2600 </span>            :                         quirk_disable_msi(apc_bridge);</a>
<a name="2601"><span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 pci_dev_put(apc_bridge);</span></a>
<a name="2602"><span class="lineNum">    2602 </span>            :         }</a>
<a name="2603"><span class="lineNum">    2603 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2604"><span class="lineNum">    2604 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, 0x9600, quirk_amd_780_apc_msi);</a>
<a name="2605"><span class="lineNum">    2605 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, 0x9601, quirk_amd_780_apc_msi);</a>
<a name="2606"><span class="lineNum">    2606 </span>            : </a>
<a name="2607"><span class="lineNum">    2607 </span>            : /*</a>
<a name="2608"><span class="lineNum">    2608 </span>            :  * Go through the list of HyperTransport capabilities and return 1 if a HT</a>
<a name="2609"><span class="lineNum">    2609 </span>            :  * MSI capability is found and enabled.</a>
<a name="2610"><span class="lineNum">    2610 </span>            :  */</a>
<a name="2611"><span class="lineNum">    2611 </span><span class="lineNoCov">          0 : static int msi_ht_cap_enabled(struct pci_dev *dev)</span></a>
<a name="2612"><span class="lineNum">    2612 </span>            : {</a>
<a name="2613"><span class="lineNum">    2613 </span><span class="lineNoCov">          0 :         int pos, ttl = PCI_FIND_CAP_TTL;</span></a>
<a name="2614"><span class="lineNum">    2614 </span>            : </a>
<a name="2615"><span class="lineNum">    2615 </span><span class="lineNoCov">          0 :         pos = pci_find_ht_capability(dev, HT_CAPTYPE_MSI_MAPPING);</span></a>
<a name="2616"><span class="lineNum">    2616 </span><span class="lineNoCov">          0 :         while (pos &amp;&amp; ttl--) {</span></a>
<a name="2617"><span class="lineNum">    2617 </span>            :                 u8 flags;</a>
<a name="2618"><span class="lineNum">    2618 </span>            : </a>
<a name="2619"><span class="lineNum">    2619 </span><span class="lineNoCov">          0 :                 if (pci_read_config_byte(dev, pos + HT_MSI_FLAGS,</span></a>
<a name="2620"><span class="lineNum">    2620 </span>            :                                          &amp;flags) == 0) {</a>
<a name="2621"><span class="lineNum">    2621 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Found %s HT MSI Mapping\n&quot;,</span></a>
<a name="2622"><span class="lineNum">    2622 </span>            :                                 flags &amp; HT_MSI_FLAGS_ENABLE ?</a>
<a name="2623"><span class="lineNum">    2623 </span>            :                                 &quot;enabled&quot; : &quot;disabled&quot;);</a>
<a name="2624"><span class="lineNum">    2624 </span><span class="lineNoCov">          0 :                         return (flags &amp; HT_MSI_FLAGS_ENABLE) != 0;</span></a>
<a name="2625"><span class="lineNum">    2625 </span>            :                 }</a>
<a name="2626"><span class="lineNum">    2626 </span>            : </a>
<a name="2627"><span class="lineNum">    2627 </span><span class="lineNoCov">          0 :                 pos = pci_find_next_ht_capability(dev, pos,</span></a>
<a name="2628"><span class="lineNum">    2628 </span>            :                                                   HT_CAPTYPE_MSI_MAPPING);</a>
<a name="2629"><span class="lineNum">    2629 </span>            :         }</a>
<a name="2630"><span class="lineNum">    2630 </span>            :         return 0;</a>
<a name="2631"><span class="lineNum">    2631 </span>            : }</a>
<a name="2632"><span class="lineNum">    2632 </span>            : </a>
<a name="2633"><span class="lineNum">    2633 </span>            : /* Check the HyperTransport MSI mapping to know whether MSI is enabled or not */</a>
<a name="2634"><span class="lineNum">    2634 </span><span class="lineNoCov">          0 : static void quirk_msi_ht_cap(struct pci_dev *dev)</span></a>
<a name="2635"><span class="lineNum">    2635 </span>            : {</a>
<a name="2636"><span class="lineNum">    2636 </span><span class="lineNoCov">          0 :         if (!msi_ht_cap_enabled(dev))</span></a>
<a name="2637"><span class="lineNum">    2637 </span>            :                 quirk_disable_msi(dev);</a>
<a name="2638"><span class="lineNum">    2638 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2639"><span class="lineNum">    2639 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_HT2000_PCIE,</a>
<a name="2640"><span class="lineNum">    2640 </span>            :                         quirk_msi_ht_cap);</a>
<a name="2641"><span class="lineNum">    2641 </span>            : </a>
<a name="2642"><span class="lineNum">    2642 </span>            : /*</a>
<a name="2643"><span class="lineNum">    2643 </span>            :  * The nVidia CK804 chipset may have 2 HT MSI mappings.  MSI is supported</a>
<a name="2644"><span class="lineNum">    2644 </span>            :  * if the MSI capability is set in any of these mappings.</a>
<a name="2645"><span class="lineNum">    2645 </span>            :  */</a>
<a name="2646"><span class="lineNum">    2646 </span><span class="lineNoCov">          0 : static void quirk_nvidia_ck804_msi_ht_cap(struct pci_dev *dev)</span></a>
<a name="2647"><span class="lineNum">    2647 </span>            : {</a>
<a name="2648"><span class="lineNum">    2648 </span>            :         struct pci_dev *pdev;</a>
<a name="2649"><span class="lineNum">    2649 </span>            : </a>
<a name="2650"><span class="lineNum">    2650 </span>            :         /*</a>
<a name="2651"><span class="lineNum">    2651 </span>            :          * Check HT MSI cap on this chipset and the root one.  A single one</a>
<a name="2652"><span class="lineNum">    2652 </span>            :          * having MSI is enough to be sure that MSI is supported.</a>
<a name="2653"><span class="lineNum">    2653 </span>            :          */</a>
<a name="2654"><span class="lineNum">    2654 </span><span class="lineNoCov">          0 :         pdev = pci_get_slot(dev-&gt;bus, 0);</span></a>
<a name="2655"><span class="lineNum">    2655 </span><span class="lineNoCov">          0 :         if (!pdev)</span></a>
<a name="2656"><span class="lineNum">    2656 </span>            :                 return;</a>
<a name="2657"><span class="lineNum">    2657 </span><span class="lineNoCov">          0 :         if (!msi_ht_cap_enabled(pdev))</span></a>
<a name="2658"><span class="lineNum">    2658 </span><span class="lineNoCov">          0 :                 quirk_msi_ht_cap(dev);</span></a>
<a name="2659"><span class="lineNum">    2659 </span><span class="lineNoCov">          0 :         pci_dev_put(pdev);</span></a>
<a name="2660"><span class="lineNum">    2660 </span>            : }</a>
<a name="2661"><span class="lineNum">    2661 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_CK804_PCIE,</a>
<a name="2662"><span class="lineNum">    2662 </span>            :                         quirk_nvidia_ck804_msi_ht_cap);</a>
<a name="2663"><span class="lineNum">    2663 </span>            : </a>
<a name="2664"><span class="lineNum">    2664 </span>            : /* Force enable MSI mapping capability on HT bridges */</a>
<a name="2665"><span class="lineNum">    2665 </span><span class="lineNoCov">          0 : static void ht_enable_msi_mapping(struct pci_dev *dev)</span></a>
<a name="2666"><span class="lineNum">    2666 </span>            : {</a>
<a name="2667"><span class="lineNum">    2667 </span><span class="lineNoCov">          0 :         int pos, ttl = PCI_FIND_CAP_TTL;</span></a>
<a name="2668"><span class="lineNum">    2668 </span>            : </a>
<a name="2669"><span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         pos = pci_find_ht_capability(dev, HT_CAPTYPE_MSI_MAPPING);</span></a>
<a name="2670"><span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         while (pos &amp;&amp; ttl--) {</span></a>
<a name="2671"><span class="lineNum">    2671 </span>            :                 u8 flags;</a>
<a name="2672"><span class="lineNum">    2672 </span>            : </a>
<a name="2673"><span class="lineNum">    2673 </span><span class="lineNoCov">          0 :                 if (pci_read_config_byte(dev, pos + HT_MSI_FLAGS,</span></a>
<a name="2674"><span class="lineNum">    2674 </span>            :                                          &amp;flags) == 0) {</a>
<a name="2675"><span class="lineNum">    2675 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Enabling HT MSI Mapping\n&quot;);</span></a>
<a name="2676"><span class="lineNum">    2676 </span>            : </a>
<a name="2677"><span class="lineNum">    2677 </span><span class="lineNoCov">          0 :                         pci_write_config_byte(dev, pos + HT_MSI_FLAGS,</span></a>
<a name="2678"><span class="lineNum">    2678 </span>            :                                               flags | HT_MSI_FLAGS_ENABLE);</a>
<a name="2679"><span class="lineNum">    2679 </span>            :                 }</a>
<a name="2680"><span class="lineNum">    2680 </span><span class="lineNoCov">          0 :                 pos = pci_find_next_ht_capability(dev, pos,</span></a>
<a name="2681"><span class="lineNum">    2681 </span>            :                                                   HT_CAPTYPE_MSI_MAPPING);</a>
<a name="2682"><span class="lineNum">    2682 </span>            :         }</a>
<a name="2683"><span class="lineNum">    2683 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2684"><span class="lineNum">    2684 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SERVERWORKS,</a>
<a name="2685"><span class="lineNum">    2685 </span>            :                          PCI_DEVICE_ID_SERVERWORKS_HT1000_PXB,</a>
<a name="2686"><span class="lineNum">    2686 </span>            :                          ht_enable_msi_mapping);</a>
<a name="2687"><span class="lineNum">    2687 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8132_BRIDGE,</a>
<a name="2688"><span class="lineNum">    2688 </span>            :                          ht_enable_msi_mapping);</a>
<a name="2689"><span class="lineNum">    2689 </span>            : </a>
<a name="2690"><span class="lineNum">    2690 </span>            : /*</a>
<a name="2691"><span class="lineNum">    2691 </span>            :  * The P5N32-SLI motherboards from Asus have a problem with MSI</a>
<a name="2692"><span class="lineNum">    2692 </span>            :  * for the MCP55 NIC. It is not yet determined whether the MSI problem</a>
<a name="2693"><span class="lineNum">    2693 </span>            :  * also affects other devices. As for now, turn off MSI for this device.</a>
<a name="2694"><span class="lineNum">    2694 </span>            :  */</a>
<a name="2695"><span class="lineNum">    2695 </span><span class="lineNoCov">          0 : static void nvenet_msi_disable(struct pci_dev *dev)</span></a>
<a name="2696"><span class="lineNum">    2696 </span>            : {</a>
<a name="2697"><span class="lineNum">    2697 </span><span class="lineNoCov">          0 :         const char *board_name = dmi_get_system_info(DMI_BOARD_NAME);</span></a>
<a name="2698"><span class="lineNum">    2698 </span>            : </a>
<a name="2699"><span class="lineNum">    2699 </span>            :         if (board_name &amp;&amp;</a>
<a name="2700"><span class="lineNum">    2700 </span>            :             (strstr(board_name, &quot;P5N32-SLI PREMIUM&quot;) ||</a>
<a name="2701"><span class="lineNum">    2701 </span>            :              strstr(board_name, &quot;P5N32-E SLI&quot;))) {</a>
<a name="2702"><span class="lineNum">    2702 </span>            :                 pci_info(dev, &quot;Disabling MSI for MCP55 NIC on P5N32-SLI\n&quot;);</a>
<a name="2703"><span class="lineNum">    2703 </span>            :                 dev-&gt;no_msi = 1;</a>
<a name="2704"><span class="lineNum">    2704 </span>            :         }</a>
<a name="2705"><span class="lineNum">    2705 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2706"><span class="lineNum">    2706 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_NVIDIA,</a>
<a name="2707"><span class="lineNum">    2707 </span>            :                         PCI_DEVICE_ID_NVIDIA_NVENET_15,</a>
<a name="2708"><span class="lineNum">    2708 </span>            :                         nvenet_msi_disable);</a>
<a name="2709"><span class="lineNum">    2709 </span>            : </a>
<a name="2710"><span class="lineNum">    2710 </span>            : /*</a>
<a name="2711"><span class="lineNum">    2711 </span>            :  * PCIe spec r4.0 sec 7.7.1.2 and sec 7.7.2.2 say that if MSI/MSI-X is enabled,</a>
<a name="2712"><span class="lineNum">    2712 </span>            :  * then the device can't use INTx interrupts. Tegra's PCIe root ports don't</a>
<a name="2713"><span class="lineNum">    2713 </span>            :  * generate MSI interrupts for PME and AER events instead only INTx interrupts</a>
<a name="2714"><span class="lineNum">    2714 </span>            :  * are generated. Though Tegra's PCIe root ports can generate MSI interrupts</a>
<a name="2715"><span class="lineNum">    2715 </span>            :  * for other events, since PCIe specification doesn't support using a mix of</a>
<a name="2716"><span class="lineNum">    2716 </span>            :  * INTx and MSI/MSI-X, it is required to disable MSI interrupts to avoid port</a>
<a name="2717"><span class="lineNum">    2717 </span>            :  * service drivers registering their respective ISRs for MSIs.</a>
<a name="2718"><span class="lineNum">    2718 </span>            :  */</a>
<a name="2719"><span class="lineNum">    2719 </span><span class="lineNoCov">          0 : static void pci_quirk_nvidia_tegra_disable_rp_msi(struct pci_dev *dev)</span></a>
<a name="2720"><span class="lineNum">    2720 </span>            : {</a>
<a name="2721"><span class="lineNum">    2721 </span><span class="lineNoCov">          0 :         dev-&gt;no_msi = 1;</span></a>
<a name="2722"><span class="lineNum">    2722 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2723"><span class="lineNum">    2723 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x1ad0,</a>
<a name="2724"><span class="lineNum">    2724 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2725"><span class="lineNum">    2725 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2726"><span class="lineNum">    2726 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x1ad1,</a>
<a name="2727"><span class="lineNum">    2727 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2728"><span class="lineNum">    2728 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2729"><span class="lineNum">    2729 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x1ad2,</a>
<a name="2730"><span class="lineNum">    2730 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2731"><span class="lineNum">    2731 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2732"><span class="lineNum">    2732 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0bf0,</a>
<a name="2733"><span class="lineNum">    2733 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2734"><span class="lineNum">    2734 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2735"><span class="lineNum">    2735 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0bf1,</a>
<a name="2736"><span class="lineNum">    2736 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2737"><span class="lineNum">    2737 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2738"><span class="lineNum">    2738 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0e1c,</a>
<a name="2739"><span class="lineNum">    2739 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2740"><span class="lineNum">    2740 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2741"><span class="lineNum">    2741 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0e1d,</a>
<a name="2742"><span class="lineNum">    2742 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2743"><span class="lineNum">    2743 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2744"><span class="lineNum">    2744 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0e12,</a>
<a name="2745"><span class="lineNum">    2745 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2746"><span class="lineNum">    2746 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2747"><span class="lineNum">    2747 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0e13,</a>
<a name="2748"><span class="lineNum">    2748 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2749"><span class="lineNum">    2749 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2750"><span class="lineNum">    2750 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0fae,</a>
<a name="2751"><span class="lineNum">    2751 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2752"><span class="lineNum">    2752 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2753"><span class="lineNum">    2753 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0faf,</a>
<a name="2754"><span class="lineNum">    2754 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2755"><span class="lineNum">    2755 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2756"><span class="lineNum">    2756 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x10e5,</a>
<a name="2757"><span class="lineNum">    2757 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2758"><span class="lineNum">    2758 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2759"><span class="lineNum">    2759 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_NVIDIA, 0x10e6,</a>
<a name="2760"><span class="lineNum">    2760 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8,</a>
<a name="2761"><span class="lineNum">    2761 </span>            :                               pci_quirk_nvidia_tegra_disable_rp_msi);</a>
<a name="2762"><span class="lineNum">    2762 </span>            : </a>
<a name="2763"><span class="lineNum">    2763 </span>            : /*</a>
<a name="2764"><span class="lineNum">    2764 </span>            :  * Some versions of the MCP55 bridge from Nvidia have a legacy IRQ routing</a>
<a name="2765"><span class="lineNum">    2765 </span>            :  * config register.  This register controls the routing of legacy</a>
<a name="2766"><span class="lineNum">    2766 </span>            :  * interrupts from devices that route through the MCP55.  If this register</a>
<a name="2767"><span class="lineNum">    2767 </span>            :  * is misprogrammed, interrupts are only sent to the BSP, unlike</a>
<a name="2768"><span class="lineNum">    2768 </span>            :  * conventional systems where the IRQ is broadcast to all online CPUs.  Not</a>
<a name="2769"><span class="lineNum">    2769 </span>            :  * having this register set properly prevents kdump from booting up</a>
<a name="2770"><span class="lineNum">    2770 </span>            :  * properly, so let's make sure that we have it set correctly.</a>
<a name="2771"><span class="lineNum">    2771 </span>            :  * Note that this is an undocumented register.</a>
<a name="2772"><span class="lineNum">    2772 </span>            :  */</a>
<a name="2773"><span class="lineNum">    2773 </span><span class="lineNoCov">          0 : static void nvbridge_check_legacy_irq_routing(struct pci_dev *dev)</span></a>
<a name="2774"><span class="lineNum">    2774 </span>            : {</a>
<a name="2775"><span class="lineNum">    2775 </span>            :         u32 cfg;</a>
<a name="2776"><span class="lineNum">    2776 </span>            : </a>
<a name="2777"><span class="lineNum">    2777 </span><span class="lineNoCov">          0 :         if (!pci_find_capability(dev, PCI_CAP_ID_HT))</span></a>
<a name="2778"><span class="lineNum">    2778 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2779"><span class="lineNum">    2779 </span>            : </a>
<a name="2780"><span class="lineNum">    2780 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, 0x74, &amp;cfg);</span></a>
<a name="2781"><span class="lineNum">    2781 </span>            : </a>
<a name="2782"><span class="lineNum">    2782 </span><span class="lineNoCov">          0 :         if (cfg &amp; ((1 &lt;&lt; 2) | (1 &lt;&lt; 15))) {</span></a>
<a name="2783"><span class="lineNum">    2783 </span><span class="lineNoCov">          0 :                 pr_info(&quot;Rewriting IRQ routing register on MCP55\n&quot;);</span></a>
<a name="2784"><span class="lineNum">    2784 </span><span class="lineNoCov">          0 :                 cfg &amp;= ~((1 &lt;&lt; 2) | (1 &lt;&lt; 15));</span></a>
<a name="2785"><span class="lineNum">    2785 </span><span class="lineNoCov">          0 :                 pci_write_config_dword(dev, 0x74, cfg);</span></a>
<a name="2786"><span class="lineNum">    2786 </span>            :         }</a>
<a name="2787"><span class="lineNum">    2787 </span>            : }</a>
<a name="2788"><span class="lineNum">    2788 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_NVIDIA,</a>
<a name="2789"><span class="lineNum">    2789 </span>            :                         PCI_DEVICE_ID_NVIDIA_MCP55_BRIDGE_V0,</a>
<a name="2790"><span class="lineNum">    2790 </span>            :                         nvbridge_check_legacy_irq_routing);</a>
<a name="2791"><span class="lineNum">    2791 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_NVIDIA,</a>
<a name="2792"><span class="lineNum">    2792 </span>            :                         PCI_DEVICE_ID_NVIDIA_MCP55_BRIDGE_V4,</a>
<a name="2793"><span class="lineNum">    2793 </span>            :                         nvbridge_check_legacy_irq_routing);</a>
<a name="2794"><span class="lineNum">    2794 </span>            : </a>
<a name="2795"><span class="lineNum">    2795 </span><span class="lineNoCov">          0 : static int ht_check_msi_mapping(struct pci_dev *dev)</span></a>
<a name="2796"><span class="lineNum">    2796 </span>            : {</a>
<a name="2797"><span class="lineNum">    2797 </span><span class="lineNoCov">          0 :         int pos, ttl = PCI_FIND_CAP_TTL;</span></a>
<a name="2798"><span class="lineNum">    2798 </span><span class="lineNoCov">          0 :         int found = 0;</span></a>
<a name="2799"><span class="lineNum">    2799 </span>            : </a>
<a name="2800"><span class="lineNum">    2800 </span>            :         /* Check if there is HT MSI cap or enabled on this device */</a>
<a name="2801"><span class="lineNum">    2801 </span><span class="lineNoCov">          0 :         pos = pci_find_ht_capability(dev, HT_CAPTYPE_MSI_MAPPING);</span></a>
<a name="2802"><span class="lineNum">    2802 </span><span class="lineNoCov">          0 :         while (pos &amp;&amp; ttl--) {</span></a>
<a name="2803"><span class="lineNum">    2803 </span>            :                 u8 flags;</a>
<a name="2804"><span class="lineNum">    2804 </span>            : </a>
<a name="2805"><span class="lineNum">    2805 </span><span class="lineNoCov">          0 :                 if (found &lt; 1)</span></a>
<a name="2806"><span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                         found = 1;</span></a>
<a name="2807"><span class="lineNum">    2807 </span><span class="lineNoCov">          0 :                 if (pci_read_config_byte(dev, pos + HT_MSI_FLAGS,</span></a>
<a name="2808"><span class="lineNum">    2808 </span>            :                                          &amp;flags) == 0) {</a>
<a name="2809"><span class="lineNum">    2809 </span><span class="lineNoCov">          0 :                         if (flags &amp; HT_MSI_FLAGS_ENABLE) {</span></a>
<a name="2810"><span class="lineNum">    2810 </span><span class="lineNoCov">          0 :                                 if (found &lt; 2) {</span></a>
<a name="2811"><span class="lineNum">    2811 </span><span class="lineNoCov">          0 :                                         found = 2;</span></a>
<a name="2812"><span class="lineNum">    2812 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="2813"><span class="lineNum">    2813 </span>            :                                 }</a>
<a name="2814"><span class="lineNum">    2814 </span>            :                         }</a>
<a name="2815"><span class="lineNum">    2815 </span>            :                 }</a>
<a name="2816"><span class="lineNum">    2816 </span><span class="lineNoCov">          0 :                 pos = pci_find_next_ht_capability(dev, pos,</span></a>
<a name="2817"><span class="lineNum">    2817 </span>            :                                                   HT_CAPTYPE_MSI_MAPPING);</a>
<a name="2818"><span class="lineNum">    2818 </span>            :         }</a>
<a name="2819"><span class="lineNum">    2819 </span>            : </a>
<a name="2820"><span class="lineNum">    2820 </span><span class="lineNoCov">          0 :         return found;</span></a>
<a name="2821"><span class="lineNum">    2821 </span>            : }</a>
<a name="2822"><span class="lineNum">    2822 </span>            : </a>
<a name="2823"><span class="lineNum">    2823 </span><span class="lineNoCov">          0 : static int host_bridge_with_leaf(struct pci_dev *host_bridge)</span></a>
<a name="2824"><span class="lineNum">    2824 </span>            : {</a>
<a name="2825"><span class="lineNum">    2825 </span>            :         struct pci_dev *dev;</a>
<a name="2826"><span class="lineNum">    2826 </span>            :         int pos;</a>
<a name="2827"><span class="lineNum">    2827 </span>            :         int i, dev_no;</a>
<a name="2828"><span class="lineNum">    2828 </span><span class="lineNoCov">          0 :         int found = 0;</span></a>
<a name="2829"><span class="lineNum">    2829 </span>            : </a>
<a name="2830"><span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         dev_no = host_bridge-&gt;devfn &gt;&gt; 3;</span></a>
<a name="2831"><span class="lineNum">    2831 </span><span class="lineNoCov">          0 :         for (i = dev_no + 1; i &lt; 0x20; i++) {</span></a>
<a name="2832"><span class="lineNum">    2832 </span><span class="lineNoCov">          0 :                 dev = pci_get_slot(host_bridge-&gt;bus, PCI_DEVFN(i, 0));</span></a>
<a name="2833"><span class="lineNum">    2833 </span><span class="lineNoCov">          0 :                 if (!dev)</span></a>
<a name="2834"><span class="lineNum">    2834 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2835"><span class="lineNum">    2835 </span>            : </a>
<a name="2836"><span class="lineNum">    2836 </span>            :                 /* found next host bridge? */</a>
<a name="2837"><span class="lineNum">    2837 </span><span class="lineNoCov">          0 :                 pos = pci_find_ht_capability(dev, HT_CAPTYPE_SLAVE);</span></a>
<a name="2838"><span class="lineNum">    2838 </span><span class="lineNoCov">          0 :                 if (pos != 0) {</span></a>
<a name="2839"><span class="lineNum">    2839 </span><span class="lineNoCov">          0 :                         pci_dev_put(dev);</span></a>
<a name="2840"><span class="lineNum">    2840 </span>            :                         break;</a>
<a name="2841"><span class="lineNum">    2841 </span>            :                 }</a>
<a name="2842"><span class="lineNum">    2842 </span>            : </a>
<a name="2843"><span class="lineNum">    2843 </span><span class="lineNoCov">          0 :                 if (ht_check_msi_mapping(dev)) {</span></a>
<a name="2844"><span class="lineNum">    2844 </span><span class="lineNoCov">          0 :                         found = 1;</span></a>
<a name="2845"><span class="lineNum">    2845 </span><span class="lineNoCov">          0 :                         pci_dev_put(dev);</span></a>
<a name="2846"><span class="lineNum">    2846 </span>            :                         break;</a>
<a name="2847"><span class="lineNum">    2847 </span>            :                 }</a>
<a name="2848"><span class="lineNum">    2848 </span><span class="lineNoCov">          0 :                 pci_dev_put(dev);</span></a>
<a name="2849"><span class="lineNum">    2849 </span>            :         }</a>
<a name="2850"><span class="lineNum">    2850 </span>            : </a>
<a name="2851"><span class="lineNum">    2851 </span><span class="lineNoCov">          0 :         return found;</span></a>
<a name="2852"><span class="lineNum">    2852 </span>            : }</a>
<a name="2853"><span class="lineNum">    2853 </span>            : </a>
<a name="2854"><span class="lineNum">    2854 </span>            : #define PCI_HT_CAP_SLAVE_CTRL0     4    /* link control */</a>
<a name="2855"><span class="lineNum">    2855 </span>            : #define PCI_HT_CAP_SLAVE_CTRL1     8    /* link control to */</a>
<a name="2856"><span class="lineNum">    2856 </span>            : </a>
<a name="2857"><span class="lineNum">    2857 </span><span class="lineNoCov">          0 : static int is_end_of_ht_chain(struct pci_dev *dev)</span></a>
<a name="2858"><span class="lineNum">    2858 </span>            : {</a>
<a name="2859"><span class="lineNum">    2859 </span>            :         int pos, ctrl_off;</a>
<a name="2860"><span class="lineNum">    2860 </span><span class="lineNoCov">          0 :         int end = 0;</span></a>
<a name="2861"><span class="lineNum">    2861 </span>            :         u16 flags, ctrl;</a>
<a name="2862"><span class="lineNum">    2862 </span>            : </a>
<a name="2863"><span class="lineNum">    2863 </span><span class="lineNoCov">          0 :         pos = pci_find_ht_capability(dev, HT_CAPTYPE_SLAVE);</span></a>
<a name="2864"><span class="lineNum">    2864 </span>            : </a>
<a name="2865"><span class="lineNum">    2865 </span><span class="lineNoCov">          0 :         if (!pos)</span></a>
<a name="2866"><span class="lineNum">    2866 </span>            :                 goto out;</a>
<a name="2867"><span class="lineNum">    2867 </span>            : </a>
<a name="2868"><span class="lineNum">    2868 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, pos + PCI_CAP_FLAGS, &amp;flags);</span></a>
<a name="2869"><span class="lineNum">    2869 </span>            : </a>
<a name="2870"><span class="lineNum">    2870 </span><span class="lineNoCov">          0 :         ctrl_off = ((flags &gt;&gt; 10) &amp; 1) ?</span></a>
<a name="2871"><span class="lineNum">    2871 </span><span class="lineNoCov">          0 :                         PCI_HT_CAP_SLAVE_CTRL0 : PCI_HT_CAP_SLAVE_CTRL1;</span></a>
<a name="2872"><span class="lineNum">    2872 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, pos + ctrl_off, &amp;ctrl);</span></a>
<a name="2873"><span class="lineNum">    2873 </span>            : </a>
<a name="2874"><span class="lineNum">    2874 </span><span class="lineNoCov">          0 :         if (ctrl &amp; (1 &lt;&lt; 6))</span></a>
<a name="2875"><span class="lineNum">    2875 </span><span class="lineNoCov">          0 :                 end = 1;</span></a>
<a name="2876"><span class="lineNum">    2876 </span>            : </a>
<a name="2877"><span class="lineNum">    2877 </span>            : out:</a>
<a name="2878"><span class="lineNum">    2878 </span><span class="lineNoCov">          0 :         return end;</span></a>
<a name="2879"><span class="lineNum">    2879 </span>            : }</a>
<a name="2880"><span class="lineNum">    2880 </span>            : </a>
<a name="2881"><span class="lineNum">    2881 </span><span class="lineNoCov">          0 : static void nv_ht_enable_msi_mapping(struct pci_dev *dev)</span></a>
<a name="2882"><span class="lineNum">    2882 </span>            : {</a>
<a name="2883"><span class="lineNum">    2883 </span>            :         struct pci_dev *host_bridge;</a>
<a name="2884"><span class="lineNum">    2884 </span>            :         int pos;</a>
<a name="2885"><span class="lineNum">    2885 </span>            :         int i, dev_no;</a>
<a name="2886"><span class="lineNum">    2886 </span><span class="lineNoCov">          0 :         int found = 0;</span></a>
<a name="2887"><span class="lineNum">    2887 </span>            : </a>
<a name="2888"><span class="lineNum">    2888 </span><span class="lineNoCov">          0 :         dev_no = dev-&gt;devfn &gt;&gt; 3;</span></a>
<a name="2889"><span class="lineNum">    2889 </span><span class="lineNoCov">          0 :         for (i = dev_no; i &gt;= 0; i--) {</span></a>
<a name="2890"><span class="lineNum">    2890 </span><span class="lineNoCov">          0 :                 host_bridge = pci_get_slot(dev-&gt;bus, PCI_DEVFN(i, 0));</span></a>
<a name="2891"><span class="lineNum">    2891 </span><span class="lineNoCov">          0 :                 if (!host_bridge)</span></a>
<a name="2892"><span class="lineNum">    2892 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2893"><span class="lineNum">    2893 </span>            : </a>
<a name="2894"><span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                 pos = pci_find_ht_capability(host_bridge, HT_CAPTYPE_SLAVE);</span></a>
<a name="2895"><span class="lineNum">    2895 </span><span class="lineNoCov">          0 :                 if (pos != 0) {</span></a>
<a name="2896"><span class="lineNum">    2896 </span>            :                         found = 1;</a>
<a name="2897"><span class="lineNum">    2897 </span>            :                         break;</a>
<a name="2898"><span class="lineNum">    2898 </span>            :                 }</a>
<a name="2899"><span class="lineNum">    2899 </span><span class="lineNoCov">          0 :                 pci_dev_put(host_bridge);</span></a>
<a name="2900"><span class="lineNum">    2900 </span>            :         }</a>
<a name="2901"><span class="lineNum">    2901 </span>            : </a>
<a name="2902"><span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         if (!found)</span></a>
<a name="2903"><span class="lineNum">    2903 </span>            :                 return;</a>
<a name="2904"><span class="lineNum">    2904 </span>            : </a>
<a name="2905"><span class="lineNum">    2905 </span>            :         /* don't enable end_device/host_bridge with leaf directly here */</a>
<a name="2906"><span class="lineNum">    2906 </span><span class="lineNoCov">          0 :         if (host_bridge == dev &amp;&amp; is_end_of_ht_chain(host_bridge) &amp;&amp;</span></a>
<a name="2907"><span class="lineNum">    2907 </span><span class="lineNoCov">          0 :             host_bridge_with_leaf(host_bridge))</span></a>
<a name="2908"><span class="lineNum">    2908 </span>            :                 goto out;</a>
<a name="2909"><span class="lineNum">    2909 </span>            : </a>
<a name="2910"><span class="lineNum">    2910 </span>            :         /* root did that ! */</a>
<a name="2911"><span class="lineNum">    2911 </span><span class="lineNoCov">          0 :         if (msi_ht_cap_enabled(host_bridge))</span></a>
<a name="2912"><span class="lineNum">    2912 </span>            :                 goto out;</a>
<a name="2913"><span class="lineNum">    2913 </span>            : </a>
<a name="2914"><span class="lineNum">    2914 </span><span class="lineNoCov">          0 :         ht_enable_msi_mapping(dev);</span></a>
<a name="2915"><span class="lineNum">    2915 </span>            : </a>
<a name="2916"><span class="lineNum">    2916 </span>            : out:</a>
<a name="2917"><span class="lineNum">    2917 </span><span class="lineNoCov">          0 :         pci_dev_put(host_bridge);</span></a>
<a name="2918"><span class="lineNum">    2918 </span>            : }</a>
<a name="2919"><span class="lineNum">    2919 </span>            : </a>
<a name="2920"><span class="lineNum">    2920 </span><span class="lineNoCov">          0 : static void ht_disable_msi_mapping(struct pci_dev *dev)</span></a>
<a name="2921"><span class="lineNum">    2921 </span>            : {</a>
<a name="2922"><span class="lineNum">    2922 </span><span class="lineNoCov">          0 :         int pos, ttl = PCI_FIND_CAP_TTL;</span></a>
<a name="2923"><span class="lineNum">    2923 </span>            : </a>
<a name="2924"><span class="lineNum">    2924 </span><span class="lineNoCov">          0 :         pos = pci_find_ht_capability(dev, HT_CAPTYPE_MSI_MAPPING);</span></a>
<a name="2925"><span class="lineNum">    2925 </span><span class="lineNoCov">          0 :         while (pos &amp;&amp; ttl--) {</span></a>
<a name="2926"><span class="lineNum">    2926 </span>            :                 u8 flags;</a>
<a name="2927"><span class="lineNum">    2927 </span>            : </a>
<a name="2928"><span class="lineNum">    2928 </span><span class="lineNoCov">          0 :                 if (pci_read_config_byte(dev, pos + HT_MSI_FLAGS,</span></a>
<a name="2929"><span class="lineNum">    2929 </span>            :                                          &amp;flags) == 0) {</a>
<a name="2930"><span class="lineNum">    2930 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Disabling HT MSI Mapping\n&quot;);</span></a>
<a name="2931"><span class="lineNum">    2931 </span>            : </a>
<a name="2932"><span class="lineNum">    2932 </span><span class="lineNoCov">          0 :                         pci_write_config_byte(dev, pos + HT_MSI_FLAGS,</span></a>
<a name="2933"><span class="lineNum">    2933 </span><span class="lineNoCov">          0 :                                               flags &amp; ~HT_MSI_FLAGS_ENABLE);</span></a>
<a name="2934"><span class="lineNum">    2934 </span>            :                 }</a>
<a name="2935"><span class="lineNum">    2935 </span><span class="lineNoCov">          0 :                 pos = pci_find_next_ht_capability(dev, pos,</span></a>
<a name="2936"><span class="lineNum">    2936 </span>            :                                                   HT_CAPTYPE_MSI_MAPPING);</a>
<a name="2937"><span class="lineNum">    2937 </span>            :         }</a>
<a name="2938"><span class="lineNum">    2938 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2939"><span class="lineNum">    2939 </span>            : </a>
<a name="2940"><span class="lineNum">    2940 </span><span class="lineNoCov">          0 : static void __nv_msi_ht_cap_quirk(struct pci_dev *dev, int all)</span></a>
<a name="2941"><span class="lineNum">    2941 </span>            : {</a>
<a name="2942"><span class="lineNum">    2942 </span>            :         struct pci_dev *host_bridge;</a>
<a name="2943"><span class="lineNum">    2943 </span>            :         int pos;</a>
<a name="2944"><span class="lineNum">    2944 </span>            :         int found;</a>
<a name="2945"><span class="lineNum">    2945 </span>            : </a>
<a name="2946"><span class="lineNum">    2946 </span><span class="lineNoCov">          0 :         if (!pci_msi_enabled())</span></a>
<a name="2947"><span class="lineNum">    2947 </span>            :                 return;</a>
<a name="2948"><span class="lineNum">    2948 </span>            : </a>
<a name="2949"><span class="lineNum">    2949 </span>            :         /* check if there is HT MSI cap or enabled on this device */</a>
<a name="2950"><span class="lineNum">    2950 </span><span class="lineNoCov">          0 :         found = ht_check_msi_mapping(dev);</span></a>
<a name="2951"><span class="lineNum">    2951 </span>            : </a>
<a name="2952"><span class="lineNum">    2952 </span>            :         /* no HT MSI CAP */</a>
<a name="2953"><span class="lineNum">    2953 </span><span class="lineNoCov">          0 :         if (found == 0)</span></a>
<a name="2954"><span class="lineNum">    2954 </span>            :                 return;</a>
<a name="2955"><span class="lineNum">    2955 </span>            : </a>
<a name="2956"><span class="lineNum">    2956 </span>            :         /*</a>
<a name="2957"><span class="lineNum">    2957 </span>            :          * HT MSI mapping should be disabled on devices that are below</a>
<a name="2958"><span class="lineNum">    2958 </span>            :          * a non-Hypertransport host bridge. Locate the host bridge...</a>
<a name="2959"><span class="lineNum">    2959 </span>            :          */</a>
<a name="2960"><span class="lineNum">    2960 </span><span class="lineNoCov">          0 :         host_bridge = pci_get_domain_bus_and_slot(pci_domain_nr(dev-&gt;bus), 0,</span></a>
<a name="2961"><span class="lineNum">    2961 </span>            :                                                   PCI_DEVFN(0, 0));</a>
<a name="2962"><span class="lineNum">    2962 </span><span class="lineNoCov">          0 :         if (host_bridge == NULL) {</span></a>
<a name="2963"><span class="lineNum">    2963 </span><span class="lineNoCov">          0 :                 pci_warn(dev, &quot;nv_msi_ht_cap_quirk didn't locate host bridge\n&quot;);</span></a>
<a name="2964"><span class="lineNum">    2964 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2965"><span class="lineNum">    2965 </span>            :         }</a>
<a name="2966"><span class="lineNum">    2966 </span>            : </a>
<a name="2967"><span class="lineNum">    2967 </span><span class="lineNoCov">          0 :         pos = pci_find_ht_capability(host_bridge, HT_CAPTYPE_SLAVE);</span></a>
<a name="2968"><span class="lineNum">    2968 </span><span class="lineNoCov">          0 :         if (pos != 0) {</span></a>
<a name="2969"><span class="lineNum">    2969 </span>            :                 /* Host bridge is to HT */</a>
<a name="2970"><span class="lineNum">    2970 </span><span class="lineNoCov">          0 :                 if (found == 1) {</span></a>
<a name="2971"><span class="lineNum">    2971 </span>            :                         /* it is not enabled, try to enable it */</a>
<a name="2972"><span class="lineNum">    2972 </span><span class="lineNoCov">          0 :                         if (all)</span></a>
<a name="2973"><span class="lineNum">    2973 </span><span class="lineNoCov">          0 :                                 ht_enable_msi_mapping(dev);</span></a>
<a name="2974"><span class="lineNum">    2974 </span>            :                         else</a>
<a name="2975"><span class="lineNum">    2975 </span><span class="lineNoCov">          0 :                                 nv_ht_enable_msi_mapping(dev);</span></a>
<a name="2976"><span class="lineNum">    2976 </span>            :                 }</a>
<a name="2977"><span class="lineNum">    2977 </span>            :                 goto out;</a>
<a name="2978"><span class="lineNum">    2978 </span>            :         }</a>
<a name="2979"><span class="lineNum">    2979 </span>            : </a>
<a name="2980"><span class="lineNum">    2980 </span>            :         /* HT MSI is not enabled */</a>
<a name="2981"><span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         if (found == 1)</span></a>
<a name="2982"><span class="lineNum">    2982 </span>            :                 goto out;</a>
<a name="2983"><span class="lineNum">    2983 </span>            : </a>
<a name="2984"><span class="lineNum">    2984 </span>            :         /* Host bridge is not to HT, disable HT MSI mapping on this device */</a>
<a name="2985"><span class="lineNum">    2985 </span><span class="lineNoCov">          0 :         ht_disable_msi_mapping(dev);</span></a>
<a name="2986"><span class="lineNum">    2986 </span>            : </a>
<a name="2987"><span class="lineNum">    2987 </span>            : out:</a>
<a name="2988"><span class="lineNum">    2988 </span><span class="lineNoCov">          0 :         pci_dev_put(host_bridge);</span></a>
<a name="2989"><span class="lineNum">    2989 </span>            : }</a>
<a name="2990"><span class="lineNum">    2990 </span>            : </a>
<a name="2991"><span class="lineNum">    2991 </span><span class="lineNoCov">          0 : static void nv_msi_ht_cap_quirk_all(struct pci_dev *dev)</span></a>
<a name="2992"><span class="lineNum">    2992 </span>            : {</a>
<a name="2993"><span class="lineNum">    2993 </span><span class="lineNoCov">          0 :         return __nv_msi_ht_cap_quirk(dev, 1);</span></a>
<a name="2994"><span class="lineNum">    2994 </span>            : }</a>
<a name="2995"><span class="lineNum">    2995 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, PCI_ANY_ID, nv_msi_ht_cap_quirk_all);</a>
<a name="2996"><span class="lineNum">    2996 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_AL, PCI_ANY_ID, nv_msi_ht_cap_quirk_all);</a>
<a name="2997"><span class="lineNum">    2997 </span>            : </a>
<a name="2998"><span class="lineNum">    2998 </span><span class="lineNoCov">          0 : static void nv_msi_ht_cap_quirk_leaf(struct pci_dev *dev)</span></a>
<a name="2999"><span class="lineNum">    2999 </span>            : {</a>
<a name="3000"><span class="lineNum">    3000 </span><span class="lineNoCov">          0 :         return __nv_msi_ht_cap_quirk(dev, 0);</span></a>
<a name="3001"><span class="lineNum">    3001 </span>            : }</a>
<a name="3002"><span class="lineNum">    3002 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID, nv_msi_ht_cap_quirk_leaf);</a>
<a name="3003"><span class="lineNum">    3003 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID, nv_msi_ht_cap_quirk_leaf);</a>
<a name="3004"><span class="lineNum">    3004 </span>            : </a>
<a name="3005"><span class="lineNum">    3005 </span><span class="lineNoCov">          0 : static void quirk_msi_intx_disable_bug(struct pci_dev *dev)</span></a>
<a name="3006"><span class="lineNum">    3006 </span>            : {</a>
<a name="3007"><span class="lineNum">    3007 </span><span class="lineNoCov">          0 :         dev-&gt;dev_flags |= PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG;</span></a>
<a name="3008"><span class="lineNum">    3008 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3009"><span class="lineNum">    3009 </span>            : </a>
<a name="3010"><span class="lineNum">    3010 </span><span class="lineNoCov">          0 : static void quirk_msi_intx_disable_ati_bug(struct pci_dev *dev)</span></a>
<a name="3011"><span class="lineNum">    3011 </span>            : {</a>
<a name="3012"><span class="lineNum">    3012 </span>            :         struct pci_dev *p;</a>
<a name="3013"><span class="lineNum">    3013 </span>            : </a>
<a name="3014"><span class="lineNum">    3014 </span>            :         /*</a>
<a name="3015"><span class="lineNum">    3015 </span>            :          * SB700 MSI issue will be fixed at HW level from revision A21;</a>
<a name="3016"><span class="lineNum">    3016 </span>            :          * we need check PCI REVISION ID of SMBus controller to get SB700</a>
<a name="3017"><span class="lineNum">    3017 </span>            :          * revision.</a>
<a name="3018"><span class="lineNum">    3018 </span>            :          */</a>
<a name="3019"><span class="lineNum">    3019 </span><span class="lineNoCov">          0 :         p = pci_get_device(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_SBX00_SMBUS,</span></a>
<a name="3020"><span class="lineNum">    3020 </span>            :                            NULL);</a>
<a name="3021"><span class="lineNum">    3021 </span><span class="lineNoCov">          0 :         if (!p)</span></a>
<a name="3022"><span class="lineNum">    3022 </span>            :                 return;</a>
<a name="3023"><span class="lineNum">    3023 </span>            : </a>
<a name="3024"><span class="lineNum">    3024 </span><span class="lineNoCov">          0 :         if ((p-&gt;revision &lt; 0x3B) &amp;&amp; (p-&gt;revision &gt;= 0x30))</span></a>
<a name="3025"><span class="lineNum">    3025 </span><span class="lineNoCov">          0 :                 dev-&gt;dev_flags |= PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG;</span></a>
<a name="3026"><span class="lineNum">    3026 </span><span class="lineNoCov">          0 :         pci_dev_put(p);</span></a>
<a name="3027"><span class="lineNum">    3027 </span>            : }</a>
<a name="3028"><span class="lineNum">    3028 </span>            : </a>
<a name="3029"><span class="lineNum">    3029 </span><span class="lineNoCov">          0 : static void quirk_msi_intx_disable_qca_bug(struct pci_dev *dev)</span></a>
<a name="3030"><span class="lineNum">    3030 </span>            : {</a>
<a name="3031"><span class="lineNum">    3031 </span>            :         /* AR816X/AR817X/E210X MSI is fixed at HW level from revision 0x18 */</a>
<a name="3032"><span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         if (dev-&gt;revision &lt; 0x18) {</span></a>
<a name="3033"><span class="lineNum">    3033 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;set MSI_INTX_DISABLE_BUG flag\n&quot;);</span></a>
<a name="3034"><span class="lineNum">    3034 </span><span class="lineNoCov">          0 :                 dev-&gt;dev_flags |= PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG;</span></a>
<a name="3035"><span class="lineNum">    3035 </span>            :         }</a>
<a name="3036"><span class="lineNum">    3036 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3037"><span class="lineNum">    3037 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_BROADCOM,</a>
<a name="3038"><span class="lineNum">    3038 </span>            :                         PCI_DEVICE_ID_TIGON3_5780,</a>
<a name="3039"><span class="lineNum">    3039 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3040"><span class="lineNum">    3040 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_BROADCOM,</a>
<a name="3041"><span class="lineNum">    3041 </span>            :                         PCI_DEVICE_ID_TIGON3_5780S,</a>
<a name="3042"><span class="lineNum">    3042 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3043"><span class="lineNum">    3043 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_BROADCOM,</a>
<a name="3044"><span class="lineNum">    3044 </span>            :                         PCI_DEVICE_ID_TIGON3_5714,</a>
<a name="3045"><span class="lineNum">    3045 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3046"><span class="lineNum">    3046 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_BROADCOM,</a>
<a name="3047"><span class="lineNum">    3047 </span>            :                         PCI_DEVICE_ID_TIGON3_5714S,</a>
<a name="3048"><span class="lineNum">    3048 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3049"><span class="lineNum">    3049 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_BROADCOM,</a>
<a name="3050"><span class="lineNum">    3050 </span>            :                         PCI_DEVICE_ID_TIGON3_5715,</a>
<a name="3051"><span class="lineNum">    3051 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3052"><span class="lineNum">    3052 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_BROADCOM,</a>
<a name="3053"><span class="lineNum">    3053 </span>            :                         PCI_DEVICE_ID_TIGON3_5715S,</a>
<a name="3054"><span class="lineNum">    3054 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3055"><span class="lineNum">    3055 </span>            : </a>
<a name="3056"><span class="lineNum">    3056 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4390,</a>
<a name="3057"><span class="lineNum">    3057 </span>            :                         quirk_msi_intx_disable_ati_bug);</a>
<a name="3058"><span class="lineNum">    3058 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4391,</a>
<a name="3059"><span class="lineNum">    3059 </span>            :                         quirk_msi_intx_disable_ati_bug);</a>
<a name="3060"><span class="lineNum">    3060 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4392,</a>
<a name="3061"><span class="lineNum">    3061 </span>            :                         quirk_msi_intx_disable_ati_bug);</a>
<a name="3062"><span class="lineNum">    3062 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4393,</a>
<a name="3063"><span class="lineNum">    3063 </span>            :                         quirk_msi_intx_disable_ati_bug);</a>
<a name="3064"><span class="lineNum">    3064 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4394,</a>
<a name="3065"><span class="lineNum">    3065 </span>            :                         quirk_msi_intx_disable_ati_bug);</a>
<a name="3066"><span class="lineNum">    3066 </span>            : </a>
<a name="3067"><span class="lineNum">    3067 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4373,</a>
<a name="3068"><span class="lineNum">    3068 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3069"><span class="lineNum">    3069 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4374,</a>
<a name="3070"><span class="lineNum">    3070 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3071"><span class="lineNum">    3071 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x4375,</a>
<a name="3072"><span class="lineNum">    3072 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3073"><span class="lineNum">    3073 </span>            : </a>
<a name="3074"><span class="lineNum">    3074 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x1062,</a>
<a name="3075"><span class="lineNum">    3075 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3076"><span class="lineNum">    3076 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x1063,</a>
<a name="3077"><span class="lineNum">    3077 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3078"><span class="lineNum">    3078 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x2060,</a>
<a name="3079"><span class="lineNum">    3079 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3080"><span class="lineNum">    3080 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x2062,</a>
<a name="3081"><span class="lineNum">    3081 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3082"><span class="lineNum">    3082 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x1073,</a>
<a name="3083"><span class="lineNum">    3083 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3084"><span class="lineNum">    3084 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x1083,</a>
<a name="3085"><span class="lineNum">    3085 </span>            :                         quirk_msi_intx_disable_bug);</a>
<a name="3086"><span class="lineNum">    3086 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x1090,</a>
<a name="3087"><span class="lineNum">    3087 </span>            :                         quirk_msi_intx_disable_qca_bug);</a>
<a name="3088"><span class="lineNum">    3088 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x1091,</a>
<a name="3089"><span class="lineNum">    3089 </span>            :                         quirk_msi_intx_disable_qca_bug);</a>
<a name="3090"><span class="lineNum">    3090 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x10a0,</a>
<a name="3091"><span class="lineNum">    3091 </span>            :                         quirk_msi_intx_disable_qca_bug);</a>
<a name="3092"><span class="lineNum">    3092 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0x10a1,</a>
<a name="3093"><span class="lineNum">    3093 </span>            :                         quirk_msi_intx_disable_qca_bug);</a>
<a name="3094"><span class="lineNum">    3094 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATTANSIC, 0xe091,</a>
<a name="3095"><span class="lineNum">    3095 </span>            :                         quirk_msi_intx_disable_qca_bug);</a>
<a name="3096"><span class="lineNum">    3096 </span>            : </a>
<a name="3097"><span class="lineNum">    3097 </span>            : /*</a>
<a name="3098"><span class="lineNum">    3098 </span>            :  * Amazon's Annapurna Labs 1c36:0031 Root Ports don't support MSI-X, so it</a>
<a name="3099"><span class="lineNum">    3099 </span>            :  * should be disabled on platforms where the device (mistakenly) advertises it.</a>
<a name="3100"><span class="lineNum">    3100 </span>            :  *</a>
<a name="3101"><span class="lineNum">    3101 </span>            :  * Notice that this quirk also disables MSI (which may work, but hasn't been</a>
<a name="3102"><span class="lineNum">    3102 </span>            :  * tested), since currently there is no standard way to disable only MSI-X.</a>
<a name="3103"><span class="lineNum">    3103 </span>            :  *</a>
<a name="3104"><span class="lineNum">    3104 </span>            :  * The 0031 device id is reused for other non Root Port device types,</a>
<a name="3105"><span class="lineNum">    3105 </span>            :  * therefore the quirk is registered for the PCI_CLASS_BRIDGE_PCI class.</a>
<a name="3106"><span class="lineNum">    3106 </span>            :  */</a>
<a name="3107"><span class="lineNum">    3107 </span><span class="lineNoCov">          0 : static void quirk_al_msi_disable(struct pci_dev *dev)</span></a>
<a name="3108"><span class="lineNum">    3108 </span>            : {</a>
<a name="3109"><span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         dev-&gt;no_msi = 1;</span></a>
<a name="3110"><span class="lineNum">    3110 </span><span class="lineNoCov">          0 :         pci_warn(dev, &quot;Disabling MSI/MSI-X\n&quot;);</span></a>
<a name="3111"><span class="lineNum">    3111 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3112"><span class="lineNum">    3112 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_AMAZON_ANNAPURNA_LABS, 0x0031,</a>
<a name="3113"><span class="lineNum">    3113 </span>            :                               PCI_CLASS_BRIDGE_PCI, 8, quirk_al_msi_disable);</a>
<a name="3114"><span class="lineNum">    3114 </span>            : #endif /* CONFIG_PCI_MSI */</a>
<a name="3115"><span class="lineNum">    3115 </span>            : </a>
<a name="3116"><span class="lineNum">    3116 </span>            : /*</a>
<a name="3117"><span class="lineNum">    3117 </span>            :  * Allow manual resource allocation for PCI hotplug bridges via</a>
<a name="3118"><span class="lineNum">    3118 </span>            :  * pci=hpmemsize=nnM and pci=hpiosize=nnM parameters. For some PCI-PCI</a>
<a name="3119"><span class="lineNum">    3119 </span>            :  * hotplug bridges, like PLX 6254 (former HINT HB6), kernel fails to</a>
<a name="3120"><span class="lineNum">    3120 </span>            :  * allocate resources when hotplug device is inserted and PCI bus is</a>
<a name="3121"><span class="lineNum">    3121 </span>            :  * rescanned.</a>
<a name="3122"><span class="lineNum">    3122 </span>            :  */</a>
<a name="3123"><span class="lineNum">    3123 </span><span class="lineNoCov">          0 : static void quirk_hotplug_bridge(struct pci_dev *dev)</span></a>
<a name="3124"><span class="lineNum">    3124 </span>            : {</a>
<a name="3125"><span class="lineNum">    3125 </span><span class="lineNoCov">          0 :         dev-&gt;is_hotplug_bridge = 1;</span></a>
<a name="3126"><span class="lineNum">    3126 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3127"><span class="lineNum">    3127 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_HINT, 0x0020, quirk_hotplug_bridge);</a>
<a name="3128"><span class="lineNum">    3128 </span>            : </a>
<a name="3129"><span class="lineNum">    3129 </span>            : /*</a>
<a name="3130"><span class="lineNum">    3130 </span>            :  * This is a quirk for the Ricoh MMC controller found as a part of some</a>
<a name="3131"><span class="lineNum">    3131 </span>            :  * multifunction chips.</a>
<a name="3132"><span class="lineNum">    3132 </span>            :  *</a>
<a name="3133"><span class="lineNum">    3133 </span>            :  * This is very similar and based on the ricoh_mmc driver written by</a>
<a name="3134"><span class="lineNum">    3134 </span>            :  * Philip Langdale. Thank you for these magic sequences.</a>
<a name="3135"><span class="lineNum">    3135 </span>            :  *</a>
<a name="3136"><span class="lineNum">    3136 </span>            :  * These chips implement the four main memory card controllers (SD, MMC,</a>
<a name="3137"><span class="lineNum">    3137 </span>            :  * MS, xD) and one or both of CardBus or FireWire.</a>
<a name="3138"><span class="lineNum">    3138 </span>            :  *</a>
<a name="3139"><span class="lineNum">    3139 </span>            :  * It happens that they implement SD and MMC support as separate</a>
<a name="3140"><span class="lineNum">    3140 </span>            :  * controllers (and PCI functions). The Linux SDHCI driver supports MMC</a>
<a name="3141"><span class="lineNum">    3141 </span>            :  * cards but the chip detects MMC cards in hardware and directs them to the</a>
<a name="3142"><span class="lineNum">    3142 </span>            :  * MMC controller - so the SDHCI driver never sees them.</a>
<a name="3143"><span class="lineNum">    3143 </span>            :  *</a>
<a name="3144"><span class="lineNum">    3144 </span>            :  * To get around this, we must disable the useless MMC controller.  At that</a>
<a name="3145"><span class="lineNum">    3145 </span>            :  * point, the SDHCI controller will start seeing them.  It seems to be the</a>
<a name="3146"><span class="lineNum">    3146 </span>            :  * case that the relevant PCI registers to deactivate the MMC controller</a>
<a name="3147"><span class="lineNum">    3147 </span>            :  * live on PCI function 0, which might be the CardBus controller or the</a>
<a name="3148"><span class="lineNum">    3148 </span>            :  * FireWire controller, depending on the particular chip in question</a>
<a name="3149"><span class="lineNum">    3149 </span>            :  *</a>
<a name="3150"><span class="lineNum">    3150 </span>            :  * This has to be done early, because as soon as we disable the MMC controller</a>
<a name="3151"><span class="lineNum">    3151 </span>            :  * other PCI functions shift up one level, e.g. function #2 becomes function</a>
<a name="3152"><span class="lineNum">    3152 </span>            :  * #1, and this will confuse the PCI core.</a>
<a name="3153"><span class="lineNum">    3153 </span>            :  */</a>
<a name="3154"><span class="lineNum">    3154 </span>            : #ifdef CONFIG_MMC_RICOH_MMC</a>
<a name="3155"><span class="lineNum">    3155 </span>            : static void ricoh_mmc_fixup_rl5c476(struct pci_dev *dev)</a>
<a name="3156"><span class="lineNum">    3156 </span>            : {</a>
<a name="3157"><span class="lineNum">    3157 </span>            :         u8 write_enable;</a>
<a name="3158"><span class="lineNum">    3158 </span>            :         u8 write_target;</a>
<a name="3159"><span class="lineNum">    3159 </span>            :         u8 disable;</a>
<a name="3160"><span class="lineNum">    3160 </span>            : </a>
<a name="3161"><span class="lineNum">    3161 </span>            :         /*</a>
<a name="3162"><span class="lineNum">    3162 </span>            :          * Disable via CardBus interface</a>
<a name="3163"><span class="lineNum">    3163 </span>            :          *</a>
<a name="3164"><span class="lineNum">    3164 </span>            :          * This must be done via function #0</a>
<a name="3165"><span class="lineNum">    3165 </span>            :          */</a>
<a name="3166"><span class="lineNum">    3166 </span>            :         if (PCI_FUNC(dev-&gt;devfn))</a>
<a name="3167"><span class="lineNum">    3167 </span>            :                 return;</a>
<a name="3168"><span class="lineNum">    3168 </span>            : </a>
<a name="3169"><span class="lineNum">    3169 </span>            :         pci_read_config_byte(dev, 0xB7, &amp;disable);</a>
<a name="3170"><span class="lineNum">    3170 </span>            :         if (disable &amp; 0x02)</a>
<a name="3171"><span class="lineNum">    3171 </span>            :                 return;</a>
<a name="3172"><span class="lineNum">    3172 </span>            : </a>
<a name="3173"><span class="lineNum">    3173 </span>            :         pci_read_config_byte(dev, 0x8E, &amp;write_enable);</a>
<a name="3174"><span class="lineNum">    3174 </span>            :         pci_write_config_byte(dev, 0x8E, 0xAA);</a>
<a name="3175"><span class="lineNum">    3175 </span>            :         pci_read_config_byte(dev, 0x8D, &amp;write_target);</a>
<a name="3176"><span class="lineNum">    3176 </span>            :         pci_write_config_byte(dev, 0x8D, 0xB7);</a>
<a name="3177"><span class="lineNum">    3177 </span>            :         pci_write_config_byte(dev, 0xB7, disable | 0x02);</a>
<a name="3178"><span class="lineNum">    3178 </span>            :         pci_write_config_byte(dev, 0x8E, write_enable);</a>
<a name="3179"><span class="lineNum">    3179 </span>            :         pci_write_config_byte(dev, 0x8D, write_target);</a>
<a name="3180"><span class="lineNum">    3180 </span>            : </a>
<a name="3181"><span class="lineNum">    3181 </span>            :         pci_notice(dev, &quot;proprietary Ricoh MMC controller disabled (via CardBus function)\n&quot;);</a>
<a name="3182"><span class="lineNum">    3182 </span>            :         pci_notice(dev, &quot;MMC cards are now supported by standard SDHCI controller\n&quot;);</a>
<a name="3183"><span class="lineNum">    3183 </span>            : }</a>
<a name="3184"><span class="lineNum">    3184 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C476, ricoh_mmc_fixup_rl5c476);</a>
<a name="3185"><span class="lineNum">    3185 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C476, ricoh_mmc_fixup_rl5c476);</a>
<a name="3186"><span class="lineNum">    3186 </span>            : </a>
<a name="3187"><span class="lineNum">    3187 </span>            : static void ricoh_mmc_fixup_r5c832(struct pci_dev *dev)</a>
<a name="3188"><span class="lineNum">    3188 </span>            : {</a>
<a name="3189"><span class="lineNum">    3189 </span>            :         u8 write_enable;</a>
<a name="3190"><span class="lineNum">    3190 </span>            :         u8 disable;</a>
<a name="3191"><span class="lineNum">    3191 </span>            : </a>
<a name="3192"><span class="lineNum">    3192 </span>            :         /*</a>
<a name="3193"><span class="lineNum">    3193 </span>            :          * Disable via FireWire interface</a>
<a name="3194"><span class="lineNum">    3194 </span>            :          *</a>
<a name="3195"><span class="lineNum">    3195 </span>            :          * This must be done via function #0</a>
<a name="3196"><span class="lineNum">    3196 </span>            :          */</a>
<a name="3197"><span class="lineNum">    3197 </span>            :         if (PCI_FUNC(dev-&gt;devfn))</a>
<a name="3198"><span class="lineNum">    3198 </span>            :                 return;</a>
<a name="3199"><span class="lineNum">    3199 </span>            :         /*</a>
<a name="3200"><span class="lineNum">    3200 </span>            :          * RICOH 0xe822 and 0xe823 SD/MMC card readers fail to recognize</a>
<a name="3201"><span class="lineNum">    3201 </span>            :          * certain types of SD/MMC cards. Lowering the SD base clock</a>
<a name="3202"><span class="lineNum">    3202 </span>            :          * frequency from 200Mhz to 50Mhz fixes this issue.</a>
<a name="3203"><span class="lineNum">    3203 </span>            :          *</a>
<a name="3204"><span class="lineNum">    3204 </span>            :          * 0x150 - SD2.0 mode enable for changing base clock</a>
<a name="3205"><span class="lineNum">    3205 </span>            :          *         frequency to 50Mhz</a>
<a name="3206"><span class="lineNum">    3206 </span>            :          * 0xe1  - Base clock frequency</a>
<a name="3207"><span class="lineNum">    3207 </span>            :          * 0x32  - 50Mhz new clock frequency</a>
<a name="3208"><span class="lineNum">    3208 </span>            :          * 0xf9  - Key register for 0x150</a>
<a name="3209"><span class="lineNum">    3209 </span>            :          * 0xfc  - key register for 0xe1</a>
<a name="3210"><span class="lineNum">    3210 </span>            :          */</a>
<a name="3211"><span class="lineNum">    3211 </span>            :         if (dev-&gt;device == PCI_DEVICE_ID_RICOH_R5CE822 ||</a>
<a name="3212"><span class="lineNum">    3212 </span>            :             dev-&gt;device == PCI_DEVICE_ID_RICOH_R5CE823) {</a>
<a name="3213"><span class="lineNum">    3213 </span>            :                 pci_write_config_byte(dev, 0xf9, 0xfc);</a>
<a name="3214"><span class="lineNum">    3214 </span>            :                 pci_write_config_byte(dev, 0x150, 0x10);</a>
<a name="3215"><span class="lineNum">    3215 </span>            :                 pci_write_config_byte(dev, 0xf9, 0x00);</a>
<a name="3216"><span class="lineNum">    3216 </span>            :                 pci_write_config_byte(dev, 0xfc, 0x01);</a>
<a name="3217"><span class="lineNum">    3217 </span>            :                 pci_write_config_byte(dev, 0xe1, 0x32);</a>
<a name="3218"><span class="lineNum">    3218 </span>            :                 pci_write_config_byte(dev, 0xfc, 0x00);</a>
<a name="3219"><span class="lineNum">    3219 </span>            : </a>
<a name="3220"><span class="lineNum">    3220 </span>            :                 pci_notice(dev, &quot;MMC controller base frequency changed to 50Mhz.\n&quot;);</a>
<a name="3221"><span class="lineNum">    3221 </span>            :         }</a>
<a name="3222"><span class="lineNum">    3222 </span>            : </a>
<a name="3223"><span class="lineNum">    3223 </span>            :         pci_read_config_byte(dev, 0xCB, &amp;disable);</a>
<a name="3224"><span class="lineNum">    3224 </span>            : </a>
<a name="3225"><span class="lineNum">    3225 </span>            :         if (disable &amp; 0x02)</a>
<a name="3226"><span class="lineNum">    3226 </span>            :                 return;</a>
<a name="3227"><span class="lineNum">    3227 </span>            : </a>
<a name="3228"><span class="lineNum">    3228 </span>            :         pci_read_config_byte(dev, 0xCA, &amp;write_enable);</a>
<a name="3229"><span class="lineNum">    3229 </span>            :         pci_write_config_byte(dev, 0xCA, 0x57);</a>
<a name="3230"><span class="lineNum">    3230 </span>            :         pci_write_config_byte(dev, 0xCB, disable | 0x02);</a>
<a name="3231"><span class="lineNum">    3231 </span>            :         pci_write_config_byte(dev, 0xCA, write_enable);</a>
<a name="3232"><span class="lineNum">    3232 </span>            : </a>
<a name="3233"><span class="lineNum">    3233 </span>            :         pci_notice(dev, &quot;proprietary Ricoh MMC controller disabled (via FireWire function)\n&quot;);</a>
<a name="3234"><span class="lineNum">    3234 </span>            :         pci_notice(dev, &quot;MMC cards are now supported by standard SDHCI controller\n&quot;);</a>
<a name="3235"><span class="lineNum">    3235 </span>            : </a>
<a name="3236"><span class="lineNum">    3236 </span>            : }</a>
<a name="3237"><span class="lineNum">    3237 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_R5C832, ricoh_mmc_fixup_r5c832);</a>
<a name="3238"><span class="lineNum">    3238 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_R5C832, ricoh_mmc_fixup_r5c832);</a>
<a name="3239"><span class="lineNum">    3239 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_R5CE822, ricoh_mmc_fixup_r5c832);</a>
<a name="3240"><span class="lineNum">    3240 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_R5CE822, ricoh_mmc_fixup_r5c832);</a>
<a name="3241"><span class="lineNum">    3241 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_R5CE823, ricoh_mmc_fixup_r5c832);</a>
<a name="3242"><span class="lineNum">    3242 </span>            : DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_R5CE823, ricoh_mmc_fixup_r5c832);</a>
<a name="3243"><span class="lineNum">    3243 </span>            : #endif /*CONFIG_MMC_RICOH_MMC*/</a>
<a name="3244"><span class="lineNum">    3244 </span>            : </a>
<a name="3245"><span class="lineNum">    3245 </span>            : #ifdef CONFIG_DMAR_TABLE</a>
<a name="3246"><span class="lineNum">    3246 </span>            : #define VTUNCERRMSK_REG 0x1ac</a>
<a name="3247"><span class="lineNum">    3247 </span>            : #define VTD_MSK_SPEC_ERRORS     (1 &lt;&lt; 31)</a>
<a name="3248"><span class="lineNum">    3248 </span>            : /*</a>
<a name="3249"><span class="lineNum">    3249 </span>            :  * This is a quirk for masking VT-d spec-defined errors to platform error</a>
<a name="3250"><span class="lineNum">    3250 </span>            :  * handling logic. Without this, platforms using Intel 7500, 5500 chipsets</a>
<a name="3251"><span class="lineNum">    3251 </span>            :  * (and the derivative chipsets like X58 etc) seem to generate NMI/SMI (based</a>
<a name="3252"><span class="lineNum">    3252 </span>            :  * on the RAS config settings of the platform) when a VT-d fault happens.</a>
<a name="3253"><span class="lineNum">    3253 </span>            :  * The resulting SMI caused the system to hang.</a>
<a name="3254"><span class="lineNum">    3254 </span>            :  *</a>
<a name="3255"><span class="lineNum">    3255 </span>            :  * VT-d spec-related errors are already handled by the VT-d OS code, so no</a>
<a name="3256"><span class="lineNum">    3256 </span>            :  * need to report the same error through other channels.</a>
<a name="3257"><span class="lineNum">    3257 </span>            :  */</a>
<a name="3258"><span class="lineNum">    3258 </span>            : static void vtd_mask_spec_errors(struct pci_dev *dev)</a>
<a name="3259"><span class="lineNum">    3259 </span>            : {</a>
<a name="3260"><span class="lineNum">    3260 </span>            :         u32 word;</a>
<a name="3261"><span class="lineNum">    3261 </span>            : </a>
<a name="3262"><span class="lineNum">    3262 </span>            :         pci_read_config_dword(dev, VTUNCERRMSK_REG, &amp;word);</a>
<a name="3263"><span class="lineNum">    3263 </span>            :         pci_write_config_dword(dev, VTUNCERRMSK_REG, word | VTD_MSK_SPEC_ERRORS);</a>
<a name="3264"><span class="lineNum">    3264 </span>            : }</a>
<a name="3265"><span class="lineNum">    3265 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x342e, vtd_mask_spec_errors);</a>
<a name="3266"><span class="lineNum">    3266 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x3c28, vtd_mask_spec_errors);</a>
<a name="3267"><span class="lineNum">    3267 </span>            : #endif</a>
<a name="3268"><span class="lineNum">    3268 </span>            : </a>
<a name="3269"><span class="lineNum">    3269 </span><span class="lineNoCov">          0 : static void fixup_ti816x_class(struct pci_dev *dev)</span></a>
<a name="3270"><span class="lineNum">    3270 </span>            : {</a>
<a name="3271"><span class="lineNum">    3271 </span><span class="lineNoCov">          0 :         u32 class = dev-&gt;class;</span></a>
<a name="3272"><span class="lineNum">    3272 </span>            : </a>
<a name="3273"><span class="lineNum">    3273 </span>            :         /* TI 816x devices do not have class code set when in PCIe boot mode */</a>
<a name="3274"><span class="lineNum">    3274 </span><span class="lineNoCov">          0 :         dev-&gt;class = PCI_CLASS_MULTIMEDIA_VIDEO &lt;&lt; 8;</span></a>
<a name="3275"><span class="lineNum">    3275 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;PCI class overridden (%#08x -&gt; %#08x)\n&quot;,</span></a>
<a name="3276"><span class="lineNum">    3276 </span>            :                  class, dev-&gt;class);</a>
<a name="3277"><span class="lineNum">    3277 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3278"><span class="lineNum">    3278 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_TI, 0xb800,</a>
<a name="3279"><span class="lineNum">    3279 </span>            :                               PCI_CLASS_NOT_DEFINED, 8, fixup_ti816x_class);</a>
<a name="3280"><span class="lineNum">    3280 </span>            : </a>
<a name="3281"><span class="lineNum">    3281 </span>            : /*</a>
<a name="3282"><span class="lineNum">    3282 </span>            :  * Some PCIe devices do not work reliably with the claimed maximum</a>
<a name="3283"><span class="lineNum">    3283 </span>            :  * payload size supported.</a>
<a name="3284"><span class="lineNum">    3284 </span>            :  */</a>
<a name="3285"><span class="lineNum">    3285 </span><span class="lineNoCov">          0 : static void fixup_mpss_256(struct pci_dev *dev)</span></a>
<a name="3286"><span class="lineNum">    3286 </span>            : {</a>
<a name="3287"><span class="lineNum">    3287 </span><span class="lineNoCov">          0 :         dev-&gt;pcie_mpss = 1; /* 256 bytes */</span></a>
<a name="3288"><span class="lineNum">    3288 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3289"><span class="lineNum">    3289 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SOLARFLARE,</a>
<a name="3290"><span class="lineNum">    3290 </span>            :                         PCI_DEVICE_ID_SOLARFLARE_SFC4000A_0, fixup_mpss_256);</a>
<a name="3291"><span class="lineNum">    3291 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SOLARFLARE,</a>
<a name="3292"><span class="lineNum">    3292 </span>            :                         PCI_DEVICE_ID_SOLARFLARE_SFC4000A_1, fixup_mpss_256);</a>
<a name="3293"><span class="lineNum">    3293 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SOLARFLARE,</a>
<a name="3294"><span class="lineNum">    3294 </span>            :                         PCI_DEVICE_ID_SOLARFLARE_SFC4000B, fixup_mpss_256);</a>
<a name="3295"><span class="lineNum">    3295 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_ASMEDIA, 0x0612, fixup_mpss_256);</a>
<a name="3296"><span class="lineNum">    3296 </span>            : </a>
<a name="3297"><span class="lineNum">    3297 </span>            : /*</a>
<a name="3298"><span class="lineNum">    3298 </span>            :  * Intel 5000 and 5100 Memory controllers have an erratum with read completion</a>
<a name="3299"><span class="lineNum">    3299 </span>            :  * coalescing (which is enabled by default on some BIOSes) and MPS of 256B.</a>
<a name="3300"><span class="lineNum">    3300 </span>            :  * Since there is no way of knowing what the PCIe MPS on each fabric will be</a>
<a name="3301"><span class="lineNum">    3301 </span>            :  * until all of the devices are discovered and buses walked, read completion</a>
<a name="3302"><span class="lineNum">    3302 </span>            :  * coalescing must be disabled.  Unfortunately, it cannot be re-enabled because</a>
<a name="3303"><span class="lineNum">    3303 </span>            :  * it is possible to hotplug a device with MPS of 256B.</a>
<a name="3304"><span class="lineNum">    3304 </span>            :  */</a>
<a name="3305"><span class="lineNum">    3305 </span><span class="lineNoCov">          0 : static void quirk_intel_mc_errata(struct pci_dev *dev)</span></a>
<a name="3306"><span class="lineNum">    3306 </span>            : {</a>
<a name="3307"><span class="lineNum">    3307 </span>            :         int err;</a>
<a name="3308"><span class="lineNum">    3308 </span>            :         u16 rcc;</a>
<a name="3309"><span class="lineNum">    3309 </span>            : </a>
<a name="3310"><span class="lineNum">    3310 </span><span class="lineNoCov">          0 :         if (pcie_bus_config == PCIE_BUS_TUNE_OFF ||</span></a>
<a name="3311"><span class="lineNum">    3311 </span>            :             pcie_bus_config == PCIE_BUS_DEFAULT)</a>
<a name="3312"><span class="lineNum">    3312 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3313"><span class="lineNum">    3313 </span>            : </a>
<a name="3314"><span class="lineNum">    3314 </span>            :         /*</a>
<a name="3315"><span class="lineNum">    3315 </span>            :          * Intel erratum specifies bits to change but does not say what</a>
<a name="3316"><span class="lineNum">    3316 </span>            :          * they are.  Keeping them magical until such time as the registers</a>
<a name="3317"><span class="lineNum">    3317 </span>            :          * and values can be explained.</a>
<a name="3318"><span class="lineNum">    3318 </span>            :          */</a>
<a name="3319"><span class="lineNum">    3319 </span><span class="lineNoCov">          0 :         err = pci_read_config_word(dev, 0x48, &amp;rcc);</span></a>
<a name="3320"><span class="lineNum">    3320 </span><span class="lineNoCov">          0 :         if (err) {</span></a>
<a name="3321"><span class="lineNum">    3321 </span><span class="lineNoCov">          0 :                 pci_err(dev, &quot;Error attempting to read the read completion coalescing register\n&quot;);</span></a>
<a name="3322"><span class="lineNum">    3322 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3323"><span class="lineNum">    3323 </span>            :         }</a>
<a name="3324"><span class="lineNum">    3324 </span>            : </a>
<a name="3325"><span class="lineNum">    3325 </span><span class="lineNoCov">          0 :         if (!(rcc &amp; (1 &lt;&lt; 10)))</span></a>
<a name="3326"><span class="lineNum">    3326 </span>            :                 return;</a>
<a name="3327"><span class="lineNum">    3327 </span>            : </a>
<a name="3328"><span class="lineNum">    3328 </span><span class="lineNoCov">          0 :         rcc &amp;= ~(1 &lt;&lt; 10);</span></a>
<a name="3329"><span class="lineNum">    3329 </span>            : </a>
<a name="3330"><span class="lineNum">    3330 </span><span class="lineNoCov">          0 :         err = pci_write_config_word(dev, 0x48, rcc);</span></a>
<a name="3331"><span class="lineNum">    3331 </span><span class="lineNoCov">          0 :         if (err) {</span></a>
<a name="3332"><span class="lineNum">    3332 </span><span class="lineNoCov">          0 :                 pci_err(dev, &quot;Error attempting to write the read completion coalescing register\n&quot;);</span></a>
<a name="3333"><span class="lineNum">    3333 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3334"><span class="lineNum">    3334 </span>            :         }</a>
<a name="3335"><span class="lineNum">    3335 </span>            : </a>
<a name="3336"><span class="lineNum">    3336 </span><span class="lineNoCov">          0 :         pr_info_once(&quot;Read completion coalescing disabled due to hardware erratum relating to 256B MPS\n&quot;);</span></a>
<a name="3337"><span class="lineNum">    3337 </span>            : }</a>
<a name="3338"><span class="lineNum">    3338 </span>            : /* Intel 5000 series memory controllers and ports 2-7 */</a>
<a name="3339"><span class="lineNum">    3339 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25c0, quirk_intel_mc_errata);</a>
<a name="3340"><span class="lineNum">    3340 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25d0, quirk_intel_mc_errata);</a>
<a name="3341"><span class="lineNum">    3341 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25d4, quirk_intel_mc_errata);</a>
<a name="3342"><span class="lineNum">    3342 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25d8, quirk_intel_mc_errata);</a>
<a name="3343"><span class="lineNum">    3343 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25e2, quirk_intel_mc_errata);</a>
<a name="3344"><span class="lineNum">    3344 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25e3, quirk_intel_mc_errata);</a>
<a name="3345"><span class="lineNum">    3345 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25e4, quirk_intel_mc_errata);</a>
<a name="3346"><span class="lineNum">    3346 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25e5, quirk_intel_mc_errata);</a>
<a name="3347"><span class="lineNum">    3347 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25e6, quirk_intel_mc_errata);</a>
<a name="3348"><span class="lineNum">    3348 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25e7, quirk_intel_mc_errata);</a>
<a name="3349"><span class="lineNum">    3349 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25f7, quirk_intel_mc_errata);</a>
<a name="3350"><span class="lineNum">    3350 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25f8, quirk_intel_mc_errata);</a>
<a name="3351"><span class="lineNum">    3351 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25f9, quirk_intel_mc_errata);</a>
<a name="3352"><span class="lineNum">    3352 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x25fa, quirk_intel_mc_errata);</a>
<a name="3353"><span class="lineNum">    3353 </span>            : /* Intel 5100 series memory controllers and ports 2-7 */</a>
<a name="3354"><span class="lineNum">    3354 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65c0, quirk_intel_mc_errata);</a>
<a name="3355"><span class="lineNum">    3355 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65e2, quirk_intel_mc_errata);</a>
<a name="3356"><span class="lineNum">    3356 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65e3, quirk_intel_mc_errata);</a>
<a name="3357"><span class="lineNum">    3357 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65e4, quirk_intel_mc_errata);</a>
<a name="3358"><span class="lineNum">    3358 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65e5, quirk_intel_mc_errata);</a>
<a name="3359"><span class="lineNum">    3359 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65e6, quirk_intel_mc_errata);</a>
<a name="3360"><span class="lineNum">    3360 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65e7, quirk_intel_mc_errata);</a>
<a name="3361"><span class="lineNum">    3361 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65f7, quirk_intel_mc_errata);</a>
<a name="3362"><span class="lineNum">    3362 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65f8, quirk_intel_mc_errata);</a>
<a name="3363"><span class="lineNum">    3363 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65f9, quirk_intel_mc_errata);</a>
<a name="3364"><span class="lineNum">    3364 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65fa, quirk_intel_mc_errata);</a>
<a name="3365"><span class="lineNum">    3365 </span>            : </a>
<a name="3366"><span class="lineNum">    3366 </span>            : /*</a>
<a name="3367"><span class="lineNum">    3367 </span>            :  * Ivytown NTB BAR sizes are misreported by the hardware due to an erratum.</a>
<a name="3368"><span class="lineNum">    3368 </span>            :  * To work around this, query the size it should be configured to by the</a>
<a name="3369"><span class="lineNum">    3369 </span>            :  * device and modify the resource end to correspond to this new size.</a>
<a name="3370"><span class="lineNum">    3370 </span>            :  */</a>
<a name="3371"><span class="lineNum">    3371 </span><span class="lineNoCov">          0 : static void quirk_intel_ntb(struct pci_dev *dev)</span></a>
<a name="3372"><span class="lineNum">    3372 </span>            : {</a>
<a name="3373"><span class="lineNum">    3373 </span>            :         int rc;</a>
<a name="3374"><span class="lineNum">    3374 </span>            :         u8 val;</a>
<a name="3375"><span class="lineNum">    3375 </span>            : </a>
<a name="3376"><span class="lineNum">    3376 </span><span class="lineNoCov">          0 :         rc = pci_read_config_byte(dev, 0x00D0, &amp;val);</span></a>
<a name="3377"><span class="lineNum">    3377 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="3378"><span class="lineNum">    3378 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3379"><span class="lineNum">    3379 </span>            : </a>
<a name="3380"><span class="lineNum">    3380 </span><span class="lineNoCov">          0 :         dev-&gt;resource[2].end = dev-&gt;resource[2].start + ((u64) 1 &lt;&lt; val) - 1;</span></a>
<a name="3381"><span class="lineNum">    3381 </span>            : </a>
<a name="3382"><span class="lineNum">    3382 </span><span class="lineNoCov">          0 :         rc = pci_read_config_byte(dev, 0x00D1, &amp;val);</span></a>
<a name="3383"><span class="lineNum">    3383 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="3384"><span class="lineNum">    3384 </span>            :                 return;</a>
<a name="3385"><span class="lineNum">    3385 </span>            : </a>
<a name="3386"><span class="lineNum">    3386 </span><span class="lineNoCov">          0 :         dev-&gt;resource[4].end = dev-&gt;resource[4].start + ((u64) 1 &lt;&lt; val) - 1;</span></a>
<a name="3387"><span class="lineNum">    3387 </span>            : }</a>
<a name="3388"><span class="lineNum">    3388 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x0e08, quirk_intel_ntb);</a>
<a name="3389"><span class="lineNum">    3389 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x0e0d, quirk_intel_ntb);</a>
<a name="3390"><span class="lineNum">    3390 </span>            : </a>
<a name="3391"><span class="lineNum">    3391 </span>            : /*</a>
<a name="3392"><span class="lineNum">    3392 </span>            :  * Some BIOS implementations leave the Intel GPU interrupts enabled, even</a>
<a name="3393"><span class="lineNum">    3393 </span>            :  * though no one is handling them (e.g., if the i915 driver is never</a>
<a name="3394"><span class="lineNum">    3394 </span>            :  * loaded).  Additionally the interrupt destination is not set up properly</a>
<a name="3395"><span class="lineNum">    3395 </span>            :  * and the interrupt ends up -somewhere-.</a>
<a name="3396"><span class="lineNum">    3396 </span>            :  *</a>
<a name="3397"><span class="lineNum">    3397 </span>            :  * These spurious interrupts are &quot;sticky&quot; and the kernel disables the</a>
<a name="3398"><span class="lineNum">    3398 </span>            :  * (shared) interrupt line after 100,000+ generated interrupts.</a>
<a name="3399"><span class="lineNum">    3399 </span>            :  *</a>
<a name="3400"><span class="lineNum">    3400 </span>            :  * Fix it by disabling the still enabled interrupts.  This resolves crashes</a>
<a name="3401"><span class="lineNum">    3401 </span>            :  * often seen on monitor unplug.</a>
<a name="3402"><span class="lineNum">    3402 </span>            :  */</a>
<a name="3403"><span class="lineNum">    3403 </span>            : #define I915_DEIER_REG 0x4400c</a>
<a name="3404"><span class="lineNum">    3404 </span><span class="lineNoCov">          0 : static void disable_igfx_irq(struct pci_dev *dev)</span></a>
<a name="3405"><span class="lineNum">    3405 </span>            : {</a>
<a name="3406"><span class="lineNum">    3406 </span><span class="lineNoCov">          0 :         void __iomem *regs = pci_iomap(dev, 0, 0);</span></a>
<a name="3407"><span class="lineNum">    3407 </span><span class="lineNoCov">          0 :         if (regs == NULL) {</span></a>
<a name="3408"><span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                 pci_warn(dev, &quot;igfx quirk: Can't iomap PCI device\n&quot;);</span></a>
<a name="3409"><span class="lineNum">    3409 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3410"><span class="lineNum">    3410 </span>            :         }</a>
<a name="3411"><span class="lineNum">    3411 </span>            : </a>
<a name="3412"><span class="lineNum">    3412 </span>            :         /* Check if any interrupt line is still enabled */</a>
<a name="3413"><span class="lineNum">    3413 </span><span class="lineNoCov">          0 :         if (readl(regs + I915_DEIER_REG) != 0) {</span></a>
<a name="3414"><span class="lineNum">    3414 </span><span class="lineNoCov">          0 :                 pci_warn(dev, &quot;BIOS left Intel GPU interrupts enabled; disabling\n&quot;);</span></a>
<a name="3415"><span class="lineNum">    3415 </span>            : </a>
<a name="3416"><span class="lineNum">    3416 </span><span class="lineNoCov">          0 :                 writel(0, regs + I915_DEIER_REG);</span></a>
<a name="3417"><span class="lineNum">    3417 </span>            :         }</a>
<a name="3418"><span class="lineNum">    3418 </span>            : </a>
<a name="3419"><span class="lineNum">    3419 </span><span class="lineNoCov">          0 :         pci_iounmap(dev, regs);</span></a>
<a name="3420"><span class="lineNum">    3420 </span>            : }</a>
<a name="3421"><span class="lineNum">    3421 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0042, disable_igfx_irq);</a>
<a name="3422"><span class="lineNum">    3422 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0046, disable_igfx_irq);</a>
<a name="3423"><span class="lineNum">    3423 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x004a, disable_igfx_irq);</a>
<a name="3424"><span class="lineNum">    3424 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0102, disable_igfx_irq);</a>
<a name="3425"><span class="lineNum">    3425 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0106, disable_igfx_irq);</a>
<a name="3426"><span class="lineNum">    3426 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x010a, disable_igfx_irq);</a>
<a name="3427"><span class="lineNum">    3427 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0152, disable_igfx_irq);</a>
<a name="3428"><span class="lineNum">    3428 </span>            : </a>
<a name="3429"><span class="lineNum">    3429 </span>            : /*</a>
<a name="3430"><span class="lineNum">    3430 </span>            :  * PCI devices which are on Intel chips can skip the 10ms delay</a>
<a name="3431"><span class="lineNum">    3431 </span>            :  * before entering D3 mode.</a>
<a name="3432"><span class="lineNum">    3432 </span>            :  */</a>
<a name="3433"><span class="lineNum">    3433 </span><span class="lineNoCov">          0 : static void quirk_remove_d3hot_delay(struct pci_dev *dev)</span></a>
<a name="3434"><span class="lineNum">    3434 </span>            : {</a>
<a name="3435"><span class="lineNum">    3435 </span><span class="lineNoCov">          0 :         dev-&gt;d3hot_delay = 0;</span></a>
<a name="3436"><span class="lineNum">    3436 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3437"><span class="lineNum">    3437 </span>            : /* C600 Series devices do not need 10ms d3hot_delay */</a>
<a name="3438"><span class="lineNum">    3438 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0412, quirk_remove_d3hot_delay);</a>
<a name="3439"><span class="lineNum">    3439 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0c00, quirk_remove_d3hot_delay);</a>
<a name="3440"><span class="lineNum">    3440 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0c0c, quirk_remove_d3hot_delay);</a>
<a name="3441"><span class="lineNum">    3441 </span>            : /* Lynxpoint-H PCH devices do not need 10ms d3hot_delay */</a>
<a name="3442"><span class="lineNum">    3442 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c02, quirk_remove_d3hot_delay);</a>
<a name="3443"><span class="lineNum">    3443 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c18, quirk_remove_d3hot_delay);</a>
<a name="3444"><span class="lineNum">    3444 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c1c, quirk_remove_d3hot_delay);</a>
<a name="3445"><span class="lineNum">    3445 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c20, quirk_remove_d3hot_delay);</a>
<a name="3446"><span class="lineNum">    3446 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c22, quirk_remove_d3hot_delay);</a>
<a name="3447"><span class="lineNum">    3447 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c26, quirk_remove_d3hot_delay);</a>
<a name="3448"><span class="lineNum">    3448 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c2d, quirk_remove_d3hot_delay);</a>
<a name="3449"><span class="lineNum">    3449 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c31, quirk_remove_d3hot_delay);</a>
<a name="3450"><span class="lineNum">    3450 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c3a, quirk_remove_d3hot_delay);</a>
<a name="3451"><span class="lineNum">    3451 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c3d, quirk_remove_d3hot_delay);</a>
<a name="3452"><span class="lineNum">    3452 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x8c4e, quirk_remove_d3hot_delay);</a>
<a name="3453"><span class="lineNum">    3453 </span>            : /* Intel Cherrytrail devices do not need 10ms d3hot_delay */</a>
<a name="3454"><span class="lineNum">    3454 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2280, quirk_remove_d3hot_delay);</a>
<a name="3455"><span class="lineNum">    3455 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x2298, quirk_remove_d3hot_delay);</a>
<a name="3456"><span class="lineNum">    3456 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x229c, quirk_remove_d3hot_delay);</a>
<a name="3457"><span class="lineNum">    3457 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x22b0, quirk_remove_d3hot_delay);</a>
<a name="3458"><span class="lineNum">    3458 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x22b5, quirk_remove_d3hot_delay);</a>
<a name="3459"><span class="lineNum">    3459 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x22b7, quirk_remove_d3hot_delay);</a>
<a name="3460"><span class="lineNum">    3460 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x22b8, quirk_remove_d3hot_delay);</a>
<a name="3461"><span class="lineNum">    3461 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x22d8, quirk_remove_d3hot_delay);</a>
<a name="3462"><span class="lineNum">    3462 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x22dc, quirk_remove_d3hot_delay);</a>
<a name="3463"><span class="lineNum">    3463 </span>            : </a>
<a name="3464"><span class="lineNum">    3464 </span>            : /*</a>
<a name="3465"><span class="lineNum">    3465 </span>            :  * Some devices may pass our check in pci_intx_mask_supported() if</a>
<a name="3466"><span class="lineNum">    3466 </span>            :  * PCI_COMMAND_INTX_DISABLE works though they actually do not properly</a>
<a name="3467"><span class="lineNum">    3467 </span>            :  * support this feature.</a>
<a name="3468"><span class="lineNum">    3468 </span>            :  */</a>
<a name="3469"><span class="lineNum">    3469 </span><span class="lineNoCov">          0 : static void quirk_broken_intx_masking(struct pci_dev *dev)</span></a>
<a name="3470"><span class="lineNum">    3470 </span>            : {</a>
<a name="3471"><span class="lineNum">    3471 </span><span class="lineNoCov">          0 :         dev-&gt;broken_intx_masking = 1;</span></a>
<a name="3472"><span class="lineNum">    3472 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3473"><span class="lineNum">    3473 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_CHELSIO, 0x0030,</a>
<a name="3474"><span class="lineNum">    3474 </span>            :                         quirk_broken_intx_masking);</a>
<a name="3475"><span class="lineNum">    3475 </span>            : DECLARE_PCI_FIXUP_FINAL(0x1814, 0x0601, /* Ralink RT2800 802.11n PCI */</a>
<a name="3476"><span class="lineNum">    3476 </span>            :                         quirk_broken_intx_masking);</a>
<a name="3477"><span class="lineNum">    3477 </span>            : DECLARE_PCI_FIXUP_FINAL(0x1b7c, 0x0004, /* Ceton InfiniTV4 */</a>
<a name="3478"><span class="lineNum">    3478 </span>            :                         quirk_broken_intx_masking);</a>
<a name="3479"><span class="lineNum">    3479 </span>            : </a>
<a name="3480"><span class="lineNum">    3480 </span>            : /*</a>
<a name="3481"><span class="lineNum">    3481 </span>            :  * Realtek RTL8169 PCI Gigabit Ethernet Controller (rev 10)</a>
<a name="3482"><span class="lineNum">    3482 </span>            :  * Subsystem: Realtek RTL8169/8110 Family PCI Gigabit Ethernet NIC</a>
<a name="3483"><span class="lineNum">    3483 </span>            :  *</a>
<a name="3484"><span class="lineNum">    3484 </span>            :  * RTL8110SC - Fails under PCI device assignment using DisINTx masking.</a>
<a name="3485"><span class="lineNum">    3485 </span>            :  */</a>
<a name="3486"><span class="lineNum">    3486 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_REALTEK, 0x8169,</a>
<a name="3487"><span class="lineNum">    3487 </span>            :                         quirk_broken_intx_masking);</a>
<a name="3488"><span class="lineNum">    3488 </span>            : </a>
<a name="3489"><span class="lineNum">    3489 </span>            : /*</a>
<a name="3490"><span class="lineNum">    3490 </span>            :  * Intel i40e (XL710/X710) 10/20/40GbE NICs all have broken INTx masking,</a>
<a name="3491"><span class="lineNum">    3491 </span>            :  * DisINTx can be set but the interrupt status bit is non-functional.</a>
<a name="3492"><span class="lineNum">    3492 </span>            :  */</a>
<a name="3493"><span class="lineNum">    3493 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1572, quirk_broken_intx_masking);</a>
<a name="3494"><span class="lineNum">    3494 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1574, quirk_broken_intx_masking);</a>
<a name="3495"><span class="lineNum">    3495 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1580, quirk_broken_intx_masking);</a>
<a name="3496"><span class="lineNum">    3496 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1581, quirk_broken_intx_masking);</a>
<a name="3497"><span class="lineNum">    3497 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1583, quirk_broken_intx_masking);</a>
<a name="3498"><span class="lineNum">    3498 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1584, quirk_broken_intx_masking);</a>
<a name="3499"><span class="lineNum">    3499 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1585, quirk_broken_intx_masking);</a>
<a name="3500"><span class="lineNum">    3500 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1586, quirk_broken_intx_masking);</a>
<a name="3501"><span class="lineNum">    3501 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1587, quirk_broken_intx_masking);</a>
<a name="3502"><span class="lineNum">    3502 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1588, quirk_broken_intx_masking);</a>
<a name="3503"><span class="lineNum">    3503 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x1589, quirk_broken_intx_masking);</a>
<a name="3504"><span class="lineNum">    3504 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x158a, quirk_broken_intx_masking);</a>
<a name="3505"><span class="lineNum">    3505 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x158b, quirk_broken_intx_masking);</a>
<a name="3506"><span class="lineNum">    3506 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x37d0, quirk_broken_intx_masking);</a>
<a name="3507"><span class="lineNum">    3507 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x37d1, quirk_broken_intx_masking);</a>
<a name="3508"><span class="lineNum">    3508 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x37d2, quirk_broken_intx_masking);</a>
<a name="3509"><span class="lineNum">    3509 </span>            : </a>
<a name="3510"><span class="lineNum">    3510 </span>            : static u16 mellanox_broken_intx_devs[] = {</a>
<a name="3511"><span class="lineNum">    3511 </span>            :         PCI_DEVICE_ID_MELLANOX_HERMON_SDR,</a>
<a name="3512"><span class="lineNum">    3512 </span>            :         PCI_DEVICE_ID_MELLANOX_HERMON_DDR,</a>
<a name="3513"><span class="lineNum">    3513 </span>            :         PCI_DEVICE_ID_MELLANOX_HERMON_QDR,</a>
<a name="3514"><span class="lineNum">    3514 </span>            :         PCI_DEVICE_ID_MELLANOX_HERMON_DDR_GEN2,</a>
<a name="3515"><span class="lineNum">    3515 </span>            :         PCI_DEVICE_ID_MELLANOX_HERMON_QDR_GEN2,</a>
<a name="3516"><span class="lineNum">    3516 </span>            :         PCI_DEVICE_ID_MELLANOX_HERMON_EN,</a>
<a name="3517"><span class="lineNum">    3517 </span>            :         PCI_DEVICE_ID_MELLANOX_HERMON_EN_GEN2,</a>
<a name="3518"><span class="lineNum">    3518 </span>            :         PCI_DEVICE_ID_MELLANOX_CONNECTX_EN,</a>
<a name="3519"><span class="lineNum">    3519 </span>            :         PCI_DEVICE_ID_MELLANOX_CONNECTX_EN_T_GEN2,</a>
<a name="3520"><span class="lineNum">    3520 </span>            :         PCI_DEVICE_ID_MELLANOX_CONNECTX_EN_GEN2,</a>
<a name="3521"><span class="lineNum">    3521 </span>            :         PCI_DEVICE_ID_MELLANOX_CONNECTX_EN_5_GEN2,</a>
<a name="3522"><span class="lineNum">    3522 </span>            :         PCI_DEVICE_ID_MELLANOX_CONNECTX2,</a>
<a name="3523"><span class="lineNum">    3523 </span>            :         PCI_DEVICE_ID_MELLANOX_CONNECTX3,</a>
<a name="3524"><span class="lineNum">    3524 </span>            :         PCI_DEVICE_ID_MELLANOX_CONNECTX3_PRO,</a>
<a name="3525"><span class="lineNum">    3525 </span>            : };</a>
<a name="3526"><span class="lineNum">    3526 </span>            : </a>
<a name="3527"><span class="lineNum">    3527 </span>            : #define CONNECTX_4_CURR_MAX_MINOR 99</a>
<a name="3528"><span class="lineNum">    3528 </span>            : #define CONNECTX_4_INTX_SUPPORT_MINOR 14</a>
<a name="3529"><span class="lineNum">    3529 </span>            : </a>
<a name="3530"><span class="lineNum">    3530 </span>            : /*</a>
<a name="3531"><span class="lineNum">    3531 </span>            :  * Check ConnectX-4/LX FW version to see if it supports legacy interrupts.</a>
<a name="3532"><span class="lineNum">    3532 </span>            :  * If so, don't mark it as broken.</a>
<a name="3533"><span class="lineNum">    3533 </span>            :  * FW minor &gt; 99 means older FW version format and no INTx masking support.</a>
<a name="3534"><span class="lineNum">    3534 </span>            :  * FW minor &lt; 14 means new FW version format and no INTx masking support.</a>
<a name="3535"><span class="lineNum">    3535 </span>            :  */</a>
<a name="3536"><span class="lineNum">    3536 </span><span class="lineNoCov">          0 : static void mellanox_check_broken_intx_masking(struct pci_dev *pdev)</span></a>
<a name="3537"><span class="lineNum">    3537 </span>            : {</a>
<a name="3538"><span class="lineNum">    3538 </span>            :         __be32 __iomem *fw_ver;</a>
<a name="3539"><span class="lineNum">    3539 </span>            :         u16 fw_major;</a>
<a name="3540"><span class="lineNum">    3540 </span>            :         u16 fw_minor;</a>
<a name="3541"><span class="lineNum">    3541 </span>            :         u16 fw_subminor;</a>
<a name="3542"><span class="lineNum">    3542 </span>            :         u32 fw_maj_min;</a>
<a name="3543"><span class="lineNum">    3543 </span>            :         u32 fw_sub_min;</a>
<a name="3544"><span class="lineNum">    3544 </span>            :         int i;</a>
<a name="3545"><span class="lineNum">    3545 </span>            : </a>
<a name="3546"><span class="lineNum">    3546 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(mellanox_broken_intx_devs); i++) {</span></a>
<a name="3547"><span class="lineNum">    3547 </span><span class="lineNoCov">          0 :                 if (pdev-&gt;device == mellanox_broken_intx_devs[i]) {</span></a>
<a name="3548"><span class="lineNum">    3548 </span><span class="lineNoCov">          0 :                         pdev-&gt;broken_intx_masking = 1;</span></a>
<a name="3549"><span class="lineNum">    3549 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="3550"><span class="lineNum">    3550 </span>            :                 }</a>
<a name="3551"><span class="lineNum">    3551 </span>            :         }</a>
<a name="3552"><span class="lineNum">    3552 </span>            : </a>
<a name="3553"><span class="lineNum">    3553 </span>            :         /*</a>
<a name="3554"><span class="lineNum">    3554 </span>            :          * Getting here means Connect-IB cards and up. Connect-IB has no INTx</a>
<a name="3555"><span class="lineNum">    3555 </span>            :          * support so shouldn't be checked further</a>
<a name="3556"><span class="lineNum">    3556 </span>            :          */</a>
<a name="3557"><span class="lineNum">    3557 </span><span class="lineNoCov">          0 :         if (pdev-&gt;device == PCI_DEVICE_ID_MELLANOX_CONNECTIB)</span></a>
<a name="3558"><span class="lineNum">    3558 </span>            :                 return;</a>
<a name="3559"><span class="lineNum">    3559 </span>            : </a>
<a name="3560"><span class="lineNum">    3560 </span><span class="lineNoCov">          0 :         if (pdev-&gt;device != PCI_DEVICE_ID_MELLANOX_CONNECTX4 &amp;&amp;</span></a>
<a name="3561"><span class="lineNum">    3561 </span>            :             pdev-&gt;device != PCI_DEVICE_ID_MELLANOX_CONNECTX4_LX)</a>
<a name="3562"><span class="lineNum">    3562 </span>            :                 return;</a>
<a name="3563"><span class="lineNum">    3563 </span>            : </a>
<a name="3564"><span class="lineNum">    3564 </span>            :         /* For ConnectX-4 and ConnectX-4LX, need to check FW support */</a>
<a name="3565"><span class="lineNum">    3565 </span><span class="lineNoCov">          0 :         if (pci_enable_device_mem(pdev)) {</span></a>
<a name="3566"><span class="lineNum">    3566 </span><span class="lineNoCov">          0 :                 pci_warn(pdev, &quot;Can't enable device memory\n&quot;);</span></a>
<a name="3567"><span class="lineNum">    3567 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3568"><span class="lineNum">    3568 </span>            :         }</a>
<a name="3569"><span class="lineNum">    3569 </span>            : </a>
<a name="3570"><span class="lineNum">    3570 </span><span class="lineNoCov">          0 :         fw_ver = ioremap(pci_resource_start(pdev, 0), 4);</span></a>
<a name="3571"><span class="lineNum">    3571 </span><span class="lineNoCov">          0 :         if (!fw_ver) {</span></a>
<a name="3572"><span class="lineNum">    3572 </span><span class="lineNoCov">          0 :                 pci_warn(pdev, &quot;Can't map ConnectX-4 initialization segment\n&quot;);</span></a>
<a name="3573"><span class="lineNum">    3573 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="3574"><span class="lineNum">    3574 </span>            :         }</a>
<a name="3575"><span class="lineNum">    3575 </span>            : </a>
<a name="3576"><span class="lineNum">    3576 </span>            :         /* Reading from resource space should be 32b aligned */</a>
<a name="3577"><span class="lineNum">    3577 </span><span class="lineNoCov">          0 :         fw_maj_min = ioread32be(fw_ver);</span></a>
<a name="3578"><span class="lineNum">    3578 </span><span class="lineNoCov">          0 :         fw_sub_min = ioread32be(fw_ver + 1);</span></a>
<a name="3579"><span class="lineNum">    3579 </span><span class="lineNoCov">          0 :         fw_major = fw_maj_min &amp; 0xffff;</span></a>
<a name="3580"><span class="lineNum">    3580 </span><span class="lineNoCov">          0 :         fw_minor = fw_maj_min &gt;&gt; 16;</span></a>
<a name="3581"><span class="lineNum">    3581 </span><span class="lineNoCov">          0 :         fw_subminor = fw_sub_min &amp; 0xffff;</span></a>
<a name="3582"><span class="lineNum">    3582 </span><span class="lineNoCov">          0 :         if (fw_minor &gt; CONNECTX_4_CURR_MAX_MINOR ||</span></a>
<a name="3583"><span class="lineNum">    3583 </span>            :             fw_minor &lt; CONNECTX_4_INTX_SUPPORT_MINOR) {</a>
<a name="3584"><span class="lineNum">    3584 </span><span class="lineNoCov">          0 :                 pci_warn(pdev, &quot;ConnectX-4: FW %u.%u.%u doesn't support INTx masking, disabling. Please upgrade FW to %d.14.1100 and up for INTx support\n&quot;,</span></a>
<a name="3585"><span class="lineNum">    3585 </span>            :                          fw_major, fw_minor, fw_subminor, pdev-&gt;device ==</a>
<a name="3586"><span class="lineNum">    3586 </span>            :                          PCI_DEVICE_ID_MELLANOX_CONNECTX4 ? 12 : 14);</a>
<a name="3587"><span class="lineNum">    3587 </span><span class="lineNoCov">          0 :                 pdev-&gt;broken_intx_masking = 1;</span></a>
<a name="3588"><span class="lineNum">    3588 </span>            :         }</a>
<a name="3589"><span class="lineNum">    3589 </span>            : </a>
<a name="3590"><span class="lineNum">    3590 </span><span class="lineNoCov">          0 :         iounmap(fw_ver);</span></a>
<a name="3591"><span class="lineNum">    3591 </span>            : </a>
<a name="3592"><span class="lineNum">    3592 </span>            : out:</a>
<a name="3593"><span class="lineNum">    3593 </span><span class="lineNoCov">          0 :         pci_disable_device(pdev);</span></a>
<a name="3594"><span class="lineNum">    3594 </span>            : }</a>
<a name="3595"><span class="lineNum">    3595 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_MELLANOX, PCI_ANY_ID,</a>
<a name="3596"><span class="lineNum">    3596 </span>            :                         mellanox_check_broken_intx_masking);</a>
<a name="3597"><span class="lineNum">    3597 </span>            : </a>
<a name="3598"><span class="lineNum">    3598 </span><span class="lineNoCov">          0 : static void quirk_no_bus_reset(struct pci_dev *dev)</span></a>
<a name="3599"><span class="lineNum">    3599 </span>            : {</a>
<a name="3600"><span class="lineNum">    3600 </span><span class="lineNoCov">          0 :         dev-&gt;dev_flags |= PCI_DEV_FLAGS_NO_BUS_RESET;</span></a>
<a name="3601"><span class="lineNum">    3601 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3602"><span class="lineNum">    3602 </span>            : </a>
<a name="3603"><span class="lineNum">    3603 </span>            : /*</a>
<a name="3604"><span class="lineNum">    3604 </span>            :  * Some NVIDIA GPU devices do not work with bus reset, SBR needs to be</a>
<a name="3605"><span class="lineNum">    3605 </span>            :  * prevented for those affected devices.</a>
<a name="3606"><span class="lineNum">    3606 </span>            :  */</a>
<a name="3607"><span class="lineNum">    3607 </span><span class="lineNoCov">          0 : static void quirk_nvidia_no_bus_reset(struct pci_dev *dev)</span></a>
<a name="3608"><span class="lineNum">    3608 </span>            : {</a>
<a name="3609"><span class="lineNum">    3609 </span><span class="lineNoCov">          0 :         if ((dev-&gt;device &amp; 0xffc0) == 0x2340)</span></a>
<a name="3610"><span class="lineNum">    3610 </span>            :                 quirk_no_bus_reset(dev);</a>
<a name="3611"><span class="lineNum">    3611 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3612"><span class="lineNum">    3612 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID,</a>
<a name="3613"><span class="lineNum">    3613 </span>            :                          quirk_nvidia_no_bus_reset);</a>
<a name="3614"><span class="lineNum">    3614 </span>            : </a>
<a name="3615"><span class="lineNum">    3615 </span>            : /*</a>
<a name="3616"><span class="lineNum">    3616 </span>            :  * Some Atheros AR9xxx and QCA988x chips do not behave after a bus reset.</a>
<a name="3617"><span class="lineNum">    3617 </span>            :  * The device will throw a Link Down error on AER-capable systems and</a>
<a name="3618"><span class="lineNum">    3618 </span>            :  * regardless of AER, config space of the device is never accessible again</a>
<a name="3619"><span class="lineNum">    3619 </span>            :  * and typically causes the system to hang or reset when access is attempted.</a>
<a name="3620"><span class="lineNum">    3620 </span>            :  * https://lore.kernel.org/r/20140923210318.498dacbd@dualc.maya.org/</a>
<a name="3621"><span class="lineNum">    3621 </span>            :  */</a>
<a name="3622"><span class="lineNum">    3622 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x0030, quirk_no_bus_reset);</a>
<a name="3623"><span class="lineNum">    3623 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x0032, quirk_no_bus_reset);</a>
<a name="3624"><span class="lineNum">    3624 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x003c, quirk_no_bus_reset);</a>
<a name="3625"><span class="lineNum">    3625 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x0033, quirk_no_bus_reset);</a>
<a name="3626"><span class="lineNum">    3626 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x0034, quirk_no_bus_reset);</a>
<a name="3627"><span class="lineNum">    3627 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x003e, quirk_no_bus_reset);</a>
<a name="3628"><span class="lineNum">    3628 </span>            : </a>
<a name="3629"><span class="lineNum">    3629 </span>            : /*</a>
<a name="3630"><span class="lineNum">    3630 </span>            :  * Root port on some Cavium CN8xxx chips do not successfully complete a bus</a>
<a name="3631"><span class="lineNum">    3631 </span>            :  * reset when used with certain child devices.  After the reset, config</a>
<a name="3632"><span class="lineNum">    3632 </span>            :  * accesses to the child may fail.</a>
<a name="3633"><span class="lineNum">    3633 </span>            :  */</a>
<a name="3634"><span class="lineNum">    3634 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_CAVIUM, 0xa100, quirk_no_bus_reset);</a>
<a name="3635"><span class="lineNum">    3635 </span>            : </a>
<a name="3636"><span class="lineNum">    3636 </span>            : /*</a>
<a name="3637"><span class="lineNum">    3637 </span>            :  * Some TI KeyStone C667X devices do not support bus/hot reset.  The PCIESS</a>
<a name="3638"><span class="lineNum">    3638 </span>            :  * automatically disables LTSSM when Secondary Bus Reset is received and</a>
<a name="3639"><span class="lineNum">    3639 </span>            :  * the device stops working.  Prevent bus reset for these devices.  With</a>
<a name="3640"><span class="lineNum">    3640 </span>            :  * this change, the device can be assigned to VMs with VFIO, but it will</a>
<a name="3641"><span class="lineNum">    3641 </span>            :  * leak state between VMs.  Reference</a>
<a name="3642"><span class="lineNum">    3642 </span>            :  * https://e2e.ti.com/support/processors/f/791/t/954382</a>
<a name="3643"><span class="lineNum">    3643 </span>            :  */</a>
<a name="3644"><span class="lineNum">    3644 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_TI, 0xb005, quirk_no_bus_reset);</a>
<a name="3645"><span class="lineNum">    3645 </span>            : </a>
<a name="3646"><span class="lineNum">    3646 </span><span class="lineNoCov">          0 : static void quirk_no_pm_reset(struct pci_dev *dev)</span></a>
<a name="3647"><span class="lineNum">    3647 </span>            : {</a>
<a name="3648"><span class="lineNum">    3648 </span>            :         /*</a>
<a name="3649"><span class="lineNum">    3649 </span>            :          * We can't do a bus reset on root bus devices, but an ineffective</a>
<a name="3650"><span class="lineNum">    3650 </span>            :          * PM reset may be better than nothing.</a>
<a name="3651"><span class="lineNum">    3651 </span>            :          */</a>
<a name="3652"><span class="lineNum">    3652 </span><span class="lineNoCov">          0 :         if (!pci_is_root_bus(dev-&gt;bus))</span></a>
<a name="3653"><span class="lineNum">    3653 </span><span class="lineNoCov">          0 :                 dev-&gt;dev_flags |= PCI_DEV_FLAGS_NO_PM_RESET;</span></a>
<a name="3654"><span class="lineNum">    3654 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3655"><span class="lineNum">    3655 </span>            : </a>
<a name="3656"><span class="lineNum">    3656 </span>            : /*</a>
<a name="3657"><span class="lineNum">    3657 </span>            :  * Some AMD/ATI GPUS (HD8570 - Oland) report that a D3hot-&gt;D0 transition</a>
<a name="3658"><span class="lineNum">    3658 </span>            :  * causes a reset (i.e., they advertise NoSoftRst-).  This transition seems</a>
<a name="3659"><span class="lineNum">    3659 </span>            :  * to have no effect on the device: it retains the framebuffer contents and</a>
<a name="3660"><span class="lineNum">    3660 </span>            :  * monitor sync.  Advertising this support makes other layers, like VFIO,</a>
<a name="3661"><span class="lineNum">    3661 </span>            :  * assume pci_reset_function() is viable for this device.  Mark it as</a>
<a name="3662"><span class="lineNum">    3662 </span>            :  * unavailable to skip it when testing reset methods.</a>
<a name="3663"><span class="lineNum">    3663 </span>            :  */</a>
<a name="3664"><span class="lineNum">    3664 </span>            : DECLARE_PCI_FIXUP_CLASS_HEADER(PCI_VENDOR_ID_ATI, PCI_ANY_ID,</a>
<a name="3665"><span class="lineNum">    3665 </span>            :                                PCI_CLASS_DISPLAY_VGA, 8, quirk_no_pm_reset);</a>
<a name="3666"><span class="lineNum">    3666 </span>            : </a>
<a name="3667"><span class="lineNum">    3667 </span>            : /*</a>
<a name="3668"><span class="lineNum">    3668 </span>            :  * Thunderbolt controllers with broken MSI hotplug signaling:</a>
<a name="3669"><span class="lineNum">    3669 </span>            :  * Entire 1st generation (Light Ridge, Eagle Ridge, Light Peak) and part</a>
<a name="3670"><span class="lineNum">    3670 </span>            :  * of the 2nd generation (Cactus Ridge 4C up to revision 1, Port Ridge).</a>
<a name="3671"><span class="lineNum">    3671 </span>            :  */</a>
<a name="3672"><span class="lineNum">    3672 </span><span class="lineNoCov">          0 : static void quirk_thunderbolt_hotplug_msi(struct pci_dev *pdev)</span></a>
<a name="3673"><span class="lineNum">    3673 </span>            : {</a>
<a name="3674"><span class="lineNum">    3674 </span><span class="lineNoCov">          0 :         if (pdev-&gt;is_hotplug_bridge &amp;&amp;</span></a>
<a name="3675"><span class="lineNum">    3675 </span><span class="lineNoCov">          0 :             (pdev-&gt;device != PCI_DEVICE_ID_INTEL_CACTUS_RIDGE_4C ||</span></a>
<a name="3676"><span class="lineNum">    3676 </span><span class="lineNoCov">          0 :              pdev-&gt;revision &lt;= 1))</span></a>
<a name="3677"><span class="lineNum">    3677 </span><span class="lineNoCov">          0 :                 pdev-&gt;no_msi = 1;</span></a>
<a name="3678"><span class="lineNum">    3678 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3679"><span class="lineNum">    3679 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_LIGHT_RIDGE,</a>
<a name="3680"><span class="lineNum">    3680 </span>            :                         quirk_thunderbolt_hotplug_msi);</a>
<a name="3681"><span class="lineNum">    3681 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_EAGLE_RIDGE,</a>
<a name="3682"><span class="lineNum">    3682 </span>            :                         quirk_thunderbolt_hotplug_msi);</a>
<a name="3683"><span class="lineNum">    3683 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_LIGHT_PEAK,</a>
<a name="3684"><span class="lineNum">    3684 </span>            :                         quirk_thunderbolt_hotplug_msi);</a>
<a name="3685"><span class="lineNum">    3685 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CACTUS_RIDGE_4C,</a>
<a name="3686"><span class="lineNum">    3686 </span>            :                         quirk_thunderbolt_hotplug_msi);</a>
<a name="3687"><span class="lineNum">    3687 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PORT_RIDGE,</a>
<a name="3688"><span class="lineNum">    3688 </span>            :                         quirk_thunderbolt_hotplug_msi);</a>
<a name="3689"><span class="lineNum">    3689 </span>            : </a>
<a name="3690"><span class="lineNum">    3690 </span>            : #ifdef CONFIG_ACPI</a>
<a name="3691"><span class="lineNum">    3691 </span>            : /*</a>
<a name="3692"><span class="lineNum">    3692 </span>            :  * Apple: Shutdown Cactus Ridge Thunderbolt controller.</a>
<a name="3693"><span class="lineNum">    3693 </span>            :  *</a>
<a name="3694"><span class="lineNum">    3694 </span>            :  * On Apple hardware the Cactus Ridge Thunderbolt controller needs to be</a>
<a name="3695"><span class="lineNum">    3695 </span>            :  * shutdown before suspend. Otherwise the native host interface (NHI) will not</a>
<a name="3696"><span class="lineNum">    3696 </span>            :  * be present after resume if a device was plugged in before suspend.</a>
<a name="3697"><span class="lineNum">    3697 </span>            :  *</a>
<a name="3698"><span class="lineNum">    3698 </span>            :  * The Thunderbolt controller consists of a PCIe switch with downstream</a>
<a name="3699"><span class="lineNum">    3699 </span>            :  * bridges leading to the NHI and to the tunnel PCI bridges.</a>
<a name="3700"><span class="lineNum">    3700 </span>            :  *</a>
<a name="3701"><span class="lineNum">    3701 </span>            :  * This quirk cuts power to the whole chip. Therefore we have to apply it</a>
<a name="3702"><span class="lineNum">    3702 </span>            :  * during suspend_noirq of the upstream bridge.</a>
<a name="3703"><span class="lineNum">    3703 </span>            :  *</a>
<a name="3704"><span class="lineNum">    3704 </span>            :  * Power is automagically restored before resume. No action is needed.</a>
<a name="3705"><span class="lineNum">    3705 </span>            :  */</a>
<a name="3706"><span class="lineNum">    3706 </span>            : static void quirk_apple_poweroff_thunderbolt(struct pci_dev *dev)</a>
<a name="3707"><span class="lineNum">    3707 </span>            : {</a>
<a name="3708"><span class="lineNum">    3708 </span>            :         acpi_handle bridge, SXIO, SXFP, SXLV;</a>
<a name="3709"><span class="lineNum">    3709 </span>            : </a>
<a name="3710"><span class="lineNum">    3710 </span>            :         if (!x86_apple_machine)</a>
<a name="3711"><span class="lineNum">    3711 </span>            :                 return;</a>
<a name="3712"><span class="lineNum">    3712 </span>            :         if (pci_pcie_type(dev) != PCI_EXP_TYPE_UPSTREAM)</a>
<a name="3713"><span class="lineNum">    3713 </span>            :                 return;</a>
<a name="3714"><span class="lineNum">    3714 </span>            : </a>
<a name="3715"><span class="lineNum">    3715 </span>            :         /*</a>
<a name="3716"><span class="lineNum">    3716 </span>            :          * SXIO/SXFP/SXLF turns off power to the Thunderbolt controller.</a>
<a name="3717"><span class="lineNum">    3717 </span>            :          * We don't know how to turn it back on again, but firmware does,</a>
<a name="3718"><span class="lineNum">    3718 </span>            :          * so we can only use SXIO/SXFP/SXLF if we're suspending via</a>
<a name="3719"><span class="lineNum">    3719 </span>            :          * firmware.</a>
<a name="3720"><span class="lineNum">    3720 </span>            :          */</a>
<a name="3721"><span class="lineNum">    3721 </span>            :         if (!pm_suspend_via_firmware())</a>
<a name="3722"><span class="lineNum">    3722 </span>            :                 return;</a>
<a name="3723"><span class="lineNum">    3723 </span>            : </a>
<a name="3724"><span class="lineNum">    3724 </span>            :         bridge = ACPI_HANDLE(&amp;dev-&gt;dev);</a>
<a name="3725"><span class="lineNum">    3725 </span>            :         if (!bridge)</a>
<a name="3726"><span class="lineNum">    3726 </span>            :                 return;</a>
<a name="3727"><span class="lineNum">    3727 </span>            : </a>
<a name="3728"><span class="lineNum">    3728 </span>            :         /*</a>
<a name="3729"><span class="lineNum">    3729 </span>            :          * SXIO and SXLV are present only on machines requiring this quirk.</a>
<a name="3730"><span class="lineNum">    3730 </span>            :          * Thunderbolt bridges in external devices might have the same</a>
<a name="3731"><span class="lineNum">    3731 </span>            :          * device ID as those on the host, but they will not have the</a>
<a name="3732"><span class="lineNum">    3732 </span>            :          * associated ACPI methods. This implicitly checks that we are at</a>
<a name="3733"><span class="lineNum">    3733 </span>            :          * the right bridge.</a>
<a name="3734"><span class="lineNum">    3734 </span>            :          */</a>
<a name="3735"><span class="lineNum">    3735 </span>            :         if (ACPI_FAILURE(acpi_get_handle(bridge, &quot;DSB0.NHI0.SXIO&quot;, &amp;SXIO))</a>
<a name="3736"><span class="lineNum">    3736 </span>            :             || ACPI_FAILURE(acpi_get_handle(bridge, &quot;DSB0.NHI0.SXFP&quot;, &amp;SXFP))</a>
<a name="3737"><span class="lineNum">    3737 </span>            :             || ACPI_FAILURE(acpi_get_handle(bridge, &quot;DSB0.NHI0.SXLV&quot;, &amp;SXLV)))</a>
<a name="3738"><span class="lineNum">    3738 </span>            :                 return;</a>
<a name="3739"><span class="lineNum">    3739 </span>            :         pci_info(dev, &quot;quirk: cutting power to Thunderbolt controller...\n&quot;);</a>
<a name="3740"><span class="lineNum">    3740 </span>            : </a>
<a name="3741"><span class="lineNum">    3741 </span>            :         /* magic sequence */</a>
<a name="3742"><span class="lineNum">    3742 </span>            :         acpi_execute_simple_method(SXIO, NULL, 1);</a>
<a name="3743"><span class="lineNum">    3743 </span>            :         acpi_execute_simple_method(SXFP, NULL, 0);</a>
<a name="3744"><span class="lineNum">    3744 </span>            :         msleep(300);</a>
<a name="3745"><span class="lineNum">    3745 </span>            :         acpi_execute_simple_method(SXLV, NULL, 0);</a>
<a name="3746"><span class="lineNum">    3746 </span>            :         acpi_execute_simple_method(SXIO, NULL, 0);</a>
<a name="3747"><span class="lineNum">    3747 </span>            :         acpi_execute_simple_method(SXLV, NULL, 0);</a>
<a name="3748"><span class="lineNum">    3748 </span>            : }</a>
<a name="3749"><span class="lineNum">    3749 </span>            : DECLARE_PCI_FIXUP_SUSPEND_LATE(PCI_VENDOR_ID_INTEL,</a>
<a name="3750"><span class="lineNum">    3750 </span>            :                                PCI_DEVICE_ID_INTEL_CACTUS_RIDGE_4C,</a>
<a name="3751"><span class="lineNum">    3751 </span>            :                                quirk_apple_poweroff_thunderbolt);</a>
<a name="3752"><span class="lineNum">    3752 </span>            : #endif</a>
<a name="3753"><span class="lineNum">    3753 </span>            : </a>
<a name="3754"><span class="lineNum">    3754 </span>            : /*</a>
<a name="3755"><span class="lineNum">    3755 </span>            :  * Following are device-specific reset methods which can be used to</a>
<a name="3756"><span class="lineNum">    3756 </span>            :  * reset a single function if other methods (e.g. FLR, PM D0-&gt;D3) are</a>
<a name="3757"><span class="lineNum">    3757 </span>            :  * not available.</a>
<a name="3758"><span class="lineNum">    3758 </span>            :  */</a>
<a name="3759"><span class="lineNum">    3759 </span><span class="lineNoCov">          0 : static int reset_intel_82599_sfp_virtfn(struct pci_dev *dev, bool probe)</span></a>
<a name="3760"><span class="lineNum">    3760 </span>            : {</a>
<a name="3761"><span class="lineNum">    3761 </span>            :         /*</a>
<a name="3762"><span class="lineNum">    3762 </span>            :          * http://www.intel.com/content/dam/doc/datasheet/82599-10-gbe-controller-datasheet.pdf</a>
<a name="3763"><span class="lineNum">    3763 </span>            :          *</a>
<a name="3764"><span class="lineNum">    3764 </span>            :          * The 82599 supports FLR on VFs, but FLR support is reported only</a>
<a name="3765"><span class="lineNum">    3765 </span>            :          * in the PF DEVCAP (sec 9.3.10.4), not in the VF DEVCAP (sec 9.5).</a>
<a name="3766"><span class="lineNum">    3766 </span>            :          * Thus we must call pcie_flr() directly without first checking if it is</a>
<a name="3767"><span class="lineNum">    3767 </span>            :          * supported.</a>
<a name="3768"><span class="lineNum">    3768 </span>            :          */</a>
<a name="3769"><span class="lineNum">    3769 </span><span class="lineNoCov">          0 :         if (!probe)</span></a>
<a name="3770"><span class="lineNum">    3770 </span><span class="lineNoCov">          0 :                 pcie_flr(dev);</span></a>
<a name="3771"><span class="lineNum">    3771 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3772"><span class="lineNum">    3772 </span>            : }</a>
<a name="3773"><span class="lineNum">    3773 </span>            : </a>
<a name="3774"><span class="lineNum">    3774 </span>            : #define SOUTH_CHICKEN2          0xc2004</a>
<a name="3775"><span class="lineNum">    3775 </span>            : #define PCH_PP_STATUS           0xc7200</a>
<a name="3776"><span class="lineNum">    3776 </span>            : #define PCH_PP_CONTROL          0xc7204</a>
<a name="3777"><span class="lineNum">    3777 </span>            : #define MSG_CTL                 0x45010</a>
<a name="3778"><span class="lineNum">    3778 </span>            : #define NSDE_PWR_STATE          0xd0100</a>
<a name="3779"><span class="lineNum">    3779 </span>            : #define IGD_OPERATION_TIMEOUT   10000     /* set timeout 10 seconds */</a>
<a name="3780"><span class="lineNum">    3780 </span>            : </a>
<a name="3781"><span class="lineNum">    3781 </span><span class="lineNoCov">          0 : static int reset_ivb_igd(struct pci_dev *dev, bool probe)</span></a>
<a name="3782"><span class="lineNum">    3782 </span>            : {</a>
<a name="3783"><span class="lineNum">    3783 </span>            :         void __iomem *mmio_base;</a>
<a name="3784"><span class="lineNum">    3784 </span>            :         unsigned long timeout;</a>
<a name="3785"><span class="lineNum">    3785 </span>            :         u32 val;</a>
<a name="3786"><span class="lineNum">    3786 </span>            : </a>
<a name="3787"><span class="lineNum">    3787 </span><span class="lineNoCov">          0 :         if (probe)</span></a>
<a name="3788"><span class="lineNum">    3788 </span>            :                 return 0;</a>
<a name="3789"><span class="lineNum">    3789 </span>            : </a>
<a name="3790"><span class="lineNum">    3790 </span><span class="lineNoCov">          0 :         mmio_base = pci_iomap(dev, 0, 0);</span></a>
<a name="3791"><span class="lineNum">    3791 </span><span class="lineNoCov">          0 :         if (!mmio_base)</span></a>
<a name="3792"><span class="lineNum">    3792 </span>            :                 return -ENOMEM;</a>
<a name="3793"><span class="lineNum">    3793 </span>            : </a>
<a name="3794"><span class="lineNum">    3794 </span><span class="lineNoCov">          0 :         iowrite32(0x00000002, mmio_base + MSG_CTL);</span></a>
<a name="3795"><span class="lineNum">    3795 </span>            : </a>
<a name="3796"><span class="lineNum">    3796 </span>            :         /*</a>
<a name="3797"><span class="lineNum">    3797 </span>            :          * Clobbering SOUTH_CHICKEN2 register is fine only if the next</a>
<a name="3798"><span class="lineNum">    3798 </span>            :          * driver loaded sets the right bits. However, this's a reset and</a>
<a name="3799"><span class="lineNum">    3799 </span>            :          * the bits have been set by i915 previously, so we clobber</a>
<a name="3800"><span class="lineNum">    3800 </span>            :          * SOUTH_CHICKEN2 register directly here.</a>
<a name="3801"><span class="lineNum">    3801 </span>            :          */</a>
<a name="3802"><span class="lineNum">    3802 </span><span class="lineNoCov">          0 :         iowrite32(0x00000005, mmio_base + SOUTH_CHICKEN2);</span></a>
<a name="3803"><span class="lineNum">    3803 </span>            : </a>
<a name="3804"><span class="lineNum">    3804 </span><span class="lineNoCov">          0 :         val = ioread32(mmio_base + PCH_PP_CONTROL) &amp; 0xfffffffe;</span></a>
<a name="3805"><span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         iowrite32(val, mmio_base + PCH_PP_CONTROL);</span></a>
<a name="3806"><span class="lineNum">    3806 </span>            : </a>
<a name="3807"><span class="lineNum">    3807 </span><span class="lineNoCov">          0 :         timeout = jiffies + msecs_to_jiffies(IGD_OPERATION_TIMEOUT);</span></a>
<a name="3808"><span class="lineNum">    3808 </span>            :         do {</a>
<a name="3809"><span class="lineNum">    3809 </span><span class="lineNoCov">          0 :                 val = ioread32(mmio_base + PCH_PP_STATUS);</span></a>
<a name="3810"><span class="lineNum">    3810 </span><span class="lineNoCov">          0 :                 if ((val &amp; 0xb0000000) == 0)</span></a>
<a name="3811"><span class="lineNum">    3811 </span>            :                         goto reset_complete;</a>
<a name="3812"><span class="lineNum">    3812 </span><span class="lineNoCov">          0 :                 msleep(10);</span></a>
<a name="3813"><span class="lineNum">    3813 </span><span class="lineNoCov">          0 :         } while (time_before(jiffies, timeout));</span></a>
<a name="3814"><span class="lineNum">    3814 </span><span class="lineNoCov">          0 :         pci_warn(dev, &quot;timeout during reset\n&quot;);</span></a>
<a name="3815"><span class="lineNum">    3815 </span>            : </a>
<a name="3816"><span class="lineNum">    3816 </span>            : reset_complete:</a>
<a name="3817"><span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         iowrite32(0x00000002, mmio_base + NSDE_PWR_STATE);</span></a>
<a name="3818"><span class="lineNum">    3818 </span>            : </a>
<a name="3819"><span class="lineNum">    3819 </span><span class="lineNoCov">          0 :         pci_iounmap(dev, mmio_base);</span></a>
<a name="3820"><span class="lineNum">    3820 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3821"><span class="lineNum">    3821 </span>            : }</a>
<a name="3822"><span class="lineNum">    3822 </span>            : </a>
<a name="3823"><span class="lineNum">    3823 </span>            : /* Device-specific reset method for Chelsio T4-based adapters */</a>
<a name="3824"><span class="lineNum">    3824 </span><span class="lineNoCov">          0 : static int reset_chelsio_generic_dev(struct pci_dev *dev, bool probe)</span></a>
<a name="3825"><span class="lineNum">    3825 </span>            : {</a>
<a name="3826"><span class="lineNum">    3826 </span>            :         u16 old_command;</a>
<a name="3827"><span class="lineNum">    3827 </span>            :         u16 msix_flags;</a>
<a name="3828"><span class="lineNum">    3828 </span>            : </a>
<a name="3829"><span class="lineNum">    3829 </span>            :         /*</a>
<a name="3830"><span class="lineNum">    3830 </span>            :          * If this isn't a Chelsio T4-based device, return -ENOTTY indicating</a>
<a name="3831"><span class="lineNum">    3831 </span>            :          * that we have no device-specific reset method.</a>
<a name="3832"><span class="lineNum">    3832 </span>            :          */</a>
<a name="3833"><span class="lineNum">    3833 </span><span class="lineNoCov">          0 :         if ((dev-&gt;device &amp; 0xf000) != 0x4000)</span></a>
<a name="3834"><span class="lineNum">    3834 </span>            :                 return -ENOTTY;</a>
<a name="3835"><span class="lineNum">    3835 </span>            : </a>
<a name="3836"><span class="lineNum">    3836 </span>            :         /*</a>
<a name="3837"><span class="lineNum">    3837 </span>            :          * If this is the &quot;probe&quot; phase, return 0 indicating that we can</a>
<a name="3838"><span class="lineNum">    3838 </span>            :          * reset this device.</a>
<a name="3839"><span class="lineNum">    3839 </span>            :          */</a>
<a name="3840"><span class="lineNum">    3840 </span><span class="lineNoCov">          0 :         if (probe)</span></a>
<a name="3841"><span class="lineNum">    3841 </span>            :                 return 0;</a>
<a name="3842"><span class="lineNum">    3842 </span>            : </a>
<a name="3843"><span class="lineNum">    3843 </span>            :         /*</a>
<a name="3844"><span class="lineNum">    3844 </span>            :          * T4 can wedge if there are DMAs in flight within the chip and Bus</a>
<a name="3845"><span class="lineNum">    3845 </span>            :          * Master has been disabled.  We need to have it on till the Function</a>
<a name="3846"><span class="lineNum">    3846 </span>            :          * Level Reset completes.  (BUS_MASTER is disabled in</a>
<a name="3847"><span class="lineNum">    3847 </span>            :          * pci_reset_function()).</a>
<a name="3848"><span class="lineNum">    3848 </span>            :          */</a>
<a name="3849"><span class="lineNum">    3849 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, PCI_COMMAND, &amp;old_command);</span></a>
<a name="3850"><span class="lineNum">    3850 </span><span class="lineNoCov">          0 :         pci_write_config_word(dev, PCI_COMMAND,</span></a>
<a name="3851"><span class="lineNum">    3851 </span>            :                               old_command | PCI_COMMAND_MASTER);</a>
<a name="3852"><span class="lineNum">    3852 </span>            : </a>
<a name="3853"><span class="lineNum">    3853 </span>            :         /*</a>
<a name="3854"><span class="lineNum">    3854 </span>            :          * Perform the actual device function reset, saving and restoring</a>
<a name="3855"><span class="lineNum">    3855 </span>            :          * configuration information around the reset.</a>
<a name="3856"><span class="lineNum">    3856 </span>            :          */</a>
<a name="3857"><span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         pci_save_state(dev);</span></a>
<a name="3858"><span class="lineNum">    3858 </span>            : </a>
<a name="3859"><span class="lineNum">    3859 </span>            :         /*</a>
<a name="3860"><span class="lineNum">    3860 </span>            :          * T4 also suffers a Head-Of-Line blocking problem if MSI-X interrupts</a>
<a name="3861"><span class="lineNum">    3861 </span>            :          * are disabled when an MSI-X interrupt message needs to be delivered.</a>
<a name="3862"><span class="lineNum">    3862 </span>            :          * So we briefly re-enable MSI-X interrupts for the duration of the</a>
<a name="3863"><span class="lineNum">    3863 </span>            :          * FLR.  The pci_restore_state() below will restore the original</a>
<a name="3864"><span class="lineNum">    3864 </span>            :          * MSI-X state.</a>
<a name="3865"><span class="lineNum">    3865 </span>            :          */</a>
<a name="3866"><span class="lineNum">    3866 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, dev-&gt;msix_cap+PCI_MSIX_FLAGS, &amp;msix_flags);</span></a>
<a name="3867"><span class="lineNum">    3867 </span><span class="lineNoCov">          0 :         if ((msix_flags &amp; PCI_MSIX_FLAGS_ENABLE) == 0)</span></a>
<a name="3868"><span class="lineNum">    3868 </span><span class="lineNoCov">          0 :                 pci_write_config_word(dev, dev-&gt;msix_cap+PCI_MSIX_FLAGS,</span></a>
<a name="3869"><span class="lineNum">    3869 </span>            :                                       msix_flags |</a>
<a name="3870"><span class="lineNum">    3870 </span>            :                                       PCI_MSIX_FLAGS_ENABLE |</a>
<a name="3871"><span class="lineNum">    3871 </span>            :                                       PCI_MSIX_FLAGS_MASKALL);</a>
<a name="3872"><span class="lineNum">    3872 </span>            : </a>
<a name="3873"><span class="lineNum">    3873 </span><span class="lineNoCov">          0 :         pcie_flr(dev);</span></a>
<a name="3874"><span class="lineNum">    3874 </span>            : </a>
<a name="3875"><span class="lineNum">    3875 </span>            :         /*</a>
<a name="3876"><span class="lineNum">    3876 </span>            :          * Restore the configuration information (BAR values, etc.) including</a>
<a name="3877"><span class="lineNum">    3877 </span>            :          * the original PCI Configuration Space Command word, and return</a>
<a name="3878"><span class="lineNum">    3878 </span>            :          * success.</a>
<a name="3879"><span class="lineNum">    3879 </span>            :          */</a>
<a name="3880"><span class="lineNum">    3880 </span><span class="lineNoCov">          0 :         pci_restore_state(dev);</span></a>
<a name="3881"><span class="lineNum">    3881 </span><span class="lineNoCov">          0 :         pci_write_config_word(dev, PCI_COMMAND, old_command);</span></a>
<a name="3882"><span class="lineNum">    3882 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3883"><span class="lineNum">    3883 </span>            : }</a>
<a name="3884"><span class="lineNum">    3884 </span>            : </a>
<a name="3885"><span class="lineNum">    3885 </span>            : #define PCI_DEVICE_ID_INTEL_82599_SFP_VF   0x10ed</a>
<a name="3886"><span class="lineNum">    3886 </span>            : #define PCI_DEVICE_ID_INTEL_IVB_M_VGA      0x0156</a>
<a name="3887"><span class="lineNum">    3887 </span>            : #define PCI_DEVICE_ID_INTEL_IVB_M2_VGA     0x0166</a>
<a name="3888"><span class="lineNum">    3888 </span>            : </a>
<a name="3889"><span class="lineNum">    3889 </span>            : /*</a>
<a name="3890"><span class="lineNum">    3890 </span>            :  * The Samsung SM961/PM961 controller can sometimes enter a fatal state after</a>
<a name="3891"><span class="lineNum">    3891 </span>            :  * FLR where config space reads from the device return -1.  We seem to be</a>
<a name="3892"><span class="lineNum">    3892 </span>            :  * able to avoid this condition if we disable the NVMe controller prior to</a>
<a name="3893"><span class="lineNum">    3893 </span>            :  * FLR.  This quirk is generic for any NVMe class device requiring similar</a>
<a name="3894"><span class="lineNum">    3894 </span>            :  * assistance to quiesce the device prior to FLR.</a>
<a name="3895"><span class="lineNum">    3895 </span>            :  *</a>
<a name="3896"><span class="lineNum">    3896 </span>            :  * NVMe specification: https://nvmexpress.org/resources/specifications/</a>
<a name="3897"><span class="lineNum">    3897 </span>            :  * Revision 1.0e:</a>
<a name="3898"><span class="lineNum">    3898 </span>            :  *    Chapter 2: Required and optional PCI config registers</a>
<a name="3899"><span class="lineNum">    3899 </span>            :  *    Chapter 3: NVMe control registers</a>
<a name="3900"><span class="lineNum">    3900 </span>            :  *    Chapter 7.3: Reset behavior</a>
<a name="3901"><span class="lineNum">    3901 </span>            :  */</a>
<a name="3902"><span class="lineNum">    3902 </span><span class="lineNoCov">          0 : static int nvme_disable_and_flr(struct pci_dev *dev, bool probe)</span></a>
<a name="3903"><span class="lineNum">    3903 </span>            : {</a>
<a name="3904"><span class="lineNum">    3904 </span>            :         void __iomem *bar;</a>
<a name="3905"><span class="lineNum">    3905 </span>            :         u16 cmd;</a>
<a name="3906"><span class="lineNum">    3906 </span>            :         u32 cfg;</a>
<a name="3907"><span class="lineNum">    3907 </span>            : </a>
<a name="3908"><span class="lineNum">    3908 </span><span class="lineNoCov">          0 :         if (dev-&gt;class != PCI_CLASS_STORAGE_EXPRESS ||</span></a>
<a name="3909"><span class="lineNum">    3909 </span><span class="lineNoCov">          0 :             pcie_reset_flr(dev, PCI_RESET_PROBE) || !pci_resource_start(dev, 0))</span></a>
<a name="3910"><span class="lineNum">    3910 </span>            :                 return -ENOTTY;</a>
<a name="3911"><span class="lineNum">    3911 </span>            : </a>
<a name="3912"><span class="lineNum">    3912 </span><span class="lineNoCov">          0 :         if (probe)</span></a>
<a name="3913"><span class="lineNum">    3913 </span>            :                 return 0;</a>
<a name="3914"><span class="lineNum">    3914 </span>            : </a>
<a name="3915"><span class="lineNum">    3915 </span><span class="lineNoCov">          0 :         bar = pci_iomap(dev, 0, NVME_REG_CC + sizeof(cfg));</span></a>
<a name="3916"><span class="lineNum">    3916 </span><span class="lineNoCov">          0 :         if (!bar)</span></a>
<a name="3917"><span class="lineNum">    3917 </span>            :                 return -ENOTTY;</a>
<a name="3918"><span class="lineNum">    3918 </span>            : </a>
<a name="3919"><span class="lineNum">    3919 </span><span class="lineNoCov">          0 :         pci_read_config_word(dev, PCI_COMMAND, &amp;cmd);</span></a>
<a name="3920"><span class="lineNum">    3920 </span><span class="lineNoCov">          0 :         pci_write_config_word(dev, PCI_COMMAND, cmd | PCI_COMMAND_MEMORY);</span></a>
<a name="3921"><span class="lineNum">    3921 </span>            : </a>
<a name="3922"><span class="lineNum">    3922 </span><span class="lineNoCov">          0 :         cfg = readl(bar + NVME_REG_CC);</span></a>
<a name="3923"><span class="lineNum">    3923 </span>            : </a>
<a name="3924"><span class="lineNum">    3924 </span>            :         /* Disable controller if enabled */</a>
<a name="3925"><span class="lineNum">    3925 </span><span class="lineNoCov">          0 :         if (cfg &amp; NVME_CC_ENABLE) {</span></a>
<a name="3926"><span class="lineNum">    3926 </span><span class="lineNoCov">          0 :                 u32 cap = readl(bar + NVME_REG_CAP);</span></a>
<a name="3927"><span class="lineNum">    3927 </span>            :                 unsigned long timeout;</a>
<a name="3928"><span class="lineNum">    3928 </span>            : </a>
<a name="3929"><span class="lineNum">    3929 </span>            :                 /*</a>
<a name="3930"><span class="lineNum">    3930 </span>            :                  * Per nvme_disable_ctrl() skip shutdown notification as it</a>
<a name="3931"><span class="lineNum">    3931 </span>            :                  * could complete commands to the admin queue.  We only intend</a>
<a name="3932"><span class="lineNum">    3932 </span>            :                  * to quiesce the device before reset.</a>
<a name="3933"><span class="lineNum">    3933 </span>            :                  */</a>
<a name="3934"><span class="lineNum">    3934 </span><span class="lineNoCov">          0 :                 cfg &amp;= ~(NVME_CC_SHN_MASK | NVME_CC_ENABLE);</span></a>
<a name="3935"><span class="lineNum">    3935 </span>            : </a>
<a name="3936"><span class="lineNum">    3936 </span><span class="lineNoCov">          0 :                 writel(cfg, bar + NVME_REG_CC);</span></a>
<a name="3937"><span class="lineNum">    3937 </span>            : </a>
<a name="3938"><span class="lineNum">    3938 </span>            :                 /*</a>
<a name="3939"><span class="lineNum">    3939 </span>            :                  * Some controllers require an additional delay here, see</a>
<a name="3940"><span class="lineNum">    3940 </span>            :                  * NVME_QUIRK_DELAY_BEFORE_CHK_RDY.  None of those are yet</a>
<a name="3941"><span class="lineNum">    3941 </span>            :                  * supported by this quirk.</a>
<a name="3942"><span class="lineNum">    3942 </span>            :                  */</a>
<a name="3943"><span class="lineNum">    3943 </span>            : </a>
<a name="3944"><span class="lineNum">    3944 </span>            :                 /* Cap register provides max timeout in 500ms increments */</a>
<a name="3945"><span class="lineNum">    3945 </span><span class="lineNoCov">          0 :                 timeout = ((NVME_CAP_TIMEOUT(cap) + 1) * HZ / 2) + jiffies;</span></a>
<a name="3946"><span class="lineNum">    3946 </span>            : </a>
<a name="3947"><span class="lineNum">    3947 </span>            :                 for (;;) {</a>
<a name="3948"><span class="lineNum">    3948 </span><span class="lineNoCov">          0 :                         u32 status = readl(bar + NVME_REG_CSTS);</span></a>
<a name="3949"><span class="lineNum">    3949 </span>            : </a>
<a name="3950"><span class="lineNum">    3950 </span>            :                         /* Ready status becomes zero on disable complete */</a>
<a name="3951"><span class="lineNum">    3951 </span><span class="lineNoCov">          0 :                         if (!(status &amp; NVME_CSTS_RDY))</span></a>
<a name="3952"><span class="lineNum">    3952 </span>            :                                 break;</a>
<a name="3953"><span class="lineNum">    3953 </span>            : </a>
<a name="3954"><span class="lineNum">    3954 </span><span class="lineNoCov">          0 :                         msleep(100);</span></a>
<a name="3955"><span class="lineNum">    3955 </span>            : </a>
<a name="3956"><span class="lineNum">    3956 </span><span class="lineNoCov">          0 :                         if (time_after(jiffies, timeout)) {</span></a>
<a name="3957"><span class="lineNum">    3957 </span><span class="lineNoCov">          0 :                                 pci_warn(dev, &quot;Timeout waiting for NVMe ready status to clear after disable\n&quot;);</span></a>
<a name="3958"><span class="lineNum">    3958 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="3959"><span class="lineNum">    3959 </span>            :                         }</a>
<a name="3960"><span class="lineNum">    3960 </span>            :                 }</a>
<a name="3961"><span class="lineNum">    3961 </span>            :         }</a>
<a name="3962"><span class="lineNum">    3962 </span>            : </a>
<a name="3963"><span class="lineNum">    3963 </span><span class="lineNoCov">          0 :         pci_iounmap(dev, bar);</span></a>
<a name="3964"><span class="lineNum">    3964 </span>            : </a>
<a name="3965"><span class="lineNum">    3965 </span><span class="lineNoCov">          0 :         pcie_flr(dev);</span></a>
<a name="3966"><span class="lineNum">    3966 </span>            : </a>
<a name="3967"><span class="lineNum">    3967 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3968"><span class="lineNum">    3968 </span>            : }</a>
<a name="3969"><span class="lineNum">    3969 </span>            : </a>
<a name="3970"><span class="lineNum">    3970 </span>            : /*</a>
<a name="3971"><span class="lineNum">    3971 </span>            :  * Intel DC P3700 NVMe controller will timeout waiting for ready status</a>
<a name="3972"><span class="lineNum">    3972 </span>            :  * to change after NVMe enable if the driver starts interacting with the</a>
<a name="3973"><span class="lineNum">    3973 </span>            :  * device too soon after FLR.  A 250ms delay after FLR has heuristically</a>
<a name="3974"><span class="lineNum">    3974 </span>            :  * proven to produce reliably working results for device assignment cases.</a>
<a name="3975"><span class="lineNum">    3975 </span>            :  */</a>
<a name="3976"><span class="lineNum">    3976 </span><span class="lineNoCov">          0 : static int delay_250ms_after_flr(struct pci_dev *dev, bool probe)</span></a>
<a name="3977"><span class="lineNum">    3977 </span>            : {</a>
<a name="3978"><span class="lineNum">    3978 </span><span class="lineNoCov">          0 :         if (probe)</span></a>
<a name="3979"><span class="lineNum">    3979 </span><span class="lineNoCov">          0 :                 return pcie_reset_flr(dev, PCI_RESET_PROBE);</span></a>
<a name="3980"><span class="lineNum">    3980 </span>            : </a>
<a name="3981"><span class="lineNum">    3981 </span><span class="lineNoCov">          0 :         pcie_reset_flr(dev, PCI_RESET_DO_RESET);</span></a>
<a name="3982"><span class="lineNum">    3982 </span>            : </a>
<a name="3983"><span class="lineNum">    3983 </span><span class="lineNoCov">          0 :         msleep(250);</span></a>
<a name="3984"><span class="lineNum">    3984 </span>            : </a>
<a name="3985"><span class="lineNum">    3985 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3986"><span class="lineNum">    3986 </span>            : }</a>
<a name="3987"><span class="lineNum">    3987 </span>            : </a>
<a name="3988"><span class="lineNum">    3988 </span>            : #define PCI_DEVICE_ID_HINIC_VF      0x375E</a>
<a name="3989"><span class="lineNum">    3989 </span>            : #define HINIC_VF_FLR_TYPE           0x1000</a>
<a name="3990"><span class="lineNum">    3990 </span>            : #define HINIC_VF_FLR_CAP_BIT        (1UL &lt;&lt; 30)</a>
<a name="3991"><span class="lineNum">    3991 </span>            : #define HINIC_VF_OP                 0xE80</a>
<a name="3992"><span class="lineNum">    3992 </span>            : #define HINIC_VF_FLR_PROC_BIT       (1UL &lt;&lt; 18)</a>
<a name="3993"><span class="lineNum">    3993 </span>            : #define HINIC_OPERATION_TIMEOUT     15000       /* 15 seconds */</a>
<a name="3994"><span class="lineNum">    3994 </span>            : </a>
<a name="3995"><span class="lineNum">    3995 </span>            : /* Device-specific reset method for Huawei Intelligent NIC virtual functions */</a>
<a name="3996"><span class="lineNum">    3996 </span><span class="lineNoCov">          0 : static int reset_hinic_vf_dev(struct pci_dev *pdev, bool probe)</span></a>
<a name="3997"><span class="lineNum">    3997 </span>            : {</a>
<a name="3998"><span class="lineNum">    3998 </span>            :         unsigned long timeout;</a>
<a name="3999"><span class="lineNum">    3999 </span>            :         void __iomem *bar;</a>
<a name="4000"><span class="lineNum">    4000 </span>            :         u32 val;</a>
<a name="4001"><span class="lineNum">    4001 </span>            : </a>
<a name="4002"><span class="lineNum">    4002 </span><span class="lineNoCov">          0 :         if (probe)</span></a>
<a name="4003"><span class="lineNum">    4003 </span>            :                 return 0;</a>
<a name="4004"><span class="lineNum">    4004 </span>            : </a>
<a name="4005"><span class="lineNum">    4005 </span><span class="lineNoCov">          0 :         bar = pci_iomap(pdev, 0, 0);</span></a>
<a name="4006"><span class="lineNum">    4006 </span><span class="lineNoCov">          0 :         if (!bar)</span></a>
<a name="4007"><span class="lineNum">    4007 </span>            :                 return -ENOTTY;</a>
<a name="4008"><span class="lineNum">    4008 </span>            : </a>
<a name="4009"><span class="lineNum">    4009 </span>            :         /* Get and check firmware capabilities */</a>
<a name="4010"><span class="lineNum">    4010 </span><span class="lineNoCov">          0 :         val = ioread32be(bar + HINIC_VF_FLR_TYPE);</span></a>
<a name="4011"><span class="lineNum">    4011 </span><span class="lineNoCov">          0 :         if (!(val &amp; HINIC_VF_FLR_CAP_BIT)) {</span></a>
<a name="4012"><span class="lineNum">    4012 </span><span class="lineNoCov">          0 :                 pci_iounmap(pdev, bar);</span></a>
<a name="4013"><span class="lineNum">    4013 </span><span class="lineNoCov">          0 :                 return -ENOTTY;</span></a>
<a name="4014"><span class="lineNum">    4014 </span>            :         }</a>
<a name="4015"><span class="lineNum">    4015 </span>            : </a>
<a name="4016"><span class="lineNum">    4016 </span>            :         /* Set HINIC_VF_FLR_PROC_BIT for the start of FLR */</a>
<a name="4017"><span class="lineNum">    4017 </span><span class="lineNoCov">          0 :         val = ioread32be(bar + HINIC_VF_OP);</span></a>
<a name="4018"><span class="lineNum">    4018 </span><span class="lineNoCov">          0 :         val = val | HINIC_VF_FLR_PROC_BIT;</span></a>
<a name="4019"><span class="lineNum">    4019 </span><span class="lineNoCov">          0 :         iowrite32be(val, bar + HINIC_VF_OP);</span></a>
<a name="4020"><span class="lineNum">    4020 </span>            : </a>
<a name="4021"><span class="lineNum">    4021 </span><span class="lineNoCov">          0 :         pcie_flr(pdev);</span></a>
<a name="4022"><span class="lineNum">    4022 </span>            : </a>
<a name="4023"><span class="lineNum">    4023 </span>            :         /*</a>
<a name="4024"><span class="lineNum">    4024 </span>            :          * The device must recapture its Bus and Device Numbers after FLR</a>
<a name="4025"><span class="lineNum">    4025 </span>            :          * in order generate Completions.  Issue a config write to let the</a>
<a name="4026"><span class="lineNum">    4026 </span>            :          * device capture this information.</a>
<a name="4027"><span class="lineNum">    4027 </span>            :          */</a>
<a name="4028"><span class="lineNum">    4028 </span><span class="lineNoCov">          0 :         pci_write_config_word(pdev, PCI_VENDOR_ID, 0);</span></a>
<a name="4029"><span class="lineNum">    4029 </span>            : </a>
<a name="4030"><span class="lineNum">    4030 </span>            :         /* Firmware clears HINIC_VF_FLR_PROC_BIT when reset is complete */</a>
<a name="4031"><span class="lineNum">    4031 </span><span class="lineNoCov">          0 :         timeout = jiffies + msecs_to_jiffies(HINIC_OPERATION_TIMEOUT);</span></a>
<a name="4032"><span class="lineNum">    4032 </span>            :         do {</a>
<a name="4033"><span class="lineNum">    4033 </span><span class="lineNoCov">          0 :                 val = ioread32be(bar + HINIC_VF_OP);</span></a>
<a name="4034"><span class="lineNum">    4034 </span><span class="lineNoCov">          0 :                 if (!(val &amp; HINIC_VF_FLR_PROC_BIT))</span></a>
<a name="4035"><span class="lineNum">    4035 </span>            :                         goto reset_complete;</a>
<a name="4036"><span class="lineNum">    4036 </span><span class="lineNoCov">          0 :                 msleep(20);</span></a>
<a name="4037"><span class="lineNum">    4037 </span><span class="lineNoCov">          0 :         } while (time_before(jiffies, timeout));</span></a>
<a name="4038"><span class="lineNum">    4038 </span>            : </a>
<a name="4039"><span class="lineNum">    4039 </span><span class="lineNoCov">          0 :         val = ioread32be(bar + HINIC_VF_OP);</span></a>
<a name="4040"><span class="lineNum">    4040 </span><span class="lineNoCov">          0 :         if (!(val &amp; HINIC_VF_FLR_PROC_BIT))</span></a>
<a name="4041"><span class="lineNum">    4041 </span>            :                 goto reset_complete;</a>
<a name="4042"><span class="lineNum">    4042 </span>            : </a>
<a name="4043"><span class="lineNum">    4043 </span><span class="lineNoCov">          0 :         pci_warn(pdev, &quot;Reset dev timeout, FLR ack reg: %#010x\n&quot;, val);</span></a>
<a name="4044"><span class="lineNum">    4044 </span>            : </a>
<a name="4045"><span class="lineNum">    4045 </span>            : reset_complete:</a>
<a name="4046"><span class="lineNum">    4046 </span><span class="lineNoCov">          0 :         pci_iounmap(pdev, bar);</span></a>
<a name="4047"><span class="lineNum">    4047 </span>            : </a>
<a name="4048"><span class="lineNum">    4048 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4049"><span class="lineNum">    4049 </span>            : }</a>
<a name="4050"><span class="lineNum">    4050 </span>            : </a>
<a name="4051"><span class="lineNum">    4051 </span>            : static const struct pci_dev_reset_methods pci_dev_reset_methods[] = {</a>
<a name="4052"><span class="lineNum">    4052 </span>            :         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82599_SFP_VF,</a>
<a name="4053"><span class="lineNum">    4053 </span>            :                  reset_intel_82599_sfp_virtfn },</a>
<a name="4054"><span class="lineNum">    4054 </span>            :         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_IVB_M_VGA,</a>
<a name="4055"><span class="lineNum">    4055 </span>            :                 reset_ivb_igd },</a>
<a name="4056"><span class="lineNum">    4056 </span>            :         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_IVB_M2_VGA,</a>
<a name="4057"><span class="lineNum">    4057 </span>            :                 reset_ivb_igd },</a>
<a name="4058"><span class="lineNum">    4058 </span>            :         { PCI_VENDOR_ID_SAMSUNG, 0xa804, nvme_disable_and_flr },</a>
<a name="4059"><span class="lineNum">    4059 </span>            :         { PCI_VENDOR_ID_INTEL, 0x0953, delay_250ms_after_flr },</a>
<a name="4060"><span class="lineNum">    4060 </span>            :         { PCI_VENDOR_ID_INTEL, 0x0a54, delay_250ms_after_flr },</a>
<a name="4061"><span class="lineNum">    4061 </span>            :         { PCI_VENDOR_ID_CHELSIO, PCI_ANY_ID,</a>
<a name="4062"><span class="lineNum">    4062 </span>            :                 reset_chelsio_generic_dev },</a>
<a name="4063"><span class="lineNum">    4063 </span>            :         { PCI_VENDOR_ID_HUAWEI, PCI_DEVICE_ID_HINIC_VF,</a>
<a name="4064"><span class="lineNum">    4064 </span>            :                 reset_hinic_vf_dev },</a>
<a name="4065"><span class="lineNum">    4065 </span>            :         { 0 }</a>
<a name="4066"><span class="lineNum">    4066 </span>            : };</a>
<a name="4067"><span class="lineNum">    4067 </span>            : </a>
<a name="4068"><span class="lineNum">    4068 </span>            : /*</a>
<a name="4069"><span class="lineNum">    4069 </span>            :  * These device-specific reset methods are here rather than in a driver</a>
<a name="4070"><span class="lineNum">    4070 </span>            :  * because when a host assigns a device to a guest VM, the host may need</a>
<a name="4071"><span class="lineNum">    4071 </span>            :  * to reset the device but probably doesn't have a driver for it.</a>
<a name="4072"><span class="lineNum">    4072 </span>            :  */</a>
<a name="4073"><span class="lineNum">    4073 </span><span class="lineNoCov">          0 : int pci_dev_specific_reset(struct pci_dev *dev, bool probe)</span></a>
<a name="4074"><span class="lineNum">    4074 </span>            : {</a>
<a name="4075"><span class="lineNum">    4075 </span>            :         const struct pci_dev_reset_methods *i;</a>
<a name="4076"><span class="lineNum">    4076 </span>            : </a>
<a name="4077"><span class="lineNum">    4077 </span><span class="lineNoCov">          0 :         for (i = pci_dev_reset_methods; i-&gt;reset; i++) {</span></a>
<a name="4078"><span class="lineNum">    4078 </span><span class="lineNoCov">          0 :                 if ((i-&gt;vendor == dev-&gt;vendor ||</span></a>
<a name="4079"><span class="lineNum">    4079 </span><span class="lineNoCov">          0 :                      i-&gt;vendor == (u16)PCI_ANY_ID) &amp;&amp;</span></a>
<a name="4080"><span class="lineNum">    4080 </span><span class="lineNoCov">          0 :                     (i-&gt;device == dev-&gt;device ||</span></a>
<a name="4081"><span class="lineNum">    4081 </span>            :                      i-&gt;device == (u16)PCI_ANY_ID))</a>
<a name="4082"><span class="lineNum">    4082 </span><span class="lineNoCov">          0 :                         return i-&gt;reset(dev, probe);</span></a>
<a name="4083"><span class="lineNum">    4083 </span>            :         }</a>
<a name="4084"><span class="lineNum">    4084 </span>            : </a>
<a name="4085"><span class="lineNum">    4085 </span>            :         return -ENOTTY;</a>
<a name="4086"><span class="lineNum">    4086 </span>            : }</a>
<a name="4087"><span class="lineNum">    4087 </span>            : </a>
<a name="4088"><span class="lineNum">    4088 </span><span class="lineNoCov">          0 : static void quirk_dma_func0_alias(struct pci_dev *dev)</span></a>
<a name="4089"><span class="lineNum">    4089 </span>            : {</a>
<a name="4090"><span class="lineNum">    4090 </span><span class="lineNoCov">          0 :         if (PCI_FUNC(dev-&gt;devfn) != 0)</span></a>
<a name="4091"><span class="lineNum">    4091 </span><span class="lineNoCov">          0 :                 pci_add_dma_alias(dev, PCI_DEVFN(PCI_SLOT(dev-&gt;devfn), 0), 1);</span></a>
<a name="4092"><span class="lineNum">    4092 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4093"><span class="lineNum">    4093 </span>            : </a>
<a name="4094"><span class="lineNum">    4094 </span>            : /*</a>
<a name="4095"><span class="lineNum">    4095 </span>            :  * https://bugzilla.redhat.com/show_bug.cgi?id=605888</a>
<a name="4096"><span class="lineNum">    4096 </span>            :  *</a>
<a name="4097"><span class="lineNum">    4097 </span>            :  * Some Ricoh devices use function 0 as the PCIe requester ID for DMA.</a>
<a name="4098"><span class="lineNum">    4098 </span>            :  */</a>
<a name="4099"><span class="lineNum">    4099 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_RICOH, 0xe832, quirk_dma_func0_alias);</a>
<a name="4100"><span class="lineNum">    4100 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_RICOH, 0xe476, quirk_dma_func0_alias);</a>
<a name="4101"><span class="lineNum">    4101 </span>            : </a>
<a name="4102"><span class="lineNum">    4102 </span><span class="lineNoCov">          0 : static void quirk_dma_func1_alias(struct pci_dev *dev)</span></a>
<a name="4103"><span class="lineNum">    4103 </span>            : {</a>
<a name="4104"><span class="lineNum">    4104 </span><span class="lineNoCov">          0 :         if (PCI_FUNC(dev-&gt;devfn) != 1)</span></a>
<a name="4105"><span class="lineNum">    4105 </span><span class="lineNoCov">          0 :                 pci_add_dma_alias(dev, PCI_DEVFN(PCI_SLOT(dev-&gt;devfn), 1), 1);</span></a>
<a name="4106"><span class="lineNum">    4106 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4107"><span class="lineNum">    4107 </span>            : </a>
<a name="4108"><span class="lineNum">    4108 </span>            : /*</a>
<a name="4109"><span class="lineNum">    4109 </span>            :  * Marvell 88SE9123 uses function 1 as the requester ID for DMA.  In some</a>
<a name="4110"><span class="lineNum">    4110 </span>            :  * SKUs function 1 is present and is a legacy IDE controller, in other</a>
<a name="4111"><span class="lineNum">    4111 </span>            :  * SKUs this function is not present, making this a ghost requester.</a>
<a name="4112"><span class="lineNum">    4112 </span>            :  * https://bugzilla.kernel.org/show_bug.cgi?id=42679</a>
<a name="4113"><span class="lineNum">    4113 </span>            :  */</a>
<a name="4114"><span class="lineNum">    4114 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9120,</a>
<a name="4115"><span class="lineNum">    4115 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4116"><span class="lineNum">    4116 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9123,</a>
<a name="4117"><span class="lineNum">    4117 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4118"><span class="lineNum">    4118 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c136 */</a>
<a name="4119"><span class="lineNum">    4119 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9125,</a>
<a name="4120"><span class="lineNum">    4120 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4121"><span class="lineNum">    4121 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9128,</a>
<a name="4122"><span class="lineNum">    4122 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4123"><span class="lineNum">    4123 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c14 */</a>
<a name="4124"><span class="lineNum">    4124 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9130,</a>
<a name="4125"><span class="lineNum">    4125 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4126"><span class="lineNum">    4126 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9170,</a>
<a name="4127"><span class="lineNum">    4127 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4128"><span class="lineNum">    4128 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c47 + c57 */</a>
<a name="4129"><span class="lineNum">    4129 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9172,</a>
<a name="4130"><span class="lineNum">    4130 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4131"><span class="lineNum">    4131 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c59 */</a>
<a name="4132"><span class="lineNum">    4132 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x917a,</a>
<a name="4133"><span class="lineNum">    4133 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4134"><span class="lineNum">    4134 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c78 */</a>
<a name="4135"><span class="lineNum">    4135 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9182,</a>
<a name="4136"><span class="lineNum">    4136 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4137"><span class="lineNum">    4137 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c134 */</a>
<a name="4138"><span class="lineNum">    4138 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9183,</a>
<a name="4139"><span class="lineNum">    4139 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4140"><span class="lineNum">    4140 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c46 */</a>
<a name="4141"><span class="lineNum">    4141 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x91a0,</a>
<a name="4142"><span class="lineNum">    4142 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4143"><span class="lineNum">    4143 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c135 */</a>
<a name="4144"><span class="lineNum">    4144 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9215,</a>
<a name="4145"><span class="lineNum">    4145 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4146"><span class="lineNum">    4146 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c127 */</a>
<a name="4147"><span class="lineNum">    4147 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9220,</a>
<a name="4148"><span class="lineNum">    4148 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4149"><span class="lineNum">    4149 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c49 */</a>
<a name="4150"><span class="lineNum">    4150 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL_EXT, 0x9230,</a>
<a name="4151"><span class="lineNum">    4151 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4152"><span class="lineNum">    4152 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_TTI, 0x0642,</a>
<a name="4153"><span class="lineNum">    4153 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4154"><span class="lineNum">    4154 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_TTI, 0x0645,</a>
<a name="4155"><span class="lineNum">    4155 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4156"><span class="lineNum">    4156 </span>            : /* https://bugs.gentoo.org/show_bug.cgi?id=497630 */</a>
<a name="4157"><span class="lineNum">    4157 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_JMICRON,</a>
<a name="4158"><span class="lineNum">    4158 </span>            :                          PCI_DEVICE_ID_JMICRON_JMB388_ESD,</a>
<a name="4159"><span class="lineNum">    4159 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4160"><span class="lineNum">    4160 </span>            : /* https://bugzilla.kernel.org/show_bug.cgi?id=42679#c117 */</a>
<a name="4161"><span class="lineNum">    4161 </span>            : DECLARE_PCI_FIXUP_HEADER(0x1c28, /* Lite-On */</a>
<a name="4162"><span class="lineNum">    4162 </span>            :                          0x0122, /* Plextor M6E (Marvell 88SS9183)*/</a>
<a name="4163"><span class="lineNum">    4163 </span>            :                          quirk_dma_func1_alias);</a>
<a name="4164"><span class="lineNum">    4164 </span>            : </a>
<a name="4165"><span class="lineNum">    4165 </span>            : /*</a>
<a name="4166"><span class="lineNum">    4166 </span>            :  * Some devices DMA with the wrong devfn, not just the wrong function.</a>
<a name="4167"><span class="lineNum">    4167 </span>            :  * quirk_fixed_dma_alias() uses this table to create fixed aliases, where</a>
<a name="4168"><span class="lineNum">    4168 </span>            :  * the alias is &quot;fixed&quot; and independent of the device devfn.</a>
<a name="4169"><span class="lineNum">    4169 </span>            :  *</a>
<a name="4170"><span class="lineNum">    4170 </span>            :  * For example, the Adaptec 3405 is a PCIe card with an Intel 80333 I/O</a>
<a name="4171"><span class="lineNum">    4171 </span>            :  * processor.  To software, this appears as a PCIe-to-PCI/X bridge with a</a>
<a name="4172"><span class="lineNum">    4172 </span>            :  * single device on the secondary bus.  In reality, the single exposed</a>
<a name="4173"><span class="lineNum">    4173 </span>            :  * device at 0e.0 is the Address Translation Unit (ATU) of the controller</a>
<a name="4174"><span class="lineNum">    4174 </span>            :  * that provides a bridge to the internal bus of the I/O processor.  The</a>
<a name="4175"><span class="lineNum">    4175 </span>            :  * controller supports private devices, which can be hidden from PCI config</a>
<a name="4176"><span class="lineNum">    4176 </span>            :  * space.  In the case of the Adaptec 3405, a private device at 01.0</a>
<a name="4177"><span class="lineNum">    4177 </span>            :  * appears to be the DMA engine, which therefore needs to become a DMA</a>
<a name="4178"><span class="lineNum">    4178 </span>            :  * alias for the device.</a>
<a name="4179"><span class="lineNum">    4179 </span>            :  */</a>
<a name="4180"><span class="lineNum">    4180 </span>            : static const struct pci_device_id fixed_dma_alias_tbl[] = {</a>
<a name="4181"><span class="lineNum">    4181 </span>            :         { PCI_DEVICE_SUB(PCI_VENDOR_ID_ADAPTEC2, 0x0285,</a>
<a name="4182"><span class="lineNum">    4182 </span>            :                          PCI_VENDOR_ID_ADAPTEC2, 0x02bb), /* Adaptec 3405 */</a>
<a name="4183"><span class="lineNum">    4183 </span>            :           .driver_data = PCI_DEVFN(1, 0) },</a>
<a name="4184"><span class="lineNum">    4184 </span>            :         { PCI_DEVICE_SUB(PCI_VENDOR_ID_ADAPTEC2, 0x0285,</a>
<a name="4185"><span class="lineNum">    4185 </span>            :                          PCI_VENDOR_ID_ADAPTEC2, 0x02bc), /* Adaptec 3805 */</a>
<a name="4186"><span class="lineNum">    4186 </span>            :           .driver_data = PCI_DEVFN(1, 0) },</a>
<a name="4187"><span class="lineNum">    4187 </span>            :         { 0 }</a>
<a name="4188"><span class="lineNum">    4188 </span>            : };</a>
<a name="4189"><span class="lineNum">    4189 </span>            : </a>
<a name="4190"><span class="lineNum">    4190 </span><span class="lineNoCov">          0 : static void quirk_fixed_dma_alias(struct pci_dev *dev)</span></a>
<a name="4191"><span class="lineNum">    4191 </span>            : {</a>
<a name="4192"><span class="lineNum">    4192 </span>            :         const struct pci_device_id *id;</a>
<a name="4193"><span class="lineNum">    4193 </span>            : </a>
<a name="4194"><span class="lineNum">    4194 </span><span class="lineNoCov">          0 :         id = pci_match_id(fixed_dma_alias_tbl, dev);</span></a>
<a name="4195"><span class="lineNum">    4195 </span><span class="lineNoCov">          0 :         if (id)</span></a>
<a name="4196"><span class="lineNum">    4196 </span><span class="lineNoCov">          0 :                 pci_add_dma_alias(dev, id-&gt;driver_data, 1);</span></a>
<a name="4197"><span class="lineNum">    4197 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4198"><span class="lineNum">    4198 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ADAPTEC2, 0x0285, quirk_fixed_dma_alias);</a>
<a name="4199"><span class="lineNum">    4199 </span>            : </a>
<a name="4200"><span class="lineNum">    4200 </span>            : /*</a>
<a name="4201"><span class="lineNum">    4201 </span>            :  * A few PCIe-to-PCI bridges fail to expose a PCIe capability, resulting in</a>
<a name="4202"><span class="lineNum">    4202 </span>            :  * using the wrong DMA alias for the device.  Some of these devices can be</a>
<a name="4203"><span class="lineNum">    4203 </span>            :  * used as either forward or reverse bridges, so we need to test whether the</a>
<a name="4204"><span class="lineNum">    4204 </span>            :  * device is operating in the correct mode.  We could probably apply this</a>
<a name="4205"><span class="lineNum">    4205 </span>            :  * quirk to PCI_ANY_ID, but for now we'll just use known offenders.  The test</a>
<a name="4206"><span class="lineNum">    4206 </span>            :  * is for a non-root, non-PCIe bridge where the upstream device is PCIe and</a>
<a name="4207"><span class="lineNum">    4207 </span>            :  * is not a PCIe-to-PCI bridge, then @pdev is actually a PCIe-to-PCI bridge.</a>
<a name="4208"><span class="lineNum">    4208 </span>            :  */</a>
<a name="4209"><span class="lineNum">    4209 </span><span class="lineNoCov">          0 : static void quirk_use_pcie_bridge_dma_alias(struct pci_dev *pdev)</span></a>
<a name="4210"><span class="lineNum">    4210 </span>            : {</a>
<a name="4211"><span class="lineNum">    4211 </span><span class="lineNoCov">          0 :         if (!pci_is_root_bus(pdev-&gt;bus) &amp;&amp;</span></a>
<a name="4212"><span class="lineNum">    4212 </span><span class="lineNoCov">          0 :             pdev-&gt;hdr_type == PCI_HEADER_TYPE_BRIDGE &amp;&amp;</span></a>
<a name="4213"><span class="lineNum">    4213 </span><span class="lineNoCov">          0 :             !pci_is_pcie(pdev) &amp;&amp; pci_is_pcie(pdev-&gt;bus-&gt;self) &amp;&amp;</span></a>
<a name="4214"><span class="lineNum">    4214 </span><span class="lineNoCov">          0 :             pci_pcie_type(pdev-&gt;bus-&gt;self) != PCI_EXP_TYPE_PCI_BRIDGE)</span></a>
<a name="4215"><span class="lineNum">    4215 </span><span class="lineNoCov">          0 :                 pdev-&gt;dev_flags |= PCI_DEV_FLAG_PCIE_BRIDGE_ALIAS;</span></a>
<a name="4216"><span class="lineNum">    4216 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4217"><span class="lineNum">    4217 </span>            : /* ASM1083/1085, https://bugzilla.kernel.org/show_bug.cgi?id=44881#c46 */</a>
<a name="4218"><span class="lineNum">    4218 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ASMEDIA, 0x1080,</a>
<a name="4219"><span class="lineNum">    4219 </span>            :                          quirk_use_pcie_bridge_dma_alias);</a>
<a name="4220"><span class="lineNum">    4220 </span>            : /* Tundra 8113, https://bugzilla.kernel.org/show_bug.cgi?id=44881#c43 */</a>
<a name="4221"><span class="lineNum">    4221 </span>            : DECLARE_PCI_FIXUP_HEADER(0x10e3, 0x8113, quirk_use_pcie_bridge_dma_alias);</a>
<a name="4222"><span class="lineNum">    4222 </span>            : /* ITE 8892, https://bugzilla.kernel.org/show_bug.cgi?id=73551 */</a>
<a name="4223"><span class="lineNum">    4223 </span>            : DECLARE_PCI_FIXUP_HEADER(0x1283, 0x8892, quirk_use_pcie_bridge_dma_alias);</a>
<a name="4224"><span class="lineNum">    4224 </span>            : /* ITE 8893 has the same problem as the 8892 */</a>
<a name="4225"><span class="lineNum">    4225 </span>            : DECLARE_PCI_FIXUP_HEADER(0x1283, 0x8893, quirk_use_pcie_bridge_dma_alias);</a>
<a name="4226"><span class="lineNum">    4226 </span>            : /* Intel 82801, https://bugzilla.kernel.org/show_bug.cgi?id=44881#c49 */</a>
<a name="4227"><span class="lineNum">    4227 </span>            : DECLARE_PCI_FIXUP_HEADER(0x8086, 0x244e, quirk_use_pcie_bridge_dma_alias);</a>
<a name="4228"><span class="lineNum">    4228 </span>            : </a>
<a name="4229"><span class="lineNum">    4229 </span>            : /*</a>
<a name="4230"><span class="lineNum">    4230 </span>            :  * MIC x200 NTB forwards PCIe traffic using multiple alien RIDs. They have to</a>
<a name="4231"><span class="lineNum">    4231 </span>            :  * be added as aliases to the DMA device in order to allow buffer access</a>
<a name="4232"><span class="lineNum">    4232 </span>            :  * when IOMMU is enabled. Following devfns have to match RIT-LUT table</a>
<a name="4233"><span class="lineNum">    4233 </span>            :  * programmed in the EEPROM.</a>
<a name="4234"><span class="lineNum">    4234 </span>            :  */</a>
<a name="4235"><span class="lineNum">    4235 </span><span class="lineNoCov">          0 : static void quirk_mic_x200_dma_alias(struct pci_dev *pdev)</span></a>
<a name="4236"><span class="lineNum">    4236 </span>            : {</a>
<a name="4237"><span class="lineNum">    4237 </span><span class="lineNoCov">          0 :         pci_add_dma_alias(pdev, PCI_DEVFN(0x10, 0x0), 1);</span></a>
<a name="4238"><span class="lineNum">    4238 </span><span class="lineNoCov">          0 :         pci_add_dma_alias(pdev, PCI_DEVFN(0x11, 0x0), 1);</span></a>
<a name="4239"><span class="lineNum">    4239 </span><span class="lineNoCov">          0 :         pci_add_dma_alias(pdev, PCI_DEVFN(0x12, 0x3), 1);</span></a>
<a name="4240"><span class="lineNum">    4240 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4241"><span class="lineNum">    4241 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x2260, quirk_mic_x200_dma_alias);</a>
<a name="4242"><span class="lineNum">    4242 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x2264, quirk_mic_x200_dma_alias);</a>
<a name="4243"><span class="lineNum">    4243 </span>            : </a>
<a name="4244"><span class="lineNum">    4244 </span>            : /*</a>
<a name="4245"><span class="lineNum">    4245 </span>            :  * Intel Visual Compute Accelerator (VCA) is a family of PCIe add-in devices</a>
<a name="4246"><span class="lineNum">    4246 </span>            :  * exposing computational units via Non Transparent Bridges (NTB, PEX 87xx).</a>
<a name="4247"><span class="lineNum">    4247 </span>            :  *</a>
<a name="4248"><span class="lineNum">    4248 </span>            :  * Similarly to MIC x200, we need to add DMA aliases to allow buffer access</a>
<a name="4249"><span class="lineNum">    4249 </span>            :  * when IOMMU is enabled.  These aliases allow computational unit access to</a>
<a name="4250"><span class="lineNum">    4250 </span>            :  * host memory.  These aliases mark the whole VCA device as one IOMMU</a>
<a name="4251"><span class="lineNum">    4251 </span>            :  * group.</a>
<a name="4252"><span class="lineNum">    4252 </span>            :  *</a>
<a name="4253"><span class="lineNum">    4253 </span>            :  * All possible slot numbers (0x20) are used, since we are unable to tell</a>
<a name="4254"><span class="lineNum">    4254 </span>            :  * what slot is used on other side.  This quirk is intended for both host</a>
<a name="4255"><span class="lineNum">    4255 </span>            :  * and computational unit sides.  The VCA devices have up to five functions</a>
<a name="4256"><span class="lineNum">    4256 </span>            :  * (four for DMA channels and one additional).</a>
<a name="4257"><span class="lineNum">    4257 </span>            :  */</a>
<a name="4258"><span class="lineNum">    4258 </span><span class="lineNoCov">          0 : static void quirk_pex_vca_alias(struct pci_dev *pdev)</span></a>
<a name="4259"><span class="lineNum">    4259 </span>            : {</a>
<a name="4260"><span class="lineNum">    4260 </span><span class="lineNoCov">          0 :         const unsigned int num_pci_slots = 0x20;</span></a>
<a name="4261"><span class="lineNum">    4261 </span>            :         unsigned int slot;</a>
<a name="4262"><span class="lineNum">    4262 </span>            : </a>
<a name="4263"><span class="lineNum">    4263 </span><span class="lineNoCov">          0 :         for (slot = 0; slot &lt; num_pci_slots; slot++)</span></a>
<a name="4264"><span class="lineNum">    4264 </span><span class="lineNoCov">          0 :                 pci_add_dma_alias(pdev, PCI_DEVFN(slot, 0x0), 5);</span></a>
<a name="4265"><span class="lineNum">    4265 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4266"><span class="lineNum">    4266 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x2954, quirk_pex_vca_alias);</a>
<a name="4267"><span class="lineNum">    4267 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x2955, quirk_pex_vca_alias);</a>
<a name="4268"><span class="lineNum">    4268 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x2956, quirk_pex_vca_alias);</a>
<a name="4269"><span class="lineNum">    4269 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x2958, quirk_pex_vca_alias);</a>
<a name="4270"><span class="lineNum">    4270 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x2959, quirk_pex_vca_alias);</a>
<a name="4271"><span class="lineNum">    4271 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x295A, quirk_pex_vca_alias);</a>
<a name="4272"><span class="lineNum">    4272 </span>            : </a>
<a name="4273"><span class="lineNum">    4273 </span>            : /*</a>
<a name="4274"><span class="lineNum">    4274 </span>            :  * The IOMMU and interrupt controller on Broadcom Vulcan/Cavium ThunderX2 are</a>
<a name="4275"><span class="lineNum">    4275 </span>            :  * associated not at the root bus, but at a bridge below. This quirk avoids</a>
<a name="4276"><span class="lineNum">    4276 </span>            :  * generating invalid DMA aliases.</a>
<a name="4277"><span class="lineNum">    4277 </span>            :  */</a>
<a name="4278"><span class="lineNum">    4278 </span><span class="lineNoCov">          0 : static void quirk_bridge_cavm_thrx2_pcie_root(struct pci_dev *pdev)</span></a>
<a name="4279"><span class="lineNum">    4279 </span>            : {</a>
<a name="4280"><span class="lineNum">    4280 </span><span class="lineNoCov">          0 :         pdev-&gt;dev_flags |= PCI_DEV_FLAGS_BRIDGE_XLATE_ROOT;</span></a>
<a name="4281"><span class="lineNum">    4281 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4282"><span class="lineNum">    4282 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_BROADCOM, 0x9000,</a>
<a name="4283"><span class="lineNum">    4283 </span>            :                                 quirk_bridge_cavm_thrx2_pcie_root);</a>
<a name="4284"><span class="lineNum">    4284 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_BROADCOM, 0x9084,</a>
<a name="4285"><span class="lineNum">    4285 </span>            :                                 quirk_bridge_cavm_thrx2_pcie_root);</a>
<a name="4286"><span class="lineNum">    4286 </span>            : </a>
<a name="4287"><span class="lineNum">    4287 </span>            : /*</a>
<a name="4288"><span class="lineNum">    4288 </span>            :  * Intersil/Techwell TW686[4589]-based video capture cards have an empty (zero)</a>
<a name="4289"><span class="lineNum">    4289 </span>            :  * class code.  Fix it.</a>
<a name="4290"><span class="lineNum">    4290 </span>            :  */</a>
<a name="4291"><span class="lineNum">    4291 </span><span class="lineNoCov">          0 : static void quirk_tw686x_class(struct pci_dev *pdev)</span></a>
<a name="4292"><span class="lineNum">    4292 </span>            : {</a>
<a name="4293"><span class="lineNum">    4293 </span><span class="lineNoCov">          0 :         u32 class = pdev-&gt;class;</span></a>
<a name="4294"><span class="lineNum">    4294 </span>            : </a>
<a name="4295"><span class="lineNum">    4295 </span>            :         /* Use &quot;Multimedia controller&quot; class */</a>
<a name="4296"><span class="lineNum">    4296 </span><span class="lineNoCov">          0 :         pdev-&gt;class = (PCI_CLASS_MULTIMEDIA_OTHER &lt;&lt; 8) | 0x01;</span></a>
<a name="4297"><span class="lineNum">    4297 </span><span class="lineNoCov">          0 :         pci_info(pdev, &quot;TW686x PCI class overridden (%#08x -&gt; %#08x)\n&quot;,</span></a>
<a name="4298"><span class="lineNum">    4298 </span>            :                  class, pdev-&gt;class);</a>
<a name="4299"><span class="lineNum">    4299 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4300"><span class="lineNum">    4300 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(0x1797, 0x6864, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4301"><span class="lineNum">    4301 </span>            :                               quirk_tw686x_class);</a>
<a name="4302"><span class="lineNum">    4302 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(0x1797, 0x6865, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4303"><span class="lineNum">    4303 </span>            :                               quirk_tw686x_class);</a>
<a name="4304"><span class="lineNum">    4304 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(0x1797, 0x6868, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4305"><span class="lineNum">    4305 </span>            :                               quirk_tw686x_class);</a>
<a name="4306"><span class="lineNum">    4306 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(0x1797, 0x6869, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4307"><span class="lineNum">    4307 </span>            :                               quirk_tw686x_class);</a>
<a name="4308"><span class="lineNum">    4308 </span>            : </a>
<a name="4309"><span class="lineNum">    4309 </span>            : /*</a>
<a name="4310"><span class="lineNum">    4310 </span>            :  * Some devices have problems with Transaction Layer Packets with the Relaxed</a>
<a name="4311"><span class="lineNum">    4311 </span>            :  * Ordering Attribute set.  Such devices should mark themselves and other</a>
<a name="4312"><span class="lineNum">    4312 </span>            :  * device drivers should check before sending TLPs with RO set.</a>
<a name="4313"><span class="lineNum">    4313 </span>            :  */</a>
<a name="4314"><span class="lineNum">    4314 </span><span class="lineNoCov">          0 : static void quirk_relaxedordering_disable(struct pci_dev *dev)</span></a>
<a name="4315"><span class="lineNum">    4315 </span>            : {</a>
<a name="4316"><span class="lineNum">    4316 </span><span class="lineNoCov">          0 :         dev-&gt;dev_flags |= PCI_DEV_FLAGS_NO_RELAXED_ORDERING;</span></a>
<a name="4317"><span class="lineNum">    4317 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Disable Relaxed Ordering Attributes to avoid PCIe Completion erratum\n&quot;);</span></a>
<a name="4318"><span class="lineNum">    4318 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4319"><span class="lineNum">    4319 </span>            : </a>
<a name="4320"><span class="lineNum">    4320 </span>            : /*</a>
<a name="4321"><span class="lineNum">    4321 </span>            :  * Intel Xeon processors based on Broadwell/Haswell microarchitecture Root</a>
<a name="4322"><span class="lineNum">    4322 </span>            :  * Complex have a Flow Control Credit issue which can cause performance</a>
<a name="4323"><span class="lineNum">    4323 </span>            :  * problems with Upstream Transaction Layer Packets with Relaxed Ordering set.</a>
<a name="4324"><span class="lineNum">    4324 </span>            :  */</a>
<a name="4325"><span class="lineNum">    4325 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f01, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4326"><span class="lineNum">    4326 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4327"><span class="lineNum">    4327 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f02, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4328"><span class="lineNum">    4328 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4329"><span class="lineNum">    4329 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f03, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4330"><span class="lineNum">    4330 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4331"><span class="lineNum">    4331 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f04, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4332"><span class="lineNum">    4332 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4333"><span class="lineNum">    4333 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f05, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4334"><span class="lineNum">    4334 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4335"><span class="lineNum">    4335 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f06, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4336"><span class="lineNum">    4336 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4337"><span class="lineNum">    4337 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f07, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4338"><span class="lineNum">    4338 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4339"><span class="lineNum">    4339 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f08, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4340"><span class="lineNum">    4340 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4341"><span class="lineNum">    4341 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f09, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4342"><span class="lineNum">    4342 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4343"><span class="lineNum">    4343 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f0a, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4344"><span class="lineNum">    4344 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4345"><span class="lineNum">    4345 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f0b, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4346"><span class="lineNum">    4346 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4347"><span class="lineNum">    4347 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f0c, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4348"><span class="lineNum">    4348 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4349"><span class="lineNum">    4349 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f0d, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4350"><span class="lineNum">    4350 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4351"><span class="lineNum">    4351 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x6f0e, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4352"><span class="lineNum">    4352 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4353"><span class="lineNum">    4353 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f01, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4354"><span class="lineNum">    4354 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4355"><span class="lineNum">    4355 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f02, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4356"><span class="lineNum">    4356 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4357"><span class="lineNum">    4357 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f03, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4358"><span class="lineNum">    4358 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4359"><span class="lineNum">    4359 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f04, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4360"><span class="lineNum">    4360 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4361"><span class="lineNum">    4361 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f05, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4362"><span class="lineNum">    4362 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4363"><span class="lineNum">    4363 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f06, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4364"><span class="lineNum">    4364 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4365"><span class="lineNum">    4365 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f07, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4366"><span class="lineNum">    4366 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4367"><span class="lineNum">    4367 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f08, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4368"><span class="lineNum">    4368 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4369"><span class="lineNum">    4369 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f09, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4370"><span class="lineNum">    4370 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4371"><span class="lineNum">    4371 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f0a, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4372"><span class="lineNum">    4372 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4373"><span class="lineNum">    4373 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f0b, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4374"><span class="lineNum">    4374 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4375"><span class="lineNum">    4375 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f0c, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4376"><span class="lineNum">    4376 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4377"><span class="lineNum">    4377 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f0d, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4378"><span class="lineNum">    4378 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4379"><span class="lineNum">    4379 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, 0x2f0e, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4380"><span class="lineNum">    4380 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4381"><span class="lineNum">    4381 </span>            : </a>
<a name="4382"><span class="lineNum">    4382 </span>            : /*</a>
<a name="4383"><span class="lineNum">    4383 </span>            :  * The AMD ARM A1100 (aka &quot;SEATTLE&quot;) SoC has a bug in its PCIe Root Complex</a>
<a name="4384"><span class="lineNum">    4384 </span>            :  * where Upstream Transaction Layer Packets with the Relaxed Ordering</a>
<a name="4385"><span class="lineNum">    4385 </span>            :  * Attribute clear are allowed to bypass earlier TLPs with Relaxed Ordering</a>
<a name="4386"><span class="lineNum">    4386 </span>            :  * set.  This is a violation of the PCIe 3.0 Transaction Ordering Rules</a>
<a name="4387"><span class="lineNum">    4387 </span>            :  * outlined in Section 2.4.1 (PCI Express(r) Base Specification Revision 3.0</a>
<a name="4388"><span class="lineNum">    4388 </span>            :  * November 10, 2010).  As a result, on this platform we can't use Relaxed</a>
<a name="4389"><span class="lineNum">    4389 </span>            :  * Ordering for Upstream TLPs.</a>
<a name="4390"><span class="lineNum">    4390 </span>            :  */</a>
<a name="4391"><span class="lineNum">    4391 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_AMD, 0x1a00, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4392"><span class="lineNum">    4392 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4393"><span class="lineNum">    4393 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_AMD, 0x1a01, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4394"><span class="lineNum">    4394 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4395"><span class="lineNum">    4395 </span>            : DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_AMD, 0x1a02, PCI_CLASS_NOT_DEFINED, 8,</a>
<a name="4396"><span class="lineNum">    4396 </span>            :                               quirk_relaxedordering_disable);</a>
<a name="4397"><span class="lineNum">    4397 </span>            : </a>
<a name="4398"><span class="lineNum">    4398 </span>            : /*</a>
<a name="4399"><span class="lineNum">    4399 </span>            :  * Per PCIe r3.0, sec 2.2.9, &quot;Completion headers must supply the same</a>
<a name="4400"><span class="lineNum">    4400 </span>            :  * values for the Attribute as were supplied in the header of the</a>
<a name="4401"><span class="lineNum">    4401 </span>            :  * corresponding Request, except as explicitly allowed when IDO is used.&quot;</a>
<a name="4402"><span class="lineNum">    4402 </span>            :  *</a>
<a name="4403"><span class="lineNum">    4403 </span>            :  * If a non-compliant device generates a completion with a different</a>
<a name="4404"><span class="lineNum">    4404 </span>            :  * attribute than the request, the receiver may accept it (which itself</a>
<a name="4405"><span class="lineNum">    4405 </span>            :  * seems non-compliant based on sec 2.3.2), or it may handle it as a</a>
<a name="4406"><span class="lineNum">    4406 </span>            :  * Malformed TLP or an Unexpected Completion, which will probably lead to a</a>
<a name="4407"><span class="lineNum">    4407 </span>            :  * device access timeout.</a>
<a name="4408"><span class="lineNum">    4408 </span>            :  *</a>
<a name="4409"><span class="lineNum">    4409 </span>            :  * If the non-compliant device generates completions with zero attributes</a>
<a name="4410"><span class="lineNum">    4410 </span>            :  * (instead of copying the attributes from the request), we can work around</a>
<a name="4411"><span class="lineNum">    4411 </span>            :  * this by disabling the &quot;Relaxed Ordering&quot; and &quot;No Snoop&quot; attributes in</a>
<a name="4412"><span class="lineNum">    4412 </span>            :  * upstream devices so they always generate requests with zero attributes.</a>
<a name="4413"><span class="lineNum">    4413 </span>            :  *</a>
<a name="4414"><span class="lineNum">    4414 </span>            :  * This affects other devices under the same Root Port, but since these</a>
<a name="4415"><span class="lineNum">    4415 </span>            :  * attributes are performance hints, there should be no functional problem.</a>
<a name="4416"><span class="lineNum">    4416 </span>            :  *</a>
<a name="4417"><span class="lineNum">    4417 </span>            :  * Note that Configuration Space accesses are never supposed to have TLP</a>
<a name="4418"><span class="lineNum">    4418 </span>            :  * Attributes, so we're safe waiting till after any Configuration Space</a>
<a name="4419"><span class="lineNum">    4419 </span>            :  * accesses to do the Root Port fixup.</a>
<a name="4420"><span class="lineNum">    4420 </span>            :  */</a>
<a name="4421"><span class="lineNum">    4421 </span><span class="lineNoCov">          0 : static void quirk_disable_root_port_attributes(struct pci_dev *pdev)</span></a>
<a name="4422"><span class="lineNum">    4422 </span>            : {</a>
<a name="4423"><span class="lineNum">    4423 </span><span class="lineNoCov">          0 :         struct pci_dev *root_port = pcie_find_root_port(pdev);</span></a>
<a name="4424"><span class="lineNum">    4424 </span>            : </a>
<a name="4425"><span class="lineNum">    4425 </span><span class="lineNoCov">          0 :         if (!root_port) {</span></a>
<a name="4426"><span class="lineNum">    4426 </span><span class="lineNoCov">          0 :                 pci_warn(pdev, &quot;PCIe Completion erratum may cause device errors\n&quot;);</span></a>
<a name="4427"><span class="lineNum">    4427 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="4428"><span class="lineNum">    4428 </span>            :         }</a>
<a name="4429"><span class="lineNum">    4429 </span>            : </a>
<a name="4430"><span class="lineNum">    4430 </span><span class="lineNoCov">          0 :         pci_info(root_port, &quot;Disabling No Snoop/Relaxed Ordering Attributes to avoid PCIe Completion erratum in %s\n&quot;,</span></a>
<a name="4431"><span class="lineNum">    4431 </span>            :                  dev_name(&amp;pdev-&gt;dev));</a>
<a name="4432"><span class="lineNum">    4432 </span><span class="lineNoCov">          0 :         pcie_capability_clear_and_set_word(root_port, PCI_EXP_DEVCTL,</span></a>
<a name="4433"><span class="lineNum">    4433 </span>            :                                            PCI_EXP_DEVCTL_RELAX_EN |</a>
<a name="4434"><span class="lineNum">    4434 </span>            :                                            PCI_EXP_DEVCTL_NOSNOOP_EN, 0);</a>
<a name="4435"><span class="lineNum">    4435 </span>            : }</a>
<a name="4436"><span class="lineNum">    4436 </span>            : </a>
<a name="4437"><span class="lineNum">    4437 </span>            : /*</a>
<a name="4438"><span class="lineNum">    4438 </span>            :  * The Chelsio T5 chip fails to copy TLP Attributes from a Request to the</a>
<a name="4439"><span class="lineNum">    4439 </span>            :  * Completion it generates.</a>
<a name="4440"><span class="lineNum">    4440 </span>            :  */</a>
<a name="4441"><span class="lineNum">    4441 </span><span class="lineNoCov">          0 : static void quirk_chelsio_T5_disable_root_port_attributes(struct pci_dev *pdev)</span></a>
<a name="4442"><span class="lineNum">    4442 </span>            : {</a>
<a name="4443"><span class="lineNum">    4443 </span>            :         /*</a>
<a name="4444"><span class="lineNum">    4444 </span>            :          * This mask/compare operation selects for Physical Function 4 on a</a>
<a name="4445"><span class="lineNum">    4445 </span>            :          * T5.  We only need to fix up the Root Port once for any of the</a>
<a name="4446"><span class="lineNum">    4446 </span>            :          * PFs.  PF[0..3] have PCI Device IDs of 0x50xx, but PF4 is uniquely</a>
<a name="4447"><span class="lineNum">    4447 </span>            :          * 0x54xx so we use that one.</a>
<a name="4448"><span class="lineNum">    4448 </span>            :          */</a>
<a name="4449"><span class="lineNum">    4449 </span><span class="lineNoCov">          0 :         if ((pdev-&gt;device &amp; 0xff00) == 0x5400)</span></a>
<a name="4450"><span class="lineNum">    4450 </span><span class="lineNoCov">          0 :                 quirk_disable_root_port_attributes(pdev);</span></a>
<a name="4451"><span class="lineNum">    4451 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4452"><span class="lineNum">    4452 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_CHELSIO, PCI_ANY_ID,</a>
<a name="4453"><span class="lineNum">    4453 </span>            :                          quirk_chelsio_T5_disable_root_port_attributes);</a>
<a name="4454"><span class="lineNum">    4454 </span>            : </a>
<a name="4455"><span class="lineNum">    4455 </span>            : /*</a>
<a name="4456"><span class="lineNum">    4456 </span>            :  * pci_acs_ctrl_enabled - compare desired ACS controls with those provided</a>
<a name="4457"><span class="lineNum">    4457 </span>            :  *                        by a device</a>
<a name="4458"><span class="lineNum">    4458 </span>            :  * @acs_ctrl_req: Bitmask of desired ACS controls</a>
<a name="4459"><span class="lineNum">    4459 </span>            :  * @acs_ctrl_ena: Bitmask of ACS controls enabled or provided implicitly by</a>
<a name="4460"><span class="lineNum">    4460 </span>            :  *                the hardware design</a>
<a name="4461"><span class="lineNum">    4461 </span>            :  *</a>
<a name="4462"><span class="lineNum">    4462 </span>            :  * Return 1 if all ACS controls in the @acs_ctrl_req bitmask are included</a>
<a name="4463"><span class="lineNum">    4463 </span>            :  * in @acs_ctrl_ena, i.e., the device provides all the access controls the</a>
<a name="4464"><span class="lineNum">    4464 </span>            :  * caller desires.  Return 0 otherwise.</a>
<a name="4465"><span class="lineNum">    4465 </span>            :  */</a>
<a name="4466"><span class="lineNum">    4466 </span>            : static int pci_acs_ctrl_enabled(u16 acs_ctrl_req, u16 acs_ctrl_ena)</a>
<a name="4467"><span class="lineNum">    4467 </span>            : {</a>
<a name="4468"><span class="lineNum">    4468 </span><span class="lineNoCov">          0 :         if ((acs_ctrl_req &amp; acs_ctrl_ena) == acs_ctrl_req)</span></a>
<a name="4469"><span class="lineNum">    4469 </span>            :                 return 1;</a>
<a name="4470"><span class="lineNum">    4470 </span>            :         return 0;</a>
<a name="4471"><span class="lineNum">    4471 </span>            : }</a>
<a name="4472"><span class="lineNum">    4472 </span>            : </a>
<a name="4473"><span class="lineNum">    4473 </span>            : /*</a>
<a name="4474"><span class="lineNum">    4474 </span>            :  * AMD has indicated that the devices below do not support peer-to-peer</a>
<a name="4475"><span class="lineNum">    4475 </span>            :  * in any system where they are found in the southbridge with an AMD</a>
<a name="4476"><span class="lineNum">    4476 </span>            :  * IOMMU in the system.  Multifunction devices that do not support</a>
<a name="4477"><span class="lineNum">    4477 </span>            :  * peer-to-peer between functions can claim to support a subset of ACS.</a>
<a name="4478"><span class="lineNum">    4478 </span>            :  * Such devices effectively enable request redirect (RR) and completion</a>
<a name="4479"><span class="lineNum">    4479 </span>            :  * redirect (CR) since all transactions are redirected to the upstream</a>
<a name="4480"><span class="lineNum">    4480 </span>            :  * root complex.</a>
<a name="4481"><span class="lineNum">    4481 </span>            :  *</a>
<a name="4482"><span class="lineNum">    4482 </span>            :  * https://lore.kernel.org/r/201207111426.q6BEQTbh002928@mail.maya.org/</a>
<a name="4483"><span class="lineNum">    4483 </span>            :  * https://lore.kernel.org/r/20120711165854.GM25282@amd.com/</a>
<a name="4484"><span class="lineNum">    4484 </span>            :  * https://lore.kernel.org/r/20121005130857.GX4009@amd.com/</a>
<a name="4485"><span class="lineNum">    4485 </span>            :  *</a>
<a name="4486"><span class="lineNum">    4486 </span>            :  * 1002:4385 SBx00 SMBus Controller</a>
<a name="4487"><span class="lineNum">    4487 </span>            :  * 1002:439c SB7x0/SB8x0/SB9x0 IDE Controller</a>
<a name="4488"><span class="lineNum">    4488 </span>            :  * 1002:4383 SBx00 Azalia (Intel HDA)</a>
<a name="4489"><span class="lineNum">    4489 </span>            :  * 1002:439d SB7x0/SB8x0/SB9x0 LPC host controller</a>
<a name="4490"><span class="lineNum">    4490 </span>            :  * 1002:4384 SBx00 PCI to PCI Bridge</a>
<a name="4491"><span class="lineNum">    4491 </span>            :  * 1002:4399 SB7x0/SB8x0/SB9x0 USB OHCI2 Controller</a>
<a name="4492"><span class="lineNum">    4492 </span>            :  *</a>
<a name="4493"><span class="lineNum">    4493 </span>            :  * https://bugzilla.kernel.org/show_bug.cgi?id=81841#c15</a>
<a name="4494"><span class="lineNum">    4494 </span>            :  *</a>
<a name="4495"><span class="lineNum">    4495 </span>            :  * 1022:780f [AMD] FCH PCI Bridge</a>
<a name="4496"><span class="lineNum">    4496 </span>            :  * 1022:7809 [AMD] FCH USB OHCI Controller</a>
<a name="4497"><span class="lineNum">    4497 </span>            :  */</a>
<a name="4498"><span class="lineNum">    4498 </span><span class="lineNoCov">          0 : static int pci_quirk_amd_sb_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4499"><span class="lineNum">    4499 </span>            : {</a>
<a name="4500"><span class="lineNum">    4500 </span>            : #ifdef CONFIG_ACPI</a>
<a name="4501"><span class="lineNum">    4501 </span>            :         struct acpi_table_header *header = NULL;</a>
<a name="4502"><span class="lineNum">    4502 </span>            :         acpi_status status;</a>
<a name="4503"><span class="lineNum">    4503 </span>            : </a>
<a name="4504"><span class="lineNum">    4504 </span>            :         /* Targeting multifunction devices on the SB (appears on root bus) */</a>
<a name="4505"><span class="lineNum">    4505 </span>            :         if (!dev-&gt;multifunction || !pci_is_root_bus(dev-&gt;bus))</a>
<a name="4506"><span class="lineNum">    4506 </span>            :                 return -ENODEV;</a>
<a name="4507"><span class="lineNum">    4507 </span>            : </a>
<a name="4508"><span class="lineNum">    4508 </span>            :         /* The IVRS table describes the AMD IOMMU */</a>
<a name="4509"><span class="lineNum">    4509 </span>            :         status = acpi_get_table(&quot;IVRS&quot;, 0, &amp;header);</a>
<a name="4510"><span class="lineNum">    4510 </span>            :         if (ACPI_FAILURE(status))</a>
<a name="4511"><span class="lineNum">    4511 </span>            :                 return -ENODEV;</a>
<a name="4512"><span class="lineNum">    4512 </span>            : </a>
<a name="4513"><span class="lineNum">    4513 </span>            :         acpi_put_table(header);</a>
<a name="4514"><span class="lineNum">    4514 </span>            : </a>
<a name="4515"><span class="lineNum">    4515 </span>            :         /* Filter out flags not applicable to multifunction */</a>
<a name="4516"><span class="lineNum">    4516 </span>            :         acs_flags &amp;= (PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_EC | PCI_ACS_DT);</a>
<a name="4517"><span class="lineNum">    4517 </span>            : </a>
<a name="4518"><span class="lineNum">    4518 </span>            :         return pci_acs_ctrl_enabled(acs_flags, PCI_ACS_RR | PCI_ACS_CR);</a>
<a name="4519"><span class="lineNum">    4519 </span>            : #else</a>
<a name="4520"><span class="lineNum">    4520 </span><span class="lineNoCov">          0 :         return -ENODEV;</span></a>
<a name="4521"><span class="lineNum">    4521 </span>            : #endif</a>
<a name="4522"><span class="lineNum">    4522 </span>            : }</a>
<a name="4523"><span class="lineNum">    4523 </span>            : </a>
<a name="4524"><span class="lineNum">    4524 </span>            : static bool pci_quirk_cavium_acs_match(struct pci_dev *dev)</a>
<a name="4525"><span class="lineNum">    4525 </span>            : {</a>
<a name="4526"><span class="lineNum">    4526 </span><span class="lineNoCov">          0 :         if (!pci_is_pcie(dev) || pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT)</span></a>
<a name="4527"><span class="lineNum">    4527 </span>            :                 return false;</a>
<a name="4528"><span class="lineNum">    4528 </span>            : </a>
<a name="4529"><span class="lineNum">    4529 </span><span class="lineNoCov">          0 :         switch (dev-&gt;device) {</span></a>
<a name="4530"><span class="lineNum">    4530 </span>            :         /*</a>
<a name="4531"><span class="lineNum">    4531 </span>            :          * Effectively selects all downstream ports for whole ThunderX1</a>
<a name="4532"><span class="lineNum">    4532 </span>            :          * (which represents 8 SoCs).</a>
<a name="4533"><span class="lineNum">    4533 </span>            :          */</a>
<a name="4534"><span class="lineNum">    4534 </span>            :         case 0xa000 ... 0xa7ff: /* ThunderX1 */</a>
<a name="4535"><span class="lineNum">    4535 </span>            :         case 0xaf84:  /* ThunderX2 */</a>
<a name="4536"><span class="lineNum">    4536 </span>            :         case 0xb884:  /* ThunderX3 */</a>
<a name="4537"><span class="lineNum">    4537 </span>            :                 return true;</a>
<a name="4538"><span class="lineNum">    4538 </span>            :         default:</a>
<a name="4539"><span class="lineNum">    4539 </span>            :                 return false;</a>
<a name="4540"><span class="lineNum">    4540 </span>            :         }</a>
<a name="4541"><span class="lineNum">    4541 </span>            : }</a>
<a name="4542"><span class="lineNum">    4542 </span>            : </a>
<a name="4543"><span class="lineNum">    4543 </span><span class="lineNoCov">          0 : static int pci_quirk_cavium_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4544"><span class="lineNum">    4544 </span>            : {</a>
<a name="4545"><span class="lineNum">    4545 </span><span class="lineNoCov">          0 :         if (!pci_quirk_cavium_acs_match(dev))</span></a>
<a name="4546"><span class="lineNum">    4546 </span>            :                 return -ENOTTY;</a>
<a name="4547"><span class="lineNum">    4547 </span>            : </a>
<a name="4548"><span class="lineNum">    4548 </span>            :         /*</a>
<a name="4549"><span class="lineNum">    4549 </span>            :          * Cavium Root Ports don't advertise an ACS capability.  However,</a>
<a name="4550"><span class="lineNum">    4550 </span>            :          * the RTL internally implements similar protection as if ACS had</a>
<a name="4551"><span class="lineNum">    4551 </span>            :          * Source Validation, Request Redirection, Completion Redirection,</a>
<a name="4552"><span class="lineNum">    4552 </span>            :          * and Upstream Forwarding features enabled.  Assert that the</a>
<a name="4553"><span class="lineNum">    4553 </span>            :          * hardware implements and enables equivalent ACS functionality for</a>
<a name="4554"><span class="lineNum">    4554 </span>            :          * these flags.</a>
<a name="4555"><span class="lineNum">    4555 </span>            :          */</a>
<a name="4556"><span class="lineNum">    4556 </span>            :         return pci_acs_ctrl_enabled(acs_flags,</a>
<a name="4557"><span class="lineNum">    4557 </span>            :                 PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</a>
<a name="4558"><span class="lineNum">    4558 </span>            : }</a>
<a name="4559"><span class="lineNum">    4559 </span>            : </a>
<a name="4560"><span class="lineNum">    4560 </span><span class="lineNoCov">          0 : static int pci_quirk_xgene_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4561"><span class="lineNum">    4561 </span>            : {</a>
<a name="4562"><span class="lineNum">    4562 </span>            :         /*</a>
<a name="4563"><span class="lineNum">    4563 </span>            :          * X-Gene Root Ports matching this quirk do not allow peer-to-peer</a>
<a name="4564"><span class="lineNum">    4564 </span>            :          * transactions with others, allowing masking out these bits as if they</a>
<a name="4565"><span class="lineNum">    4565 </span>            :          * were unimplemented in the ACS capability.</a>
<a name="4566"><span class="lineNum">    4566 </span>            :          */</a>
<a name="4567"><span class="lineNum">    4567 </span><span class="lineNoCov">          0 :         return pci_acs_ctrl_enabled(acs_flags,</span></a>
<a name="4568"><span class="lineNum">    4568 </span>            :                 PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</a>
<a name="4569"><span class="lineNum">    4569 </span>            : }</a>
<a name="4570"><span class="lineNum">    4570 </span>            : </a>
<a name="4571"><span class="lineNum">    4571 </span>            : /*</a>
<a name="4572"><span class="lineNum">    4572 </span>            :  * Many Zhaoxin Root Ports and Switch Downstream Ports have no ACS capability.</a>
<a name="4573"><span class="lineNum">    4573 </span>            :  * But the implementation could block peer-to-peer transactions between them</a>
<a name="4574"><span class="lineNum">    4574 </span>            :  * and provide ACS-like functionality.</a>
<a name="4575"><span class="lineNum">    4575 </span>            :  */</a>
<a name="4576"><span class="lineNum">    4576 </span><span class="lineNoCov">          0 : static int  pci_quirk_zhaoxin_pcie_ports_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4577"><span class="lineNum">    4577 </span>            : {</a>
<a name="4578"><span class="lineNum">    4578 </span><span class="lineNoCov">          0 :         if (!pci_is_pcie(dev) ||</span></a>
<a name="4579"><span class="lineNum">    4579 </span><span class="lineNoCov">          0 :             ((pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT) &amp;&amp;</span></a>
<a name="4580"><span class="lineNum">    4580 </span><span class="lineNoCov">          0 :              (pci_pcie_type(dev) != PCI_EXP_TYPE_DOWNSTREAM)))</span></a>
<a name="4581"><span class="lineNum">    4581 </span>            :                 return -ENOTTY;</a>
<a name="4582"><span class="lineNum">    4582 </span>            : </a>
<a name="4583"><span class="lineNum">    4583 </span><span class="lineNoCov">          0 :         switch (dev-&gt;device) {</span></a>
<a name="4584"><span class="lineNum">    4584 </span>            :         case 0x0710 ... 0x071e:</a>
<a name="4585"><span class="lineNum">    4585 </span>            :         case 0x0721:</a>
<a name="4586"><span class="lineNum">    4586 </span>            :         case 0x0723 ... 0x0732:</a>
<a name="4587"><span class="lineNum">    4587 </span>            :                 return pci_acs_ctrl_enabled(acs_flags,</a>
<a name="4588"><span class="lineNum">    4588 </span>            :                         PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</a>
<a name="4589"><span class="lineNum">    4589 </span>            :         }</a>
<a name="4590"><span class="lineNum">    4590 </span>            : </a>
<a name="4591"><span class="lineNum">    4591 </span>            :         return false;</a>
<a name="4592"><span class="lineNum">    4592 </span>            : }</a>
<a name="4593"><span class="lineNum">    4593 </span>            : </a>
<a name="4594"><span class="lineNum">    4594 </span>            : /*</a>
<a name="4595"><span class="lineNum">    4595 </span>            :  * Many Intel PCH Root Ports do provide ACS-like features to disable peer</a>
<a name="4596"><span class="lineNum">    4596 </span>            :  * transactions and validate bus numbers in requests, but do not provide an</a>
<a name="4597"><span class="lineNum">    4597 </span>            :  * actual PCIe ACS capability.  This is the list of device IDs known to fall</a>
<a name="4598"><span class="lineNum">    4598 </span>            :  * into that category as provided by Intel in Red Hat bugzilla 1037684.</a>
<a name="4599"><span class="lineNum">    4599 </span>            :  */</a>
<a name="4600"><span class="lineNum">    4600 </span>            : static const u16 pci_quirk_intel_pch_acs_ids[] = {</a>
<a name="4601"><span class="lineNum">    4601 </span>            :         /* Ibexpeak PCH */</a>
<a name="4602"><span class="lineNum">    4602 </span>            :         0x3b42, 0x3b43, 0x3b44, 0x3b45, 0x3b46, 0x3b47, 0x3b48, 0x3b49,</a>
<a name="4603"><span class="lineNum">    4603 </span>            :         0x3b4a, 0x3b4b, 0x3b4c, 0x3b4d, 0x3b4e, 0x3b4f, 0x3b50, 0x3b51,</a>
<a name="4604"><span class="lineNum">    4604 </span>            :         /* Cougarpoint PCH */</a>
<a name="4605"><span class="lineNum">    4605 </span>            :         0x1c10, 0x1c11, 0x1c12, 0x1c13, 0x1c14, 0x1c15, 0x1c16, 0x1c17,</a>
<a name="4606"><span class="lineNum">    4606 </span>            :         0x1c18, 0x1c19, 0x1c1a, 0x1c1b, 0x1c1c, 0x1c1d, 0x1c1e, 0x1c1f,</a>
<a name="4607"><span class="lineNum">    4607 </span>            :         /* Pantherpoint PCH */</a>
<a name="4608"><span class="lineNum">    4608 </span>            :         0x1e10, 0x1e11, 0x1e12, 0x1e13, 0x1e14, 0x1e15, 0x1e16, 0x1e17,</a>
<a name="4609"><span class="lineNum">    4609 </span>            :         0x1e18, 0x1e19, 0x1e1a, 0x1e1b, 0x1e1c, 0x1e1d, 0x1e1e, 0x1e1f,</a>
<a name="4610"><span class="lineNum">    4610 </span>            :         /* Lynxpoint-H PCH */</a>
<a name="4611"><span class="lineNum">    4611 </span>            :         0x8c10, 0x8c11, 0x8c12, 0x8c13, 0x8c14, 0x8c15, 0x8c16, 0x8c17,</a>
<a name="4612"><span class="lineNum">    4612 </span>            :         0x8c18, 0x8c19, 0x8c1a, 0x8c1b, 0x8c1c, 0x8c1d, 0x8c1e, 0x8c1f,</a>
<a name="4613"><span class="lineNum">    4613 </span>            :         /* Lynxpoint-LP PCH */</a>
<a name="4614"><span class="lineNum">    4614 </span>            :         0x9c10, 0x9c11, 0x9c12, 0x9c13, 0x9c14, 0x9c15, 0x9c16, 0x9c17,</a>
<a name="4615"><span class="lineNum">    4615 </span>            :         0x9c18, 0x9c19, 0x9c1a, 0x9c1b,</a>
<a name="4616"><span class="lineNum">    4616 </span>            :         /* Wildcat PCH */</a>
<a name="4617"><span class="lineNum">    4617 </span>            :         0x9c90, 0x9c91, 0x9c92, 0x9c93, 0x9c94, 0x9c95, 0x9c96, 0x9c97,</a>
<a name="4618"><span class="lineNum">    4618 </span>            :         0x9c98, 0x9c99, 0x9c9a, 0x9c9b,</a>
<a name="4619"><span class="lineNum">    4619 </span>            :         /* Patsburg (X79) PCH */</a>
<a name="4620"><span class="lineNum">    4620 </span>            :         0x1d10, 0x1d12, 0x1d14, 0x1d16, 0x1d18, 0x1d1a, 0x1d1c, 0x1d1e,</a>
<a name="4621"><span class="lineNum">    4621 </span>            :         /* Wellsburg (X99) PCH */</a>
<a name="4622"><span class="lineNum">    4622 </span>            :         0x8d10, 0x8d11, 0x8d12, 0x8d13, 0x8d14, 0x8d15, 0x8d16, 0x8d17,</a>
<a name="4623"><span class="lineNum">    4623 </span>            :         0x8d18, 0x8d19, 0x8d1a, 0x8d1b, 0x8d1c, 0x8d1d, 0x8d1e,</a>
<a name="4624"><span class="lineNum">    4624 </span>            :         /* Lynx Point (9 series) PCH */</a>
<a name="4625"><span class="lineNum">    4625 </span>            :         0x8c90, 0x8c92, 0x8c94, 0x8c96, 0x8c98, 0x8c9a, 0x8c9c, 0x8c9e,</a>
<a name="4626"><span class="lineNum">    4626 </span>            : };</a>
<a name="4627"><span class="lineNum">    4627 </span>            : </a>
<a name="4628"><span class="lineNum">    4628 </span>            : static bool pci_quirk_intel_pch_acs_match(struct pci_dev *dev)</a>
<a name="4629"><span class="lineNum">    4629 </span>            : {</a>
<a name="4630"><span class="lineNum">    4630 </span>            :         int i;</a>
<a name="4631"><span class="lineNum">    4631 </span>            : </a>
<a name="4632"><span class="lineNum">    4632 </span>            :         /* Filter out a few obvious non-matches first */</a>
<a name="4633"><span class="lineNum">    4633 </span><span class="lineNoCov">          0 :         if (!pci_is_pcie(dev) || pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT)</span></a>
<a name="4634"><span class="lineNum">    4634 </span>            :                 return false;</a>
<a name="4635"><span class="lineNum">    4635 </span>            : </a>
<a name="4636"><span class="lineNum">    4636 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(pci_quirk_intel_pch_acs_ids); i++)</span></a>
<a name="4637"><span class="lineNum">    4637 </span><span class="lineNoCov">          0 :                 if (pci_quirk_intel_pch_acs_ids[i] == dev-&gt;device)</span></a>
<a name="4638"><span class="lineNum">    4638 </span>            :                         return true;</a>
<a name="4639"><span class="lineNum">    4639 </span>            : </a>
<a name="4640"><span class="lineNum">    4640 </span>            :         return false;</a>
<a name="4641"><span class="lineNum">    4641 </span>            : }</a>
<a name="4642"><span class="lineNum">    4642 </span>            : </a>
<a name="4643"><span class="lineNum">    4643 </span><span class="lineNoCov">          0 : static int pci_quirk_intel_pch_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4644"><span class="lineNum">    4644 </span>            : {</a>
<a name="4645"><span class="lineNum">    4645 </span><span class="lineNoCov">          0 :         if (!pci_quirk_intel_pch_acs_match(dev))</span></a>
<a name="4646"><span class="lineNum">    4646 </span>            :                 return -ENOTTY;</a>
<a name="4647"><span class="lineNum">    4647 </span>            : </a>
<a name="4648"><span class="lineNum">    4648 </span><span class="lineNoCov">          0 :         if (dev-&gt;dev_flags &amp; PCI_DEV_FLAGS_ACS_ENABLED_QUIRK)</span></a>
<a name="4649"><span class="lineNum">    4649 </span>            :                 return pci_acs_ctrl_enabled(acs_flags,</a>
<a name="4650"><span class="lineNum">    4650 </span>            :                         PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</a>
<a name="4651"><span class="lineNum">    4651 </span>            : </a>
<a name="4652"><span class="lineNum">    4652 </span>            :         return pci_acs_ctrl_enabled(acs_flags, 0);</a>
<a name="4653"><span class="lineNum">    4653 </span>            : }</a>
<a name="4654"><span class="lineNum">    4654 </span>            : </a>
<a name="4655"><span class="lineNum">    4655 </span>            : /*</a>
<a name="4656"><span class="lineNum">    4656 </span>            :  * These QCOM Root Ports do provide ACS-like features to disable peer</a>
<a name="4657"><span class="lineNum">    4657 </span>            :  * transactions and validate bus numbers in requests, but do not provide an</a>
<a name="4658"><span class="lineNum">    4658 </span>            :  * actual PCIe ACS capability.  Hardware supports source validation but it</a>
<a name="4659"><span class="lineNum">    4659 </span>            :  * will report the issue as Completer Abort instead of ACS Violation.</a>
<a name="4660"><span class="lineNum">    4660 </span>            :  * Hardware doesn't support peer-to-peer and each Root Port is a Root</a>
<a name="4661"><span class="lineNum">    4661 </span>            :  * Complex with unique segment numbers.  It is not possible for one Root</a>
<a name="4662"><span class="lineNum">    4662 </span>            :  * Port to pass traffic to another Root Port.  All PCIe transactions are</a>
<a name="4663"><span class="lineNum">    4663 </span>            :  * terminated inside the Root Port.</a>
<a name="4664"><span class="lineNum">    4664 </span>            :  */</a>
<a name="4665"><span class="lineNum">    4665 </span><span class="lineNoCov">          0 : static int pci_quirk_qcom_rp_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4666"><span class="lineNum">    4666 </span>            : {</a>
<a name="4667"><span class="lineNum">    4667 </span><span class="lineNoCov">          0 :         return pci_acs_ctrl_enabled(acs_flags,</span></a>
<a name="4668"><span class="lineNum">    4668 </span>            :                 PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</a>
<a name="4669"><span class="lineNum">    4669 </span>            : }</a>
<a name="4670"><span class="lineNum">    4670 </span>            : </a>
<a name="4671"><span class="lineNum">    4671 </span>            : /*</a>
<a name="4672"><span class="lineNum">    4672 </span>            :  * Each of these NXP Root Ports is in a Root Complex with a unique segment</a>
<a name="4673"><span class="lineNum">    4673 </span>            :  * number and does provide isolation features to disable peer transactions</a>
<a name="4674"><span class="lineNum">    4674 </span>            :  * and validate bus numbers in requests, but does not provide an ACS</a>
<a name="4675"><span class="lineNum">    4675 </span>            :  * capability.</a>
<a name="4676"><span class="lineNum">    4676 </span>            :  */</a>
<a name="4677"><span class="lineNum">    4677 </span><span class="lineNoCov">          0 : static int pci_quirk_nxp_rp_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4678"><span class="lineNum">    4678 </span>            : {</a>
<a name="4679"><span class="lineNum">    4679 </span><span class="lineNoCov">          0 :         return pci_acs_ctrl_enabled(acs_flags,</span></a>
<a name="4680"><span class="lineNum">    4680 </span>            :                 PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</a>
<a name="4681"><span class="lineNum">    4681 </span>            : }</a>
<a name="4682"><span class="lineNum">    4682 </span>            : </a>
<a name="4683"><span class="lineNum">    4683 </span><span class="lineNoCov">          0 : static int pci_quirk_al_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4684"><span class="lineNum">    4684 </span>            : {</a>
<a name="4685"><span class="lineNum">    4685 </span><span class="lineNoCov">          0 :         if (pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT)</span></a>
<a name="4686"><span class="lineNum">    4686 </span>            :                 return -ENOTTY;</a>
<a name="4687"><span class="lineNum">    4687 </span>            : </a>
<a name="4688"><span class="lineNum">    4688 </span>            :         /*</a>
<a name="4689"><span class="lineNum">    4689 </span>            :          * Amazon's Annapurna Labs root ports don't include an ACS capability,</a>
<a name="4690"><span class="lineNum">    4690 </span>            :          * but do include ACS-like functionality. The hardware doesn't support</a>
<a name="4691"><span class="lineNum">    4691 </span>            :          * peer-to-peer transactions via the root port and each has a unique</a>
<a name="4692"><span class="lineNum">    4692 </span>            :          * segment number.</a>
<a name="4693"><span class="lineNum">    4693 </span>            :          *</a>
<a name="4694"><span class="lineNum">    4694 </span>            :          * Additionally, the root ports cannot send traffic to each other.</a>
<a name="4695"><span class="lineNum">    4695 </span>            :          */</a>
<a name="4696"><span class="lineNum">    4696 </span><span class="lineNoCov">          0 :         acs_flags &amp;= ~(PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</span></a>
<a name="4697"><span class="lineNum">    4697 </span>            : </a>
<a name="4698"><span class="lineNum">    4698 </span><span class="lineNoCov">          0 :         return acs_flags ? 0 : 1;</span></a>
<a name="4699"><span class="lineNum">    4699 </span>            : }</a>
<a name="4700"><span class="lineNum">    4700 </span>            : </a>
<a name="4701"><span class="lineNum">    4701 </span>            : /*</a>
<a name="4702"><span class="lineNum">    4702 </span>            :  * Sunrise Point PCH root ports implement ACS, but unfortunately as shown in</a>
<a name="4703"><span class="lineNum">    4703 </span>            :  * the datasheet (Intel 100 Series Chipset Family PCH Datasheet, Vol. 2,</a>
<a name="4704"><span class="lineNum">    4704 </span>            :  * 12.1.46, 12.1.47)[1] this chipset uses dwords for the ACS capability and</a>
<a name="4705"><span class="lineNum">    4705 </span>            :  * control registers whereas the PCIe spec packs them into words (Rev 3.0,</a>
<a name="4706"><span class="lineNum">    4706 </span>            :  * 7.16 ACS Extended Capability).  The bit definitions are correct, but the</a>
<a name="4707"><span class="lineNum">    4707 </span>            :  * control register is at offset 8 instead of 6 and we should probably use</a>
<a name="4708"><span class="lineNum">    4708 </span>            :  * dword accesses to them.  This applies to the following PCI Device IDs, as</a>
<a name="4709"><span class="lineNum">    4709 </span>            :  * found in volume 1 of the datasheet[2]:</a>
<a name="4710"><span class="lineNum">    4710 </span>            :  *</a>
<a name="4711"><span class="lineNum">    4711 </span>            :  * 0xa110-0xa11f Sunrise Point-H PCI Express Root Port #{0-16}</a>
<a name="4712"><span class="lineNum">    4712 </span>            :  * 0xa167-0xa16a Sunrise Point-H PCI Express Root Port #{17-20}</a>
<a name="4713"><span class="lineNum">    4713 </span>            :  *</a>
<a name="4714"><span class="lineNum">    4714 </span>            :  * N.B. This doesn't fix what lspci shows.</a>
<a name="4715"><span class="lineNum">    4715 </span>            :  *</a>
<a name="4716"><span class="lineNum">    4716 </span>            :  * The 100 series chipset specification update includes this as errata #23[3].</a>
<a name="4717"><span class="lineNum">    4717 </span>            :  *</a>
<a name="4718"><span class="lineNum">    4718 </span>            :  * The 200 series chipset (Union Point) has the same bug according to the</a>
<a name="4719"><span class="lineNum">    4719 </span>            :  * specification update (Intel 200 Series Chipset Family Platform Controller</a>
<a name="4720"><span class="lineNum">    4720 </span>            :  * Hub, Specification Update, January 2017, Revision 001, Document# 335194-001,</a>
<a name="4721"><span class="lineNum">    4721 </span>            :  * Errata 22)[4].  Per the datasheet[5], root port PCI Device IDs for this</a>
<a name="4722"><span class="lineNum">    4722 </span>            :  * chipset include:</a>
<a name="4723"><span class="lineNum">    4723 </span>            :  *</a>
<a name="4724"><span class="lineNum">    4724 </span>            :  * 0xa290-0xa29f PCI Express Root port #{0-16}</a>
<a name="4725"><span class="lineNum">    4725 </span>            :  * 0xa2e7-0xa2ee PCI Express Root port #{17-24}</a>
<a name="4726"><span class="lineNum">    4726 </span>            :  *</a>
<a name="4727"><span class="lineNum">    4727 </span>            :  * Mobile chipsets are also affected, 7th &amp; 8th Generation</a>
<a name="4728"><span class="lineNum">    4728 </span>            :  * Specification update confirms ACS errata 22, status no fix: (7th Generation</a>
<a name="4729"><span class="lineNum">    4729 </span>            :  * Intel Processor Family I/O for U/Y Platforms and 8th Generation Intel</a>
<a name="4730"><span class="lineNum">    4730 </span>            :  * Processor Family I/O for U Quad Core Platforms Specification Update,</a>
<a name="4731"><span class="lineNum">    4731 </span>            :  * August 2017, Revision 002, Document#: 334660-002)[6]</a>
<a name="4732"><span class="lineNum">    4732 </span>            :  * Device IDs from I/O datasheet: (7th Generation Intel Processor Family I/O</a>
<a name="4733"><span class="lineNum">    4733 </span>            :  * for U/Y Platforms and 8th Generation Intel ® Processor Family I/O for U</a>
<a name="4734"><span class="lineNum">    4734 </span>            :  * Quad Core Platforms, Vol 1 of 2, August 2017, Document#: 334658-003)[7]</a>
<a name="4735"><span class="lineNum">    4735 </span>            :  *</a>
<a name="4736"><span class="lineNum">    4736 </span>            :  * 0x9d10-0x9d1b PCI Express Root port #{1-12}</a>
<a name="4737"><span class="lineNum">    4737 </span>            :  *</a>
<a name="4738"><span class="lineNum">    4738 </span>            :  * [1] https://www.intel.com/content/www/us/en/chipsets/100-series-chipset-datasheet-vol-2.html</a>
<a name="4739"><span class="lineNum">    4739 </span>            :  * [2] https://www.intel.com/content/www/us/en/chipsets/100-series-chipset-datasheet-vol-1.html</a>
<a name="4740"><span class="lineNum">    4740 </span>            :  * [3] https://www.intel.com/content/www/us/en/chipsets/100-series-chipset-spec-update.html</a>
<a name="4741"><span class="lineNum">    4741 </span>            :  * [4] https://www.intel.com/content/www/us/en/chipsets/200-series-chipset-pch-spec-update.html</a>
<a name="4742"><span class="lineNum">    4742 </span>            :  * [5] https://www.intel.com/content/www/us/en/chipsets/200-series-chipset-pch-datasheet-vol-1.html</a>
<a name="4743"><span class="lineNum">    4743 </span>            :  * [6] https://www.intel.com/content/www/us/en/processors/core/7th-gen-core-family-mobile-u-y-processor-lines-i-o-spec-update.html</a>
<a name="4744"><span class="lineNum">    4744 </span>            :  * [7] https://www.intel.com/content/www/us/en/processors/core/7th-gen-core-family-mobile-u-y-processor-lines-i-o-datasheet-vol-1.html</a>
<a name="4745"><span class="lineNum">    4745 </span>            :  */</a>
<a name="4746"><span class="lineNum">    4746 </span><span class="lineNoCov">          0 : static bool pci_quirk_intel_spt_pch_acs_match(struct pci_dev *dev)</span></a>
<a name="4747"><span class="lineNum">    4747 </span>            : {</a>
<a name="4748"><span class="lineNum">    4748 </span><span class="lineNoCov">          0 :         if (!pci_is_pcie(dev) || pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT)</span></a>
<a name="4749"><span class="lineNum">    4749 </span>            :                 return false;</a>
<a name="4750"><span class="lineNum">    4750 </span>            : </a>
<a name="4751"><span class="lineNum">    4751 </span><span class="lineNoCov">          0 :         switch (dev-&gt;device) {</span></a>
<a name="4752"><span class="lineNum">    4752 </span>            :         case 0xa110 ... 0xa11f: case 0xa167 ... 0xa16a: /* Sunrise Point */</a>
<a name="4753"><span class="lineNum">    4753 </span>            :         case 0xa290 ... 0xa29f: case 0xa2e7 ... 0xa2ee: /* Union Point */</a>
<a name="4754"><span class="lineNum">    4754 </span>            :         case 0x9d10 ... 0x9d1b: /* 7th &amp; 8th Gen Mobile */</a>
<a name="4755"><span class="lineNum">    4755 </span>            :                 return true;</a>
<a name="4756"><span class="lineNum">    4756 </span>            :         }</a>
<a name="4757"><span class="lineNum">    4757 </span>            : </a>
<a name="4758"><span class="lineNum">    4758 </span><span class="lineNoCov">          0 :         return false;</span></a>
<a name="4759"><span class="lineNum">    4759 </span>            : }</a>
<a name="4760"><span class="lineNum">    4760 </span>            : </a>
<a name="4761"><span class="lineNum">    4761 </span>            : #define INTEL_SPT_ACS_CTRL (PCI_ACS_CAP + 4)</a>
<a name="4762"><span class="lineNum">    4762 </span>            : </a>
<a name="4763"><span class="lineNum">    4763 </span><span class="lineNoCov">          0 : static int pci_quirk_intel_spt_pch_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4764"><span class="lineNum">    4764 </span>            : {</a>
<a name="4765"><span class="lineNum">    4765 </span>            :         int pos;</a>
<a name="4766"><span class="lineNum">    4766 </span>            :         u32 cap, ctrl;</a>
<a name="4767"><span class="lineNum">    4767 </span>            : </a>
<a name="4768"><span class="lineNum">    4768 </span><span class="lineNoCov">          0 :         if (!pci_quirk_intel_spt_pch_acs_match(dev))</span></a>
<a name="4769"><span class="lineNum">    4769 </span>            :                 return -ENOTTY;</a>
<a name="4770"><span class="lineNum">    4770 </span>            : </a>
<a name="4771"><span class="lineNum">    4771 </span><span class="lineNoCov">          0 :         pos = dev-&gt;acs_cap;</span></a>
<a name="4772"><span class="lineNum">    4772 </span><span class="lineNoCov">          0 :         if (!pos)</span></a>
<a name="4773"><span class="lineNum">    4773 </span>            :                 return -ENOTTY;</a>
<a name="4774"><span class="lineNum">    4774 </span>            : </a>
<a name="4775"><span class="lineNum">    4775 </span>            :         /* see pci_acs_flags_enabled() */</a>
<a name="4776"><span class="lineNum">    4776 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, pos + PCI_ACS_CAP, &amp;cap);</span></a>
<a name="4777"><span class="lineNum">    4777 </span><span class="lineNoCov">          0 :         acs_flags &amp;= (cap | PCI_ACS_EC);</span></a>
<a name="4778"><span class="lineNum">    4778 </span>            : </a>
<a name="4779"><span class="lineNum">    4779 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, pos + INTEL_SPT_ACS_CTRL, &amp;ctrl);</span></a>
<a name="4780"><span class="lineNum">    4780 </span>            : </a>
<a name="4781"><span class="lineNum">    4781 </span><span class="lineNoCov">          0 :         return pci_acs_ctrl_enabled(acs_flags, ctrl);</span></a>
<a name="4782"><span class="lineNum">    4782 </span>            : }</a>
<a name="4783"><span class="lineNum">    4783 </span>            : </a>
<a name="4784"><span class="lineNum">    4784 </span><span class="lineNoCov">          0 : static int pci_quirk_mf_endpoint_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4785"><span class="lineNum">    4785 </span>            : {</a>
<a name="4786"><span class="lineNum">    4786 </span>            :         /*</a>
<a name="4787"><span class="lineNum">    4787 </span>            :          * SV, TB, and UF are not relevant to multifunction endpoints.</a>
<a name="4788"><span class="lineNum">    4788 </span>            :          *</a>
<a name="4789"><span class="lineNum">    4789 </span>            :          * Multifunction devices are only required to implement RR, CR, and DT</a>
<a name="4790"><span class="lineNum">    4790 </span>            :          * in their ACS capability if they support peer-to-peer transactions.</a>
<a name="4791"><span class="lineNum">    4791 </span>            :          * Devices matching this quirk have been verified by the vendor to not</a>
<a name="4792"><span class="lineNum">    4792 </span>            :          * perform peer-to-peer with other functions, allowing us to mask out</a>
<a name="4793"><span class="lineNum">    4793 </span>            :          * these bits as if they were unimplemented in the ACS capability.</a>
<a name="4794"><span class="lineNum">    4794 </span>            :          */</a>
<a name="4795"><span class="lineNum">    4795 </span><span class="lineNoCov">          0 :         return pci_acs_ctrl_enabled(acs_flags,</span></a>
<a name="4796"><span class="lineNum">    4796 </span>            :                 PCI_ACS_SV | PCI_ACS_TB | PCI_ACS_RR |</a>
<a name="4797"><span class="lineNum">    4797 </span>            :                 PCI_ACS_CR | PCI_ACS_UF | PCI_ACS_DT);</a>
<a name="4798"><span class="lineNum">    4798 </span>            : }</a>
<a name="4799"><span class="lineNum">    4799 </span>            : </a>
<a name="4800"><span class="lineNum">    4800 </span><span class="lineNoCov">          0 : static int pci_quirk_rciep_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4801"><span class="lineNum">    4801 </span>            : {</a>
<a name="4802"><span class="lineNum">    4802 </span>            :         /*</a>
<a name="4803"><span class="lineNum">    4803 </span>            :          * Intel RCiEP's are required to allow p2p only on translated</a>
<a name="4804"><span class="lineNum">    4804 </span>            :          * addresses.  Refer to Intel VT-d specification, r3.1, sec 3.16,</a>
<a name="4805"><span class="lineNum">    4805 </span>            :          * &quot;Root-Complex Peer to Peer Considerations&quot;.</a>
<a name="4806"><span class="lineNum">    4806 </span>            :          */</a>
<a name="4807"><span class="lineNum">    4807 </span><span class="lineNoCov">          0 :         if (pci_pcie_type(dev) != PCI_EXP_TYPE_RC_END)</span></a>
<a name="4808"><span class="lineNum">    4808 </span>            :                 return -ENOTTY;</a>
<a name="4809"><span class="lineNum">    4809 </span>            : </a>
<a name="4810"><span class="lineNum">    4810 </span>            :         return pci_acs_ctrl_enabled(acs_flags,</a>
<a name="4811"><span class="lineNum">    4811 </span>            :                 PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</a>
<a name="4812"><span class="lineNum">    4812 </span>            : }</a>
<a name="4813"><span class="lineNum">    4813 </span>            : </a>
<a name="4814"><span class="lineNum">    4814 </span><span class="lineNoCov">          0 : static int pci_quirk_brcm_acs(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4815"><span class="lineNum">    4815 </span>            : {</a>
<a name="4816"><span class="lineNum">    4816 </span>            :         /*</a>
<a name="4817"><span class="lineNum">    4817 </span>            :          * iProc PAXB Root Ports don't advertise an ACS capability, but</a>
<a name="4818"><span class="lineNum">    4818 </span>            :          * they do not allow peer-to-peer transactions between Root Ports.</a>
<a name="4819"><span class="lineNum">    4819 </span>            :          * Allow each Root Port to be in a separate IOMMU group by masking</a>
<a name="4820"><span class="lineNum">    4820 </span>            :          * SV/RR/CR/UF bits.</a>
<a name="4821"><span class="lineNum">    4821 </span>            :          */</a>
<a name="4822"><span class="lineNum">    4822 </span><span class="lineNoCov">          0 :         return pci_acs_ctrl_enabled(acs_flags,</span></a>
<a name="4823"><span class="lineNum">    4823 </span>            :                 PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);</a>
<a name="4824"><span class="lineNum">    4824 </span>            : }</a>
<a name="4825"><span class="lineNum">    4825 </span>            : </a>
<a name="4826"><span class="lineNum">    4826 </span>            : static const struct pci_dev_acs_enabled {</a>
<a name="4827"><span class="lineNum">    4827 </span>            :         u16 vendor;</a>
<a name="4828"><span class="lineNum">    4828 </span>            :         u16 device;</a>
<a name="4829"><span class="lineNum">    4829 </span>            :         int (*acs_enabled)(struct pci_dev *dev, u16 acs_flags);</a>
<a name="4830"><span class="lineNum">    4830 </span>            : } pci_dev_acs_enabled[] = {</a>
<a name="4831"><span class="lineNum">    4831 </span>            :         { PCI_VENDOR_ID_ATI, 0x4385, pci_quirk_amd_sb_acs },</a>
<a name="4832"><span class="lineNum">    4832 </span>            :         { PCI_VENDOR_ID_ATI, 0x439c, pci_quirk_amd_sb_acs },</a>
<a name="4833"><span class="lineNum">    4833 </span>            :         { PCI_VENDOR_ID_ATI, 0x4383, pci_quirk_amd_sb_acs },</a>
<a name="4834"><span class="lineNum">    4834 </span>            :         { PCI_VENDOR_ID_ATI, 0x439d, pci_quirk_amd_sb_acs },</a>
<a name="4835"><span class="lineNum">    4835 </span>            :         { PCI_VENDOR_ID_ATI, 0x4384, pci_quirk_amd_sb_acs },</a>
<a name="4836"><span class="lineNum">    4836 </span>            :         { PCI_VENDOR_ID_ATI, 0x4399, pci_quirk_amd_sb_acs },</a>
<a name="4837"><span class="lineNum">    4837 </span>            :         { PCI_VENDOR_ID_AMD, 0x780f, pci_quirk_amd_sb_acs },</a>
<a name="4838"><span class="lineNum">    4838 </span>            :         { PCI_VENDOR_ID_AMD, 0x7809, pci_quirk_amd_sb_acs },</a>
<a name="4839"><span class="lineNum">    4839 </span>            :         { PCI_VENDOR_ID_SOLARFLARE, 0x0903, pci_quirk_mf_endpoint_acs },</a>
<a name="4840"><span class="lineNum">    4840 </span>            :         { PCI_VENDOR_ID_SOLARFLARE, 0x0923, pci_quirk_mf_endpoint_acs },</a>
<a name="4841"><span class="lineNum">    4841 </span>            :         { PCI_VENDOR_ID_SOLARFLARE, 0x0A03, pci_quirk_mf_endpoint_acs },</a>
<a name="4842"><span class="lineNum">    4842 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10C6, pci_quirk_mf_endpoint_acs },</a>
<a name="4843"><span class="lineNum">    4843 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10DB, pci_quirk_mf_endpoint_acs },</a>
<a name="4844"><span class="lineNum">    4844 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10DD, pci_quirk_mf_endpoint_acs },</a>
<a name="4845"><span class="lineNum">    4845 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10E1, pci_quirk_mf_endpoint_acs },</a>
<a name="4846"><span class="lineNum">    4846 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10F1, pci_quirk_mf_endpoint_acs },</a>
<a name="4847"><span class="lineNum">    4847 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10F7, pci_quirk_mf_endpoint_acs },</a>
<a name="4848"><span class="lineNum">    4848 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10F8, pci_quirk_mf_endpoint_acs },</a>
<a name="4849"><span class="lineNum">    4849 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10F9, pci_quirk_mf_endpoint_acs },</a>
<a name="4850"><span class="lineNum">    4850 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10FA, pci_quirk_mf_endpoint_acs },</a>
<a name="4851"><span class="lineNum">    4851 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10FB, pci_quirk_mf_endpoint_acs },</a>
<a name="4852"><span class="lineNum">    4852 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10FC, pci_quirk_mf_endpoint_acs },</a>
<a name="4853"><span class="lineNum">    4853 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1507, pci_quirk_mf_endpoint_acs },</a>
<a name="4854"><span class="lineNum">    4854 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1514, pci_quirk_mf_endpoint_acs },</a>
<a name="4855"><span class="lineNum">    4855 </span>            :         { PCI_VENDOR_ID_INTEL, 0x151C, pci_quirk_mf_endpoint_acs },</a>
<a name="4856"><span class="lineNum">    4856 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1529, pci_quirk_mf_endpoint_acs },</a>
<a name="4857"><span class="lineNum">    4857 </span>            :         { PCI_VENDOR_ID_INTEL, 0x152A, pci_quirk_mf_endpoint_acs },</a>
<a name="4858"><span class="lineNum">    4858 </span>            :         { PCI_VENDOR_ID_INTEL, 0x154D, pci_quirk_mf_endpoint_acs },</a>
<a name="4859"><span class="lineNum">    4859 </span>            :         { PCI_VENDOR_ID_INTEL, 0x154F, pci_quirk_mf_endpoint_acs },</a>
<a name="4860"><span class="lineNum">    4860 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1551, pci_quirk_mf_endpoint_acs },</a>
<a name="4861"><span class="lineNum">    4861 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1558, pci_quirk_mf_endpoint_acs },</a>
<a name="4862"><span class="lineNum">    4862 </span>            :         /* 82580 */</a>
<a name="4863"><span class="lineNum">    4863 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1509, pci_quirk_mf_endpoint_acs },</a>
<a name="4864"><span class="lineNum">    4864 </span>            :         { PCI_VENDOR_ID_INTEL, 0x150E, pci_quirk_mf_endpoint_acs },</a>
<a name="4865"><span class="lineNum">    4865 </span>            :         { PCI_VENDOR_ID_INTEL, 0x150F, pci_quirk_mf_endpoint_acs },</a>
<a name="4866"><span class="lineNum">    4866 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1510, pci_quirk_mf_endpoint_acs },</a>
<a name="4867"><span class="lineNum">    4867 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1511, pci_quirk_mf_endpoint_acs },</a>
<a name="4868"><span class="lineNum">    4868 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1516, pci_quirk_mf_endpoint_acs },</a>
<a name="4869"><span class="lineNum">    4869 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1527, pci_quirk_mf_endpoint_acs },</a>
<a name="4870"><span class="lineNum">    4870 </span>            :         /* 82576 */</a>
<a name="4871"><span class="lineNum">    4871 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10C9, pci_quirk_mf_endpoint_acs },</a>
<a name="4872"><span class="lineNum">    4872 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10E6, pci_quirk_mf_endpoint_acs },</a>
<a name="4873"><span class="lineNum">    4873 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10E7, pci_quirk_mf_endpoint_acs },</a>
<a name="4874"><span class="lineNum">    4874 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10E8, pci_quirk_mf_endpoint_acs },</a>
<a name="4875"><span class="lineNum">    4875 </span>            :         { PCI_VENDOR_ID_INTEL, 0x150A, pci_quirk_mf_endpoint_acs },</a>
<a name="4876"><span class="lineNum">    4876 </span>            :         { PCI_VENDOR_ID_INTEL, 0x150D, pci_quirk_mf_endpoint_acs },</a>
<a name="4877"><span class="lineNum">    4877 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1518, pci_quirk_mf_endpoint_acs },</a>
<a name="4878"><span class="lineNum">    4878 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1526, pci_quirk_mf_endpoint_acs },</a>
<a name="4879"><span class="lineNum">    4879 </span>            :         /* 82575 */</a>
<a name="4880"><span class="lineNum">    4880 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10A7, pci_quirk_mf_endpoint_acs },</a>
<a name="4881"><span class="lineNum">    4881 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10A9, pci_quirk_mf_endpoint_acs },</a>
<a name="4882"><span class="lineNum">    4882 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10D6, pci_quirk_mf_endpoint_acs },</a>
<a name="4883"><span class="lineNum">    4883 </span>            :         /* I350 */</a>
<a name="4884"><span class="lineNum">    4884 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1521, pci_quirk_mf_endpoint_acs },</a>
<a name="4885"><span class="lineNum">    4885 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1522, pci_quirk_mf_endpoint_acs },</a>
<a name="4886"><span class="lineNum">    4886 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1523, pci_quirk_mf_endpoint_acs },</a>
<a name="4887"><span class="lineNum">    4887 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1524, pci_quirk_mf_endpoint_acs },</a>
<a name="4888"><span class="lineNum">    4888 </span>            :         /* 82571 (Quads omitted due to non-ACS switch) */</a>
<a name="4889"><span class="lineNum">    4889 </span>            :         { PCI_VENDOR_ID_INTEL, 0x105E, pci_quirk_mf_endpoint_acs },</a>
<a name="4890"><span class="lineNum">    4890 </span>            :         { PCI_VENDOR_ID_INTEL, 0x105F, pci_quirk_mf_endpoint_acs },</a>
<a name="4891"><span class="lineNum">    4891 </span>            :         { PCI_VENDOR_ID_INTEL, 0x1060, pci_quirk_mf_endpoint_acs },</a>
<a name="4892"><span class="lineNum">    4892 </span>            :         { PCI_VENDOR_ID_INTEL, 0x10D9, pci_quirk_mf_endpoint_acs },</a>
<a name="4893"><span class="lineNum">    4893 </span>            :         /* I219 */</a>
<a name="4894"><span class="lineNum">    4894 </span>            :         { PCI_VENDOR_ID_INTEL, 0x15b7, pci_quirk_mf_endpoint_acs },</a>
<a name="4895"><span class="lineNum">    4895 </span>            :         { PCI_VENDOR_ID_INTEL, 0x15b8, pci_quirk_mf_endpoint_acs },</a>
<a name="4896"><span class="lineNum">    4896 </span>            :         { PCI_VENDOR_ID_INTEL, PCI_ANY_ID, pci_quirk_rciep_acs },</a>
<a name="4897"><span class="lineNum">    4897 </span>            :         /* QCOM QDF2xxx root ports */</a>
<a name="4898"><span class="lineNum">    4898 </span>            :         { PCI_VENDOR_ID_QCOM, 0x0400, pci_quirk_qcom_rp_acs },</a>
<a name="4899"><span class="lineNum">    4899 </span>            :         { PCI_VENDOR_ID_QCOM, 0x0401, pci_quirk_qcom_rp_acs },</a>
<a name="4900"><span class="lineNum">    4900 </span>            :         /* HXT SD4800 root ports. The ACS design is same as QCOM QDF2xxx */</a>
<a name="4901"><span class="lineNum">    4901 </span>            :         { PCI_VENDOR_ID_HXT, 0x0401, pci_quirk_qcom_rp_acs },</a>
<a name="4902"><span class="lineNum">    4902 </span>            :         /* Intel PCH root ports */</a>
<a name="4903"><span class="lineNum">    4903 </span>            :         { PCI_VENDOR_ID_INTEL, PCI_ANY_ID, pci_quirk_intel_pch_acs },</a>
<a name="4904"><span class="lineNum">    4904 </span>            :         { PCI_VENDOR_ID_INTEL, PCI_ANY_ID, pci_quirk_intel_spt_pch_acs },</a>
<a name="4905"><span class="lineNum">    4905 </span>            :         { 0x19a2, 0x710, pci_quirk_mf_endpoint_acs }, /* Emulex BE3-R */</a>
<a name="4906"><span class="lineNum">    4906 </span>            :         { 0x10df, 0x720, pci_quirk_mf_endpoint_acs }, /* Emulex Skyhawk-R */</a>
<a name="4907"><span class="lineNum">    4907 </span>            :         /* Cavium ThunderX */</a>
<a name="4908"><span class="lineNum">    4908 </span>            :         { PCI_VENDOR_ID_CAVIUM, PCI_ANY_ID, pci_quirk_cavium_acs },</a>
<a name="4909"><span class="lineNum">    4909 </span>            :         /* Cavium multi-function devices */</a>
<a name="4910"><span class="lineNum">    4910 </span>            :         { PCI_VENDOR_ID_CAVIUM, 0xA026, pci_quirk_mf_endpoint_acs },</a>
<a name="4911"><span class="lineNum">    4911 </span>            :         { PCI_VENDOR_ID_CAVIUM, 0xA059, pci_quirk_mf_endpoint_acs },</a>
<a name="4912"><span class="lineNum">    4912 </span>            :         { PCI_VENDOR_ID_CAVIUM, 0xA060, pci_quirk_mf_endpoint_acs },</a>
<a name="4913"><span class="lineNum">    4913 </span>            :         /* APM X-Gene */</a>
<a name="4914"><span class="lineNum">    4914 </span>            :         { PCI_VENDOR_ID_AMCC, 0xE004, pci_quirk_xgene_acs },</a>
<a name="4915"><span class="lineNum">    4915 </span>            :         /* Ampere Computing */</a>
<a name="4916"><span class="lineNum">    4916 </span>            :         { PCI_VENDOR_ID_AMPERE, 0xE005, pci_quirk_xgene_acs },</a>
<a name="4917"><span class="lineNum">    4917 </span>            :         { PCI_VENDOR_ID_AMPERE, 0xE006, pci_quirk_xgene_acs },</a>
<a name="4918"><span class="lineNum">    4918 </span>            :         { PCI_VENDOR_ID_AMPERE, 0xE007, pci_quirk_xgene_acs },</a>
<a name="4919"><span class="lineNum">    4919 </span>            :         { PCI_VENDOR_ID_AMPERE, 0xE008, pci_quirk_xgene_acs },</a>
<a name="4920"><span class="lineNum">    4920 </span>            :         { PCI_VENDOR_ID_AMPERE, 0xE009, pci_quirk_xgene_acs },</a>
<a name="4921"><span class="lineNum">    4921 </span>            :         { PCI_VENDOR_ID_AMPERE, 0xE00A, pci_quirk_xgene_acs },</a>
<a name="4922"><span class="lineNum">    4922 </span>            :         { PCI_VENDOR_ID_AMPERE, 0xE00B, pci_quirk_xgene_acs },</a>
<a name="4923"><span class="lineNum">    4923 </span>            :         { PCI_VENDOR_ID_AMPERE, 0xE00C, pci_quirk_xgene_acs },</a>
<a name="4924"><span class="lineNum">    4924 </span>            :         /* Broadcom multi-function device */</a>
<a name="4925"><span class="lineNum">    4925 </span>            :         { PCI_VENDOR_ID_BROADCOM, 0x16D7, pci_quirk_mf_endpoint_acs },</a>
<a name="4926"><span class="lineNum">    4926 </span>            :         { PCI_VENDOR_ID_BROADCOM, 0xD714, pci_quirk_brcm_acs },</a>
<a name="4927"><span class="lineNum">    4927 </span>            :         /* Amazon Annapurna Labs */</a>
<a name="4928"><span class="lineNum">    4928 </span>            :         { PCI_VENDOR_ID_AMAZON_ANNAPURNA_LABS, 0x0031, pci_quirk_al_acs },</a>
<a name="4929"><span class="lineNum">    4929 </span>            :         /* Zhaoxin multi-function devices */</a>
<a name="4930"><span class="lineNum">    4930 </span>            :         { PCI_VENDOR_ID_ZHAOXIN, 0x3038, pci_quirk_mf_endpoint_acs },</a>
<a name="4931"><span class="lineNum">    4931 </span>            :         { PCI_VENDOR_ID_ZHAOXIN, 0x3104, pci_quirk_mf_endpoint_acs },</a>
<a name="4932"><span class="lineNum">    4932 </span>            :         { PCI_VENDOR_ID_ZHAOXIN, 0x9083, pci_quirk_mf_endpoint_acs },</a>
<a name="4933"><span class="lineNum">    4933 </span>            :         /* NXP root ports, xx=16, 12, or 08 cores */</a>
<a name="4934"><span class="lineNum">    4934 </span>            :         /* LX2xx0A : without security features + CAN-FD */</a>
<a name="4935"><span class="lineNum">    4935 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d81, pci_quirk_nxp_rp_acs },</a>
<a name="4936"><span class="lineNum">    4936 </span>            :         { PCI_VENDOR_ID_NXP, 0x8da1, pci_quirk_nxp_rp_acs },</a>
<a name="4937"><span class="lineNum">    4937 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d83, pci_quirk_nxp_rp_acs },</a>
<a name="4938"><span class="lineNum">    4938 </span>            :         /* LX2xx0C : security features + CAN-FD */</a>
<a name="4939"><span class="lineNum">    4939 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d80, pci_quirk_nxp_rp_acs },</a>
<a name="4940"><span class="lineNum">    4940 </span>            :         { PCI_VENDOR_ID_NXP, 0x8da0, pci_quirk_nxp_rp_acs },</a>
<a name="4941"><span class="lineNum">    4941 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d82, pci_quirk_nxp_rp_acs },</a>
<a name="4942"><span class="lineNum">    4942 </span>            :         /* LX2xx0E : security features + CAN */</a>
<a name="4943"><span class="lineNum">    4943 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d90, pci_quirk_nxp_rp_acs },</a>
<a name="4944"><span class="lineNum">    4944 </span>            :         { PCI_VENDOR_ID_NXP, 0x8db0, pci_quirk_nxp_rp_acs },</a>
<a name="4945"><span class="lineNum">    4945 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d92, pci_quirk_nxp_rp_acs },</a>
<a name="4946"><span class="lineNum">    4946 </span>            :         /* LX2xx0N : without security features + CAN */</a>
<a name="4947"><span class="lineNum">    4947 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d91, pci_quirk_nxp_rp_acs },</a>
<a name="4948"><span class="lineNum">    4948 </span>            :         { PCI_VENDOR_ID_NXP, 0x8db1, pci_quirk_nxp_rp_acs },</a>
<a name="4949"><span class="lineNum">    4949 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d93, pci_quirk_nxp_rp_acs },</a>
<a name="4950"><span class="lineNum">    4950 </span>            :         /* LX2xx2A : without security features + CAN-FD */</a>
<a name="4951"><span class="lineNum">    4951 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d89, pci_quirk_nxp_rp_acs },</a>
<a name="4952"><span class="lineNum">    4952 </span>            :         { PCI_VENDOR_ID_NXP, 0x8da9, pci_quirk_nxp_rp_acs },</a>
<a name="4953"><span class="lineNum">    4953 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d8b, pci_quirk_nxp_rp_acs },</a>
<a name="4954"><span class="lineNum">    4954 </span>            :         /* LX2xx2C : security features + CAN-FD */</a>
<a name="4955"><span class="lineNum">    4955 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d88, pci_quirk_nxp_rp_acs },</a>
<a name="4956"><span class="lineNum">    4956 </span>            :         { PCI_VENDOR_ID_NXP, 0x8da8, pci_quirk_nxp_rp_acs },</a>
<a name="4957"><span class="lineNum">    4957 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d8a, pci_quirk_nxp_rp_acs },</a>
<a name="4958"><span class="lineNum">    4958 </span>            :         /* LX2xx2E : security features + CAN */</a>
<a name="4959"><span class="lineNum">    4959 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d98, pci_quirk_nxp_rp_acs },</a>
<a name="4960"><span class="lineNum">    4960 </span>            :         { PCI_VENDOR_ID_NXP, 0x8db8, pci_quirk_nxp_rp_acs },</a>
<a name="4961"><span class="lineNum">    4961 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d9a, pci_quirk_nxp_rp_acs },</a>
<a name="4962"><span class="lineNum">    4962 </span>            :         /* LX2xx2N : without security features + CAN */</a>
<a name="4963"><span class="lineNum">    4963 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d99, pci_quirk_nxp_rp_acs },</a>
<a name="4964"><span class="lineNum">    4964 </span>            :         { PCI_VENDOR_ID_NXP, 0x8db9, pci_quirk_nxp_rp_acs },</a>
<a name="4965"><span class="lineNum">    4965 </span>            :         { PCI_VENDOR_ID_NXP, 0x8d9b, pci_quirk_nxp_rp_acs },</a>
<a name="4966"><span class="lineNum">    4966 </span>            :         /* Zhaoxin Root/Downstream Ports */</a>
<a name="4967"><span class="lineNum">    4967 </span>            :         { PCI_VENDOR_ID_ZHAOXIN, PCI_ANY_ID, pci_quirk_zhaoxin_pcie_ports_acs },</a>
<a name="4968"><span class="lineNum">    4968 </span>            :         { 0 }</a>
<a name="4969"><span class="lineNum">    4969 </span>            : };</a>
<a name="4970"><span class="lineNum">    4970 </span>            : </a>
<a name="4971"><span class="lineNum">    4971 </span>            : /*</a>
<a name="4972"><span class="lineNum">    4972 </span>            :  * pci_dev_specific_acs_enabled - check whether device provides ACS controls</a>
<a name="4973"><span class="lineNum">    4973 </span>            :  * @dev:        PCI device</a>
<a name="4974"><span class="lineNum">    4974 </span>            :  * @acs_flags:  Bitmask of desired ACS controls</a>
<a name="4975"><span class="lineNum">    4975 </span>            :  *</a>
<a name="4976"><span class="lineNum">    4976 </span>            :  * Returns:</a>
<a name="4977"><span class="lineNum">    4977 </span>            :  *   -ENOTTY:   No quirk applies to this device; we can't tell whether the</a>
<a name="4978"><span class="lineNum">    4978 </span>            :  *              device provides the desired controls</a>
<a name="4979"><span class="lineNum">    4979 </span>            :  *   0:         Device does not provide all the desired controls</a>
<a name="4980"><span class="lineNum">    4980 </span>            :  *   &gt;0:     Device provides all the controls in @acs_flags</a>
<a name="4981"><span class="lineNum">    4981 </span>            :  */</a>
<a name="4982"><span class="lineNum">    4982 </span><span class="lineNoCov">          0 : int pci_dev_specific_acs_enabled(struct pci_dev *dev, u16 acs_flags)</span></a>
<a name="4983"><span class="lineNum">    4983 </span>            : {</a>
<a name="4984"><span class="lineNum">    4984 </span>            :         const struct pci_dev_acs_enabled *i;</a>
<a name="4985"><span class="lineNum">    4985 </span>            :         int ret;</a>
<a name="4986"><span class="lineNum">    4986 </span>            : </a>
<a name="4987"><span class="lineNum">    4987 </span>            :         /*</a>
<a name="4988"><span class="lineNum">    4988 </span>            :          * Allow devices that do not expose standard PCIe ACS capabilities</a>
<a name="4989"><span class="lineNum">    4989 </span>            :          * or control to indicate their support here.  Multi-function express</a>
<a name="4990"><span class="lineNum">    4990 </span>            :          * devices which do not allow internal peer-to-peer between functions,</a>
<a name="4991"><span class="lineNum">    4991 </span>            :          * but do not implement PCIe ACS may wish to return true here.</a>
<a name="4992"><span class="lineNum">    4992 </span>            :          */</a>
<a name="4993"><span class="lineNum">    4993 </span><span class="lineNoCov">          0 :         for (i = pci_dev_acs_enabled; i-&gt;acs_enabled; i++) {</span></a>
<a name="4994"><span class="lineNum">    4994 </span><span class="lineNoCov">          0 :                 if ((i-&gt;vendor == dev-&gt;vendor ||</span></a>
<a name="4995"><span class="lineNum">    4995 </span><span class="lineNoCov">          0 :                      i-&gt;vendor == (u16)PCI_ANY_ID) &amp;&amp;</span></a>
<a name="4996"><span class="lineNum">    4996 </span><span class="lineNoCov">          0 :                     (i-&gt;device == dev-&gt;device ||</span></a>
<a name="4997"><span class="lineNum">    4997 </span>            :                      i-&gt;device == (u16)PCI_ANY_ID)) {</a>
<a name="4998"><span class="lineNum">    4998 </span><span class="lineNoCov">          0 :                         ret = i-&gt;acs_enabled(dev, acs_flags);</span></a>
<a name="4999"><span class="lineNum">    4999 </span><span class="lineNoCov">          0 :                         if (ret &gt;= 0)</span></a>
<a name="5000"><span class="lineNum">    5000 </span>            :                                 return ret;</a>
<a name="5001"><span class="lineNum">    5001 </span>            :                 }</a>
<a name="5002"><span class="lineNum">    5002 </span>            :         }</a>
<a name="5003"><span class="lineNum">    5003 </span>            : </a>
<a name="5004"><span class="lineNum">    5004 </span>            :         return -ENOTTY;</a>
<a name="5005"><span class="lineNum">    5005 </span>            : }</a>
<a name="5006"><span class="lineNum">    5006 </span>            : </a>
<a name="5007"><span class="lineNum">    5007 </span>            : /* Config space offset of Root Complex Base Address register */</a>
<a name="5008"><span class="lineNum">    5008 </span>            : #define INTEL_LPC_RCBA_REG 0xf0</a>
<a name="5009"><span class="lineNum">    5009 </span>            : /* 31:14 RCBA address */</a>
<a name="5010"><span class="lineNum">    5010 </span>            : #define INTEL_LPC_RCBA_MASK 0xffffc000</a>
<a name="5011"><span class="lineNum">    5011 </span>            : /* RCBA Enable */</a>
<a name="5012"><span class="lineNum">    5012 </span>            : #define INTEL_LPC_RCBA_ENABLE (1 &lt;&lt; 0)</a>
<a name="5013"><span class="lineNum">    5013 </span>            : </a>
<a name="5014"><span class="lineNum">    5014 </span>            : /* Backbone Scratch Pad Register */</a>
<a name="5015"><span class="lineNum">    5015 </span>            : #define INTEL_BSPR_REG 0x1104</a>
<a name="5016"><span class="lineNum">    5016 </span>            : /* Backbone Peer Non-Posted Disable */</a>
<a name="5017"><span class="lineNum">    5017 </span>            : #define INTEL_BSPR_REG_BPNPD (1 &lt;&lt; 8)</a>
<a name="5018"><span class="lineNum">    5018 </span>            : /* Backbone Peer Posted Disable */</a>
<a name="5019"><span class="lineNum">    5019 </span>            : #define INTEL_BSPR_REG_BPPD  (1 &lt;&lt; 9)</a>
<a name="5020"><span class="lineNum">    5020 </span>            : </a>
<a name="5021"><span class="lineNum">    5021 </span>            : /* Upstream Peer Decode Configuration Register */</a>
<a name="5022"><span class="lineNum">    5022 </span>            : #define INTEL_UPDCR_REG 0x1014</a>
<a name="5023"><span class="lineNum">    5023 </span>            : /* 5:0 Peer Decode Enable bits */</a>
<a name="5024"><span class="lineNum">    5024 </span>            : #define INTEL_UPDCR_REG_MASK 0x3f</a>
<a name="5025"><span class="lineNum">    5025 </span>            : </a>
<a name="5026"><span class="lineNum">    5026 </span><span class="lineNoCov">          0 : static int pci_quirk_enable_intel_lpc_acs(struct pci_dev *dev)</span></a>
<a name="5027"><span class="lineNum">    5027 </span>            : {</a>
<a name="5028"><span class="lineNum">    5028 </span>            :         u32 rcba, bspr, updcr;</a>
<a name="5029"><span class="lineNum">    5029 </span>            :         void __iomem *rcba_mem;</a>
<a name="5030"><span class="lineNum">    5030 </span>            : </a>
<a name="5031"><span class="lineNum">    5031 </span>            :         /*</a>
<a name="5032"><span class="lineNum">    5032 </span>            :          * Read the RCBA register from the LPC (D31:F0).  PCH root ports</a>
<a name="5033"><span class="lineNum">    5033 </span>            :          * are D28:F* and therefore get probed before LPC, thus we can't</a>
<a name="5034"><span class="lineNum">    5034 </span>            :          * use pci_get_slot()/pci_read_config_dword() here.</a>
<a name="5035"><span class="lineNum">    5035 </span>            :          */</a>
<a name="5036"><span class="lineNum">    5036 </span><span class="lineNoCov">          0 :         pci_bus_read_config_dword(dev-&gt;bus, PCI_DEVFN(31, 0),</span></a>
<a name="5037"><span class="lineNum">    5037 </span>            :                                   INTEL_LPC_RCBA_REG, &amp;rcba);</a>
<a name="5038"><span class="lineNum">    5038 </span><span class="lineNoCov">          0 :         if (!(rcba &amp; INTEL_LPC_RCBA_ENABLE))</span></a>
<a name="5039"><span class="lineNum">    5039 </span>            :                 return -EINVAL;</a>
<a name="5040"><span class="lineNum">    5040 </span>            : </a>
<a name="5041"><span class="lineNum">    5041 </span><span class="lineNoCov">          0 :         rcba_mem = ioremap(rcba &amp; INTEL_LPC_RCBA_MASK,</span></a>
<a name="5042"><span class="lineNum">    5042 </span>            :                                    PAGE_ALIGN(INTEL_UPDCR_REG));</a>
<a name="5043"><span class="lineNum">    5043 </span><span class="lineNoCov">          0 :         if (!rcba_mem)</span></a>
<a name="5044"><span class="lineNum">    5044 </span>            :                 return -ENOMEM;</a>
<a name="5045"><span class="lineNum">    5045 </span>            : </a>
<a name="5046"><span class="lineNum">    5046 </span>            :         /*</a>
<a name="5047"><span class="lineNum">    5047 </span>            :          * The BSPR can disallow peer cycles, but it's set by soft strap and</a>
<a name="5048"><span class="lineNum">    5048 </span>            :          * therefore read-only.  If both posted and non-posted peer cycles are</a>
<a name="5049"><span class="lineNum">    5049 </span>            :          * disallowed, we're ok.  If either are allowed, then we need to use</a>
<a name="5050"><span class="lineNum">    5050 </span>            :          * the UPDCR to disable peer decodes for each port.  This provides the</a>
<a name="5051"><span class="lineNum">    5051 </span>            :          * PCIe ACS equivalent of PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF</a>
<a name="5052"><span class="lineNum">    5052 </span>            :          */</a>
<a name="5053"><span class="lineNum">    5053 </span><span class="lineNoCov">          0 :         bspr = readl(rcba_mem + INTEL_BSPR_REG);</span></a>
<a name="5054"><span class="lineNum">    5054 </span><span class="lineNoCov">          0 :         bspr &amp;= INTEL_BSPR_REG_BPNPD | INTEL_BSPR_REG_BPPD;</span></a>
<a name="5055"><span class="lineNum">    5055 </span><span class="lineNoCov">          0 :         if (bspr != (INTEL_BSPR_REG_BPNPD | INTEL_BSPR_REG_BPPD)) {</span></a>
<a name="5056"><span class="lineNum">    5056 </span><span class="lineNoCov">          0 :                 updcr = readl(rcba_mem + INTEL_UPDCR_REG);</span></a>
<a name="5057"><span class="lineNum">    5057 </span><span class="lineNoCov">          0 :                 if (updcr &amp; INTEL_UPDCR_REG_MASK) {</span></a>
<a name="5058"><span class="lineNum">    5058 </span><span class="lineNoCov">          0 :                         pci_info(dev, &quot;Disabling UPDCR peer decodes\n&quot;);</span></a>
<a name="5059"><span class="lineNum">    5059 </span><span class="lineNoCov">          0 :                         updcr &amp;= ~INTEL_UPDCR_REG_MASK;</span></a>
<a name="5060"><span class="lineNum">    5060 </span><span class="lineNoCov">          0 :                         writel(updcr, rcba_mem + INTEL_UPDCR_REG);</span></a>
<a name="5061"><span class="lineNum">    5061 </span>            :                 }</a>
<a name="5062"><span class="lineNum">    5062 </span>            :         }</a>
<a name="5063"><span class="lineNum">    5063 </span>            : </a>
<a name="5064"><span class="lineNum">    5064 </span><span class="lineNoCov">          0 :         iounmap(rcba_mem);</span></a>
<a name="5065"><span class="lineNum">    5065 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5066"><span class="lineNum">    5066 </span>            : }</a>
<a name="5067"><span class="lineNum">    5067 </span>            : </a>
<a name="5068"><span class="lineNum">    5068 </span>            : /* Miscellaneous Port Configuration register */</a>
<a name="5069"><span class="lineNum">    5069 </span>            : #define INTEL_MPC_REG 0xd8</a>
<a name="5070"><span class="lineNum">    5070 </span>            : /* MPC: Invalid Receive Bus Number Check Enable */</a>
<a name="5071"><span class="lineNum">    5071 </span>            : #define INTEL_MPC_REG_IRBNCE (1 &lt;&lt; 26)</a>
<a name="5072"><span class="lineNum">    5072 </span>            : </a>
<a name="5073"><span class="lineNum">    5073 </span><span class="lineNoCov">          0 : static void pci_quirk_enable_intel_rp_mpc_acs(struct pci_dev *dev)</span></a>
<a name="5074"><span class="lineNum">    5074 </span>            : {</a>
<a name="5075"><span class="lineNum">    5075 </span>            :         u32 mpc;</a>
<a name="5076"><span class="lineNum">    5076 </span>            : </a>
<a name="5077"><span class="lineNum">    5077 </span>            :         /*</a>
<a name="5078"><span class="lineNum">    5078 </span>            :          * When enabled, the IRBNCE bit of the MPC register enables the</a>
<a name="5079"><span class="lineNum">    5079 </span>            :          * equivalent of PCI ACS Source Validation (PCI_ACS_SV), which</a>
<a name="5080"><span class="lineNum">    5080 </span>            :          * ensures that requester IDs fall within the bus number range</a>
<a name="5081"><span class="lineNum">    5081 </span>            :          * of the bridge.  Enable if not already.</a>
<a name="5082"><span class="lineNum">    5082 </span>            :          */</a>
<a name="5083"><span class="lineNum">    5083 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, INTEL_MPC_REG, &amp;mpc);</span></a>
<a name="5084"><span class="lineNum">    5084 </span><span class="lineNoCov">          0 :         if (!(mpc &amp; INTEL_MPC_REG_IRBNCE)) {</span></a>
<a name="5085"><span class="lineNum">    5085 </span><span class="lineNoCov">          0 :                 pci_info(dev, &quot;Enabling MPC IRBNCE\n&quot;);</span></a>
<a name="5086"><span class="lineNum">    5086 </span><span class="lineNoCov">          0 :                 mpc |= INTEL_MPC_REG_IRBNCE;</span></a>
<a name="5087"><span class="lineNum">    5087 </span><span class="lineNoCov">          0 :                 pci_write_config_word(dev, INTEL_MPC_REG, mpc);</span></a>
<a name="5088"><span class="lineNum">    5088 </span>            :         }</a>
<a name="5089"><span class="lineNum">    5089 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5090"><span class="lineNum">    5090 </span>            : </a>
<a name="5091"><span class="lineNum">    5091 </span>            : /*</a>
<a name="5092"><span class="lineNum">    5092 </span>            :  * Currently this quirk does the equivalent of</a>
<a name="5093"><span class="lineNum">    5093 </span>            :  * PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF</a>
<a name="5094"><span class="lineNum">    5094 </span>            :  *</a>
<a name="5095"><span class="lineNum">    5095 </span>            :  * TODO: This quirk also needs to do equivalent of PCI_ACS_TB,</a>
<a name="5096"><span class="lineNum">    5096 </span>            :  * if dev-&gt;external_facing || dev-&gt;untrusted</a>
<a name="5097"><span class="lineNum">    5097 </span>            :  */</a>
<a name="5098"><span class="lineNum">    5098 </span><span class="lineNoCov">          0 : static int pci_quirk_enable_intel_pch_acs(struct pci_dev *dev)</span></a>
<a name="5099"><span class="lineNum">    5099 </span>            : {</a>
<a name="5100"><span class="lineNum">    5100 </span><span class="lineNoCov">          0 :         if (!pci_quirk_intel_pch_acs_match(dev))</span></a>
<a name="5101"><span class="lineNum">    5101 </span>            :                 return -ENOTTY;</a>
<a name="5102"><span class="lineNum">    5102 </span>            : </a>
<a name="5103"><span class="lineNum">    5103 </span><span class="lineNoCov">          0 :         if (pci_quirk_enable_intel_lpc_acs(dev)) {</span></a>
<a name="5104"><span class="lineNum">    5104 </span><span class="lineNoCov">          0 :                 pci_warn(dev, &quot;Failed to enable Intel PCH ACS quirk\n&quot;);</span></a>
<a name="5105"><span class="lineNum">    5105 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="5106"><span class="lineNum">    5106 </span>            :         }</a>
<a name="5107"><span class="lineNum">    5107 </span>            : </a>
<a name="5108"><span class="lineNum">    5108 </span><span class="lineNoCov">          0 :         pci_quirk_enable_intel_rp_mpc_acs(dev);</span></a>
<a name="5109"><span class="lineNum">    5109 </span>            : </a>
<a name="5110"><span class="lineNum">    5110 </span><span class="lineNoCov">          0 :         dev-&gt;dev_flags |= PCI_DEV_FLAGS_ACS_ENABLED_QUIRK;</span></a>
<a name="5111"><span class="lineNum">    5111 </span>            : </a>
<a name="5112"><span class="lineNum">    5112 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Intel PCH root port ACS workaround enabled\n&quot;);</span></a>
<a name="5113"><span class="lineNum">    5113 </span>            : </a>
<a name="5114"><span class="lineNum">    5114 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5115"><span class="lineNum">    5115 </span>            : }</a>
<a name="5116"><span class="lineNum">    5116 </span>            : </a>
<a name="5117"><span class="lineNum">    5117 </span><span class="lineNoCov">          0 : static int pci_quirk_enable_intel_spt_pch_acs(struct pci_dev *dev)</span></a>
<a name="5118"><span class="lineNum">    5118 </span>            : {</a>
<a name="5119"><span class="lineNum">    5119 </span>            :         int pos;</a>
<a name="5120"><span class="lineNum">    5120 </span>            :         u32 cap, ctrl;</a>
<a name="5121"><span class="lineNum">    5121 </span>            : </a>
<a name="5122"><span class="lineNum">    5122 </span><span class="lineNoCov">          0 :         if (!pci_quirk_intel_spt_pch_acs_match(dev))</span></a>
<a name="5123"><span class="lineNum">    5123 </span>            :                 return -ENOTTY;</a>
<a name="5124"><span class="lineNum">    5124 </span>            : </a>
<a name="5125"><span class="lineNum">    5125 </span><span class="lineNoCov">          0 :         pos = dev-&gt;acs_cap;</span></a>
<a name="5126"><span class="lineNum">    5126 </span><span class="lineNoCov">          0 :         if (!pos)</span></a>
<a name="5127"><span class="lineNum">    5127 </span>            :                 return -ENOTTY;</a>
<a name="5128"><span class="lineNum">    5128 </span>            : </a>
<a name="5129"><span class="lineNum">    5129 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, pos + PCI_ACS_CAP, &amp;cap);</span></a>
<a name="5130"><span class="lineNum">    5130 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, pos + INTEL_SPT_ACS_CTRL, &amp;ctrl);</span></a>
<a name="5131"><span class="lineNum">    5131 </span>            : </a>
<a name="5132"><span class="lineNum">    5132 </span><span class="lineNoCov">          0 :         ctrl |= (cap &amp; PCI_ACS_SV);</span></a>
<a name="5133"><span class="lineNum">    5133 </span><span class="lineNoCov">          0 :         ctrl |= (cap &amp; PCI_ACS_RR);</span></a>
<a name="5134"><span class="lineNum">    5134 </span><span class="lineNoCov">          0 :         ctrl |= (cap &amp; PCI_ACS_CR);</span></a>
<a name="5135"><span class="lineNum">    5135 </span><span class="lineNoCov">          0 :         ctrl |= (cap &amp; PCI_ACS_UF);</span></a>
<a name="5136"><span class="lineNum">    5136 </span>            : </a>
<a name="5137"><span class="lineNum">    5137 </span><span class="lineNoCov">          0 :         if (pci_ats_disabled() || dev-&gt;external_facing || dev-&gt;untrusted)</span></a>
<a name="5138"><span class="lineNum">    5138 </span><span class="lineNoCov">          0 :                 ctrl |= (cap &amp; PCI_ACS_TB);</span></a>
<a name="5139"><span class="lineNum">    5139 </span>            : </a>
<a name="5140"><span class="lineNum">    5140 </span><span class="lineNoCov">          0 :         pci_write_config_dword(dev, pos + INTEL_SPT_ACS_CTRL, ctrl);</span></a>
<a name="5141"><span class="lineNum">    5141 </span>            : </a>
<a name="5142"><span class="lineNum">    5142 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Intel SPT PCH root port ACS workaround enabled\n&quot;);</span></a>
<a name="5143"><span class="lineNum">    5143 </span>            : </a>
<a name="5144"><span class="lineNum">    5144 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5145"><span class="lineNum">    5145 </span>            : }</a>
<a name="5146"><span class="lineNum">    5146 </span>            : </a>
<a name="5147"><span class="lineNum">    5147 </span><span class="lineNoCov">          0 : static int pci_quirk_disable_intel_spt_pch_acs_redir(struct pci_dev *dev)</span></a>
<a name="5148"><span class="lineNum">    5148 </span>            : {</a>
<a name="5149"><span class="lineNum">    5149 </span>            :         int pos;</a>
<a name="5150"><span class="lineNum">    5150 </span>            :         u32 cap, ctrl;</a>
<a name="5151"><span class="lineNum">    5151 </span>            : </a>
<a name="5152"><span class="lineNum">    5152 </span><span class="lineNoCov">          0 :         if (!pci_quirk_intel_spt_pch_acs_match(dev))</span></a>
<a name="5153"><span class="lineNum">    5153 </span>            :                 return -ENOTTY;</a>
<a name="5154"><span class="lineNum">    5154 </span>            : </a>
<a name="5155"><span class="lineNum">    5155 </span><span class="lineNoCov">          0 :         pos = dev-&gt;acs_cap;</span></a>
<a name="5156"><span class="lineNum">    5156 </span><span class="lineNoCov">          0 :         if (!pos)</span></a>
<a name="5157"><span class="lineNum">    5157 </span>            :                 return -ENOTTY;</a>
<a name="5158"><span class="lineNum">    5158 </span>            : </a>
<a name="5159"><span class="lineNum">    5159 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, pos + PCI_ACS_CAP, &amp;cap);</span></a>
<a name="5160"><span class="lineNum">    5160 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev, pos + INTEL_SPT_ACS_CTRL, &amp;ctrl);</span></a>
<a name="5161"><span class="lineNum">    5161 </span>            : </a>
<a name="5162"><span class="lineNum">    5162 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~(PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_EC);</span></a>
<a name="5163"><span class="lineNum">    5163 </span>            : </a>
<a name="5164"><span class="lineNum">    5164 </span><span class="lineNoCov">          0 :         pci_write_config_dword(dev, pos + INTEL_SPT_ACS_CTRL, ctrl);</span></a>
<a name="5165"><span class="lineNum">    5165 </span>            : </a>
<a name="5166"><span class="lineNum">    5166 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;Intel SPT PCH root port workaround: disabled ACS redirect\n&quot;);</span></a>
<a name="5167"><span class="lineNum">    5167 </span>            : </a>
<a name="5168"><span class="lineNum">    5168 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5169"><span class="lineNum">    5169 </span>            : }</a>
<a name="5170"><span class="lineNum">    5170 </span>            : </a>
<a name="5171"><span class="lineNum">    5171 </span>            : static const struct pci_dev_acs_ops {</a>
<a name="5172"><span class="lineNum">    5172 </span>            :         u16 vendor;</a>
<a name="5173"><span class="lineNum">    5173 </span>            :         u16 device;</a>
<a name="5174"><span class="lineNum">    5174 </span>            :         int (*enable_acs)(struct pci_dev *dev);</a>
<a name="5175"><span class="lineNum">    5175 </span>            :         int (*disable_acs_redir)(struct pci_dev *dev);</a>
<a name="5176"><span class="lineNum">    5176 </span>            : } pci_dev_acs_ops[] = {</a>
<a name="5177"><span class="lineNum">    5177 </span>            :         { PCI_VENDOR_ID_INTEL, PCI_ANY_ID,</a>
<a name="5178"><span class="lineNum">    5178 </span>            :             .enable_acs = pci_quirk_enable_intel_pch_acs,</a>
<a name="5179"><span class="lineNum">    5179 </span>            :         },</a>
<a name="5180"><span class="lineNum">    5180 </span>            :         { PCI_VENDOR_ID_INTEL, PCI_ANY_ID,</a>
<a name="5181"><span class="lineNum">    5181 </span>            :             .enable_acs = pci_quirk_enable_intel_spt_pch_acs,</a>
<a name="5182"><span class="lineNum">    5182 </span>            :             .disable_acs_redir = pci_quirk_disable_intel_spt_pch_acs_redir,</a>
<a name="5183"><span class="lineNum">    5183 </span>            :         },</a>
<a name="5184"><span class="lineNum">    5184 </span>            : };</a>
<a name="5185"><span class="lineNum">    5185 </span>            : </a>
<a name="5186"><span class="lineNum">    5186 </span><span class="lineNoCov">          0 : int pci_dev_specific_enable_acs(struct pci_dev *dev)</span></a>
<a name="5187"><span class="lineNum">    5187 </span>            : {</a>
<a name="5188"><span class="lineNum">    5188 </span>            :         const struct pci_dev_acs_ops *p;</a>
<a name="5189"><span class="lineNum">    5189 </span>            :         int i, ret;</a>
<a name="5190"><span class="lineNum">    5190 </span>            : </a>
<a name="5191"><span class="lineNum">    5191 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(pci_dev_acs_ops); i++) {</span></a>
<a name="5192"><span class="lineNum">    5192 </span><span class="lineNoCov">          0 :                 p = &amp;pci_dev_acs_ops[i];</span></a>
<a name="5193"><span class="lineNum">    5193 </span><span class="lineNoCov">          0 :                 if ((p-&gt;vendor == dev-&gt;vendor ||</span></a>
<a name="5194"><span class="lineNum">    5194 </span><span class="lineNoCov">          0 :                      p-&gt;vendor == (u16)PCI_ANY_ID) &amp;&amp;</span></a>
<a name="5195"><span class="lineNum">    5195 </span><span class="lineNoCov">          0 :                     (p-&gt;device == dev-&gt;device ||</span></a>
<a name="5196"><span class="lineNum">    5196 </span><span class="lineNoCov">          0 :                      p-&gt;device == (u16)PCI_ANY_ID) &amp;&amp;</span></a>
<a name="5197"><span class="lineNum">    5197 </span><span class="lineNoCov">          0 :                     p-&gt;enable_acs) {</span></a>
<a name="5198"><span class="lineNum">    5198 </span><span class="lineNoCov">          0 :                         ret = p-&gt;enable_acs(dev);</span></a>
<a name="5199"><span class="lineNum">    5199 </span><span class="lineNoCov">          0 :                         if (ret &gt;= 0)</span></a>
<a name="5200"><span class="lineNum">    5200 </span>            :                                 return ret;</a>
<a name="5201"><span class="lineNum">    5201 </span>            :                 }</a>
<a name="5202"><span class="lineNum">    5202 </span>            :         }</a>
<a name="5203"><span class="lineNum">    5203 </span>            : </a>
<a name="5204"><span class="lineNum">    5204 </span>            :         return -ENOTTY;</a>
<a name="5205"><span class="lineNum">    5205 </span>            : }</a>
<a name="5206"><span class="lineNum">    5206 </span>            : </a>
<a name="5207"><span class="lineNum">    5207 </span><span class="lineNoCov">          0 : int pci_dev_specific_disable_acs_redir(struct pci_dev *dev)</span></a>
<a name="5208"><span class="lineNum">    5208 </span>            : {</a>
<a name="5209"><span class="lineNum">    5209 </span>            :         const struct pci_dev_acs_ops *p;</a>
<a name="5210"><span class="lineNum">    5210 </span>            :         int i, ret;</a>
<a name="5211"><span class="lineNum">    5211 </span>            : </a>
<a name="5212"><span class="lineNum">    5212 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(pci_dev_acs_ops); i++) {</span></a>
<a name="5213"><span class="lineNum">    5213 </span><span class="lineNoCov">          0 :                 p = &amp;pci_dev_acs_ops[i];</span></a>
<a name="5214"><span class="lineNum">    5214 </span><span class="lineNoCov">          0 :                 if ((p-&gt;vendor == dev-&gt;vendor ||</span></a>
<a name="5215"><span class="lineNum">    5215 </span><span class="lineNoCov">          0 :                      p-&gt;vendor == (u16)PCI_ANY_ID) &amp;&amp;</span></a>
<a name="5216"><span class="lineNum">    5216 </span><span class="lineNoCov">          0 :                     (p-&gt;device == dev-&gt;device ||</span></a>
<a name="5217"><span class="lineNum">    5217 </span><span class="lineNoCov">          0 :                      p-&gt;device == (u16)PCI_ANY_ID) &amp;&amp;</span></a>
<a name="5218"><span class="lineNum">    5218 </span><span class="lineNoCov">          0 :                     p-&gt;disable_acs_redir) {</span></a>
<a name="5219"><span class="lineNum">    5219 </span><span class="lineNoCov">          0 :                         ret = p-&gt;disable_acs_redir(dev);</span></a>
<a name="5220"><span class="lineNum">    5220 </span><span class="lineNoCov">          0 :                         if (ret &gt;= 0)</span></a>
<a name="5221"><span class="lineNum">    5221 </span>            :                                 return ret;</a>
<a name="5222"><span class="lineNum">    5222 </span>            :                 }</a>
<a name="5223"><span class="lineNum">    5223 </span>            :         }</a>
<a name="5224"><span class="lineNum">    5224 </span>            : </a>
<a name="5225"><span class="lineNum">    5225 </span>            :         return -ENOTTY;</a>
<a name="5226"><span class="lineNum">    5226 </span>            : }</a>
<a name="5227"><span class="lineNum">    5227 </span>            : </a>
<a name="5228"><span class="lineNum">    5228 </span>            : /*</a>
<a name="5229"><span class="lineNum">    5229 </span>            :  * The PCI capabilities list for Intel DH895xCC VFs (device ID 0x0443) with</a>
<a name="5230"><span class="lineNum">    5230 </span>            :  * QuickAssist Technology (QAT) is prematurely terminated in hardware.  The</a>
<a name="5231"><span class="lineNum">    5231 </span>            :  * Next Capability pointer in the MSI Capability Structure should point to</a>
<a name="5232"><span class="lineNum">    5232 </span>            :  * the PCIe Capability Structure but is incorrectly hardwired as 0 terminating</a>
<a name="5233"><span class="lineNum">    5233 </span>            :  * the list.</a>
<a name="5234"><span class="lineNum">    5234 </span>            :  */</a>
<a name="5235"><span class="lineNum">    5235 </span><span class="lineNoCov">          0 : static void quirk_intel_qat_vf_cap(struct pci_dev *pdev)</span></a>
<a name="5236"><span class="lineNum">    5236 </span>            : {</a>
<a name="5237"><span class="lineNum">    5237 </span><span class="lineNoCov">          0 :         int pos, i = 0;</span></a>
<a name="5238"><span class="lineNum">    5238 </span>            :         u8 next_cap;</a>
<a name="5239"><span class="lineNum">    5239 </span>            :         u16 reg16, *cap;</a>
<a name="5240"><span class="lineNum">    5240 </span>            :         struct pci_cap_saved_state *state;</a>
<a name="5241"><span class="lineNum">    5241 </span>            : </a>
<a name="5242"><span class="lineNum">    5242 </span>            :         /* Bail if the hardware bug is fixed */</a>
<a name="5243"><span class="lineNum">    5243 </span><span class="lineNoCov">          0 :         if (pdev-&gt;pcie_cap || pci_find_capability(pdev, PCI_CAP_ID_EXP))</span></a>
<a name="5244"><span class="lineNum">    5244 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="5245"><span class="lineNum">    5245 </span>            : </a>
<a name="5246"><span class="lineNum">    5246 </span>            :         /* Bail if MSI Capability Structure is not found for some reason */</a>
<a name="5247"><span class="lineNum">    5247 </span><span class="lineNoCov">          0 :         pos = pci_find_capability(pdev, PCI_CAP_ID_MSI);</span></a>
<a name="5248"><span class="lineNum">    5248 </span><span class="lineNoCov">          0 :         if (!pos)</span></a>
<a name="5249"><span class="lineNum">    5249 </span>            :                 return;</a>
<a name="5250"><span class="lineNum">    5250 </span>            : </a>
<a name="5251"><span class="lineNum">    5251 </span>            :         /*</a>
<a name="5252"><span class="lineNum">    5252 </span>            :          * Bail if Next Capability pointer in the MSI Capability Structure</a>
<a name="5253"><span class="lineNum">    5253 </span>            :          * is not the expected incorrect 0x00.</a>
<a name="5254"><span class="lineNum">    5254 </span>            :          */</a>
<a name="5255"><span class="lineNum">    5255 </span><span class="lineNoCov">          0 :         pci_read_config_byte(pdev, pos + 1, &amp;next_cap);</span></a>
<a name="5256"><span class="lineNum">    5256 </span><span class="lineNoCov">          0 :         if (next_cap)</span></a>
<a name="5257"><span class="lineNum">    5257 </span>            :                 return;</a>
<a name="5258"><span class="lineNum">    5258 </span>            : </a>
<a name="5259"><span class="lineNum">    5259 </span>            :         /*</a>
<a name="5260"><span class="lineNum">    5260 </span>            :          * PCIe Capability Structure is expected to be at 0x50 and should</a>
<a name="5261"><span class="lineNum">    5261 </span>            :          * terminate the list (Next Capability pointer is 0x00).  Verify</a>
<a name="5262"><span class="lineNum">    5262 </span>            :          * Capability Id and Next Capability pointer is as expected.</a>
<a name="5263"><span class="lineNum">    5263 </span>            :          * Open-code some of set_pcie_port_type() and pci_cfg_space_size_ext()</a>
<a name="5264"><span class="lineNum">    5264 </span>            :          * to correctly set kernel data structures which have already been</a>
<a name="5265"><span class="lineNum">    5265 </span>            :          * set incorrectly due to the hardware bug.</a>
<a name="5266"><span class="lineNum">    5266 </span>            :          */</a>
<a name="5267"><span class="lineNum">    5267 </span><span class="lineNoCov">          0 :         pos = 0x50;</span></a>
<a name="5268"><span class="lineNum">    5268 </span><span class="lineNoCov">          0 :         pci_read_config_word(pdev, pos, &amp;reg16);</span></a>
<a name="5269"><span class="lineNum">    5269 </span><span class="lineNoCov">          0 :         if (reg16 == (0x0000 | PCI_CAP_ID_EXP)) {</span></a>
<a name="5270"><span class="lineNum">    5270 </span>            :                 u32 status;</a>
<a name="5271"><span class="lineNum">    5271 </span>            : #ifndef PCI_EXP_SAVE_REGS</a>
<a name="5272"><span class="lineNum">    5272 </span>            : #define PCI_EXP_SAVE_REGS     7</a>
<a name="5273"><span class="lineNum">    5273 </span>            : #endif</a>
<a name="5274"><span class="lineNum">    5274 </span><span class="lineNoCov">          0 :                 int size = PCI_EXP_SAVE_REGS * sizeof(u16);</span></a>
<a name="5275"><span class="lineNum">    5275 </span>            : </a>
<a name="5276"><span class="lineNum">    5276 </span><span class="lineNoCov">          0 :                 pdev-&gt;pcie_cap = pos;</span></a>
<a name="5277"><span class="lineNum">    5277 </span><span class="lineNoCov">          0 :                 pci_read_config_word(pdev, pos + PCI_EXP_FLAGS, &amp;reg16);</span></a>
<a name="5278"><span class="lineNum">    5278 </span><span class="lineNoCov">          0 :                 pdev-&gt;pcie_flags_reg = reg16;</span></a>
<a name="5279"><span class="lineNum">    5279 </span><span class="lineNoCov">          0 :                 pci_read_config_word(pdev, pos + PCI_EXP_DEVCAP, &amp;reg16);</span></a>
<a name="5280"><span class="lineNum">    5280 </span><span class="lineNoCov">          0 :                 pdev-&gt;pcie_mpss = reg16 &amp; PCI_EXP_DEVCAP_PAYLOAD;</span></a>
<a name="5281"><span class="lineNum">    5281 </span>            : </a>
<a name="5282"><span class="lineNum">    5282 </span><span class="lineNoCov">          0 :                 pdev-&gt;cfg_size = PCI_CFG_SPACE_EXP_SIZE;</span></a>
<a name="5283"><span class="lineNum">    5283 </span><span class="lineNoCov">          0 :                 if (pci_read_config_dword(pdev, PCI_CFG_SPACE_SIZE, &amp;status) !=</span></a>
<a name="5284"><span class="lineNum">    5284 </span><span class="lineNoCov">          0 :                     PCIBIOS_SUCCESSFUL || (status == 0xffffffff))</span></a>
<a name="5285"><span class="lineNum">    5285 </span><span class="lineNoCov">          0 :                         pdev-&gt;cfg_size = PCI_CFG_SPACE_SIZE;</span></a>
<a name="5286"><span class="lineNum">    5286 </span>            : </a>
<a name="5287"><span class="lineNum">    5287 </span><span class="lineNoCov">          0 :                 if (pci_find_saved_cap(pdev, PCI_CAP_ID_EXP))</span></a>
<a name="5288"><span class="lineNum">    5288 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="5289"><span class="lineNum">    5289 </span>            : </a>
<a name="5290"><span class="lineNum">    5290 </span>            :                 /* Save PCIe cap */</a>
<a name="5291"><span class="lineNum">    5291 </span><span class="lineNoCov">          0 :                 state = kzalloc(sizeof(*state) + size, GFP_KERNEL);</span></a>
<a name="5292"><span class="lineNum">    5292 </span><span class="lineNoCov">          0 :                 if (!state)</span></a>
<a name="5293"><span class="lineNum">    5293 </span>            :                         return;</a>
<a name="5294"><span class="lineNum">    5294 </span>            : </a>
<a name="5295"><span class="lineNum">    5295 </span><span class="lineNoCov">          0 :                 state-&gt;cap.cap_nr = PCI_CAP_ID_EXP;</span></a>
<a name="5296"><span class="lineNum">    5296 </span><span class="lineNoCov">          0 :                 state-&gt;cap.cap_extended = 0;</span></a>
<a name="5297"><span class="lineNum">    5297 </span><span class="lineNoCov">          0 :                 state-&gt;cap.size = size;</span></a>
<a name="5298"><span class="lineNum">    5298 </span><span class="lineNoCov">          0 :                 cap = (u16 *)&amp;state-&gt;cap.data[0];</span></a>
<a name="5299"><span class="lineNum">    5299 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(pdev, PCI_EXP_DEVCTL, &amp;cap[i++]);</span></a>
<a name="5300"><span class="lineNum">    5300 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(pdev, PCI_EXP_LNKCTL, &amp;cap[i++]);</span></a>
<a name="5301"><span class="lineNum">    5301 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(pdev, PCI_EXP_SLTCTL, &amp;cap[i++]);</span></a>
<a name="5302"><span class="lineNum">    5302 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(pdev, PCI_EXP_RTCTL,  &amp;cap[i++]);</span></a>
<a name="5303"><span class="lineNum">    5303 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(pdev, PCI_EXP_DEVCTL2, &amp;cap[i++]);</span></a>
<a name="5304"><span class="lineNum">    5304 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(pdev, PCI_EXP_LNKCTL2, &amp;cap[i++]);</span></a>
<a name="5305"><span class="lineNum">    5305 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(pdev, PCI_EXP_SLTCTL2, &amp;cap[i++]);</span></a>
<a name="5306"><span class="lineNum">    5306 </span><span class="lineNoCov">          0 :                 hlist_add_head(&amp;state-&gt;next, &amp;pdev-&gt;saved_cap_space);</span></a>
<a name="5307"><span class="lineNum">    5307 </span>            :         }</a>
<a name="5308"><span class="lineNum">    5308 </span>            : }</a>
<a name="5309"><span class="lineNum">    5309 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x443, quirk_intel_qat_vf_cap);</a>
<a name="5310"><span class="lineNum">    5310 </span>            : </a>
<a name="5311"><span class="lineNum">    5311 </span>            : /*</a>
<a name="5312"><span class="lineNum">    5312 </span>            :  * FLR may cause the following to devices to hang:</a>
<a name="5313"><span class="lineNum">    5313 </span>            :  *</a>
<a name="5314"><span class="lineNum">    5314 </span>            :  * AMD Starship/Matisse HD Audio Controller 0x1487</a>
<a name="5315"><span class="lineNum">    5315 </span>            :  * AMD Starship USB 3.0 Host Controller 0x148c</a>
<a name="5316"><span class="lineNum">    5316 </span>            :  * AMD Matisse USB 3.0 Host Controller 0x149c</a>
<a name="5317"><span class="lineNum">    5317 </span>            :  * Intel 82579LM Gigabit Ethernet Controller 0x1502</a>
<a name="5318"><span class="lineNum">    5318 </span>            :  * Intel 82579V Gigabit Ethernet Controller 0x1503</a>
<a name="5319"><span class="lineNum">    5319 </span>            :  *</a>
<a name="5320"><span class="lineNum">    5320 </span>            :  */</a>
<a name="5321"><span class="lineNum">    5321 </span><span class="lineNoCov">          0 : static void quirk_no_flr(struct pci_dev *dev)</span></a>
<a name="5322"><span class="lineNum">    5322 </span>            : {</a>
<a name="5323"><span class="lineNum">    5323 </span><span class="lineNoCov">          0 :         dev-&gt;dev_flags |= PCI_DEV_FLAGS_NO_FLR_RESET;</span></a>
<a name="5324"><span class="lineNum">    5324 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5325"><span class="lineNum">    5325 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_AMD, 0x1487, quirk_no_flr);</a>
<a name="5326"><span class="lineNum">    5326 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_AMD, 0x148c, quirk_no_flr);</a>
<a name="5327"><span class="lineNum">    5327 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_AMD, 0x149c, quirk_no_flr);</a>
<a name="5328"><span class="lineNum">    5328 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x1502, quirk_no_flr);</a>
<a name="5329"><span class="lineNum">    5329 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x1503, quirk_no_flr);</a>
<a name="5330"><span class="lineNum">    5330 </span>            : </a>
<a name="5331"><span class="lineNum">    5331 </span><span class="lineNoCov">          0 : static void quirk_no_ext_tags(struct pci_dev *pdev)</span></a>
<a name="5332"><span class="lineNum">    5332 </span>            : {</a>
<a name="5333"><span class="lineNum">    5333 </span><span class="lineNoCov">          0 :         struct pci_host_bridge *bridge = pci_find_host_bridge(pdev-&gt;bus);</span></a>
<a name="5334"><span class="lineNum">    5334 </span>            : </a>
<a name="5335"><span class="lineNum">    5335 </span><span class="lineNoCov">          0 :         if (!bridge)</span></a>
<a name="5336"><span class="lineNum">    5336 </span>            :                 return;</a>
<a name="5337"><span class="lineNum">    5337 </span>            : </a>
<a name="5338"><span class="lineNum">    5338 </span><span class="lineNoCov">          0 :         bridge-&gt;no_ext_tags = 1;</span></a>
<a name="5339"><span class="lineNum">    5339 </span><span class="lineNoCov">          0 :         pci_info(pdev, &quot;disabling Extended Tags (this device can't handle them)\n&quot;);</span></a>
<a name="5340"><span class="lineNum">    5340 </span>            : </a>
<a name="5341"><span class="lineNum">    5341 </span><span class="lineNoCov">          0 :         pci_walk_bus(bridge-&gt;bus, pci_configure_extended_tags, NULL);</span></a>
<a name="5342"><span class="lineNum">    5342 </span>            : }</a>
<a name="5343"><span class="lineNum">    5343 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, 0x0132, quirk_no_ext_tags);</a>
<a name="5344"><span class="lineNum">    5344 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, 0x0140, quirk_no_ext_tags);</a>
<a name="5345"><span class="lineNum">    5345 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, 0x0141, quirk_no_ext_tags);</a>
<a name="5346"><span class="lineNum">    5346 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, 0x0142, quirk_no_ext_tags);</a>
<a name="5347"><span class="lineNum">    5347 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, 0x0144, quirk_no_ext_tags);</a>
<a name="5348"><span class="lineNum">    5348 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, 0x0420, quirk_no_ext_tags);</a>
<a name="5349"><span class="lineNum">    5349 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, 0x0422, quirk_no_ext_tags);</a>
<a name="5350"><span class="lineNum">    5350 </span>            : </a>
<a name="5351"><span class="lineNum">    5351 </span>            : #ifdef CONFIG_PCI_ATS</a>
<a name="5352"><span class="lineNum">    5352 </span>            : /*</a>
<a name="5353"><span class="lineNum">    5353 </span>            :  * Some devices require additional driver setup to enable ATS.  Don't use</a>
<a name="5354"><span class="lineNum">    5354 </span>            :  * ATS for those devices as ATS will be enabled before the driver has had a</a>
<a name="5355"><span class="lineNum">    5355 </span>            :  * chance to load and configure the device.</a>
<a name="5356"><span class="lineNum">    5356 </span>            :  */</a>
<a name="5357"><span class="lineNum">    5357 </span>            : static void quirk_amd_harvest_no_ats(struct pci_dev *pdev)</a>
<a name="5358"><span class="lineNum">    5358 </span>            : {</a>
<a name="5359"><span class="lineNum">    5359 </span>            :         if (pdev-&gt;device == 0x15d8) {</a>
<a name="5360"><span class="lineNum">    5360 </span>            :                 if (pdev-&gt;revision == 0xcf &amp;&amp;</a>
<a name="5361"><span class="lineNum">    5361 </span>            :                     pdev-&gt;subsystem_vendor == 0xea50 &amp;&amp;</a>
<a name="5362"><span class="lineNum">    5362 </span>            :                     (pdev-&gt;subsystem_device == 0xce19 ||</a>
<a name="5363"><span class="lineNum">    5363 </span>            :                      pdev-&gt;subsystem_device == 0xcc10 ||</a>
<a name="5364"><span class="lineNum">    5364 </span>            :                      pdev-&gt;subsystem_device == 0xcc08))</a>
<a name="5365"><span class="lineNum">    5365 </span>            :                         goto no_ats;</a>
<a name="5366"><span class="lineNum">    5366 </span>            :                 else</a>
<a name="5367"><span class="lineNum">    5367 </span>            :                         return;</a>
<a name="5368"><span class="lineNum">    5368 </span>            :         }</a>
<a name="5369"><span class="lineNum">    5369 </span>            : </a>
<a name="5370"><span class="lineNum">    5370 </span>            : no_ats:</a>
<a name="5371"><span class="lineNum">    5371 </span>            :         pci_info(pdev, &quot;disabling ATS\n&quot;);</a>
<a name="5372"><span class="lineNum">    5372 </span>            :         pdev-&gt;ats_cap = 0;</a>
<a name="5373"><span class="lineNum">    5373 </span>            : }</a>
<a name="5374"><span class="lineNum">    5374 </span>            : </a>
<a name="5375"><span class="lineNum">    5375 </span>            : /* AMD Stoney platform GPU */</a>
<a name="5376"><span class="lineNum">    5376 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x98e4, quirk_amd_harvest_no_ats);</a>
<a name="5377"><span class="lineNum">    5377 </span>            : /* AMD Iceland dGPU */</a>
<a name="5378"><span class="lineNum">    5378 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x6900, quirk_amd_harvest_no_ats);</a>
<a name="5379"><span class="lineNum">    5379 </span>            : /* AMD Navi10 dGPU */</a>
<a name="5380"><span class="lineNum">    5380 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x7310, quirk_amd_harvest_no_ats);</a>
<a name="5381"><span class="lineNum">    5381 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x7312, quirk_amd_harvest_no_ats);</a>
<a name="5382"><span class="lineNum">    5382 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x7318, quirk_amd_harvest_no_ats);</a>
<a name="5383"><span class="lineNum">    5383 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x7319, quirk_amd_harvest_no_ats);</a>
<a name="5384"><span class="lineNum">    5384 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x731a, quirk_amd_harvest_no_ats);</a>
<a name="5385"><span class="lineNum">    5385 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x731b, quirk_amd_harvest_no_ats);</a>
<a name="5386"><span class="lineNum">    5386 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x731e, quirk_amd_harvest_no_ats);</a>
<a name="5387"><span class="lineNum">    5387 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x731f, quirk_amd_harvest_no_ats);</a>
<a name="5388"><span class="lineNum">    5388 </span>            : /* AMD Navi14 dGPU */</a>
<a name="5389"><span class="lineNum">    5389 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x7340, quirk_amd_harvest_no_ats);</a>
<a name="5390"><span class="lineNum">    5390 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x7341, quirk_amd_harvest_no_ats);</a>
<a name="5391"><span class="lineNum">    5391 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x7347, quirk_amd_harvest_no_ats);</a>
<a name="5392"><span class="lineNum">    5392 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x734f, quirk_amd_harvest_no_ats);</a>
<a name="5393"><span class="lineNum">    5393 </span>            : /* AMD Raven platform iGPU */</a>
<a name="5394"><span class="lineNum">    5394 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ATI, 0x15d8, quirk_amd_harvest_no_ats);</a>
<a name="5395"><span class="lineNum">    5395 </span>            : #endif /* CONFIG_PCI_ATS */</a>
<a name="5396"><span class="lineNum">    5396 </span>            : </a>
<a name="5397"><span class="lineNum">    5397 </span>            : /* Freescale PCIe doesn't support MSI in RC mode */</a>
<a name="5398"><span class="lineNum">    5398 </span><span class="lineNoCov">          0 : static void quirk_fsl_no_msi(struct pci_dev *pdev)</span></a>
<a name="5399"><span class="lineNum">    5399 </span>            : {</a>
<a name="5400"><span class="lineNum">    5400 </span><span class="lineNoCov">          0 :         if (pci_pcie_type(pdev) == PCI_EXP_TYPE_ROOT_PORT)</span></a>
<a name="5401"><span class="lineNum">    5401 </span><span class="lineNoCov">          0 :                 pdev-&gt;no_msi = 1;</span></a>
<a name="5402"><span class="lineNum">    5402 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5403"><span class="lineNum">    5403 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_FREESCALE, PCI_ANY_ID, quirk_fsl_no_msi);</a>
<a name="5404"><span class="lineNum">    5404 </span>            : </a>
<a name="5405"><span class="lineNum">    5405 </span>            : /*</a>
<a name="5406"><span class="lineNum">    5406 </span>            :  * Although not allowed by the spec, some multi-function devices have</a>
<a name="5407"><span class="lineNum">    5407 </span>            :  * dependencies of one function (consumer) on another (supplier).  For the</a>
<a name="5408"><span class="lineNum">    5408 </span>            :  * consumer to work in D0, the supplier must also be in D0.  Create a</a>
<a name="5409"><span class="lineNum">    5409 </span>            :  * device link from the consumer to the supplier to enforce this</a>
<a name="5410"><span class="lineNum">    5410 </span>            :  * dependency.  Runtime PM is allowed by default on the consumer to prevent</a>
<a name="5411"><span class="lineNum">    5411 </span>            :  * it from permanently keeping the supplier awake.</a>
<a name="5412"><span class="lineNum">    5412 </span>            :  */</a>
<a name="5413"><span class="lineNum">    5413 </span><span class="lineNoCov">          0 : static void pci_create_device_link(struct pci_dev *pdev, unsigned int consumer,</span></a>
<a name="5414"><span class="lineNum">    5414 </span>            :                                    unsigned int supplier, unsigned int class,</a>
<a name="5415"><span class="lineNum">    5415 </span>            :                                    unsigned int class_shift)</a>
<a name="5416"><span class="lineNum">    5416 </span>            : {</a>
<a name="5417"><span class="lineNum">    5417 </span>            :         struct pci_dev *supplier_pdev;</a>
<a name="5418"><span class="lineNum">    5418 </span>            : </a>
<a name="5419"><span class="lineNum">    5419 </span><span class="lineNoCov">          0 :         if (PCI_FUNC(pdev-&gt;devfn) != consumer)</span></a>
<a name="5420"><span class="lineNum">    5420 </span>            :                 return;</a>
<a name="5421"><span class="lineNum">    5421 </span>            : </a>
<a name="5422"><span class="lineNum">    5422 </span><span class="lineNoCov">          0 :         supplier_pdev = pci_get_domain_bus_and_slot(pci_domain_nr(pdev-&gt;bus),</span></a>
<a name="5423"><span class="lineNum">    5423 </span><span class="lineNoCov">          0 :                                 pdev-&gt;bus-&gt;number,</span></a>
<a name="5424"><span class="lineNum">    5424 </span><span class="lineNoCov">          0 :                                 PCI_DEVFN(PCI_SLOT(pdev-&gt;devfn), supplier));</span></a>
<a name="5425"><span class="lineNum">    5425 </span><span class="lineNoCov">          0 :         if (!supplier_pdev || (supplier_pdev-&gt;class &gt;&gt; class_shift) != class) {</span></a>
<a name="5426"><span class="lineNum">    5426 </span><span class="lineNoCov">          0 :                 pci_dev_put(supplier_pdev);</span></a>
<a name="5427"><span class="lineNum">    5427 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="5428"><span class="lineNum">    5428 </span>            :         }</a>
<a name="5429"><span class="lineNum">    5429 </span>            : </a>
<a name="5430"><span class="lineNum">    5430 </span><span class="lineNoCov">          0 :         if (device_link_add(&amp;pdev-&gt;dev, &amp;supplier_pdev-&gt;dev,</span></a>
<a name="5431"><span class="lineNum">    5431 </span>            :                             DL_FLAG_STATELESS | DL_FLAG_PM_RUNTIME))</a>
<a name="5432"><span class="lineNum">    5432 </span><span class="lineNoCov">          0 :                 pci_info(pdev, &quot;D0 power state depends on %s\n&quot;,</span></a>
<a name="5433"><span class="lineNum">    5433 </span>            :                          pci_name(supplier_pdev));</a>
<a name="5434"><span class="lineNum">    5434 </span>            :         else</a>
<a name="5435"><span class="lineNum">    5435 </span><span class="lineNoCov">          0 :                 pci_err(pdev, &quot;Cannot enforce power dependency on %s\n&quot;,</span></a>
<a name="5436"><span class="lineNum">    5436 </span>            :                         pci_name(supplier_pdev));</a>
<a name="5437"><span class="lineNum">    5437 </span>            : </a>
<a name="5438"><span class="lineNum">    5438 </span><span class="lineNoCov">          0 :         pm_runtime_allow(&amp;pdev-&gt;dev);</span></a>
<a name="5439"><span class="lineNum">    5439 </span><span class="lineNoCov">          0 :         pci_dev_put(supplier_pdev);</span></a>
<a name="5440"><span class="lineNum">    5440 </span>            : }</a>
<a name="5441"><span class="lineNum">    5441 </span>            : </a>
<a name="5442"><span class="lineNum">    5442 </span>            : /*</a>
<a name="5443"><span class="lineNum">    5443 </span>            :  * Create device link for GPUs with integrated HDA controller for streaming</a>
<a name="5444"><span class="lineNum">    5444 </span>            :  * audio to attached displays.</a>
<a name="5445"><span class="lineNum">    5445 </span>            :  */</a>
<a name="5446"><span class="lineNum">    5446 </span><span class="lineNoCov">          0 : static void quirk_gpu_hda(struct pci_dev *hda)</span></a>
<a name="5447"><span class="lineNum">    5447 </span>            : {</a>
<a name="5448"><span class="lineNum">    5448 </span><span class="lineNoCov">          0 :         pci_create_device_link(hda, 1, 0, PCI_BASE_CLASS_DISPLAY, 16);</span></a>
<a name="5449"><span class="lineNum">    5449 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5450"><span class="lineNum">    5450 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_ATI, PCI_ANY_ID,</a>
<a name="5451"><span class="lineNum">    5451 </span>            :                               PCI_CLASS_MULTIMEDIA_HD_AUDIO, 8, quirk_gpu_hda);</a>
<a name="5452"><span class="lineNum">    5452 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_AMD, PCI_ANY_ID,</a>
<a name="5453"><span class="lineNum">    5453 </span>            :                               PCI_CLASS_MULTIMEDIA_HD_AUDIO, 8, quirk_gpu_hda);</a>
<a name="5454"><span class="lineNum">    5454 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID,</a>
<a name="5455"><span class="lineNum">    5455 </span>            :                               PCI_CLASS_MULTIMEDIA_HD_AUDIO, 8, quirk_gpu_hda);</a>
<a name="5456"><span class="lineNum">    5456 </span>            : </a>
<a name="5457"><span class="lineNum">    5457 </span>            : /*</a>
<a name="5458"><span class="lineNum">    5458 </span>            :  * Create device link for GPUs with integrated USB xHCI Host</a>
<a name="5459"><span class="lineNum">    5459 </span>            :  * controller to VGA.</a>
<a name="5460"><span class="lineNum">    5460 </span>            :  */</a>
<a name="5461"><span class="lineNum">    5461 </span><span class="lineNoCov">          0 : static void quirk_gpu_usb(struct pci_dev *usb)</span></a>
<a name="5462"><span class="lineNum">    5462 </span>            : {</a>
<a name="5463"><span class="lineNum">    5463 </span><span class="lineNoCov">          0 :         pci_create_device_link(usb, 2, 0, PCI_BASE_CLASS_DISPLAY, 16);</span></a>
<a name="5464"><span class="lineNum">    5464 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5465"><span class="lineNum">    5465 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID,</a>
<a name="5466"><span class="lineNum">    5466 </span>            :                               PCI_CLASS_SERIAL_USB, 8, quirk_gpu_usb);</a>
<a name="5467"><span class="lineNum">    5467 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_ATI, PCI_ANY_ID,</a>
<a name="5468"><span class="lineNum">    5468 </span>            :                               PCI_CLASS_SERIAL_USB, 8, quirk_gpu_usb);</a>
<a name="5469"><span class="lineNum">    5469 </span>            : </a>
<a name="5470"><span class="lineNum">    5470 </span>            : /*</a>
<a name="5471"><span class="lineNum">    5471 </span>            :  * Create device link for GPUs with integrated Type-C UCSI controller</a>
<a name="5472"><span class="lineNum">    5472 </span>            :  * to VGA. Currently there is no class code defined for UCSI device over PCI</a>
<a name="5473"><span class="lineNum">    5473 </span>            :  * so using UNKNOWN class for now and it will be updated when UCSI</a>
<a name="5474"><span class="lineNum">    5474 </span>            :  * over PCI gets a class code.</a>
<a name="5475"><span class="lineNum">    5475 </span>            :  */</a>
<a name="5476"><span class="lineNum">    5476 </span>            : #define PCI_CLASS_SERIAL_UNKNOWN        0x0c80</a>
<a name="5477"><span class="lineNum">    5477 </span><span class="lineNoCov">          0 : static void quirk_gpu_usb_typec_ucsi(struct pci_dev *ucsi)</span></a>
<a name="5478"><span class="lineNum">    5478 </span>            : {</a>
<a name="5479"><span class="lineNum">    5479 </span><span class="lineNoCov">          0 :         pci_create_device_link(ucsi, 3, 0, PCI_BASE_CLASS_DISPLAY, 16);</span></a>
<a name="5480"><span class="lineNum">    5480 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5481"><span class="lineNum">    5481 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID,</a>
<a name="5482"><span class="lineNum">    5482 </span>            :                               PCI_CLASS_SERIAL_UNKNOWN, 8,</a>
<a name="5483"><span class="lineNum">    5483 </span>            :                               quirk_gpu_usb_typec_ucsi);</a>
<a name="5484"><span class="lineNum">    5484 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_ATI, PCI_ANY_ID,</a>
<a name="5485"><span class="lineNum">    5485 </span>            :                               PCI_CLASS_SERIAL_UNKNOWN, 8,</a>
<a name="5486"><span class="lineNum">    5486 </span>            :                               quirk_gpu_usb_typec_ucsi);</a>
<a name="5487"><span class="lineNum">    5487 </span>            : </a>
<a name="5488"><span class="lineNum">    5488 </span>            : /*</a>
<a name="5489"><span class="lineNum">    5489 </span>            :  * Enable the NVIDIA GPU integrated HDA controller if the BIOS left it</a>
<a name="5490"><span class="lineNum">    5490 </span>            :  * disabled.  https://devtalk.nvidia.com/default/topic/1024022</a>
<a name="5491"><span class="lineNum">    5491 </span>            :  */</a>
<a name="5492"><span class="lineNum">    5492 </span><span class="lineNoCov">          0 : static void quirk_nvidia_hda(struct pci_dev *gpu)</span></a>
<a name="5493"><span class="lineNum">    5493 </span>            : {</a>
<a name="5494"><span class="lineNum">    5494 </span>            :         u8 hdr_type;</a>
<a name="5495"><span class="lineNum">    5495 </span>            :         u32 val;</a>
<a name="5496"><span class="lineNum">    5496 </span>            : </a>
<a name="5497"><span class="lineNum">    5497 </span>            :         /* There was no integrated HDA controller before MCP89 */</a>
<a name="5498"><span class="lineNum">    5498 </span><span class="lineNoCov">          0 :         if (gpu-&gt;device &lt; PCI_DEVICE_ID_NVIDIA_GEFORCE_320M)</span></a>
<a name="5499"><span class="lineNum">    5499 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="5500"><span class="lineNum">    5500 </span>            : </a>
<a name="5501"><span class="lineNum">    5501 </span>            :         /* Bit 25 at offset 0x488 enables the HDA controller */</a>
<a name="5502"><span class="lineNum">    5502 </span><span class="lineNoCov">          0 :         pci_read_config_dword(gpu, 0x488, &amp;val);</span></a>
<a name="5503"><span class="lineNum">    5503 </span><span class="lineNoCov">          0 :         if (val &amp; BIT(25))</span></a>
<a name="5504"><span class="lineNum">    5504 </span>            :                 return;</a>
<a name="5505"><span class="lineNum">    5505 </span>            : </a>
<a name="5506"><span class="lineNum">    5506 </span><span class="lineNoCov">          0 :         pci_info(gpu, &quot;Enabling HDA controller\n&quot;);</span></a>
<a name="5507"><span class="lineNum">    5507 </span><span class="lineNoCov">          0 :         pci_write_config_dword(gpu, 0x488, val | BIT(25));</span></a>
<a name="5508"><span class="lineNum">    5508 </span>            : </a>
<a name="5509"><span class="lineNum">    5509 </span>            :         /* The GPU becomes a multi-function device when the HDA is enabled */</a>
<a name="5510"><span class="lineNum">    5510 </span><span class="lineNoCov">          0 :         pci_read_config_byte(gpu, PCI_HEADER_TYPE, &amp;hdr_type);</span></a>
<a name="5511"><span class="lineNum">    5511 </span><span class="lineNoCov">          0 :         gpu-&gt;multifunction = !!(hdr_type &amp; 0x80);</span></a>
<a name="5512"><span class="lineNum">    5512 </span>            : }</a>
<a name="5513"><span class="lineNum">    5513 </span>            : DECLARE_PCI_FIXUP_CLASS_HEADER(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID,</a>
<a name="5514"><span class="lineNum">    5514 </span>            :                                PCI_BASE_CLASS_DISPLAY, 16, quirk_nvidia_hda);</a>
<a name="5515"><span class="lineNum">    5515 </span>            : DECLARE_PCI_FIXUP_CLASS_RESUME_EARLY(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID,</a>
<a name="5516"><span class="lineNum">    5516 </span>            :                                PCI_BASE_CLASS_DISPLAY, 16, quirk_nvidia_hda);</a>
<a name="5517"><span class="lineNum">    5517 </span>            : </a>
<a name="5518"><span class="lineNum">    5518 </span>            : /*</a>
<a name="5519"><span class="lineNum">    5519 </span>            :  * Some IDT switches incorrectly flag an ACS Source Validation error on</a>
<a name="5520"><span class="lineNum">    5520 </span>            :  * completions for config read requests even though PCIe r4.0, sec</a>
<a name="5521"><span class="lineNum">    5521 </span>            :  * 6.12.1.1, says that completions are never affected by ACS Source</a>
<a name="5522"><span class="lineNum">    5522 </span>            :  * Validation.  Here's the text of IDT 89H32H8G3-YC, erratum #36:</a>
<a name="5523"><span class="lineNum">    5523 </span>            :  *</a>
<a name="5524"><span class="lineNum">    5524 </span>            :  *   Item #36 - Downstream port applies ACS Source Validation to Completions</a>
<a name="5525"><span class="lineNum">    5525 </span>            :  *   Section 6.12.1.1 of the PCI Express Base Specification 3.1 states that</a>
<a name="5526"><span class="lineNum">    5526 </span>            :  *   completions are never affected by ACS Source Validation.  However,</a>
<a name="5527"><span class="lineNum">    5527 </span>            :  *   completions received by a downstream port of the PCIe switch from a</a>
<a name="5528"><span class="lineNum">    5528 </span>            :  *   device that has not yet captured a PCIe bus number are incorrectly</a>
<a name="5529"><span class="lineNum">    5529 </span>            :  *   dropped by ACS Source Validation by the switch downstream port.</a>
<a name="5530"><span class="lineNum">    5530 </span>            :  *</a>
<a name="5531"><span class="lineNum">    5531 </span>            :  * The workaround suggested by IDT is to issue a config write to the</a>
<a name="5532"><span class="lineNum">    5532 </span>            :  * downstream device before issuing the first config read.  This allows the</a>
<a name="5533"><span class="lineNum">    5533 </span>            :  * downstream device to capture its bus and device numbers (see PCIe r4.0,</a>
<a name="5534"><span class="lineNum">    5534 </span>            :  * sec 2.2.9), thus avoiding the ACS error on the completion.</a>
<a name="5535"><span class="lineNum">    5535 </span>            :  *</a>
<a name="5536"><span class="lineNum">    5536 </span>            :  * However, we don't know when the device is ready to accept the config</a>
<a name="5537"><span class="lineNum">    5537 </span>            :  * write, so we do config reads until we receive a non-Config Request Retry</a>
<a name="5538"><span class="lineNum">    5538 </span>            :  * Status, then do the config write.</a>
<a name="5539"><span class="lineNum">    5539 </span>            :  *</a>
<a name="5540"><span class="lineNum">    5540 </span>            :  * To avoid hitting the erratum when doing the config reads, we disable ACS</a>
<a name="5541"><span class="lineNum">    5541 </span>            :  * SV around this process.</a>
<a name="5542"><span class="lineNum">    5542 </span>            :  */</a>
<a name="5543"><span class="lineNum">    5543 </span><span class="lineNoCov">          0 : int pci_idt_bus_quirk(struct pci_bus *bus, int devfn, u32 *l, int timeout)</span></a>
<a name="5544"><span class="lineNum">    5544 </span>            : {</a>
<a name="5545"><span class="lineNum">    5545 </span>            :         int pos;</a>
<a name="5546"><span class="lineNum">    5546 </span><span class="lineNoCov">          0 :         u16 ctrl = 0;</span></a>
<a name="5547"><span class="lineNum">    5547 </span>            :         bool found;</a>
<a name="5548"><span class="lineNum">    5548 </span><span class="lineNoCov">          0 :         struct pci_dev *bridge = bus-&gt;self;</span></a>
<a name="5549"><span class="lineNum">    5549 </span>            : </a>
<a name="5550"><span class="lineNum">    5550 </span><span class="lineNoCov">          0 :         pos = bridge-&gt;acs_cap;</span></a>
<a name="5551"><span class="lineNum">    5551 </span>            : </a>
<a name="5552"><span class="lineNum">    5552 </span>            :         /* Disable ACS SV before initial config reads */</a>
<a name="5553"><span class="lineNum">    5553 </span><span class="lineNoCov">          0 :         if (pos) {</span></a>
<a name="5554"><span class="lineNum">    5554 </span><span class="lineNoCov">          0 :                 pci_read_config_word(bridge, pos + PCI_ACS_CTRL, &amp;ctrl);</span></a>
<a name="5555"><span class="lineNum">    5555 </span><span class="lineNoCov">          0 :                 if (ctrl &amp; PCI_ACS_SV)</span></a>
<a name="5556"><span class="lineNum">    5556 </span><span class="lineNoCov">          0 :                         pci_write_config_word(bridge, pos + PCI_ACS_CTRL,</span></a>
<a name="5557"><span class="lineNum">    5557 </span>            :                                               ctrl &amp; ~PCI_ACS_SV);</a>
<a name="5558"><span class="lineNum">    5558 </span>            :         }</a>
<a name="5559"><span class="lineNum">    5559 </span>            : </a>
<a name="5560"><span class="lineNum">    5560 </span><span class="lineNoCov">          0 :         found = pci_bus_generic_read_dev_vendor_id(bus, devfn, l, timeout);</span></a>
<a name="5561"><span class="lineNum">    5561 </span>            : </a>
<a name="5562"><span class="lineNum">    5562 </span>            :         /* Write Vendor ID (read-only) so the endpoint latches its bus/dev */</a>
<a name="5563"><span class="lineNum">    5563 </span><span class="lineNoCov">          0 :         if (found)</span></a>
<a name="5564"><span class="lineNum">    5564 </span><span class="lineNoCov">          0 :                 pci_bus_write_config_word(bus, devfn, PCI_VENDOR_ID, 0);</span></a>
<a name="5565"><span class="lineNum">    5565 </span>            : </a>
<a name="5566"><span class="lineNum">    5566 </span>            :         /* Re-enable ACS_SV if it was previously enabled */</a>
<a name="5567"><span class="lineNum">    5567 </span><span class="lineNoCov">          0 :         if (ctrl &amp; PCI_ACS_SV)</span></a>
<a name="5568"><span class="lineNum">    5568 </span><span class="lineNoCov">          0 :                 pci_write_config_word(bridge, pos + PCI_ACS_CTRL, ctrl);</span></a>
<a name="5569"><span class="lineNum">    5569 </span>            : </a>
<a name="5570"><span class="lineNum">    5570 </span><span class="lineNoCov">          0 :         return found;</span></a>
<a name="5571"><span class="lineNum">    5571 </span>            : }</a>
<a name="5572"><span class="lineNum">    5572 </span>            : </a>
<a name="5573"><span class="lineNum">    5573 </span>            : /*</a>
<a name="5574"><span class="lineNum">    5574 </span>            :  * Microsemi Switchtec NTB uses devfn proxy IDs to move TLPs between</a>
<a name="5575"><span class="lineNum">    5575 </span>            :  * NT endpoints via the internal switch fabric. These IDs replace the</a>
<a name="5576"><span class="lineNum">    5576 </span>            :  * originating requestor ID TLPs which access host memory on peer NTB</a>
<a name="5577"><span class="lineNum">    5577 </span>            :  * ports. Therefore, all proxy IDs must be aliased to the NTB device</a>
<a name="5578"><span class="lineNum">    5578 </span>            :  * to permit access when the IOMMU is turned on.</a>
<a name="5579"><span class="lineNum">    5579 </span>            :  */</a>
<a name="5580"><span class="lineNum">    5580 </span><span class="lineNoCov">          0 : static void quirk_switchtec_ntb_dma_alias(struct pci_dev *pdev)</span></a>
<a name="5581"><span class="lineNum">    5581 </span>            : {</a>
<a name="5582"><span class="lineNum">    5582 </span>            :         void __iomem *mmio;</a>
<a name="5583"><span class="lineNum">    5583 </span>            :         struct ntb_info_regs __iomem *mmio_ntb;</a>
<a name="5584"><span class="lineNum">    5584 </span>            :         struct ntb_ctrl_regs __iomem *mmio_ctrl;</a>
<a name="5585"><span class="lineNum">    5585 </span>            :         u64 partition_map;</a>
<a name="5586"><span class="lineNum">    5586 </span>            :         u8 partition;</a>
<a name="5587"><span class="lineNum">    5587 </span>            :         int pp;</a>
<a name="5588"><span class="lineNum">    5588 </span>            : </a>
<a name="5589"><span class="lineNum">    5589 </span><span class="lineNoCov">          0 :         if (pci_enable_device(pdev)) {</span></a>
<a name="5590"><span class="lineNum">    5590 </span><span class="lineNoCov">          0 :                 pci_err(pdev, &quot;Cannot enable Switchtec device\n&quot;);</span></a>
<a name="5591"><span class="lineNum">    5591 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="5592"><span class="lineNum">    5592 </span>            :         }</a>
<a name="5593"><span class="lineNum">    5593 </span>            : </a>
<a name="5594"><span class="lineNum">    5594 </span><span class="lineNoCov">          0 :         mmio = pci_iomap(pdev, 0, 0);</span></a>
<a name="5595"><span class="lineNum">    5595 </span><span class="lineNoCov">          0 :         if (mmio == NULL) {</span></a>
<a name="5596"><span class="lineNum">    5596 </span><span class="lineNoCov">          0 :                 pci_disable_device(pdev);</span></a>
<a name="5597"><span class="lineNum">    5597 </span><span class="lineNoCov">          0 :                 pci_err(pdev, &quot;Cannot iomap Switchtec device\n&quot;);</span></a>
<a name="5598"><span class="lineNum">    5598 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="5599"><span class="lineNum">    5599 </span>            :         }</a>
<a name="5600"><span class="lineNum">    5600 </span>            : </a>
<a name="5601"><span class="lineNum">    5601 </span><span class="lineNoCov">          0 :         pci_info(pdev, &quot;Setting Switchtec proxy ID aliases\n&quot;);</span></a>
<a name="5602"><span class="lineNum">    5602 </span>            : </a>
<a name="5603"><span class="lineNum">    5603 </span><span class="lineNoCov">          0 :         mmio_ntb = mmio + SWITCHTEC_GAS_NTB_OFFSET;</span></a>
<a name="5604"><span class="lineNum">    5604 </span><span class="lineNoCov">          0 :         mmio_ctrl = (void __iomem *) mmio_ntb + SWITCHTEC_NTB_REG_CTRL_OFFSET;</span></a>
<a name="5605"><span class="lineNum">    5605 </span>            : </a>
<a name="5606"><span class="lineNum">    5606 </span><span class="lineNoCov">          0 :         partition = ioread8(&amp;mmio_ntb-&gt;partition_id);</span></a>
<a name="5607"><span class="lineNum">    5607 </span>            : </a>
<a name="5608"><span class="lineNum">    5608 </span><span class="lineNoCov">          0 :         partition_map = ioread32(&amp;mmio_ntb-&gt;ep_map);</span></a>
<a name="5609"><span class="lineNum">    5609 </span><span class="lineNoCov">          0 :         partition_map |= ((u64) ioread32(&amp;mmio_ntb-&gt;ep_map + 4)) &lt;&lt; 32;</span></a>
<a name="5610"><span class="lineNum">    5610 </span><span class="lineNoCov">          0 :         partition_map &amp;= ~(1ULL &lt;&lt; partition);</span></a>
<a name="5611"><span class="lineNum">    5611 </span>            : </a>
<a name="5612"><span class="lineNum">    5612 </span><span class="lineNoCov">          0 :         for (pp = 0; pp &lt; (sizeof(partition_map) * 8); pp++) {</span></a>
<a name="5613"><span class="lineNum">    5613 </span>            :                 struct ntb_ctrl_regs __iomem *mmio_peer_ctrl;</a>
<a name="5614"><span class="lineNum">    5614 </span><span class="lineNoCov">          0 :                 u32 table_sz = 0;</span></a>
<a name="5615"><span class="lineNum">    5615 </span>            :                 int te;</a>
<a name="5616"><span class="lineNum">    5616 </span>            : </a>
<a name="5617"><span class="lineNum">    5617 </span><span class="lineNoCov">          0 :                 if (!(partition_map &amp; (1ULL &lt;&lt; pp)))</span></a>
<a name="5618"><span class="lineNum">    5618 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="5619"><span class="lineNum">    5619 </span>            : </a>
<a name="5620"><span class="lineNum">    5620 </span>            :                 pci_dbg(pdev, &quot;Processing partition %d\n&quot;, pp);</a>
<a name="5621"><span class="lineNum">    5621 </span>            : </a>
<a name="5622"><span class="lineNum">    5622 </span><span class="lineNoCov">          0 :                 mmio_peer_ctrl = &amp;mmio_ctrl[pp];</span></a>
<a name="5623"><span class="lineNum">    5623 </span>            : </a>
<a name="5624"><span class="lineNum">    5624 </span><span class="lineNoCov">          0 :                 table_sz = ioread16(&amp;mmio_peer_ctrl-&gt;req_id_table_size);</span></a>
<a name="5625"><span class="lineNum">    5625 </span><span class="lineNoCov">          0 :                 if (!table_sz) {</span></a>
<a name="5626"><span class="lineNum">    5626 </span><span class="lineNoCov">          0 :                         pci_warn(pdev, &quot;Partition %d table_sz 0\n&quot;, pp);</span></a>
<a name="5627"><span class="lineNum">    5627 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="5628"><span class="lineNum">    5628 </span>            :                 }</a>
<a name="5629"><span class="lineNum">    5629 </span>            : </a>
<a name="5630"><span class="lineNum">    5630 </span><span class="lineNoCov">          0 :                 if (table_sz &gt; 512) {</span></a>
<a name="5631"><span class="lineNum">    5631 </span><span class="lineNoCov">          0 :                         pci_warn(pdev,</span></a>
<a name="5632"><span class="lineNum">    5632 </span>            :                                  &quot;Invalid Switchtec partition %d table_sz %d\n&quot;,</a>
<a name="5633"><span class="lineNum">    5633 </span>            :                                  pp, table_sz);</a>
<a name="5634"><span class="lineNum">    5634 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="5635"><span class="lineNum">    5635 </span>            :                 }</a>
<a name="5636"><span class="lineNum">    5636 </span>            : </a>
<a name="5637"><span class="lineNum">    5637 </span><span class="lineNoCov">          0 :                 for (te = 0; te &lt; table_sz; te++) {</span></a>
<a name="5638"><span class="lineNum">    5638 </span>            :                         u32 rid_entry;</a>
<a name="5639"><span class="lineNum">    5639 </span>            :                         u8 devfn;</a>
<a name="5640"><span class="lineNum">    5640 </span>            : </a>
<a name="5641"><span class="lineNum">    5641 </span><span class="lineNoCov">          0 :                         rid_entry = ioread32(&amp;mmio_peer_ctrl-&gt;req_id_table[te]);</span></a>
<a name="5642"><span class="lineNum">    5642 </span><span class="lineNoCov">          0 :                         devfn = (rid_entry &gt;&gt; 1) &amp; 0xFF;</span></a>
<a name="5643"><span class="lineNum">    5643 </span>            :                         pci_dbg(pdev,</a>
<a name="5644"><span class="lineNum">    5644 </span>            :                                 &quot;Aliasing Partition %d Proxy ID %02x.%d\n&quot;,</a>
<a name="5645"><span class="lineNum">    5645 </span>            :                                 pp, PCI_SLOT(devfn), PCI_FUNC(devfn));</a>
<a name="5646"><span class="lineNum">    5646 </span><span class="lineNoCov">          0 :                         pci_add_dma_alias(pdev, devfn, 1);</span></a>
<a name="5647"><span class="lineNum">    5647 </span>            :                 }</a>
<a name="5648"><span class="lineNum">    5648 </span>            :         }</a>
<a name="5649"><span class="lineNum">    5649 </span>            : </a>
<a name="5650"><span class="lineNum">    5650 </span><span class="lineNoCov">          0 :         pci_iounmap(pdev, mmio);</span></a>
<a name="5651"><span class="lineNum">    5651 </span><span class="lineNoCov">          0 :         pci_disable_device(pdev);</span></a>
<a name="5652"><span class="lineNum">    5652 </span>            : }</a>
<a name="5653"><span class="lineNum">    5653 </span>            : #define SWITCHTEC_QUIRK(vid) \</a>
<a name="5654"><span class="lineNum">    5654 </span>            :         DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_MICROSEMI, vid, \</a>
<a name="5655"><span class="lineNum">    5655 </span>            :                 PCI_CLASS_BRIDGE_OTHER, 8, quirk_switchtec_ntb_dma_alias)</a>
<a name="5656"><span class="lineNum">    5656 </span>            : </a>
<a name="5657"><span class="lineNum">    5657 </span>            : SWITCHTEC_QUIRK(0x8531);  /* PFX 24xG3 */</a>
<a name="5658"><span class="lineNum">    5658 </span>            : SWITCHTEC_QUIRK(0x8532);  /* PFX 32xG3 */</a>
<a name="5659"><span class="lineNum">    5659 </span>            : SWITCHTEC_QUIRK(0x8533);  /* PFX 48xG3 */</a>
<a name="5660"><span class="lineNum">    5660 </span>            : SWITCHTEC_QUIRK(0x8534);  /* PFX 64xG3 */</a>
<a name="5661"><span class="lineNum">    5661 </span>            : SWITCHTEC_QUIRK(0x8535);  /* PFX 80xG3 */</a>
<a name="5662"><span class="lineNum">    5662 </span>            : SWITCHTEC_QUIRK(0x8536);  /* PFX 96xG3 */</a>
<a name="5663"><span class="lineNum">    5663 </span>            : SWITCHTEC_QUIRK(0x8541);  /* PSX 24xG3 */</a>
<a name="5664"><span class="lineNum">    5664 </span>            : SWITCHTEC_QUIRK(0x8542);  /* PSX 32xG3 */</a>
<a name="5665"><span class="lineNum">    5665 </span>            : SWITCHTEC_QUIRK(0x8543);  /* PSX 48xG3 */</a>
<a name="5666"><span class="lineNum">    5666 </span>            : SWITCHTEC_QUIRK(0x8544);  /* PSX 64xG3 */</a>
<a name="5667"><span class="lineNum">    5667 </span>            : SWITCHTEC_QUIRK(0x8545);  /* PSX 80xG3 */</a>
<a name="5668"><span class="lineNum">    5668 </span>            : SWITCHTEC_QUIRK(0x8546);  /* PSX 96xG3 */</a>
<a name="5669"><span class="lineNum">    5669 </span>            : SWITCHTEC_QUIRK(0x8551);  /* PAX 24XG3 */</a>
<a name="5670"><span class="lineNum">    5670 </span>            : SWITCHTEC_QUIRK(0x8552);  /* PAX 32XG3 */</a>
<a name="5671"><span class="lineNum">    5671 </span>            : SWITCHTEC_QUIRK(0x8553);  /* PAX 48XG3 */</a>
<a name="5672"><span class="lineNum">    5672 </span>            : SWITCHTEC_QUIRK(0x8554);  /* PAX 64XG3 */</a>
<a name="5673"><span class="lineNum">    5673 </span>            : SWITCHTEC_QUIRK(0x8555);  /* PAX 80XG3 */</a>
<a name="5674"><span class="lineNum">    5674 </span>            : SWITCHTEC_QUIRK(0x8556);  /* PAX 96XG3 */</a>
<a name="5675"><span class="lineNum">    5675 </span>            : SWITCHTEC_QUIRK(0x8561);  /* PFXL 24XG3 */</a>
<a name="5676"><span class="lineNum">    5676 </span>            : SWITCHTEC_QUIRK(0x8562);  /* PFXL 32XG3 */</a>
<a name="5677"><span class="lineNum">    5677 </span>            : SWITCHTEC_QUIRK(0x8563);  /* PFXL 48XG3 */</a>
<a name="5678"><span class="lineNum">    5678 </span>            : SWITCHTEC_QUIRK(0x8564);  /* PFXL 64XG3 */</a>
<a name="5679"><span class="lineNum">    5679 </span>            : SWITCHTEC_QUIRK(0x8565);  /* PFXL 80XG3 */</a>
<a name="5680"><span class="lineNum">    5680 </span>            : SWITCHTEC_QUIRK(0x8566);  /* PFXL 96XG3 */</a>
<a name="5681"><span class="lineNum">    5681 </span>            : SWITCHTEC_QUIRK(0x8571);  /* PFXI 24XG3 */</a>
<a name="5682"><span class="lineNum">    5682 </span>            : SWITCHTEC_QUIRK(0x8572);  /* PFXI 32XG3 */</a>
<a name="5683"><span class="lineNum">    5683 </span>            : SWITCHTEC_QUIRK(0x8573);  /* PFXI 48XG3 */</a>
<a name="5684"><span class="lineNum">    5684 </span>            : SWITCHTEC_QUIRK(0x8574);  /* PFXI 64XG3 */</a>
<a name="5685"><span class="lineNum">    5685 </span>            : SWITCHTEC_QUIRK(0x8575);  /* PFXI 80XG3 */</a>
<a name="5686"><span class="lineNum">    5686 </span>            : SWITCHTEC_QUIRK(0x8576);  /* PFXI 96XG3 */</a>
<a name="5687"><span class="lineNum">    5687 </span>            : SWITCHTEC_QUIRK(0x4000);  /* PFX 100XG4 */</a>
<a name="5688"><span class="lineNum">    5688 </span>            : SWITCHTEC_QUIRK(0x4084);  /* PFX 84XG4  */</a>
<a name="5689"><span class="lineNum">    5689 </span>            : SWITCHTEC_QUIRK(0x4068);  /* PFX 68XG4  */</a>
<a name="5690"><span class="lineNum">    5690 </span>            : SWITCHTEC_QUIRK(0x4052);  /* PFX 52XG4  */</a>
<a name="5691"><span class="lineNum">    5691 </span>            : SWITCHTEC_QUIRK(0x4036);  /* PFX 36XG4  */</a>
<a name="5692"><span class="lineNum">    5692 </span>            : SWITCHTEC_QUIRK(0x4028);  /* PFX 28XG4  */</a>
<a name="5693"><span class="lineNum">    5693 </span>            : SWITCHTEC_QUIRK(0x4100);  /* PSX 100XG4 */</a>
<a name="5694"><span class="lineNum">    5694 </span>            : SWITCHTEC_QUIRK(0x4184);  /* PSX 84XG4  */</a>
<a name="5695"><span class="lineNum">    5695 </span>            : SWITCHTEC_QUIRK(0x4168);  /* PSX 68XG4  */</a>
<a name="5696"><span class="lineNum">    5696 </span>            : SWITCHTEC_QUIRK(0x4152);  /* PSX 52XG4  */</a>
<a name="5697"><span class="lineNum">    5697 </span>            : SWITCHTEC_QUIRK(0x4136);  /* PSX 36XG4  */</a>
<a name="5698"><span class="lineNum">    5698 </span>            : SWITCHTEC_QUIRK(0x4128);  /* PSX 28XG4  */</a>
<a name="5699"><span class="lineNum">    5699 </span>            : SWITCHTEC_QUIRK(0x4200);  /* PAX 100XG4 */</a>
<a name="5700"><span class="lineNum">    5700 </span>            : SWITCHTEC_QUIRK(0x4284);  /* PAX 84XG4  */</a>
<a name="5701"><span class="lineNum">    5701 </span>            : SWITCHTEC_QUIRK(0x4268);  /* PAX 68XG4  */</a>
<a name="5702"><span class="lineNum">    5702 </span>            : SWITCHTEC_QUIRK(0x4252);  /* PAX 52XG4  */</a>
<a name="5703"><span class="lineNum">    5703 </span>            : SWITCHTEC_QUIRK(0x4236);  /* PAX 36XG4  */</a>
<a name="5704"><span class="lineNum">    5704 </span>            : SWITCHTEC_QUIRK(0x4228);  /* PAX 28XG4  */</a>
<a name="5705"><span class="lineNum">    5705 </span>            : SWITCHTEC_QUIRK(0x4352);  /* PFXA 52XG4 */</a>
<a name="5706"><span class="lineNum">    5706 </span>            : SWITCHTEC_QUIRK(0x4336);  /* PFXA 36XG4 */</a>
<a name="5707"><span class="lineNum">    5707 </span>            : SWITCHTEC_QUIRK(0x4328);  /* PFXA 28XG4 */</a>
<a name="5708"><span class="lineNum">    5708 </span>            : SWITCHTEC_QUIRK(0x4452);  /* PSXA 52XG4 */</a>
<a name="5709"><span class="lineNum">    5709 </span>            : SWITCHTEC_QUIRK(0x4436);  /* PSXA 36XG4 */</a>
<a name="5710"><span class="lineNum">    5710 </span>            : SWITCHTEC_QUIRK(0x4428);  /* PSXA 28XG4 */</a>
<a name="5711"><span class="lineNum">    5711 </span>            : SWITCHTEC_QUIRK(0x4552);  /* PAXA 52XG4 */</a>
<a name="5712"><span class="lineNum">    5712 </span>            : SWITCHTEC_QUIRK(0x4536);  /* PAXA 36XG4 */</a>
<a name="5713"><span class="lineNum">    5713 </span>            : SWITCHTEC_QUIRK(0x4528);  /* PAXA 28XG4 */</a>
<a name="5714"><span class="lineNum">    5714 </span>            : </a>
<a name="5715"><span class="lineNum">    5715 </span>            : /*</a>
<a name="5716"><span class="lineNum">    5716 </span>            :  * The PLX NTB uses devfn proxy IDs to move TLPs between NT endpoints.</a>
<a name="5717"><span class="lineNum">    5717 </span>            :  * These IDs are used to forward responses to the originator on the other</a>
<a name="5718"><span class="lineNum">    5718 </span>            :  * side of the NTB.  Alias all possible IDs to the NTB to permit access when</a>
<a name="5719"><span class="lineNum">    5719 </span>            :  * the IOMMU is turned on.</a>
<a name="5720"><span class="lineNum">    5720 </span>            :  */</a>
<a name="5721"><span class="lineNum">    5721 </span><span class="lineNoCov">          0 : static void quirk_plx_ntb_dma_alias(struct pci_dev *pdev)</span></a>
<a name="5722"><span class="lineNum">    5722 </span>            : {</a>
<a name="5723"><span class="lineNum">    5723 </span><span class="lineNoCov">          0 :         pci_info(pdev, &quot;Setting PLX NTB proxy ID aliases\n&quot;);</span></a>
<a name="5724"><span class="lineNum">    5724 </span>            :         /* PLX NTB may use all 256 devfns */</a>
<a name="5725"><span class="lineNum">    5725 </span><span class="lineNoCov">          0 :         pci_add_dma_alias(pdev, 0, 256);</span></a>
<a name="5726"><span class="lineNum">    5726 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5727"><span class="lineNum">    5727 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_PLX, 0x87b0, quirk_plx_ntb_dma_alias);</a>
<a name="5728"><span class="lineNum">    5728 </span>            : DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_PLX, 0x87b1, quirk_plx_ntb_dma_alias);</a>
<a name="5729"><span class="lineNum">    5729 </span>            : </a>
<a name="5730"><span class="lineNum">    5730 </span>            : /*</a>
<a name="5731"><span class="lineNum">    5731 </span>            :  * On Lenovo Thinkpad P50 SKUs with a Nvidia Quadro M1000M, the BIOS does</a>
<a name="5732"><span class="lineNum">    5732 </span>            :  * not always reset the secondary Nvidia GPU between reboots if the system</a>
<a name="5733"><span class="lineNum">    5733 </span>            :  * is configured to use Hybrid Graphics mode.  This results in the GPU</a>
<a name="5734"><span class="lineNum">    5734 </span>            :  * being left in whatever state it was in during the *previous* boot, which</a>
<a name="5735"><span class="lineNum">    5735 </span>            :  * causes spurious interrupts from the GPU, which in turn causes us to</a>
<a name="5736"><span class="lineNum">    5736 </span>            :  * disable the wrong IRQ and end up breaking the touchpad.  Unsurprisingly,</a>
<a name="5737"><span class="lineNum">    5737 </span>            :  * this also completely breaks nouveau.</a>
<a name="5738"><span class="lineNum">    5738 </span>            :  *</a>
<a name="5739"><span class="lineNum">    5739 </span>            :  * Luckily, it seems a simple reset of the Nvidia GPU brings it back to a</a>
<a name="5740"><span class="lineNum">    5740 </span>            :  * clean state and fixes all these issues.</a>
<a name="5741"><span class="lineNum">    5741 </span>            :  *</a>
<a name="5742"><span class="lineNum">    5742 </span>            :  * When the machine is configured in Dedicated display mode, the issue</a>
<a name="5743"><span class="lineNum">    5743 </span>            :  * doesn't occur.  Fortunately the GPU advertises NoReset+ when in this</a>
<a name="5744"><span class="lineNum">    5744 </span>            :  * mode, so we can detect that and avoid resetting it.</a>
<a name="5745"><span class="lineNum">    5745 </span>            :  */</a>
<a name="5746"><span class="lineNum">    5746 </span><span class="lineNoCov">          0 : static void quirk_reset_lenovo_thinkpad_p50_nvgpu(struct pci_dev *pdev)</span></a>
<a name="5747"><span class="lineNum">    5747 </span>            : {</a>
<a name="5748"><span class="lineNum">    5748 </span>            :         void __iomem *map;</a>
<a name="5749"><span class="lineNum">    5749 </span>            :         int ret;</a>
<a name="5750"><span class="lineNum">    5750 </span>            : </a>
<a name="5751"><span class="lineNum">    5751 </span><span class="lineNoCov">          0 :         if (pdev-&gt;subsystem_vendor != PCI_VENDOR_ID_LENOVO ||</span></a>
<a name="5752"><span class="lineNum">    5752 </span><span class="lineNoCov">          0 :             pdev-&gt;subsystem_device != 0x222e ||</span></a>
<a name="5753"><span class="lineNum">    5753 </span><span class="lineNoCov">          0 :             !pci_reset_supported(pdev))</span></a>
<a name="5754"><span class="lineNum">    5754 </span>            :                 return;</a>
<a name="5755"><span class="lineNum">    5755 </span>            : </a>
<a name="5756"><span class="lineNum">    5756 </span><span class="lineNoCov">          0 :         if (pci_enable_device_mem(pdev))</span></a>
<a name="5757"><span class="lineNum">    5757 </span>            :                 return;</a>
<a name="5758"><span class="lineNum">    5758 </span>            : </a>
<a name="5759"><span class="lineNum">    5759 </span>            :         /*</a>
<a name="5760"><span class="lineNum">    5760 </span>            :          * Based on nvkm_device_ctor() in</a>
<a name="5761"><span class="lineNum">    5761 </span>            :          * drivers/gpu/drm/nouveau/nvkm/engine/device/base.c</a>
<a name="5762"><span class="lineNum">    5762 </span>            :          */</a>
<a name="5763"><span class="lineNum">    5763 </span><span class="lineNoCov">          0 :         map = pci_iomap(pdev, 0, 0x23000);</span></a>
<a name="5764"><span class="lineNum">    5764 </span><span class="lineNoCov">          0 :         if (!map) {</span></a>
<a name="5765"><span class="lineNum">    5765 </span><span class="lineNoCov">          0 :                 pci_err(pdev, &quot;Can't map MMIO space\n&quot;);</span></a>
<a name="5766"><span class="lineNum">    5766 </span><span class="lineNoCov">          0 :                 goto out_disable;</span></a>
<a name="5767"><span class="lineNum">    5767 </span>            :         }</a>
<a name="5768"><span class="lineNum">    5768 </span>            : </a>
<a name="5769"><span class="lineNum">    5769 </span>            :         /*</a>
<a name="5770"><span class="lineNum">    5770 </span>            :          * Make sure the GPU looks like it's been POSTed before resetting</a>
<a name="5771"><span class="lineNum">    5771 </span>            :          * it.</a>
<a name="5772"><span class="lineNum">    5772 </span>            :          */</a>
<a name="5773"><span class="lineNum">    5773 </span><span class="lineNoCov">          0 :         if (ioread32(map + 0x2240c) &amp; 0x2) {</span></a>
<a name="5774"><span class="lineNum">    5774 </span><span class="lineNoCov">          0 :                 pci_info(pdev, FW_BUG &quot;GPU left initialized by EFI, resetting\n&quot;);</span></a>
<a name="5775"><span class="lineNum">    5775 </span><span class="lineNoCov">          0 :                 ret = pci_reset_bus(pdev);</span></a>
<a name="5776"><span class="lineNum">    5776 </span><span class="lineNoCov">          0 :                 if (ret &lt; 0)</span></a>
<a name="5777"><span class="lineNum">    5777 </span><span class="lineNoCov">          0 :                         pci_err(pdev, &quot;Failed to reset GPU: %d\n&quot;, ret);</span></a>
<a name="5778"><span class="lineNum">    5778 </span>            :         }</a>
<a name="5779"><span class="lineNum">    5779 </span>            : </a>
<a name="5780"><span class="lineNum">    5780 </span><span class="lineNoCov">          0 :         iounmap(map);</span></a>
<a name="5781"><span class="lineNum">    5781 </span>            : out_disable:</a>
<a name="5782"><span class="lineNum">    5782 </span><span class="lineNoCov">          0 :         pci_disable_device(pdev);</span></a>
<a name="5783"><span class="lineNum">    5783 </span>            : }</a>
<a name="5784"><span class="lineNum">    5784 </span>            : DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_VENDOR_ID_NVIDIA, 0x13b1,</a>
<a name="5785"><span class="lineNum">    5785 </span>            :                               PCI_CLASS_DISPLAY_VGA, 8,</a>
<a name="5786"><span class="lineNum">    5786 </span>            :                               quirk_reset_lenovo_thinkpad_p50_nvgpu);</a>
<a name="5787"><span class="lineNum">    5787 </span>            : </a>
<a name="5788"><span class="lineNum">    5788 </span>            : /*</a>
<a name="5789"><span class="lineNum">    5789 </span>            :  * Device [1b21:2142]</a>
<a name="5790"><span class="lineNum">    5790 </span>            :  * When in D0, PME# doesn't get asserted when plugging USB 3.0 device.</a>
<a name="5791"><span class="lineNum">    5791 </span>            :  */</a>
<a name="5792"><span class="lineNum">    5792 </span><span class="lineNoCov">          0 : static void pci_fixup_no_d0_pme(struct pci_dev *dev)</span></a>
<a name="5793"><span class="lineNum">    5793 </span>            : {</a>
<a name="5794"><span class="lineNum">    5794 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;PME# does not work under D0, disabling it\n&quot;);</span></a>
<a name="5795"><span class="lineNum">    5795 </span><span class="lineNoCov">          0 :         dev-&gt;pme_support &amp;= ~(PCI_PM_CAP_PME_D0 &gt;&gt; PCI_PM_CAP_PME_SHIFT);</span></a>
<a name="5796"><span class="lineNum">    5796 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5797"><span class="lineNum">    5797 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_ASMEDIA, 0x2142, pci_fixup_no_d0_pme);</a>
<a name="5798"><span class="lineNum">    5798 </span>            : </a>
<a name="5799"><span class="lineNum">    5799 </span>            : /*</a>
<a name="5800"><span class="lineNum">    5800 </span>            :  * Device 12d8:0x400e [OHCI] and 12d8:0x400f [EHCI]</a>
<a name="5801"><span class="lineNum">    5801 </span>            :  *</a>
<a name="5802"><span class="lineNum">    5802 </span>            :  * These devices advertise PME# support in all power states but don't</a>
<a name="5803"><span class="lineNum">    5803 </span>            :  * reliably assert it.</a>
<a name="5804"><span class="lineNum">    5804 </span>            :  *</a>
<a name="5805"><span class="lineNum">    5805 </span>            :  * These devices also advertise MSI, but documentation (PI7C9X440SL.pdf)</a>
<a name="5806"><span class="lineNum">    5806 </span>            :  * says &quot;The MSI Function is not implemented on this device&quot; in chapters</a>
<a name="5807"><span class="lineNum">    5807 </span>            :  * 7.3.27, 7.3.29-7.3.31.</a>
<a name="5808"><span class="lineNum">    5808 </span>            :  */</a>
<a name="5809"><span class="lineNum">    5809 </span><span class="lineNoCov">          0 : static void pci_fixup_no_msi_no_pme(struct pci_dev *dev)</span></a>
<a name="5810"><span class="lineNum">    5810 </span>            : {</a>
<a name="5811"><span class="lineNum">    5811 </span>            : #ifdef CONFIG_PCI_MSI</a>
<a name="5812"><span class="lineNum">    5812 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;MSI is not implemented on this device, disabling it\n&quot;);</span></a>
<a name="5813"><span class="lineNum">    5813 </span><span class="lineNoCov">          0 :         dev-&gt;no_msi = 1;</span></a>
<a name="5814"><span class="lineNum">    5814 </span>            : #endif</a>
<a name="5815"><span class="lineNum">    5815 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;PME# is unreliable, disabling it\n&quot;);</span></a>
<a name="5816"><span class="lineNum">    5816 </span><span class="lineNoCov">          0 :         dev-&gt;pme_support = 0;</span></a>
<a name="5817"><span class="lineNum">    5817 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5818"><span class="lineNum">    5818 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_PERICOM, 0x400e, pci_fixup_no_msi_no_pme);</a>
<a name="5819"><span class="lineNum">    5819 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_PERICOM, 0x400f, pci_fixup_no_msi_no_pme);</a>
<a name="5820"><span class="lineNum">    5820 </span>            : </a>
<a name="5821"><span class="lineNum">    5821 </span><span class="lineNoCov">          0 : static void apex_pci_fixup_class(struct pci_dev *pdev)</span></a>
<a name="5822"><span class="lineNum">    5822 </span>            : {</a>
<a name="5823"><span class="lineNum">    5823 </span><span class="lineNoCov">          0 :         pdev-&gt;class = (PCI_CLASS_SYSTEM_OTHER &lt;&lt; 8) | pdev-&gt;class;</span></a>
<a name="5824"><span class="lineNum">    5824 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5825"><span class="lineNum">    5825 </span>            : DECLARE_PCI_FIXUP_CLASS_HEADER(0x1ac1, 0x089a,</a>
<a name="5826"><span class="lineNum">    5826 </span>            :                                PCI_CLASS_NOT_DEFINED, 8, apex_pci_fixup_class);</a>
<a name="5827"><span class="lineNum">    5827 </span>            : </a>
<a name="5828"><span class="lineNum">    5828 </span>            : /*</a>
<a name="5829"><span class="lineNum">    5829 </span>            :  * Pericom PI7C9X2G404/PI7C9X2G304/PI7C9X2G303 switch erratum E5 -</a>
<a name="5830"><span class="lineNum">    5830 </span>            :  * ACS P2P Request Redirect is not functional</a>
<a name="5831"><span class="lineNum">    5831 </span>            :  *</a>
<a name="5832"><span class="lineNum">    5832 </span>            :  * When ACS P2P Request Redirect is enabled and bandwidth is not balanced</a>
<a name="5833"><span class="lineNum">    5833 </span>            :  * between upstream and downstream ports, packets are queued in an internal</a>
<a name="5834"><span class="lineNum">    5834 </span>            :  * buffer until CPLD packet. The workaround is to use the switch in store and</a>
<a name="5835"><span class="lineNum">    5835 </span>            :  * forward mode.</a>
<a name="5836"><span class="lineNum">    5836 </span>            :  */</a>
<a name="5837"><span class="lineNum">    5837 </span>            : #define PI7C9X2Gxxx_MODE_REG            0x74</a>
<a name="5838"><span class="lineNum">    5838 </span>            : #define PI7C9X2Gxxx_STORE_FORWARD_MODE  BIT(0)</a>
<a name="5839"><span class="lineNum">    5839 </span><span class="lineNoCov">          0 : static void pci_fixup_pericom_acs_store_forward(struct pci_dev *pdev)</span></a>
<a name="5840"><span class="lineNum">    5840 </span>            : {</a>
<a name="5841"><span class="lineNum">    5841 </span>            :         struct pci_dev *upstream;</a>
<a name="5842"><span class="lineNum">    5842 </span>            :         u16 val;</a>
<a name="5843"><span class="lineNum">    5843 </span>            : </a>
<a name="5844"><span class="lineNum">    5844 </span>            :         /* Downstream ports only */</a>
<a name="5845"><span class="lineNum">    5845 </span><span class="lineNoCov">          0 :         if (pci_pcie_type(pdev) != PCI_EXP_TYPE_DOWNSTREAM)</span></a>
<a name="5846"><span class="lineNum">    5846 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="5847"><span class="lineNum">    5847 </span>            : </a>
<a name="5848"><span class="lineNum">    5848 </span>            :         /* Check for ACS P2P Request Redirect use */</a>
<a name="5849"><span class="lineNum">    5849 </span><span class="lineNoCov">          0 :         if (!pdev-&gt;acs_cap)</span></a>
<a name="5850"><span class="lineNum">    5850 </span>            :                 return;</a>
<a name="5851"><span class="lineNum">    5851 </span><span class="lineNoCov">          0 :         pci_read_config_word(pdev, pdev-&gt;acs_cap + PCI_ACS_CTRL, &amp;val);</span></a>
<a name="5852"><span class="lineNum">    5852 </span><span class="lineNoCov">          0 :         if (!(val &amp; PCI_ACS_RR))</span></a>
<a name="5853"><span class="lineNum">    5853 </span>            :                 return;</a>
<a name="5854"><span class="lineNum">    5854 </span>            : </a>
<a name="5855"><span class="lineNum">    5855 </span><span class="lineNoCov">          0 :         upstream = pci_upstream_bridge(pdev);</span></a>
<a name="5856"><span class="lineNum">    5856 </span><span class="lineNoCov">          0 :         if (!upstream)</span></a>
<a name="5857"><span class="lineNum">    5857 </span>            :                 return;</a>
<a name="5858"><span class="lineNum">    5858 </span>            : </a>
<a name="5859"><span class="lineNum">    5859 </span><span class="lineNoCov">          0 :         pci_read_config_word(upstream, PI7C9X2Gxxx_MODE_REG, &amp;val);</span></a>
<a name="5860"><span class="lineNum">    5860 </span><span class="lineNoCov">          0 :         if (!(val &amp; PI7C9X2Gxxx_STORE_FORWARD_MODE)) {</span></a>
<a name="5861"><span class="lineNum">    5861 </span><span class="lineNoCov">          0 :                 pci_info(upstream, &quot;Setting PI7C9X2Gxxx store-forward mode to avoid ACS erratum\n&quot;);</span></a>
<a name="5862"><span class="lineNum">    5862 </span><span class="lineNoCov">          0 :                 pci_write_config_word(upstream, PI7C9X2Gxxx_MODE_REG, val |</span></a>
<a name="5863"><span class="lineNum">    5863 </span>            :                                       PI7C9X2Gxxx_STORE_FORWARD_MODE);</a>
<a name="5864"><span class="lineNum">    5864 </span>            :         }</a>
<a name="5865"><span class="lineNum">    5865 </span>            : }</a>
<a name="5866"><span class="lineNum">    5866 </span>            : /*</a>
<a name="5867"><span class="lineNum">    5867 </span>            :  * Apply fixup on enable and on resume, in order to apply the fix up whenever</a>
<a name="5868"><span class="lineNum">    5868 </span>            :  * ACS configuration changes or switch mode is reset</a>
<a name="5869"><span class="lineNum">    5869 </span>            :  */</a>
<a name="5870"><span class="lineNum">    5870 </span>            : DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_PERICOM, 0x2404,</a>
<a name="5871"><span class="lineNum">    5871 </span>            :                          pci_fixup_pericom_acs_store_forward);</a>
<a name="5872"><span class="lineNum">    5872 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_PERICOM, 0x2404,</a>
<a name="5873"><span class="lineNum">    5873 </span>            :                          pci_fixup_pericom_acs_store_forward);</a>
<a name="5874"><span class="lineNum">    5874 </span>            : DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_PERICOM, 0x2304,</a>
<a name="5875"><span class="lineNum">    5875 </span>            :                          pci_fixup_pericom_acs_store_forward);</a>
<a name="5876"><span class="lineNum">    5876 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_PERICOM, 0x2304,</a>
<a name="5877"><span class="lineNum">    5877 </span>            :                          pci_fixup_pericom_acs_store_forward);</a>
<a name="5878"><span class="lineNum">    5878 </span>            : DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_PERICOM, 0x2303,</a>
<a name="5879"><span class="lineNum">    5879 </span>            :                          pci_fixup_pericom_acs_store_forward);</a>
<a name="5880"><span class="lineNum">    5880 </span>            : DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_PERICOM, 0x2303,</a>
<a name="5881"><span class="lineNum">    5881 </span>            :                          pci_fixup_pericom_acs_store_forward);</a>
<a name="5882"><span class="lineNum">    5882 </span>            : </a>
<a name="5883"><span class="lineNum">    5883 </span><span class="lineNoCov">          0 : static void nvidia_ion_ahci_fixup(struct pci_dev *pdev)</span></a>
<a name="5884"><span class="lineNum">    5884 </span>            : {</a>
<a name="5885"><span class="lineNum">    5885 </span><span class="lineNoCov">          0 :         pdev-&gt;dev_flags |= PCI_DEV_FLAGS_HAS_MSI_MASKING;</span></a>
<a name="5886"><span class="lineNum">    5886 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5887"><span class="lineNum">    5887 </span>            : DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_NVIDIA, 0x0ab8, nvidia_ion_ahci_fixup);</a>
<a name="5888"><span class="lineNum">    5888 </span>            : </a>
<a name="5889"><span class="lineNum">    5889 </span><span class="lineNoCov">          0 : static void rom_bar_overlap_defect(struct pci_dev *dev)</span></a>
<a name="5890"><span class="lineNum">    5890 </span>            : {</a>
<a name="5891"><span class="lineNum">    5891 </span><span class="lineNoCov">          0 :         pci_info(dev, &quot;working around ROM BAR overlap defect\n&quot;);</span></a>
<a name="5892"><span class="lineNum">    5892 </span><span class="lineNoCov">          0 :         dev-&gt;rom_bar_overlap = 1;</span></a>
<a name="5893"><span class="lineNum">    5893 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5894"><span class="lineNum">    5894 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x1533, rom_bar_overlap_defect);</a>
<a name="5895"><span class="lineNum">    5895 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x1536, rom_bar_overlap_defect);</a>
<a name="5896"><span class="lineNum">    5896 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x1537, rom_bar_overlap_defect);</a>
<a name="5897"><span class="lineNum">    5897 </span>            : DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_INTEL, 0x1538, rom_bar_overlap_defect);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
