#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xeec0f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xeebd70 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0xf01ce0 .functor NOT 1, L_0xf3bbe0, C4<0>, C4<0>, C4<0>;
L_0xee09c0 .functor XOR 2, L_0xf3b840, L_0xf3ba00, C4<00>, C4<00>;
L_0xf01d50 .functor XOR 2, L_0xee09c0, L_0xf3baa0, C4<00>, C4<00>;
v0xf290b0_0 .net *"_ivl_10", 1 0, L_0xf3baa0;  1 drivers
v0xf291b0_0 .net *"_ivl_12", 1 0, L_0xf01d50;  1 drivers
v0xf29290_0 .net *"_ivl_2", 1 0, L_0xf3b7a0;  1 drivers
v0xf29350_0 .net *"_ivl_4", 1 0, L_0xf3b840;  1 drivers
v0xf29430_0 .net *"_ivl_6", 1 0, L_0xf3ba00;  1 drivers
v0xf29560_0 .net *"_ivl_8", 1 0, L_0xee09c0;  1 drivers
v0xf29640_0 .var "clk", 0 0;
v0xf296e0_0 .net "f_dut", 0 0, L_0xf3acf0;  1 drivers
v0xf29780_0 .net "f_ref", 0 0, L_0xf3a0b0;  1 drivers
v0xf29820_0 .net "g_dut", 0 0, L_0xea7760;  1 drivers
v0xf298c0_0 .net "g_ref", 0 0, L_0xeefc20;  1 drivers
v0xf29960_0 .net "resetn", 0 0, v0xf27180_0;  1 drivers
v0xf29a00_0 .var/2u "stats1", 223 0;
v0xf29aa0_0 .var/2u "strobe", 0 0;
v0xf29b40_0 .net "tb_match", 0 0, L_0xf3bbe0;  1 drivers
v0xf29be0_0 .net "tb_mismatch", 0 0, L_0xf01ce0;  1 drivers
v0xf29ca0_0 .net "x", 0 0, v0xf27250_0;  1 drivers
v0xf29e50_0 .net "y", 0 0, v0xf27350_0;  1 drivers
L_0xf3b7a0 .concat [ 1 1 0 0], L_0xeefc20, L_0xf3a0b0;
L_0xf3b840 .concat [ 1 1 0 0], L_0xeefc20, L_0xf3a0b0;
L_0xf3ba00 .concat [ 1 1 0 0], L_0xea7760, L_0xf3acf0;
L_0xf3baa0 .concat [ 1 1 0 0], L_0xeefc20, L_0xf3a0b0;
L_0xf3bbe0 .cmp/eeq 2, L_0xf3b7a0, L_0xf01d50;
S_0xece560 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0xeebd70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0xedfcf0 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0xedfd30 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0xedfd70 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0xedfdb0 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0xedfdf0 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0xedfe30 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0xedfe70 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0xedfeb0 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0xedfef0 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0xeefa40 .functor OR 1, L_0xf3a380, L_0xf3a630, C4<0>, C4<0>;
L_0xeefc20 .functor OR 1, L_0xeefa40, L_0xf3a8f0, C4<0>, C4<0>;
v0xf01ed0_0 .net *"_ivl_0", 31 0, L_0xf29f40;  1 drivers
L_0x7fd897a300a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf01f70_0 .net *"_ivl_11", 27 0, L_0x7fd897a300a8;  1 drivers
L_0x7fd897a300f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xeefab0_0 .net/2u *"_ivl_12", 31 0, L_0x7fd897a300f0;  1 drivers
v0xeefc90_0 .net *"_ivl_14", 0 0, L_0xf3a380;  1 drivers
v0xf25d50_0 .net *"_ivl_16", 31 0, L_0xf3a4f0;  1 drivers
L_0x7fd897a30138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf25e80_0 .net *"_ivl_19", 27 0, L_0x7fd897a30138;  1 drivers
L_0x7fd897a30180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xf25f60_0 .net/2u *"_ivl_20", 31 0, L_0x7fd897a30180;  1 drivers
v0xf26040_0 .net *"_ivl_22", 0 0, L_0xf3a630;  1 drivers
v0xf26100_0 .net *"_ivl_25", 0 0, L_0xeefa40;  1 drivers
v0xf261c0_0 .net *"_ivl_26", 31 0, L_0xf3a850;  1 drivers
L_0x7fd897a301c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf262a0_0 .net *"_ivl_29", 27 0, L_0x7fd897a301c8;  1 drivers
L_0x7fd897a30018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf26380_0 .net *"_ivl_3", 27 0, L_0x7fd897a30018;  1 drivers
L_0x7fd897a30210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xf26460_0 .net/2u *"_ivl_30", 31 0, L_0x7fd897a30210;  1 drivers
v0xf26540_0 .net *"_ivl_32", 0 0, L_0xf3a8f0;  1 drivers
L_0x7fd897a30060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xf26600_0 .net/2u *"_ivl_4", 31 0, L_0x7fd897a30060;  1 drivers
v0xf266e0_0 .net *"_ivl_8", 31 0, L_0xf3a240;  1 drivers
v0xf267c0_0 .net "clk", 0 0, v0xf29640_0;  1 drivers
v0xf26880_0 .net "f", 0 0, L_0xf3a0b0;  alias, 1 drivers
v0xf26940_0 .net "g", 0 0, L_0xeefc20;  alias, 1 drivers
v0xf26a00_0 .var "next", 3 0;
v0xf26ae0_0 .net "resetn", 0 0, v0xf27180_0;  alias, 1 drivers
v0xf26ba0_0 .var "state", 3 0;
v0xf26c80_0 .net "x", 0 0, v0xf27250_0;  alias, 1 drivers
v0xf26d40_0 .net "y", 0 0, v0xf27350_0;  alias, 1 drivers
E_0xed7e50 .event anyedge, v0xf26ba0_0, v0xf26c80_0, v0xf26d40_0;
E_0xed8350 .event posedge, v0xf267c0_0;
L_0xf29f40 .concat [ 4 28 0 0], v0xf26ba0_0, L_0x7fd897a30018;
L_0xf3a0b0 .cmp/eq 32, L_0xf29f40, L_0x7fd897a30060;
L_0xf3a240 .concat [ 4 28 0 0], v0xf26ba0_0, L_0x7fd897a300a8;
L_0xf3a380 .cmp/eq 32, L_0xf3a240, L_0x7fd897a300f0;
L_0xf3a4f0 .concat [ 4 28 0 0], v0xf26ba0_0, L_0x7fd897a30138;
L_0xf3a630 .cmp/eq 32, L_0xf3a4f0, L_0x7fd897a30180;
L_0xf3a850 .concat [ 4 28 0 0], v0xf26ba0_0, L_0x7fd897a301c8;
L_0xf3a8f0 .cmp/eq 32, L_0xf3a850, L_0x7fd897a30210;
S_0xf26ec0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0xeebd70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0xf27090_0 .net "clk", 0 0, v0xf29640_0;  alias, 1 drivers
v0xf27180_0 .var "resetn", 0 0;
v0xf27250_0 .var "x", 0 0;
v0xf27350_0 .var "y", 0 0;
E_0xed7bf0/0 .event negedge, v0xf267c0_0;
E_0xed7bf0/1 .event posedge, v0xf267c0_0;
E_0xed7bf0 .event/or E_0xed7bf0/0, E_0xed7bf0/1;
S_0xf27450 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0xeebd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
enum0xebc390 .enum4 (4)
   "A" 4'b0000,
   "B" 4'b0001,
   "S0" 4'b0010,
   "S1" 4'b0011,
   "S10" 4'b0100,
   "G1" 4'b0101,
   "G2" 4'b0110,
   "P0" 4'b0111,
   "P1" 4'b1000
 ;
L_0xea63d0 .functor OR 1, L_0xf3af70, L_0xf3b1d0, C4<0>, C4<0>;
L_0xea7760 .functor OR 1, L_0xea63d0, L_0xf3b520, C4<0>, C4<0>;
v0xf27780_0 .net *"_ivl_0", 3 0, L_0xf3ab70;  1 drivers
L_0x7fd897a302e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xf27880_0 .net *"_ivl_11", 2 0, L_0x7fd897a302e8;  1 drivers
L_0x7fd897a30330 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xf27960_0 .net/2u *"_ivl_12", 3 0, L_0x7fd897a30330;  1 drivers
v0xf27a50_0 .net *"_ivl_14", 0 0, L_0xf3af70;  1 drivers
v0xf27b10_0 .net *"_ivl_16", 3 0, L_0xf3b0e0;  1 drivers
L_0x7fd897a30378 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xf27c40_0 .net *"_ivl_19", 2 0, L_0x7fd897a30378;  1 drivers
L_0x7fd897a303c0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xf27d20_0 .net/2u *"_ivl_20", 3 0, L_0x7fd897a303c0;  1 drivers
v0xf27e00_0 .net *"_ivl_22", 0 0, L_0xf3b1d0;  1 drivers
v0xf27ec0_0 .net *"_ivl_25", 0 0, L_0xea63d0;  1 drivers
v0xf28010_0 .net *"_ivl_26", 3 0, L_0xf3b3f0;  1 drivers
L_0x7fd897a30408 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xf280f0_0 .net *"_ivl_29", 2 0, L_0x7fd897a30408;  1 drivers
L_0x7fd897a30258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xf281d0_0 .net *"_ivl_3", 2 0, L_0x7fd897a30258;  1 drivers
L_0x7fd897a30450 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xf282b0_0 .net/2u *"_ivl_30", 3 0, L_0x7fd897a30450;  1 drivers
v0xf28390_0 .net *"_ivl_32", 0 0, L_0xf3b520;  1 drivers
L_0x7fd897a302a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xf28450_0 .net/2u *"_ivl_4", 3 0, L_0x7fd897a302a0;  1 drivers
v0xf28530_0 .net *"_ivl_8", 3 0, L_0xf3ae30;  1 drivers
v0xf28610_0 .net "clk", 0 0, v0xf29640_0;  alias, 1 drivers
v0xf287c0_0 .net "f", 0 0, L_0xf3acf0;  alias, 1 drivers
v0xf28880_0 .net "g", 0 0, L_0xea7760;  alias, 1 drivers
v0xf28940_0 .var "nextState", 0 0;
v0xf28a00_0 .net "resetn", 0 0, v0xf27180_0;  alias, 1 drivers
v0xf28af0_0 .var "state", 0 0;
v0xf28bb0_0 .net "x", 0 0, v0xf27250_0;  alias, 1 drivers
v0xf28ca0_0 .net "y", 0 0, v0xf27350_0;  alias, 1 drivers
E_0xf083b0 .event anyedge, v0xf28af0_0, v0xf26c80_0, v0xf26d40_0;
E_0xf27720/0 .event negedge, v0xf26ae0_0;
E_0xf27720/1 .event posedge, v0xf267c0_0;
E_0xf27720 .event/or E_0xf27720/0, E_0xf27720/1;
L_0xf3ab70 .concat [ 1 3 0 0], v0xf28af0_0, L_0x7fd897a30258;
L_0xf3acf0 .cmp/eq 4, L_0xf3ab70, L_0x7fd897a302a0;
L_0xf3ae30 .concat [ 1 3 0 0], v0xf28af0_0, L_0x7fd897a302e8;
L_0xf3af70 .cmp/eq 4, L_0xf3ae30, L_0x7fd897a30330;
L_0xf3b0e0 .concat [ 1 3 0 0], v0xf28af0_0, L_0x7fd897a30378;
L_0xf3b1d0 .cmp/eq 4, L_0xf3b0e0, L_0x7fd897a303c0;
L_0xf3b3f0 .concat [ 1 3 0 0], v0xf28af0_0, L_0x7fd897a30408;
L_0xf3b520 .cmp/eq 4, L_0xf3b3f0, L_0x7fd897a30450;
S_0xf28e90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0xeebd70;
 .timescale -12 -12;
E_0xf08090 .event anyedge, v0xf29aa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf29aa0_0;
    %nor/r;
    %assign/vec4 v0xf29aa0_0, 0;
    %wait E_0xf08090;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf26ec0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf27180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf27250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf27350_0, 0, 1;
    %wait E_0xed8350;
    %wait E_0xed8350;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf27180_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xed7bf0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0xf27180_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xf27350_0, 0;
    %assign/vec4 v0xf27250_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xece560;
T_2 ;
    %wait E_0xed8350;
    %load/vec4 v0xf26ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xf26ba0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xf26a00_0;
    %assign/vec4 v0xf26ba0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xece560;
T_3 ;
Ewait_0 .event/or E_0xed7e50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xf26ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0xf26c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0xf26c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0xf26c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0xf26d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0xf26d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xf26a00_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xf27450;
T_4 ;
    %wait E_0xf27720;
    %load/vec4 v0xf28a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf28af0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xf28940_0;
    %assign/vec4 v0xf28af0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf27450;
T_5 ;
    %wait E_0xf083b0;
    %load/vec4 v0xf28af0_0;
    %store/vec4 v0xf28940_0, 0, 1;
    %load/vec4 v0xf28af0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0xf28bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0xf28bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
T_5.12 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0xf28bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
T_5.15 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0xf28bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
T_5.17 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0xf28ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
T_5.19 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0xf28ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf28940_0, 0, 1;
T_5.21 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0xf28af0_0;
    %store/vec4 v0xf28940_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xf28af0_0;
    %store/vec4 v0xf28940_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xeebd70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf29640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf29aa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xeebd70;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf29640_0;
    %inv;
    %store/vec4 v0xf29640_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xeebd70;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf27090_0, v0xf29be0_0, v0xf29640_0, v0xf29960_0, v0xf29ca0_0, v0xf29e50_0, v0xf29780_0, v0xf296e0_0, v0xf298c0_0, v0xf29820_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xeebd70;
T_9 ;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xeebd70;
T_10 ;
    %wait E_0xed7bf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf29a00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf29a00_0, 4, 32;
    %load/vec4 v0xf29b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf29a00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf29a00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf29a00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf29780_0;
    %load/vec4 v0xf29780_0;
    %load/vec4 v0xf296e0_0;
    %xor;
    %load/vec4 v0xf29780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf29a00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf29a00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf298c0_0;
    %load/vec4 v0xf298c0_0;
    %load/vec4 v0xf29820_0;
    %xor;
    %load/vec4 v0xf298c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf29a00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf29a00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf29a00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/2013_q2bfsm/iter0/response14/top_module.sv";
