

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           20 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 40
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 80
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
GPGPU-Sim uArch:  100 101 102 103 104 105 106 107 108 109
GPGPU-Sim uArch:  110 111 112 113 114 115 116 117 118 119
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 80
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
GPGPU-Sim uArch:  100 101 102 103 104 105 106 107 108 109
GPGPU-Sim uArch:  110 111 112 113 114 115 116 117 118 119
5f50f4a99376f06d6117c4587fc14674  /root/ispass2009-benchmarks/bin/release/RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /root/ispass2009-benchmarks/bin/release/RAY
Running md5sum using "md5sum /root/ispass2009-benchmarks/bin/release/RAY "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /root/ispass2009-benchmarks/bin/release/RAY > _cuobjdump_complete_output_0kfxU8"
Parsing file _cuobjdump_complete_output_0kfxU8
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ad70, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "MView" from 0x100 to 0x130 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cnode" from 0x180 to 0x220 (global memory space) 2
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z9normalize6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_2" from 0x28 to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:122) @%p3 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d8 (_1.ptx:129) @%p4 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_2" from 0x28 to 0x34
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c0 (_1.ptx:185) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z11getNormaleP6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_0" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_1" from 0x3c to 0x48
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_0" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_1" from 0x40 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z14rgbaFloatToInt6float4_param_0" from 0x4 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_1" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_2" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_3" from 0x24 to 0x28
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c8 (_1.ptx:471) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x810 (_1.ptx:486) @%p3 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x868 (_1.ptx:505) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d8 (_1.ptx:529) @%p6 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f8 (_1.ptx:536) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x928 (_1.ptx:545) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x948 (_1.ptx:554) @%p8 bra BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x988 (_1.ptx:563) @%p9 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x998 (_1.ptx:567) bra.uni BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9d0 (_1.ptx:581) @%p12 bra BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (_1.ptx:584) selp.u32 %r14, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow20f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow50f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot12" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd18 (_1.ptx:737) @%p10 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_1.ptx:851) @%p12 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xff8 (_1.ptx:866) @%p13 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1050 (_1.ptx:885) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10c0 (_1.ptx:909) @%p16 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e0 (_1.ptx:916) @%p17 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1110 (_1.ptx:925) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1160 (_1.ptx:942) @%p21 bra BB12_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11a8 (_1.ptx:957) @%p22 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1200 (_1.ptx:976) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1270 (_1.ptx:1000) @%p25 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1290 (_1.ptx:1007) @%p26 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x12c0 (_1.ptx:1016) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1310 (_1.ptx:1033) @%p30 bra BB12_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1358 (_1.ptx:1048) @%p31 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x13b0 (_1.ptx:1067) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1420 (_1.ptx:1091) @%p34 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1440 (_1.ptx:1098) @%p35 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1470 (_1.ptx:1107) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1124) @%p39 bra BB12_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1508 (_1.ptx:1139) @%p40 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1560 (_1.ptx:1158) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x15d0 (_1.ptx:1182) @%p43 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1189) @%p44 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1620 (_1.ptx:1198) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1670 (_1.ptx:1214) @%p50 bra BB12_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1678 (_1.ptx:1215) bra.uni BB12_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x17b0 (_1.ptx:1267) @%p51 bra BB12_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1275) bra.uni BB12_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1301) @%p52 bra BB12_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1888 (_1.ptx:1306) bra.uni BB12_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1930 (_1.ptx:1334) @%p53 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1998 (_1.ptx:1355) @%p54 bra BB12_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19e0 (_1.ptx:1370) @%p55 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a38 (_1.ptx:1389) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1aa8 (_1.ptx:1413) @%p58 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1420) @%p59 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1429) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1b18 (_1.ptx:1438) @%p60 bra BB12_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1447) @%p61 bra BB12_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1b68 (_1.ptx:1451) bra.uni BB12_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1465) @%p64 bra BB12_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (_1.ptx:1468) setp.neu.f32 %p65, %f170, 0f00000000;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:1469) @%p65 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1cd0 (_1.ptx:1516) @%p66 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1522) @%p67 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1d00 (_1.ptx:1528) @%p68 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1d10 (_1.ptx:1532) @%p69 bra BB12_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1d20 (_1.ptx:1537) @%p70 bra BB12_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1549) @%p71 bra BB12_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1d68 (_1.ptx:1554) @%p72 bra BB12_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1d80 (_1.ptx:1559) @%p73 bra BB12_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1d98 (_1.ptx:1565) @%p74 bra BB12_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x20d8 (_1.ptx:1740) @%p81 bra BB12_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x20e0 (_1.ptx:1741) bra.uni BB12_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2120 (_1.ptx:1757) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2138 (_1.ptx:1763) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2170 (_1.ptx:1776) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2190 (_1.ptx:1783) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x21a0 (_1.ptx:1788) @%p83 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x21c8 (_1.ptx:1796) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x21d8 (_1.ptx:1800) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x21f0 (_1.ptx:1806) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2318 (_1.ptx:1863) @%p87 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2320 (_1.ptx:1865) add.s32 %r94, %r132, -1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2330 (_1.ptx:1868) @%p88 bra BB12_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x23b0 (_1.ptx:1889) @%p89 bra BB12_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_1" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_2" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_3" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HeoAA3"
Running: cat _ptx_HeoAA3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_H69EgY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_H69EgY --output-file  /dev/null 2> _ptx_HeoAA3info"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=43, lmem=0, smem=0, cmem=324
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HeoAA3 _ptx2_H69EgY _ptx_HeoAA3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647740; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647780; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x647780
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x647780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x647780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x647740
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x647740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x647740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ad70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 68, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 69, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 70, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 71, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 72, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 73, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 74, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 75, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 76, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 77, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 78, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 79, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 68, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 69, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 70, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 71, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 72, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 73, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 74, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 75, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 76, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 77, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 78, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 79, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 68, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 69, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 70, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 71, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 72, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 73, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 74, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 75, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 76, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 77, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 78, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 79, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 68, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 69, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 70, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 71, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 72, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 73, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 74, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 75, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 76, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 77, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 78, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 79, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 15, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 16, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 17, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 18, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 19, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 20, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 21, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 22, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 23, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 24, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 25, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 26, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 27, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 28, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 29, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 30, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 31, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 32, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 33, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 34, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 35, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 36, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 37, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 38, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 39, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 40, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 41, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 42, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 43, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 44, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 45, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 46, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 47, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 48, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 49, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 50, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 51, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 52, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 53, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 54, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 55, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 56, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 57, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 58, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 59, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 60, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 61, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 62, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 63, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 64, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 65, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 66, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 67, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 68, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 69, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 70, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 71, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 72, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 73, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 74, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 75, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 76, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 77, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 78, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 79, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 23168 (ipc=46.3) sim_rate=11584 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 24 03:34:25 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,10,0) tid=(15,5,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(8,16,0) tid=(15,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(14,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(11,9,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 482016 (ipc=482.0) sim_rate=160672 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 24 03:34:26 2021
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(3,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(4,11,0) tid=(15,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(7,12,0) tid=(15,5,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(3,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(10,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(14,20,0) tid=(15,5,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(8,21,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 1153632 (ipc=769.1) sim_rate=230726 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 24 03:34:28 2021
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(12,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(15,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 1316352 (ipc=658.2) sim_rate=188050 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 24 03:34:30 2021
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(11,11,0) tid=(15,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(6,15,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 1513280 (ipc=605.3) sim_rate=168142 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 24 03:34:32 2021
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(4,11,0) tid=(15,5,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(7,19,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1910464 (ipc=636.8) sim_rate=173678 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 24 03:34:34 2021
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(14,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,19,0) tid=(15,5,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,21,0) tid=(15,7,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(3,12,0) tid=(15,3,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(5,24,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 2542784 (ipc=726.5) sim_rate=181627 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 24 03:34:37 2021
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(10,15,0) tid=(15,7,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(14,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(8,13,0) tid=(15,1,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,24,0) tid=(15,1,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,10,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 3232800 (ipc=808.2) sim_rate=202050 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 24 03:34:39 2021
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(6,16,0) tid=(15,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(11,9,0) tid=(15,7,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,13,0) tid=(15,3,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(5,11,0) tid=(15,7,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(12,18,0) tid=(15,3,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(5,15,0) tid=(15,7,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(4,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(12,14,0) tid=(15,7,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(9,24,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 4185120 (ipc=930.0) sim_rate=209256 (inst/sec) elapsed = 0:0:00:20 / Sat Apr 24 03:34:43 2021
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(14,18,0) tid=(15,3,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(15,13,0) tid=(15,1,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(5,17,0) tid=(15,1,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(15,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 4609792 (ipc=922.0) sim_rate=200425 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 24 03:34:46 2021
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,22,0) tid=(15,5,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(7,20,0) tid=(15,1,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(3,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(13,19,0) tid=(15,3,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(12,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(15,10,0) tid=(15,1,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(15,11,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 5413216 (ipc=984.2) sim_rate=193329 (inst/sec) elapsed = 0:0:00:28 / Sat Apr 24 03:34:51 2021
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,17,0) tid=(15,5,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,18,0) tid=(15,3,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(14,21,0) tid=(15,3,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(13,17,0) tid=(15,7,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(8,13,0) tid=(15,3,0)
GPGPU-Sim PTX: WARNING (_1.ptx:936) ** reading undefined register '%r129' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,13,0) tid=(15,7,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,20,0) tid=(15,5,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,13,0) tid=(15,3,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,18,0) tid=(15,7,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(12,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,22,0) tid=(15,3,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(13,16,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 6644192 (ipc=1107.4) sim_rate=214328 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 24 03:34:54 2021
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(13,17,0) tid=(15,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,19,0) tid=(15,1,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(15,22,0) tid=(15,5,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(2,16,0) tid=(15,7,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(14,12,0) tid=(15,5,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(6,11,0) tid=(15,5,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(14,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(3,16,0) tid=(15,1,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(8,16,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 7569024 (ipc=1164.5) sim_rate=222618 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 24 03:34:57 2021
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(7,23,0) tid=(15,7,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(11,17,0) tid=(5,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,21,0) tid=(14,4,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(11,22,0) tid=(7,3,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(8,7,0) tid=(2,7,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(12,21,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 8205098 (ipc=1172.2) sim_rate=234431 (inst/sec) elapsed = 0:0:00:35 / Sat Apr 24 03:34:58 2021
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(6,12,0) tid=(0,2,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(15,9,0) tid=(12,1,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(12,23,0) tid=(8,2,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,6,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 8546380 (ipc=1139.5) sim_rate=230983 (inst/sec) elapsed = 0:0:00:37 / Sat Apr 24 03:35:00 2021
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,12,0) tid=(8,6,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(12,2,0) tid=(2,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,10,0) tid=(12,7,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(9,18,0) tid=(10,4,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,2,0) tid=(8,6,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 9187128 (ipc=1148.4) sim_rate=241766 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 24 03:35:01 2021
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,16,0) tid=(2,1,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(9,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(10,14,0) tid=(14,1,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(11,12,0) tid=(4,6,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(9,22,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 9713688 (ipc=1142.8) sim_rate=242842 (inst/sec) elapsed = 0:0:00:40 / Sat Apr 24 03:35:03 2021
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(9,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,15,0) tid=(1,1,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(7,17,0) tid=(1,5,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,21,0) tid=(1,7,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(10,13,0) tid=(1,1,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(15,15,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 10337927 (ipc=1148.7) sim_rate=246141 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 24 03:35:05 2021
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1,10,0) tid=(3,7,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(8,19,0) tid=(2,1,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(11,15,0) tid=(13,6,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(13,6,0) tid=(2,6,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,7,0) tid=(2,4,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(14,15,0) tid=(2,4,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(7,22,0) tid=(1,6,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(9,15,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 11193634 (ipc=1178.3) sim_rate=248747 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 24 03:35:08 2021
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(6,16,0) tid=(11,2,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(10,17,0) tid=(13,5,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(10,11,0) tid=(3,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(8,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,3,0) tid=(1,4,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,24,0) tid=(10,4,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(3,20,0) tid=(7,6,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(11,23,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 12119937 (ipc=1212.0) sim_rate=257871 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 24 03:35:10 2021
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(12,16,0) tid=(13,2,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,6,0) tid=(12,2,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(6,21,0) tid=(10,5,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1,18,0) tid=(15,7,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(15,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(11,12,0) tid=(10,7,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(7,17,0) tid=(11,7,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(7,4,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 13038451 (ipc=1241.8) sim_rate=266090 (inst/sec) elapsed = 0:0:00:49 / Sat Apr 24 03:35:12 2021
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,22,0) tid=(8,1,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,2,0) tid=(0,6,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,8,0) tid=(10,2,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(15,11,0) tid=(0,1,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(14,2,0) tid=(7,2,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(13,5,0) tid=(8,1,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(11,22,0) tid=(9,4,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 75 finished CTA #4 (10938,0), 4 CTAs running
GPGPU-Sim uArch: core: 75, cta: 4 initialized @(10939,0)
GPGPU-Sim uArch: Shader 76 finished CTA #4 (10942,0), 4 CTAs running
GPGPU-Sim uArch: core: 76, cta: 4 initialized @(10943,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(11,22,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 62 finished CTA #4 (10953,0), 4 CTAs running
GPGPU-Sim uArch: core: 62, cta: 4 initialized @(10954,0)
GPGPU-Sim uArch: Shader 73 finished CTA #4 (10959,0), 4 CTAs running
GPGPU-Sim uArch: core: 73, cta: 4 initialized @(10960,0)
GPGPU-Sim uArch: Shader 78 finished CTA #4 (10966,0), 4 CTAs running
GPGPU-Sim uArch: core: 78, cta: 4 initialized @(10967,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 13807585 (ipc=1255.2) sim_rate=270736 (inst/sec) elapsed = 0:0:00:51 / Sat Apr 24 03:35:14 2021
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(8,17,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 74 finished CTA #4 (11044,0), 4 CTAs running
GPGPU-Sim uArch: core: 74, cta: 4 initialized @(11045,0)
GPGPU-Sim uArch: Shader 79 finished CTA #4 (11075,0), 4 CTAs running
GPGPU-Sim uArch: core: 79, cta: 4 initialized @(11076,0)
GPGPU-Sim uArch: Shader 72 finished CTA #4 (11077,0), 4 CTAs running
GPGPU-Sim uArch: core: 72, cta: 4 initialized @(11078,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(9,18,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 69 finished CTA #4 (11104,0), 4 CTAs running
GPGPU-Sim uArch: core: 69, cta: 4 initialized @(11105,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 49 finished CTA #4 (11187,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 4 initialized @(11188,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(13,12,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 59 finished CTA #4 (11196,0), 4 CTAs running
GPGPU-Sim uArch: core: 59, cta: 4 initialized @(11197,0)
GPGPU-Sim uArch: Shader 53 finished CTA #4 (11214,0), 4 CTAs running
GPGPU-Sim uArch: core: 53, cta: 4 initialized @(11215,0)
GPGPU-Sim uArch: Shader 63 finished CTA #4 (11233,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 4 initialized @(11234,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(10,9,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 61 finished CTA #4 (11243,0), 4 CTAs running
GPGPU-Sim uArch: core: 61, cta: 4 initialized @(11244,0)
GPGPU-Sim uArch: Shader 54 finished CTA #4 (11246,0), 4 CTAs running
GPGPU-Sim uArch: core: 54, cta: 4 initialized @(11247,0)
GPGPU-Sim uArch: Shader 64 finished CTA #4 (11269,0), 4 CTAs running
GPGPU-Sim uArch: core: 64, cta: 4 initialized @(11270,0)
GPGPU-Sim uArch: Shader 77 finished CTA #4 (11271,0), 4 CTAs running
GPGPU-Sim uArch: core: 77, cta: 4 initialized @(11272,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(8,9,0) tid=(9,5,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(8,16,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 51 finished CTA #4 (11408,0), 4 CTAs running
GPGPU-Sim uArch: core: 51, cta: 4 initialized @(11409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11418,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(11419,0)
GPGPU-Sim uArch: Shader 50 finished CTA #4 (11427,0), 4 CTAs running
GPGPU-Sim uArch: core: 50, cta: 4 initialized @(11428,0)
GPGPU-Sim uArch: Shader 52 finished CTA #4 (11440,0), 4 CTAs running
GPGPU-Sim uArch: core: 52, cta: 4 initialized @(11441,0)
GPGPU-Sim uArch: Shader 60 finished CTA #4 (11444,0), 4 CTAs running
GPGPU-Sim uArch: core: 60, cta: 4 initialized @(11445,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,21,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 70 finished CTA #4 (11472,0), 4 CTAs running
GPGPU-Sim uArch: core: 70, cta: 4 initialized @(11473,0)
GPGPU-Sim uArch: Shader 71 finished CTA #4 (11479,0), 4 CTAs running
GPGPU-Sim uArch: core: 71, cta: 4 initialized @(11480,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 14568620 (ipc=1266.8) sim_rate=274879 (inst/sec) elapsed = 0:0:00:53 / Sat Apr 24 03:35:16 2021
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,1,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 65 finished CTA #4 (11540,0), 4 CTAs running
GPGPU-Sim uArch: core: 65, cta: 4 initialized @(11541,0)
GPGPU-Sim uArch: Shader 66 finished CTA #4 (11543,0), 4 CTAs running
GPGPU-Sim uArch: core: 66, cta: 4 initialized @(11544,0)
GPGPU-Sim uArch: Shader 68 finished CTA #4 (11544,0), 4 CTAs running
GPGPU-Sim uArch: core: 68, cta: 4 initialized @(11545,0)
GPGPU-Sim uArch: Shader 67 finished CTA #4 (11557,0), 4 CTAs running
GPGPU-Sim uArch: core: 67, cta: 4 initialized @(11558,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(10,16,0) tid=(5,3,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(0,25,0) tid=(0,1,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(4,15,0) tid=(11,7,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(6,16,0) tid=(0,5,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(12,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(11,19,0) tid=(7,5,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(7,15,0) tid=(15,5,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(6,26,0) tid=(6,3,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,12,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 15473208 (ipc=1289.4) sim_rate=281331 (inst/sec) elapsed = 0:0:00:55 / Sat Apr 24 03:35:18 2021
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(15,19,0) tid=(11,6,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(9,12,0) tid=(8,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(9,20,0) tid=(8,1,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,18,0) tid=(14,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(7,13,0) tid=(2,2,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(15,4,0) tid=(15,6,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(7,17,0) tid=(15,1,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(11,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 16249505 (ipc=1300.0) sim_rate=285079 (inst/sec) elapsed = 0:0:00:57 / Sat Apr 24 03:35:20 2021
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1,26,0) tid=(2,5,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(6,5,0) tid=(9,2,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(8,10,0) tid=(12,3,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(11,17,0) tid=(2,7,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(15,15,0) tid=(5,7,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(4,20,0) tid=(6,5,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(12,9,0) tid=(2,5,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(5,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 17053167 (ipc=1311.8) sim_rate=289036 (inst/sec) elapsed = 0:0:00:59 / Sat Apr 24 03:35:22 2021
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(9,20,0) tid=(2,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(13,25,0) tid=(9,3,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(15,13,0) tid=(3,7,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(15,17,0) tid=(12,7,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(10,15,0) tid=(9,2,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(14,18,0) tid=(14,1,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(13,12,0) tid=(3,6,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,13,0) tid=(11,2,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(14,5,0) tid=(11,6,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(3,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(12,21,0) tid=(8,4,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(14,2,0) tid=(1,2,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(10,21,0) tid=(4,5,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(12,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(13,18,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 18475603 (ipc=1368.6) sim_rate=302878 (inst/sec) elapsed = 0:0:01:01 / Sat Apr 24 03:35:24 2021
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1,7,0) tid=(8,7,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,25,0) tid=(2,1,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(12,12,0) tid=(3,1,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(12,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,4,0) tid=(5,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,14,0) tid=(0,6,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,11,0) tid=(10,2,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(13,12,0) tid=(15,2,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(4,7,0) tid=(13,3,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(9,14,0) tid=(6,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(9,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(15,17,0) tid=(14,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(8,8,0) tid=(7,6,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(15,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,12,0) tid=(13,6,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(2,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(4,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(7,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 20285478 (ipc=1449.0) sim_rate=316960 (inst/sec) elapsed = 0:0:01:04 / Sat Apr 24 03:35:27 2021
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(12,7,0) tid=(3,2,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,11,0) tid=(2,3,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(14,18,0) tid=(12,1,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(5,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(3,16,0) tid=(14,1,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,6,0) tid=(10,4,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(10,13,0) tid=(3,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,19,0) tid=(8,6,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(15,2,0) tid=(10,6,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(2,17,0) tid=(11,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(12,1,0) tid=(1,1,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(7,21,0) tid=(8,5,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(15,20,0) tid=(15,1,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,8,0) tid=(5,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(0,21,0) tid=(3,7,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(5,16,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 22002613 (ipc=1517.4) sim_rate=328397 (inst/sec) elapsed = 0:0:01:07 / Sat Apr 24 03:35:30 2021
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(5,13,0) tid=(0,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(2,25,0) tid=(2,4,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(11,16,0) tid=(13,1,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(12,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(10,11,0) tid=(10,5,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(3,21,0) tid=(7,5,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(5,3,0) tid=(12,2,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(3,8,0) tid=(14,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(7,22,0) tid=(15,3,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(0,19,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 22896547 (ipc=1526.4) sim_rate=327093 (inst/sec) elapsed = 0:0:01:10 / Sat Apr 24 03:35:33 2021
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(3,6,0) tid=(11,1,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,19,0) tid=(0,4,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,25,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 23240622 (ipc=1499.4) sim_rate=322786 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 24 03:35:35 2021
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(1,1,0) tid=(9,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2,11,0) tid=(15,6,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,1,0) tid=(13,1,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(7,25,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 76 finished CTA #4 (15899,0), 4 CTAs running
GPGPU-Sim uArch: core: 76, cta: 4 initialized @(15900,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(8,19,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 23644231 (ipc=1477.8) sim_rate=319516 (inst/sec) elapsed = 0:0:01:14 / Sat Apr 24 03:35:37 2021
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(4,16,0) tid=(0,7,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(5,5,0) tid=(5,6,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(15,8,0) tid=(11,3,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(2,13,0) tid=(5,4,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(12,17,0) tid=(14,7,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(15,12,0) tid=(3,4,0)
Replication found 
Replication found 
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(8,6,0) tid=(12,7,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(12,13,0) tid=(9,6,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(13,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 24394095 (ipc=1478.4) sim_rate=316806 (inst/sec) elapsed = 0:0:01:17 / Sat Apr 24 03:35:40 2021
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(14,21,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 73 finished CTA #4 (16552,0), 4 CTAs running
GPGPU-Sim uArch: core: 73, cta: 4 initialized @(16553,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(9,11,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 75 finished CTA #4 (16623,0), 4 CTAs running
GPGPU-Sim uArch: core: 75, cta: 4 initialized @(16624,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(2,0,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 62 finished CTA #4 (16717,0), 4 CTAs running
GPGPU-Sim uArch: core: 62, cta: 4 initialized @(16718,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,7,0) tid=(11,4,0)
Replication found 
Replication found 
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(9,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(14,11,0) tid=(10,1,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 54 finished CTA #4 (16855,0), 4 CTAs running
GPGPU-Sim uArch: core: 54, cta: 4 initialized @(16856,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(15,20,0) tid=(15,1,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(7,8,0) tid=(11,1,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(15,1,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 74 finished CTA #4 (16997,0), 4 CTAs running
GPGPU-Sim uArch: core: 74, cta: 4 initialized @(16998,0)
GPGPU-Sim uArch: Shader 78 finished CTA #4 (16999,0), 4 CTAs running
GPGPU-Sim uArch: core: 78, cta: 4 initialized @(17000,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 25257178 (ipc=1485.7) sim_rate=315714 (inst/sec) elapsed = 0:0:01:20 / Sat Apr 24 03:35:43 2021
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(15,9,0) tid=(7,1,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(5,1,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 79 finished CTA #4 (17070,0), 4 CTAs running
GPGPU-Sim uArch: core: 79, cta: 4 initialized @(17071,0)
GPGPU-Sim uArch: Shader 49 finished CTA #4 (17078,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 4 initialized @(17079,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(9,12,0) tid=(14,2,0)
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 63 finished CTA #4 (17169,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 4 initialized @(17170,0)
GPGPU-Sim uArch: Shader 77 finished CTA #4 (17174,0), 4 CTAs running
GPGPU-Sim uArch: core: 77, cta: 4 initialized @(17175,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(15,3,0) tid=(9,4,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(12,8,0) tid=(2,2,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 69 finished CTA #4 (17293,0), 4 CTAs running
GPGPU-Sim uArch: core: 69, cta: 4 initialized @(17294,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(12,18,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 50 finished CTA #4 (17338,0), 4 CTAs running
GPGPU-Sim uArch: core: 50, cta: 4 initialized @(17339,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(14,19,0) tid=(7,0,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 64 finished CTA #4 (17453,0), 4 CTAs running
GPGPU-Sim uArch: core: 64, cta: 4 initialized @(17454,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,20,0) tid=(4,6,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 70 finished CTA #4 (17474,0), 4 CTAs running
GPGPU-Sim uArch: core: 70, cta: 4 initialized @(17475,0)
GPGPU-Sim uArch: Shader 53 finished CTA #4 (17475,0), 4 CTAs running
GPGPU-Sim uArch: core: 53, cta: 4 initialized @(17476,0)
GPGPU-Sim uArch: Shader 61 finished CTA #4 (17479,0), 4 CTAs running
GPGPU-Sim uArch: core: 61, cta: 4 initialized @(17480,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 26057632 (ipc=1489.0) sim_rate=313947 (inst/sec) elapsed = 0:0:01:23 / Sat Apr 24 03:35:46 2021
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17501,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17502,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,3,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 51 finished CTA #4 (17525,0), 4 CTAs running
GPGPU-Sim uArch: core: 51, cta: 4 initialized @(17526,0)
GPGPU-Sim uArch: Shader 72 finished CTA #4 (17533,0), 4 CTAs running
GPGPU-Sim uArch: core: 72, cta: 4 initialized @(17534,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(14,7,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 59 finished CTA #4 (17561,0), 4 CTAs running
GPGPU-Sim uArch: core: 59, cta: 4 initialized @(17562,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(8,3,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 60 finished CTA #4 (17596,0), 4 CTAs running
GPGPU-Sim uArch: core: 60, cta: 4 initialized @(17597,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(9,5,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 52 finished CTA #4 (17672,0), 4 CTAs running
GPGPU-Sim uArch: core: 52, cta: 4 initialized @(17673,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(10,8,0) tid=(5,7,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,18,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 71 finished CTA #4 (17782,0), 4 CTAs running
GPGPU-Sim uArch: core: 71, cta: 4 initialized @(17783,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(12,1,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 33 finished CTA #2 (17814,0), 4 CTAs running
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(17815,0)
GPGPU-Sim uArch: Shader 34 finished CTA #2 (17831,0), 4 CTAs running
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(17832,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(9,7,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 67 finished CTA #4 (17874,0), 4 CTAs running
GPGPU-Sim uArch: core: 67, cta: 4 initialized @(17875,0)
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 66 finished CTA #4 (17877,0), 4 CTAs running
GPGPU-Sim uArch: core: 66, cta: 4 initialized @(17878,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 68 finished CTA #4 (17885,0), 4 CTAs running
GPGPU-Sim uArch: core: 68, cta: 4 initialized @(17886,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(6,13,0) tid=(13,4,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(14,7,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 65 finished CTA #4 (17956,0), 4 CTAs running
GPGPU-Sim uArch: core: 65, cta: 4 initialized @(17957,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(14,16,0) tid=(0,7,0)
Replication found 
Replication found 
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 27105205 (ipc=1505.8) sim_rate=311554 (inst/sec) elapsed = 0:0:01:27 / Sat Apr 24 03:35:50 2021
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(8,23,0) tid=(11,3,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(11,6,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (18110,0), 4 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(18111,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(4,21,0) tid=(15,5,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(15,27,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (18202,0), 4 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(18203,0)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (18231,0), 4 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(18232,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(13,3,0) tid=(15,4,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(14,1,0) tid=(9,7,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(14,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(3,1,0) tid=(15,6,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(9,14,0) tid=(15,6,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(15,10,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 28136138 (ipc=1520.9) sim_rate=312623 (inst/sec) elapsed = 0:0:01:30 / Sat Apr 24 03:35:53 2021
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(2,7,0) tid=(14,5,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(2,0,0) tid=(14,4,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(8,23,0) tid=(13,2,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,19,0) tid=(9,4,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(6,7,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (18789,0), 4 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(18790,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(4,18,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (18794,0), 4 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(18795,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(15,14,0) tid=(6,5,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(2,7,0) tid=(9,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,18,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 28992214 (ipc=1525.9) sim_rate=311744 (inst/sec) elapsed = 0:0:01:33 / Sat Apr 24 03:35:56 2021
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,27,0) tid=(15,3,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(2,27,0) tid=(0,6,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(9,6,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 39 finished CTA #2 (19156,0), 4 CTAs running
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(19157,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,3,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 38 finished CTA #2 (19218,0), 4 CTAs running
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(19219,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(14,6,0) tid=(11,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(15,27,0) tid=(9,3,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(9,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(4,8,0) tid=(11,1,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(2,21,0) tid=(1,6,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(14,3,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 30001105 (ipc=1538.5) sim_rate=315801 (inst/sec) elapsed = 0:0:01:35 / Sat Apr 24 03:35:58 2021
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(7,27,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 54 finished CTA #2 (19525,0), 4 CTAs running
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(19526,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(6,21,0) tid=(6,1,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(9,19,0) tid=(9,5,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(15,20,0) tid=(15,0,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(4,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(10,19,0) tid=(3,2,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(13,10,0) tid=(14,6,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(4,11,0) tid=(7,4,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(11,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(2,16,0) tid=(9,4,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(5,2,0) tid=(10,4,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(2,4,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 31236780 (ipc=1561.8) sim_rate=318742 (inst/sec) elapsed = 0:0:01:38 / Sat Apr 24 03:36:01 2021
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(4,3,0) tid=(13,4,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(10,19,0) tid=(9,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(7,18,0) tid=(9,1,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,9,0) tid=(10,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(11,1,0) tid=(12,4,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(0,8,0) tid=(1,6,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(15,3,0) tid=(6,7,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(7,12,0) tid=(0,6,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(10,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(11,13,0) tid=(10,3,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(5,6,0) tid=(13,7,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(8,19,0) tid=(3,3,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(8,9,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 32573546 (ipc=1589.0) sim_rate=322510 (inst/sec) elapsed = 0:0:01:41 / Sat Apr 24 03:36:04 2021
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(12,14,0) tid=(4,1,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(8,3,0) tid=(10,6,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(12,22,0) tid=(15,2,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(6,22,0) tid=(2,4,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(7,0,0) tid=(14,4,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,29,0) tid=(6,4,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,9,0) tid=(7,4,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(12,14,0) tid=(9,6,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(8,22,0) tid=(6,6,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(7,23,0) tid=(9,3,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(14,13,0) tid=(15,5,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(13,27,0) tid=(1,5,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(12,22,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 33839588 (ipc=1611.4) sim_rate=325380 (inst/sec) elapsed = 0:0:01:44 / Sat Apr 24 03:36:07 2021
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(12,3,0) tid=(12,7,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(2,18,0) tid=(7,0,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(11,19,0) tid=(14,6,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(2,27,0) tid=(4,1,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(14,18,0) tid=(4,7,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(6,2,0) tid=(1,1,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(7,14,0) tid=(13,3,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(11,15,0) tid=(9,0,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(14,7,0) tid=(1,7,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(12,27,0) tid=(4,0,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(8,27,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 34852674 (ipc=1621.1) sim_rate=325725 (inst/sec) elapsed = 0:0:01:47 / Sat Apr 24 03:36:10 2021
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(12,14,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 76 finished CTA #4 (21583,0), 4 CTAs running
GPGPU-Sim uArch: core: 76, cta: 4 initialized @(21584,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(4,20,0) tid=(5,5,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(11,14,0) tid=(11,6,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(13,3,0) tid=(8,7,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(10,8,0) tid=(13,0,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(10,18,0) tid=(13,1,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(13,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(2,17,0) tid=(4,1,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(11,16,0) tid=(2,3,0)
Replication found 
Replication found 
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 35796917 (ipc=1627.1) sim_rate=328412 (inst/sec) elapsed = 0:0:01:49 / Sat Apr 24 03:36:12 2021
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(7,1,0) tid=(8,1,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(14,13,0) tid=(5,1,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(1,0,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 75 finished CTA #0 (22150,0), 4 CTAs running
GPGPU-Sim uArch: core: 75, cta: 0 initialized @(22151,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(1,8,0) tid=(12,7,0)
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(1,29,0) tid=(9,2,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 75 finished CTA #1 (22228,0), 4 CTAs running
GPGPU-Sim uArch: core: 75, cta: 1 initialized @(22229,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(15,18,0) tid=(11,3,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 62 finished CTA #0 (22314,0), 4 CTAs running
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(22315,0)
GPGPU-Sim uArch: Shader 75 finished CTA #4 (22319,0), 4 CTAs running
GPGPU-Sim uArch: core: 75, cta: 4 initialized @(22320,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(5,10,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 62 finished CTA #1 (22357,0), 4 CTAs running
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(22358,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(12,1,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 74 finished CTA #1 (22386,0), 4 CTAs running
GPGPU-Sim uArch: core: 74, cta: 1 initialized @(22387,0)
Replication found 
Replication found 
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(7,23,0) tid=(6,4,0)
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 62 finished CTA #2 (22447,0), 4 CTAs running
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(22448,0)
Replication found 
Replication found 
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,29,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 62 finished CTA #3 (22499,0), 4 CTAs running
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(22500,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 36681833 (ipc=1630.3) sim_rate=327516 (inst/sec) elapsed = 0:0:01:52 / Sat Apr 24 03:36:15 2021
GPGPU-Sim uArch: Shader 78 finished CTA #0 (22507,0), 4 CTAs running
GPGPU-Sim uArch: core: 78, cta: 0 initialized @(22508,0)
GPGPU-Sim uArch: Shader 62 finished CTA #4 (22525,0), 4 CTAs running
GPGPU-Sim uArch: core: 62, cta: 4 initialized @(22526,0)
GPGPU-Sim uArch: Shader 78 finished CTA #1 (22527,0), 4 CTAs running
GPGPU-Sim uArch: core: 78, cta: 1 initialized @(22528,0)
GPGPU-Sim uArch: Shader 78 finished CTA #3 (22532,0), 4 CTAs running
GPGPU-Sim uArch: core: 78, cta: 3 initialized @(22533,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(15,20,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 78 finished CTA #4 (22561,0), 4 CTAs running
GPGPU-Sim uArch: core: 78, cta: 4 initialized @(22562,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 54 finished CTA #4 (22582,0), 4 CTAs running
GPGPU-Sim uArch: core: 54, cta: 4 initialized @(22583,0)
GPGPU-Sim uArch: Shader 74 finished CTA #4 (22589,0), 4 CTAs running
GPGPU-Sim uArch: core: 74, cta: 4 initialized @(22590,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 49 finished CTA #0 (22597,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(22598,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(7,14,0) tid=(11,6,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 49 finished CTA #2 (22637,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(22638,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(14,8,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 49 finished CTA #1 (22647,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(22648,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 79 finished CTA #4 (22664,0), 4 CTAs running
GPGPU-Sim uArch: core: 79, cta: 4 initialized @(22665,0)
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 79 finished CTA #2 (22689,0), 4 CTAs running
GPGPU-Sim uArch: core: 79, cta: 2 initialized @(22690,0)
GPGPU-Sim uArch: Shader 49 finished CTA #3 (22692,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(22693,0)
Replication found 
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(15,19,0) tid=(15,5,0)
Replication found 
GPGPU-Sim uArch: Shader 79 finished CTA #1 (22701,0), 4 CTAs running
GPGPU-Sim uArch: core: 79, cta: 1 initialized @(22702,0)
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 49 finished CTA #4 (22707,0), 4 CTAs running
Replication found 
GPGPU-Sim uArch: core: 49, cta: 4 initialized @(22708,0)
GPGPU-Sim uArch: Shader 50 finished CTA #4 (22709,0), 4 CTAs running
Replication found 
GPGPU-Sim uArch: core: 50, cta: 4 initialized @(22710,0)
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 73 finished CTA #1 (22713,0), 4 CTAs running
GPGPU-Sim uArch: core: 73, cta: 1 initialized @(22714,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 79 finished CTA #0 (22729,0), 4 CTAs running
GPGPU-Sim uArch: core: 79, cta: 0 initialized @(22730,0)
GPGPU-Sim uArch: Shader 50 finished CTA #1 (22739,0), 4 CTAs running
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(22740,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 50 finished CTA #0 (22753,0), 4 CTAs running
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(5,29,0) tid=(7,2,0)
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(22754,0)
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 50 finished CTA #2 (22762,0), 4 CTAs running
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(22763,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(10,29,0) tid=(14,2,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 73 finished CTA #4 (22821,0), 4 CTAs running
GPGPU-Sim uArch: core: 73, cta: 4 initialized @(22822,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(6,10,0) tid=(13,6,0)
Replication found 
GPGPU-Sim uArch: Shader 63 finished CTA #0 (22855,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(22856,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(14,1,0) tid=(15,3,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 63 finished CTA #1 (22898,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(22899,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(1,21,0) tid=(3,2,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 63 finished CTA #4 (22972,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 4 initialized @(22973,0)
Replication found 
Replication found 
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 37631696 (ipc=1636.2) sim_rate=324411 (inst/sec) elapsed = 0:0:01:56 / Sat Apr 24 03:36:19 2021
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(13,1,0) tid=(11,4,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 77 finished CTA #4 (23011,0), 4 CTAs running
GPGPU-Sim uArch: core: 77, cta: 4 initialized @(23012,0)
GPGPU-Sim uArch: Shader 69 finished CTA #0 (23019,0), 4 CTAs running
GPGPU-Sim uArch: core: 69, cta: 0 initialized @(23020,0)
Replication found 
GPGPU-Sim uArch: Shader 77 finished CTA #1 (23037,0), 4 CTAs running
GPGPU-Sim uArch: core: 77, cta: 1 initialized @(23038,0)
GPGPU-Sim uArch: Shader 63 finished CTA #2 (23043,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(23044,0)
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 69 finished CTA #1 (23060,0), 4 CTAs running
GPGPU-Sim uArch: core: 69, cta: 1 initialized @(23061,0)
Replication found 
GPGPU-Sim uArch: Shader 69 finished CTA #3 (23065,0), 4 CTAs running
GPGPU-Sim uArch: core: 69, cta: 3 initialized @(23066,0)
GPGPU-Sim uArch: Shader 69 finished CTA #4 (23070,0), 4 CTAs running
GPGPU-Sim uArch: core: 69, cta: 4 initialized @(23071,0)
Replication found 
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(14,11,0) tid=(8,0,0)
Replication found 
GPGPU-Sim uArch: Shader 37 finished CTA #2 (23084,0), 4 CTAs running
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(23085,0)
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 77 finished CTA #0 (23097,0), 4 CTAs running
GPGPU-Sim uArch: core: 77, cta: 0 initialized @(23098,0)
Replication found 
GPGPU-Sim uArch: Shader 70 finished CTA #0 (23112,0), 4 CTAs running
GPGPU-Sim uArch: core: 70, cta: 0 initialized @(23113,0)
GPGPU-Sim uArch: Shader 37 finished CTA #1 (23124,0), 4 CTAs running
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(23125,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(2,20,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 77 finished CTA #3 (23151,0), 4 CTAs running
GPGPU-Sim uArch: core: 77, cta: 3 initialized @(23152,0)
GPGPU-Sim uArch: Shader 70 finished CTA #4 (23154,0), 4 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #4 (23160,0), 4 CTAs running
GPGPU-Sim uArch: Shader 70 finished CTA #1 (23170,0), 3 CTAs running
GPGPU-Sim uArch: Shader 72 finished CTA #1 (23174,0), 4 CTAs running
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 54 finished CTA #1 (23219,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23220,0), 4 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #0 (23234,0), 4 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #2 (23266,0), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (23274,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23276,0), 3 CTAs running
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(6,5,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23290,0), 2 CTAs running
GPGPU-Sim uArch: Shader 72 finished CTA #4 (23292,0), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #3 (23294,0), 1 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #4 (23300,0), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23302,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23322,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23329,0), 4 CTAs running
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(5,29,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 60 finished CTA #0 (23346,0), 4 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (23352,0), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (23355,0), 4 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (23362,0), 3 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (23368,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23371,0), 3 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (23378,0), 4 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (23390,0), 4 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (23394,0), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (23396,0), 3 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #4 (23398,0), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (23398,0), 2 CTAs running
GPGPU-Sim uArch: Shader 71 finished CTA #1 (23401,0), 4 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(6,2,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23413,0), 4 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #2 (23416,0), 3 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 60 finished CTA #3 (23442,0), 1 CTAs running
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 61 finished CTA #3 (23454,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(12,6,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 61 finished CTA #4 (23472,0), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (23473,0), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #2 (23474,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 33 finished CTA #2 (23492,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 38355315 (ipc=1632.1) sim_rate=319627 (inst/sec) elapsed = 0:0:02:00 / Sat Apr 24 03:36:23 2021
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 51 finished CTA #4 (23527,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(15,28,0) tid=(10,1,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23545,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 66 finished CTA #4 (23550,0), 4 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 33 finished CTA #0 (23574,0), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (23576,0), 3 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (23590,0), 1 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #2 (23600,0), 2 CTAs running
GPGPU-Sim uArch: Shader 71 finished CTA #4 (23608,0), 3 CTAs running
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(7,12,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 34 finished CTA #1 (23618,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 59 finished CTA #4 (23663,0), 2 CTAs running
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23667,0), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (23669,0), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #4 (23671,0), 1 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(10,15,0) tid=(11,3,0)
Replication found 
GPGPU-Sim uArch: Shader 51 finished CTA #3 (23691,0), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 60 finished CTA #4 (23731,0), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23737,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 33 finished CTA #3 (23745,0), 1 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(14,30,0) tid=(0,2,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 66 finished CTA #2 (23779,0), 3 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 67 finished CTA #0 (23781,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23797,0), 3 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(5,17,0) tid=(15,7,0)
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 67 finished CTA #4 (23874,0), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (23890,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 33 finished CTA #4 (23928,0), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (23932,0), 3 CTAs running
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(11,30,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 35 finished CTA #2 (23946,0), 4 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (23954,0), 2 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 67 finished CTA #1 (23956,0), 2 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23960,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 38970561 (ipc=1623.8) sim_rate=316833 (inst/sec) elapsed = 0:0:02:03 / Sat Apr 24 03:36:26 2021
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 53 finished CTA #0 (24016,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 53 finished CTA #1 (24020,0), 3 CTAs running
Replication found 
Replication found 
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(3,16,0) tid=(14,6,0)
Replication found 
GPGPU-Sim uArch: Shader 16 finished CTA #3 (24026,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 53 finished CTA #3 (24046,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 16 finished CTA #2 (24052,0), 1 CTAs running
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 48 finished CTA #0 (24054,0), 4 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 16 finished CTA #4 (24056,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 53 finished CTA #4 (24062,0), 1 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 66 finished CTA #0 (24089,0), 1 CTAs running
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 67 finished CTA #3 (24091,0), 1 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24097,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24098,0), 4 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 48 finished CTA #1 (24098,0), 3 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 15 finished CTA #1 (24100,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24105,0), 3 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 35 finished CTA #0 (24105,0), 3 CTAs running
Replication found 
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(9,12,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (24108,0), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (24112,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24114,0), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #4 (24114,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24115,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 48 finished CTA #3 (24120,0), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 15 finished CTA #2 (24130,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 35 finished CTA #1 (24156,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24180,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24190,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24202,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 19 finished CTA #2 (24212,0), 4 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24214,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24217,0), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (24220,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24223,0), 4 CTAs running
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,30,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (24234,0), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (24238,0), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (24240,0), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (24242,0), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (24251,0), 4 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (24263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (24277,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24281,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24287,0), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (24289,0), 3 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (24293,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #3 (24297,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (24301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #4 (24304,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (24333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (24351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #4 (24357,0), 3 CTAs running
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(4,14,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 22 finished CTA #4 (24361,0), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #4 (24363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (24371,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (24379,0), 1 CTAs running
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 45 finished CTA #1 (24389,0), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #4 (24393,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #4 (24399,0), 2 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24418,0), 4 CTAs running
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 45 finished CTA #2 (24429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (24435,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24437,0), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #4 (24437,0), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (24450,0), 4 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (24455,0), 4 CTAs running
Replication found 
GPGPU-Sim uArch: Shader 26 finished CTA #4 (24459,0), 3 CTAs running
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(2,17,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 46 finished CTA #1 (24462,0), 3 CTAs running
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 39435697 (ipc=1609.6) sim_rate=308091 (inst/sec) elapsed = 0:0:02:08 / Sat Apr 24 03:36:31 2021
GPGPU-Sim uArch: Shader 47 finished CTA #1 (24500,0), 3 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #2 (24504,0), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #4 (24512,0), 1 CTAs running
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 17 finished CTA #4 (24524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (24544,0), 4 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (24544,0), 4 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (24553,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24571,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24572,0), 4 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (24576,0), 4 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #2 (24576,0), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #0 (24580,0), 4 CTAs running
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(3,15,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 44 finished CTA #2 (24588,0), 3 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #4 (24593,0), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (24597,0), 4 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (24602,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24605,0), 4 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (24606,0), 4 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (24613,0), 4 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (24615,0), 4 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (24618,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24636,0), 4 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (24637,0), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #0 (24641,0), 4 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #4 (24646,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24647,0), 3 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (24648,0), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #1 (24650,0), 3 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #4 (24650,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24651,0), 3 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (24651,0), 4 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (24653,0), 3 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #4 (24656,0), 4 CTAs running
GPGPU-Sim uArch: Shader 76 finished CTA #1 (24656,0), 4 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (24659,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24660,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24661,0), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (24663,0), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #4 (24668,0), 3 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #4 (24670,0), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #3 (24671,0), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (24672,0), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (24673,0), 4 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (24674,0), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #0 (24674,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24675,0), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #4 (24675,0), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (24681,0), 2 CTAs running
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(9,22,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 56 finished CTA #4 (24682,0), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #4 (24683,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24684,0), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (24686,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24687,0), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (24687,0), 4 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #4 (24688,0), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (24689,0), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #4 (24692,0), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #4 (24697,0), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (24702,0), 4 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (24706,0), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (24707,0), 4 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (24712,0), 4 CTAs running
GPGPU-Sim uArch: Shader 76 finished CTA #0 (24713,0), 3 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (24714,0), 3 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (24716,0), 3 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (24718,0), 3 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #4 (24722,0), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (24726,0), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (24730,0), 3 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #4 (24732,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #4 (24734,0), 2 CTAs running
GPGPU-Sim uArch: Shader 76 finished CTA #3 (24734,0), 2 CTAs running
GPGPU-Sim uArch: Shader 68 finished CTA #0 (24736,0), 4 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (24739,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #4 (24740,0), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #4 (24742,0), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (24744,0), 3 CTAs running
GPGPU-Sim uArch: Shader 68 finished CTA #1 (24756,0), 3 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #2 (24758,0), 2 CTAs running
GPGPU-Sim uArch: Shader 68 finished CTA #3 (24774,0), 2 CTAs running
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(10,16,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 32 finished CTA #2 (24798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (24804,0), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #3 (24827,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #1 (24846,0), 4 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (24848,0), 4 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #2 (24870,0), 3 CTAs running
GPGPU-Sim uArch: Shader 68 finished CTA #4 (24874,0), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (24890,0), 3 CTAs running
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(7,29,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 42 finished CTA #4 (24896,0), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #4 (24899,0), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #4 (24906,0), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 32 finished CTA #3 (24911,0), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #4 (24937,0), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(13,14,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 39882141 (ipc=1595.3) sim_rate=304443 (inst/sec) elapsed = 0:0:02:11 / Sat Apr 24 03:36:34 2021
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(11,0,0) tid=(8,1,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(13,29,0) tid=(13,1,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(11,31,0) tid=(4,1,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(12,29,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 40347530 (ipc=1582.3) sim_rate=303364 (inst/sec) elapsed = 0:0:02:13 / Sat Apr 24 03:36:36 2021
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(5,17,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 53 finished CTA #2 (25592,0), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(11,31,0) tid=(11,7,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(13,15,0) tid=(2,1,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(13,14,0) tid=(6,6,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(2,15,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 40836825 (ipc=1570.6) sim_rate=302495 (inst/sec) elapsed = 0:0:02:15 / Sat Apr 24 03:36:38 2021
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(11,15,0) tid=(12,0,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(10,30,0) tid=(9,3,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(7,29,0) tid=(13,3,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,15,0) tid=(5,0,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(12,16,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 41315573 (ipc=1559.1) sim_rate=301573 (inst/sec) elapsed = 0:0:02:17 / Sat Apr 24 03:36:40 2021
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(11,15,0) tid=(8,2,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(3,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(12,29,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 41598693 (ipc=1540.7) sim_rate=299271 (inst/sec) elapsed = 0:0:02:19 / Sat Apr 24 03:36:42 2021
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(10,30,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 76 finished CTA #4 (27050,0), 1 CTAs running
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(12,15,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 74 finished CTA #1 (27335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 74 finished CTA #4 (27361,0), 3 CTAs running
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(5,30,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 41843378 (ipc=1521.6) sim_rate=296761 (inst/sec) elapsed = 0:0:02:21 / Sat Apr 24 03:36:44 2021
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(10,30,0) tid=(1,3,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(12,17,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 75 finished CTA #0 (27786,0), 4 CTAs running
GPGPU-Sim uArch: Shader 75 finished CTA #1 (27831,0), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #4 (27883,0), 1 CTAs running
GPGPU-Sim uArch: Shader 75 finished CTA #4 (27883,0), 2 CTAs running
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(8,15,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 42134072 (ipc=1504.8) sim_rate=294643 (inst/sec) elapsed = 0:0:02:23 / Sat Apr 24 03:36:46 2021
GPGPU-Sim uArch: Shader 73 finished CTA #4 (28069,0), 4 CTAs running
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(7,17,0) tid=(2,5,0)
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 73 finished CTA #1 (28129,0), 3 CTAs running
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 62 finished CTA #0 (28141,0), 4 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 37 finished CTA #0 (28212,0), 3 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (28243,0), 3 CTAs running
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(4,30,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 70 finished CTA #0 (28280,0), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #3 (28289,0), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #1 (28294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #4 (28298,0), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (28311,0), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (28311,0), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 52 finished CTA #2 (28340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 79 finished CTA #1 (28407,0), 4 CTAs running
GPGPU-Sim uArch: Shader 79 finished CTA #4 (28421,0), 3 CTAs running
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(13,15,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 79 finished CTA #0 (28442,0), 2 CTAs running
GPGPU-Sim uArch: Shader 79 finished CTA #2 (28464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #4 (28484,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 42403752 (ipc=1487.9) sim_rate=292439 (inst/sec) elapsed = 0:0:02:25 / Sat Apr 24 03:36:48 2021
GPGPU-Sim uArch: Shader 50 finished CTA #1 (28512,0), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #0 (28516,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (28576,0), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (28585,0), 1 CTAs running
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(13,17,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 49 finished CTA #0 (28649,0), 4 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #2 (28663,0), 3 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (28678,0), 4 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #1 (28689,0), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (28745,0), 3 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #4 (28752,0), 2 CTAs running
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(8,31,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 49 finished CTA #3 (28773,0), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #4 (28781,0), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 63 finished CTA #2 (28781,0), 1 CTAs running
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 42682326 (ipc=1471.8) sim_rate=288394 (inst/sec) elapsed = 0:0:02:28 / Sat Apr 24 03:36:51 2021
GPGPU-Sim uArch: Shader 77 finished CTA #4 (29075,0), 4 CTAs running
GPGPU-Sim uArch: Shader 77 finished CTA #1 (29111,0), 3 CTAs running
GPGPU-Sim uArch: Shader 77 finished CTA #0 (29136,0), 2 CTAs running
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(7,5,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 78 finished CTA #0 (29161,0), 4 CTAs running
GPGPU-Sim uArch: Shader 77 finished CTA #3 (29180,0), 1 CTAs running
GPGPU-Sim uArch: Shader 78 finished CTA #1 (29189,0), 3 CTAs running
GPGPU-Sim uArch: Shader 69 finished CTA #0 (29241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 78 finished CTA #4 (29255,0), 2 CTAs running
GPGPU-Sim uArch: Shader 69 finished CTA #1 (29264,0), 3 CTAs running
GPGPU-Sim uArch: Shader 78 finished CTA #3 (29265,0), 1 CTAs running
GPGPU-Sim uArch: Shader 69 finished CTA #3 (29272,0), 2 CTAs running
GPGPU-Sim uArch: Shader 69 finished CTA #4 (29304,0), 1 CTAs running
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(14,18,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 42949778 (ipc=1455.9) sim_rate=288253 (inst/sec) elapsed = 0:0:02:29 / Sat Apr 24 03:36:52 2021
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(12,0,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 71 finished CTA #2 (29545,0), 2 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(7,2,0) tid=(13,2,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(7,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 43209915 (ipc=1440.3) sim_rate=286158 (inst/sec) elapsed = 0:0:02:31 / Sat Apr 24 03:36:54 2021
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(8,18,0) tid=(5,1,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(7,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(2,14,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 43464544 (ipc=1425.1) sim_rate=285950 (inst/sec) elapsed = 0:0:02:32 / Sat Apr 24 03:36:55 2021
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(12,0,0) tid=(6,1,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(8,3,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 43703440 (ipc=1409.8) sim_rate=283788 (inst/sec) elapsed = 0:0:02:34 / Sat Apr 24 03:36:57 2021
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(7,18,0) tid=(11,6,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,17,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 43895305 (ipc=1393.5) sim_rate=281380 (inst/sec) elapsed = 0:0:02:36 / Sat Apr 24 03:36:59 2021
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(5,16,0) tid=(1,4,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(4,17,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 44115493 (ipc=1378.6) sim_rate=280990 (inst/sec) elapsed = 0:0:02:37 / Sat Apr 24 03:37:00 2021
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(13,14,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 75 finished CTA #2 (32063,0), 1 CTAs running
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(5,17,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 59 finished CTA #0 (32399,0), 1 CTAs running
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(7,18,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 79 finished CTA #3 (32479,0), 0 CTAs running
GPGPU-Sim uArch: Shader 79 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 44325191 (ipc=1363.9) sim_rate=278774 (inst/sec) elapsed = 0:0:02:39 / Sat Apr 24 03:37:02 2021
GPGPU-Sim uArch: Shader 50 finished CTA #3 (32661,0), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(10,16,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 78 finished CTA #2 (32762,0), 0 CTAs running
GPGPU-Sim uArch: Shader 78 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 34 finished CTA #3 (32866,0), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(11,17,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 61 finished CTA #2 (32963,0), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 37 finished CTA #3 (32986,0), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 44528241 (ipc=1349.3) sim_rate=278301 (inst/sec) elapsed = 0:0:02:40 / Sat Apr 24 03:37:03 2021
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33106,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33113,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 63 finished CTA #3 (33133,0), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 26 finished CTA #3 (33155,0), 2 CTAs running
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 74 finished CTA #2 (33277,0), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #3 (33302,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #4 (33310,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 35 finished CTA #3 (33396,0), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(3,0,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 67 finished CTA #2 (33489,0), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 44731736 (ipc=1335.3) sim_rate=276121 (inst/sec) elapsed = 0:0:02:42 / Sat Apr 24 03:37:05 2021
GPGPU-Sim uArch: Shader 66 finished CTA #3 (33505,0), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 73 finished CTA #3 (33561,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (33632,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(12,16,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 45 finished CTA #3 (33688,0), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 72 finished CTA #3 (33717,0), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #3 (33743,0), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 15 finished CTA #4 (33761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #3 (33769,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 36 finished CTA #3 (33780,0), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 18 finished CTA #3 (33828,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 46 finished CTA #3 (33892,0), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(7,2,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 44899595 (ipc=1320.6) sim_rate=273778 (inst/sec) elapsed = 0:0:02:44 / Sat Apr 24 03:37:07 2021
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34065,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34076,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (34099,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 30 finished CTA #4 (34119,0), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #3 (34127,0), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 21 finished CTA #3 (34129,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #3 (34188,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34236,0), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #3 (34253,0), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(8,5,0) tid=(13,1,0)
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 31 finished CTA #3 (34382,0), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 45041474 (ipc=1305.5) sim_rate=272978 (inst/sec) elapsed = 0:0:02:45 / Sat Apr 24 03:37:08 2021
GPGPU-Sim uArch: Shader 29 finished CTA #3 (34503,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #3 (34639,0), 1 CTAs running
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(7,1,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 43 finished CTA #0 (34713,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #3 (34725,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (34788,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34794,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (34794,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34916,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34924,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 45163234 (ipc=1290.4) sim_rate=272067 (inst/sec) elapsed = 0:0:02:46 / Sat Apr 24 03:37:09 2021
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 45264216 (ipc=1275.0) sim_rate=271043 (inst/sec) elapsed = 0:0:02:47 / Sat Apr 24 03:37:10 2021
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(11,0,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 45363867 (ipc=1260.1) sim_rate=270023 (inst/sec) elapsed = 0:0:02:48 / Sat Apr 24 03:37:11 2021
GPGPU-Sim uArch: Shader 75 finished CTA #3 (36021,0), 0 CTAs running
GPGPU-Sim uArch: Shader 75 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(4,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(9,18,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 70 finished CTA #2 (36952,0), 1 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(6,3,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 45578898 (ipc=1231.9) sim_rate=269697 (inst/sec) elapsed = 0:0:02:49 / Sat Apr 24 03:37:12 2021
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37177,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (37358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 55 finished CTA #0 (37383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (37405,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37423,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 71 finished CTA #0 (37471,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 45654065 (ipc=1217.4) sim_rate=268553 (inst/sec) elapsed = 0:0:02:50 / Sat Apr 24 03:37:13 2021
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(9,6,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (37786,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 20 finished CTA #0 (37960,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 45721653 (ipc=1203.2) sim_rate=267378 (inst/sec) elapsed = 0:0:02:51 / Sat Apr 24 03:37:14 2021
GPGPU-Sim uArch: Shader 25 finished CTA #1 (38188,0), 2 CTAs running
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(8,2,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (38354,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (38397,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #1 (38418,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 45789210 (ipc=1189.3) sim_rate=266216 (inst/sec) elapsed = 0:0:02:52 / Sat Apr 24 03:37:15 2021
GPGPU-Sim uArch: Shader 24 finished CTA #3 (38674,0), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (38686,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 45849842 (ipc=1175.6) sim_rate=265027 (inst/sec) elapsed = 0:0:02:53 / Sat Apr 24 03:37:16 2021
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,19,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 41 finished CTA #1 (39110,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39191,0), 1 CTAs running
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 45968394 (ipc=1149.2) sim_rate=264186 (inst/sec) elapsed = 0:0:02:54 / Sat Apr 24 03:37:17 2021
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
Replication found 
GPGPU-Sim uArch: Shader 58 finished CTA #0 (40402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (40512,0), 1 CTAs running
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(10,17,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 46070422 (ipc=1123.7) sim_rate=263259 (inst/sec) elapsed = 0:0:02:55 / Sat Apr 24 03:37:18 2021
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(8,15,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 46156102 (ipc=1099.0) sim_rate=262250 (inst/sec) elapsed = 0:0:02:56 / Sat Apr 24 03:37:19 2021
GPGPU-Sim uArch: Shader 70 finished CTA #3 (42035,0), 0 CTAs running
GPGPU-Sim uArch: Shader 70 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 46199482 (ipc=1087.0) sim_rate=261014 (inst/sec) elapsed = 0:0:02:57 / Sat Apr 24 03:37:20 2021
GPGPU-Sim uArch: Shader 74 finished CTA #0 (42622,0), 1 CTAs running
GPGPU-Sim uArch: Shader 74 finished CTA #3 (42632,0), 0 CTAs running
GPGPU-Sim uArch: Shader 74 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 71 finished CTA #3 (42879,0), 0 CTAs running
GPGPU-Sim uArch: Shader 71 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 73 finished CTA #2 (43178,0), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #3 (43401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 46298130 (ipc=1064.3) sim_rate=260101 (inst/sec) elapsed = 0:0:02:58 / Sat Apr 24 03:37:21 2021
GPGPU-Sim uArch: Shader 56 finished CTA #3 (43664,0), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (43672,0), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 40 finished CTA #3 (43796,0), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #3 (43900,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #3 (44165,0), 1 CTAs running
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(8,1,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 46356934 (ipc=1041.7) sim_rate=258977 (inst/sec) elapsed = 0:0:02:59 / Sat Apr 24 03:37:22 2021
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44728,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 46409036 (ipc=1020.0) sim_rate=257827 (inst/sec) elapsed = 0:0:03:00 / Sat Apr 24 03:37:23 2021
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(6,1,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 72 finished CTA #2 (46322,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 46457762 (ipc=999.1) sim_rate=256672 (inst/sec) elapsed = 0:0:03:01 / Sat Apr 24 03:37:24 2021
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 46497453 (ipc=978.9) sim_rate=255480 (inst/sec) elapsed = 0:0:03:02 / Sat Apr 24 03:37:25 2021
GPGPU-Sim uArch: Shader 68 finished CTA #2 (47501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 68 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 27 finished CTA #0 (47965,0), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (48112,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48495,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 46536753 (ipc=959.5) sim_rate=254299 (inst/sec) elapsed = 0:0:03:03 / Sat Apr 24 03:37:26 2021
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(7,5,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49012,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (49545,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 46600583 (ipc=932.0) sim_rate=253264 (inst/sec) elapsed = 0:0:03:04 / Sat Apr 24 03:37:27 2021
GPGPU-Sim uArch: Shader 39 finished CTA #0 (50654,0), 1 CTAs running
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(7,15,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 46637861 (ipc=914.5) sim_rate=252096 (inst/sec) elapsed = 0:0:03:05 / Sat Apr 24 03:37:28 2021
GPGPU-Sim uArch: Shader 8 finished CTA #0 (51708,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (51727,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (51947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 46668087 (ipc=897.5) sim_rate=250903 (inst/sec) elapsed = 0:0:03:06 / Sat Apr 24 03:37:29 2021
GPGPU-Sim uArch: Shader 40 finished CTA #0 (53317,0), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 41 finished CTA #0 (53390,0), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 46722759 (ipc=873.3) sim_rate=249854 (inst/sec) elapsed = 0:0:03:07 / Sat Apr 24 03:37:30 2021
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(5,17,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 72 finished CTA #0 (53738,0), 0 CTAs running
GPGPU-Sim uArch: Shader 72 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 77 finished CTA #2 (53963,0), 0 CTAs running
GPGPU-Sim uArch: Shader 77 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (54005,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 43 finished CTA #3 (54401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 46757788 (ipc=857.9) sim_rate=248711 (inst/sec) elapsed = 0:0:03:08 / Sat Apr 24 03:37:31 2021
GPGPU-Sim uArch: Shader 26 finished CTA #0 (54778,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 27 finished CTA #3 (54945,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 22 finished CTA #3 (55229,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55348,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 46793793 (ipc=843.1) sim_rate=247586 (inst/sec) elapsed = 0:0:03:09 / Sat Apr 24 03:37:32 2021
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55519,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55544,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #3 (55737,0), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 73 finished CTA #0 (56113,0), 0 CTAs running
GPGPU-Sim uArch: Shader 73 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56199,0), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #3 (56275,0), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 76 finished CTA #2 (56968,0), 0 CTAs running
GPGPU-Sim uArch: Shader 76 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 46808250 (ipc=821.2) sim_rate=246359 (inst/sec) elapsed = 0:0:03:10 / Sat Apr 24 03:37:33 2021
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58776,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 59 finished CTA #3 (58900,0), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(5,18,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 69 finished CTA #2 (59253,0), 0 CTAs running
GPGPU-Sim uArch: Shader 69 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 46837160 (ipc=787.2) sim_rate=245220 (inst/sec) elapsed = 0:0:03:11 / Sat Apr 24 03:37:34 2021
GPGPU-Sim uArch: Shader 55 finished CTA #3 (59715,0), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 39 finished CTA #3 (59976,0), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59986,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 54 finished CTA #3 (59988,0), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 58 finished CTA #3 (60453,0), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60651,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 24 finished CTA #0 (60735,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (61096,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 46866782 (ipc=762.1) sim_rate=244097 (inst/sec) elapsed = 0:0:03:12 / Sat Apr 24 03:37:35 2021
GPGPU-Sim uArch: Shader 23 finished CTA #0 (61569,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (61577,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 12.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 61578
gpu_sim_insn = 46866782
gpu_ipc =     761.0963
gpu_tot_sim_cycle = 61578
gpu_tot_sim_insn = 46866782
gpu_tot_ipc =     761.0963
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 55341
gpu_stall_icnt2sh    = 51963
gpu_total_sim_rate=244097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1086421
	L1I_total_cache_misses = 116303
	L1I_total_cache_miss_rate = 0.1071
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42194
L1D_cache:
	L1D_cache_core[0]: Access = 528, Miss = 332, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 3367
	L1D_cache_core[1]: Access = 469, Miss = 277, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 1528
	L1D_cache_core[2]: Access = 477, Miss = 281, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 1862
	L1D_cache_core[3]: Access = 540, Miss = 304, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 2762
	L1D_cache_core[4]: Access = 628, Miss = 332, Miss_rate = 0.529, Pending_hits = 4, Reservation_fails = 2516
	L1D_cache_core[5]: Access = 875, Miss = 395, Miss_rate = 0.451, Pending_hits = 3, Reservation_fails = 1921
	L1D_cache_core[6]: Access = 909, Miss = 410, Miss_rate = 0.451, Pending_hits = 1, Reservation_fails = 1820
	L1D_cache_core[7]: Access = 898, Miss = 411, Miss_rate = 0.458, Pending_hits = 6, Reservation_fails = 2431
	L1D_cache_core[8]: Access = 1049, Miss = 443, Miss_rate = 0.422, Pending_hits = 7, Reservation_fails = 1699
	L1D_cache_core[9]: Access = 1016, Miss = 438, Miss_rate = 0.431, Pending_hits = 9, Reservation_fails = 2230
	L1D_cache_core[10]: Access = 810, Miss = 392, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 2039
	L1D_cache_core[11]: Access = 880, Miss = 402, Miss_rate = 0.457, Pending_hits = 1, Reservation_fails = 2357
	L1D_cache_core[12]: Access = 914, Miss = 405, Miss_rate = 0.443, Pending_hits = 3, Reservation_fails = 2618
	L1D_cache_core[13]: Access = 628, Miss = 333, Miss_rate = 0.530, Pending_hits = 4, Reservation_fails = 2307
	L1D_cache_core[14]: Access = 540, Miss = 304, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 2561
	L1D_cache_core[15]: Access = 525, Miss = 295, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 1428
	L1D_cache_core[16]: Access = 480, Miss = 280, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 2199
	L1D_cache_core[17]: Access = 484, Miss = 300, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 2012
	L1D_cache_core[18]: Access = 544, Miss = 326, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 2455
	L1D_cache_core[19]: Access = 559, Miss = 326, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 2039
	L1D_cache_core[20]: Access = 566, Miss = 310, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 3864
	L1D_cache_core[21]: Access = 625, Miss = 330, Miss_rate = 0.528, Pending_hits = 3, Reservation_fails = 3157
	L1D_cache_core[22]: Access = 773, Miss = 369, Miss_rate = 0.477, Pending_hits = 2, Reservation_fails = 3043
	L1D_cache_core[23]: Access = 893, Miss = 420, Miss_rate = 0.470, Pending_hits = 4, Reservation_fails = 3012
	L1D_cache_core[24]: Access = 896, Miss = 429, Miss_rate = 0.479, Pending_hits = 3, Reservation_fails = 2340
	L1D_cache_core[25]: Access = 833, Miss = 393, Miss_rate = 0.472, Pending_hits = 4, Reservation_fails = 2477
	L1D_cache_core[26]: Access = 812, Miss = 376, Miss_rate = 0.463, Pending_hits = 8, Reservation_fails = 3112
	L1D_cache_core[27]: Access = 784, Miss = 372, Miss_rate = 0.474, Pending_hits = 2, Reservation_fails = 3505
	L1D_cache_core[28]: Access = 625, Miss = 331, Miss_rate = 0.530, Pending_hits = 3, Reservation_fails = 2585
	L1D_cache_core[29]: Access = 566, Miss = 310, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 2879
	L1D_cache_core[30]: Access = 555, Miss = 305, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 2439
	L1D_cache_core[31]: Access = 540, Miss = 301, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 2445
	L1D_cache_core[32]: Access = 480, Miss = 280, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 3064
	L1D_cache_core[33]: Access = 460, Miss = 297, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 2415
	L1D_cache_core[34]: Access = 520, Miss = 312, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2126
	L1D_cache_core[35]: Access = 494, Miss = 286, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 3185
	L1D_cache_core[36]: Access = 501, Miss = 287, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 2578
	L1D_cache_core[37]: Access = 583, Miss = 357, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 2753
	L1D_cache_core[38]: Access = 659, Miss = 351, Miss_rate = 0.533, Pending_hits = 0, Reservation_fails = 3260
	L1D_cache_core[39]: Access = 854, Miss = 407, Miss_rate = 0.477, Pending_hits = 5, Reservation_fails = 2744
	L1D_cache_core[40]: Access = 731, Miss = 365, Miss_rate = 0.499, Pending_hits = 1, Reservation_fails = 3590
	L1D_cache_core[41]: Access = 746, Miss = 367, Miss_rate = 0.492, Pending_hits = 1, Reservation_fails = 2612
	L1D_cache_core[42]: Access = 795, Miss = 370, Miss_rate = 0.465, Pending_hits = 7, Reservation_fails = 3008
	L1D_cache_core[43]: Access = 645, Miss = 336, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 2873
	L1D_cache_core[44]: Access = 520, Miss = 295, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 3219
	L1D_cache_core[45]: Access = 501, Miss = 287, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 2767
	L1D_cache_core[46]: Access = 516, Miss = 292, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 3680
	L1D_cache_core[47]: Access = 516, Miss = 292, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 3956
	L1D_cache_core[48]: Access = 456, Miss = 272, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 2758
	L1D_cache_core[49]: Access = 768, Miss = 492, Miss_rate = 0.641, Pending_hits = 8, Reservation_fails = 3424
	L1D_cache_core[50]: Access = 769, Miss = 481, Miss_rate = 0.625, Pending_hits = 8, Reservation_fails = 2353
	L1D_cache_core[51]: Access = 528, Miss = 330, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 2859
	L1D_cache_core[52]: Access = 510, Miss = 331, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 3562
	L1D_cache_core[53]: Access = 488, Miss = 324, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 3306
	L1D_cache_core[54]: Access = 844, Miss = 453, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 2996
	L1D_cache_core[55]: Access = 788, Miss = 368, Miss_rate = 0.467, Pending_hits = 4, Reservation_fails = 2454
	L1D_cache_core[56]: Access = 692, Miss = 353, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 3251
	L1D_cache_core[57]: Access = 670, Miss = 347, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 2761
	L1D_cache_core[58]: Access = 822, Miss = 377, Miss_rate = 0.459, Pending_hits = 4, Reservation_fails = 2786
	L1D_cache_core[59]: Access = 800, Miss = 408, Miss_rate = 0.510, Pending_hits = 1, Reservation_fails = 2865
	L1D_cache_core[60]: Access = 528, Miss = 332, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 4129
	L1D_cache_core[61]: Access = 543, Miss = 337, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 2721
	L1D_cache_core[62]: Access = 768, Miss = 496, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 2734
	L1D_cache_core[63]: Access = 780, Miss = 483, Miss_rate = 0.619, Pending_hits = 8, Reservation_fails = 2422
	L1D_cache_core[64]: Access = 528, Miss = 332, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 2619
	L1D_cache_core[65]: Access = 528, Miss = 330, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 3371
	L1D_cache_core[66]: Access = 543, Miss = 337, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 3099
	L1D_cache_core[67]: Access = 573, Miss = 347, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 3943
	L1D_cache_core[68]: Access = 633, Miss = 365, Miss_rate = 0.577, Pending_hits = 2, Reservation_fails = 3342
	L1D_cache_core[69]: Access = 902, Miss = 511, Miss_rate = 0.567, Pending_hits = 8, Reservation_fails = 2571
	L1D_cache_core[70]: Access = 676, Miss = 399, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 2719
	L1D_cache_core[71]: Access = 716, Miss = 396, Miss_rate = 0.553, Pending_hits = 4, Reservation_fails = 2773
	L1D_cache_core[72]: Access = 882, Miss = 439, Miss_rate = 0.498, Pending_hits = 1, Reservation_fails = 2540
	L1D_cache_core[73]: Access = 908, Miss = 481, Miss_rate = 0.530, Pending_hits = 3, Reservation_fails = 2529
	L1D_cache_core[74]: Access = 823, Miss = 463, Miss_rate = 0.563, Pending_hits = 3, Reservation_fails = 2694
	L1D_cache_core[75]: Access = 776, Miss = 466, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 2679
	L1D_cache_core[76]: Access = 736, Miss = 411, Miss_rate = 0.558, Pending_hits = 1, Reservation_fails = 2544
	L1D_cache_core[77]: Access = 878, Miss = 507, Miss_rate = 0.577, Pending_hits = 1, Reservation_fails = 3308
	L1D_cache_core[78]: Access = 765, Miss = 481, Miss_rate = 0.629, Pending_hits = 8, Reservation_fails = 3980
	L1D_cache_core[79]: Access = 735, Miss = 465, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 3113
	L1D_total_cache_accesses = 54098
	L1D_total_cache_misses = 29327
	L1D_total_cache_miss_rate = 0.5421
	L1D_total_cache_pending_hits = 156
	L1D_total_cache_reservation_fails = 222044
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 121980
	L1C_total_cache_misses = 10298
	L1C_total_cache_miss_rate = 0.0844
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68167
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9372
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4335
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 116
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 8899
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 20
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 111682
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10298
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 85680
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 16224
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 12236
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 126972
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 970118
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 116303
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42194
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
811, 811, 806, 806, 798, 798, 803, 803, 806, 806, 806, 806, 806, 806, 806, 806, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 56382912
gpgpu_n_tot_w_icount = 1761966
gpgpu_n_stall_shd_mem = 300864
gpgpu_n_mem_read_local = 8899
gpgpu_n_mem_write_local = 12236
gpgpu_n_mem_read_global = 4056
gpgpu_n_mem_write_global = 10180
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 400
gpgpu_n_load_insn  = 365898
gpgpu_n_store_insn = 892172
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2147259
gpgpu_n_param_mem_insn = 1317341
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 70651
gpgpu_stall_shd_mem[c_mem][bk_conf] = 70651
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 230213
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:626161	W0_Idle:2502696	W0_Scoreboard:1775367	W1:39446	W2:26763	W3:17364	W4:19019	W5:19348	W6:15778	W7:19607	W8:16661	W9:15879	W10:17663	W11:11114	W12:9456	W13:14349	W14:9276	W15:9720	W16:16334	W17:10050	W18:8647	W19:7341	W20:9689	W21:7379	W22:7110	W23:8405	W24:6654	W25:7059	W26:9262	W27:9839	W28:9536	W29:9195	W30:10284	W31:10761	W32:1352978
traffic_breakdown_coretomem[CONST_ACC_R] = 3200 {8:400,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32448 {8:4056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 125512 {8:15689,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 270368 {136:1988,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 71192 {8:8899,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 1653600 {40:98,72:17,136:12121,}
traffic_breakdown_memtocore[CONST_ACC_R] = 28800 {72:400,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 551616 {136:4056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 2133704 {136:15689,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 1210264 {136:8899,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 97888 {8:12236,}
maxmrqlatency = 1402 
maxdqlatency = 0 
maxmflatency = 2552 
averagemflatency = 397 
max_icnt2mem_latency = 1339 
max_icnt2sh_latency = 61577 
mrq_lat_table:10629 	863 	1165 	1643 	2877 	3724 	4174 	2014 	492 	64 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13987 	10483 	7593 	1718 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26166 	5920 	4370 	5974 	3242 	4104 	1652 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4813 	5823 	2357 	341 	21 	0 	0 	1981 	5873 	3346 	2420 	5685 	1123 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	10 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        28        38        37        64        64        37        59        28        25        22        30        18        18        64        64 
dram[1]:        24        34        39        40        64        64        27        45        27        28        24        30        18        19        64        64 
dram[2]:        30        30        40        40        64        64        34        54        34        28        28        30        18        16        64        64 
dram[3]:        22        22        39        40        64        64        29        29        29        28        22        16        19        18        64        64 
dram[4]:        32        26        39        39        64        64        44        57        28        28        30        22        16        17        64        64 
dram[5]:        24        20        37        38        64        64        41        27        25        26        24        18        16        19        64        64 
dram[6]:        32        28        38        36        64        64        37        53        32        30        30        24        19        17        64        64 
dram[7]:        22        18        38        35        64        64        27        43        26        24        16        18        18        18        64        64 
dram[8]:        40        28        38        36        64        64        61        47        32        26        30        28        18        17        64        64 
dram[9]:        20        24        38        36        64        64        34        29        26        24        18        24        18        18        64        64 
dram[10]:        34        36        38        36        64        64        47        53        30        26        26        36        18        16        64        64 
dram[11]:        22        18        40        39        64        64        28        47        28        25        18        16        18        18        64        64 
dram[12]:        34        40        40        40        64        64        57        54        30        34        34        30        19        20        64        64 
dram[13]:        28        36        40        39        64        64        26        33        26        30        30        42        17        18        64        64 
dram[14]:        36        26        40        37        64        64        45        49        30        32        34        26        19        18        64        64 
dram[15]:        18        30        40        36        64        64        28        24        28        24        20        20        20        18        64        64 
dram[16]:        36        28        38        36        64        64        62        50        28        34        36        34        20        17        64        64 
dram[17]:        22        22        38        36        64        64        48        49        26        28        22        24        20        18        64        64 
dram[18]:        34        30        40        36        64        64        47        48        30        26        34        22        20        18        64        64 
dram[19]:        24        20        38        36        64        64        30        29        26        24        30        18        20        16        64        64 
maximum service time to same row:
dram[0]:     21218     18718     25788     24603     19689     20430     15394     16197     13372     13840     26175     30419     29840     29917     25644     24590 
dram[1]:     22245     18045     25822     24643     14100     20363     21515     16168     19200     13612     33163      1403     35987     30014     25694     24628 
dram[2]:     21637     17654     25600     25036     20313     14061     15681     15070     12928     17546     26849     26145     30312     34866     25484     24878 
dram[3]:     21455     16960     24932     25499     13666     14007     15647     15091     14222     17553     26657     25315     36065     49055     25502     24918 
dram[4]:     17187     18188     20725     24698     22188     16774     16498     17437     13909     14303     27268     25877     30994     35699     25706     24743 
dram[5]:     19811     17753     20786     20155     27441     13634     16462     14954     13845     16221     27150     25869     31100     36055     25758     24771 
dram[6]:     24900     14331     24744     24612     20142     13600     16012     15578     23056     12286     27735     26343     30184     43670     35675     25174 
dram[7]:     21638     13581     25412     21349     26678     13582     21857     15537     20368     13978     32548     26749     36358     43776     25093     24388 
dram[8]:     22175     29993     25685     24220     20089     31109     15725     15978     22638     11722     26667     25463     30272     28723     29823     29850 
dram[9]:     22241     10792     25879     24140     20079     18875     15678     15983     22644     12028     26563     25842     30436     34431     25517     24268 
dram[10]:     22233     11629     25671     23970     19795     30839     15666     16081     16584     11481     26775     25715     29988     34530     25402     23962 
dram[11]:     21989     29318     25743     24540     19835     30781     15602     16069     14147     13436     26481     26217     30059     35142     25441     29956 
dram[12]:     21062     13203     24042     25609     18806     13469     16144     21971     13755     19135     31514     32309     28808     35794     25153     25433 
dram[13]:     15942     15582     20081     17524     13832     22694     15978     13570     17062     13729     26050     24146     44069     27412     25184     25575 
dram[14]:     21037     17006     25071     24728     20083     24743     16175     17663     21858     14920     26638     28641     30197     35721     25878     24906 
dram[15]:     21725     18497     25724     24838     20086     30483     16103     17684     17023     14800     27218     28800     30922     34146     25920     24953 
dram[16]:     19138     16174     19875     24865     19198     31844     15084     17687     12524     15164     26554     28151     28983     35371     24778     25437 
dram[17]:     20747     25590     24975     25513     19186     31877     15134     17698     21604     15127     26768     28114     29026     36063     28332     25476 
dram[18]:     15672     20793     20224     24518     20274     21547     16166     30416     14102     16927     26626     30114     30047     33799     34175     28590 
dram[19]:     19330     21519     24759     24859     20255     24548     16150     16320     17471     13387     29917     27434     30105     33993     25743     29481 
average row accesses per activate:
dram[0]:  7.416667  6.333333 14.666667 23.500000 24.000000 24.500000  9.818182 12.000000 12.384615  9.000000  6.384615  8.300000  9.500000  7.666667 35.000000 25.666666 
dram[1]:  5.866667  7.307693 21.500000 16.666666 46.000000 24.250000  9.083333  8.769231  6.826087  7.428571  7.000000  8.000000 10.000000 10.500000 35.000000 37.000000 
dram[2]:  4.944445  6.133333 15.333333 16.666666 24.500000 24.500000  8.615385 10.545455 11.000000 12.142858  7.636364  8.800000  9.500000  6.666667 35.000000 24.666666 
dram[3]:  6.214286  6.133333 22.000000 16.666666 47.000000 24.000000  9.083333  8.285714  7.761905  8.100000  6.071429  5.375000 10.000000 10.000000 35.000000 24.666666 
dram[4]:  6.923077  6.500000 16.000000 16.000000 32.000000 20.600000  9.636364  8.357142 10.800000 14.083333  7.083333  7.416667  6.666667  8.000000 23.666666 24.333334 
dram[5]:  6.923077  5.875000 14.666667 16.333334 31.333334 21.799999  7.571429  8.923077 12.538462  8.300000  7.909091  6.692307  8.000000  4.800000 24.333334 23.333334 
dram[6]:  7.750000  5.312500 16.000000 19.500000 24.500000 32.666668 10.600000 16.571428  8.200000  8.777778  6.769231  4.722222  8.333333  9.000000 25.666666 22.333334 
dram[7]:  7.153846  5.562500 16.333334 13.666667 31.666666 20.400000  8.076923  8.615385  8.368421  9.937500  6.071429  5.733333  7.666667  4.400000 25.666666 23.000000 
dram[8]:  9.000000  8.363636 15.333333 15.000000 24.500000 31.333334 10.909091  7.466667  8.350000 12.307693  7.909091  9.555555  7.000000  7.666667 24.666666 24.666666 
dram[9]:  5.294117  5.687500 15.333333 15.333333 24.500000 23.500000  8.285714  6.529412  8.300000 14.090909  5.733333  7.636364 10.000000 10.000000 36.000000 36.000000 
dram[10]:  6.200000  6.357143 16.333334 15.000000 25.750000 32.000000  9.666667 14.625000  9.166667 12.153846  6.214286  6.461538  9.000000  9.000000 25.666666 35.500000 
dram[11]:  7.416667  5.333333 16.000000 17.000000 24.250000 30.666666  8.692307 10.363636 10.933333  9.294118  6.461538  6.000000 10.000000  7.333333 35.500000 24.666666 
dram[12]:  5.764706  9.000000 18.000000 23.000000 26.250000 47.000000 11.000000 10.545455 10.937500 10.666667  7.166667  7.636364  8.333333 11.000000 26.666666 35.000000 
dram[13]:  6.266667  5.562500 17.000000 22.000000 24.500000 31.333334 11.600000 11.300000  9.111111  9.058824  7.166667  7.727273 10.500000 10.000000 25.333334 22.666666 
dram[14]:  5.052631  4.789474 17.000000 21.500000 25.500000 31.666666 12.888889 11.500000  9.333333 11.769231  6.214286  6.461538  8.333333 10.000000 25.000000 34.000000 
dram[15]:  4.523809  5.000000 16.333334 21.000000 24.250000 31.000000 10.272727  7.200000  8.100000 11.461538  5.312500  6.071429  8.666667 10.500000 24.666666 34.000000 
dram[16]:  5.105263  7.500000 15.000000 15.333333 20.600000 32.333332 14.750000  9.416667  8.650000  7.476191  6.142857  7.818182  9.000000 10.500000 24.000000 35.000000 
dram[17]:  4.850000  5.111111 15.666667 15.666667 24.500000 31.333334  9.230769  7.785714  7.714286 10.133333  5.800000  5.733333  8.666667  8.000000 24.000000 24.000000 
dram[18]:  4.772727  7.230769 16.333334 16.000000 19.400000 32.000000  7.666667 16.142857  9.157895 12.833333  7.083333  7.545455  9.000000  7.666667 23.666666 25.333334 
dram[19]:  4.434783  4.944445 15.666667 15.666667 20.600000 24.750000  7.666667  8.615385  8.100000 11.769231  5.250000  4.722222  8.666667  7.000000 24.000000 24.000000 
average row locality = 27649/2766 = 9.996023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        36        39        63        63        62        61        88        89        43        43        11        15        38        45 
dram[1]:        48        54        35        42        60        63        61        64        89        88        44        40        12        13        38        42 
dram[2]:        49        52        38        42        65        64        67        66        93        94        44        48        11        12        38        42 
dram[3]:        47        52        36        42        62        63        65        66        92        91        45        46        12        11        38        42 
dram[4]:        50        51        40        40        64        67        61        67        89        94        45        49        12        16        39        41 
dram[5]:        50        53        36        41        62        71        61        66        90        93        47        47        16        14        41        38 
dram[6]:        53        45        40        31        64        63        62        62        92        87        46        45        17        10        45        35 
dram[7]:        53        49        41        33        63        65        60        60        87        85        45        46        15        12        45        37 
dram[8]:        50        52        38        37        65        62        67        62        92        88        46        46        13        15        42        42 
dram[9]:        50        51        38        38        64        61        66        60        91        84        44        44        12        12        40        40 
dram[10]:        53        49        41        37        69        64        68        64        94        88        47        44        19        10        45        39 
dram[11]:        49        54        40        43        64        60        69        63        92        87        44        44        12        14        39        42 
dram[12]:        58        50        46        38        70        62        69        66        96        90        46        44        17        14        48        38 
dram[13]:        54        49        43        36        64        62        62        66        88        86        46        45        13        12        44        36 
dram[14]:        56        49        43        35        68        63        70        64        97        87        47        44        17        12        43        36 
dram[15]:        55        49        41        34        63        61        67        63        94        83        45        45        18        13        42        36 
dram[16]:        55        49        37        38        67        65        69        65        96        88        46        46        19        13        40        38 
dram[17]:        55        50        39        39        65        62        68        62        92        85        47        46        18        16        40        40 
dram[18]:        58        54        41        40        63        64        67        60        94        84        45        43        19        15        39        44 
dram[19]:        58        49        39        39        67        66        68        64        88        85        44        45        18        13        40        40 
total reads: 16336
bank skew: 97/10 = 9.70
chip skew: 852/793 = 1.07
number of total write accesses:
dram[0]:        40        41         8         8        33        35        46        47        73        73        40        40         8         8        32        32 
dram[1]:        40        41         8         8        32        34        48        50        68        68        40        40         8         8        32        32 
dram[2]:        40        40         8         8        33        34        45        50        72        76        40        40         8         8        32        32 
dram[3]:        40        40         8         8        32        33        44        50        71        71        40        40         8         9        32        32 
dram[4]:        40        40         8         8        32        36        45        50        73        75        40        40         8         8        32        32 
dram[5]:        40        41         8         8        32        38        45        50        73        73        40        40         8        10        32        32 
dram[6]:        40        40         8         8        34        35        44        54        72        71        42        40         8         8        32        32 
dram[7]:        40        40         8         8        32        37        45        52        72        74        40        40         8        10        32        32 
dram[8]:        40        40         8         8        33        32        53        50        75        72        41        40         8         8        32        32 
dram[9]:        40        40         8         8        34        33        50        51        75        71        42        40         8         8        32        32 
dram[10]:        40        40         8         8        34        32        48        53        71        70        40        40         8         8        32        32 
dram[11]:        40        42         8         8        33        32        44        51        72        71        40        40         8         8        32        32 
dram[12]:        40        40         8         8        35        32        52        50        79        70        40        40         8         8        32        32 
dram[13]:        40        40         8         8        34        32        54        47        76        68        40        40         8         8        32        32 
dram[14]:        40        42         8         8        34        32        46        51        71        66        40        40         8         8        32        32 
dram[15]:        40        41         8         8        34        32        46        45        68        66        40        40         8         8        32        32 
dram[16]:        42        41         8         8        36        32        49        48        77        69        40        40         8         8        32        32 
dram[17]:        42        42         8         8        33        32        52        47        70        67        40        40         8         8        32        32 
dram[18]:        47        40         8         8        34        32        48        53        80        70        40        40         8         8        32        32 
dram[19]:        44        40         8         8        36        33        47        48        74        68        40        40         8         8        32        32 
total reads: 11313
bank skew: 80/8 = 10.00
chip skew: 580/548 = 1.06
average mf latency per bank:
dram[0]:        739       508       360       361       364       367       695       792       520       531       443       466       396       453       395       376
dram[1]:       2325       484       407       357       365       332       798       675       566       490       434       433       517       461       379       335
dram[2]:        652       511       362       340       324       354       642       707       492       521       387       421       366       444       343       384
dram[3]:        482       532       361       352       328       363       724       719       517       521       389       429       353       425       336       372
dram[4]:        472       559       336       367       354       342       721       773       527       545       400       435       386       391       384       406
dram[5]:        473       546       365       346       333       297       679       674       510       499       392       399       375       387       352       349
dram[6]:        491       533       364       354       348       341       667       743       493       493       428       433       364       411       360       395
dram[7]:        498       512       360       371       349       321       742       752       529       508       442       422       426       427       371       375
dram[8]:        475       496       352       385       320       387       686       765       450       514       391       431       306       406       322       352
dram[9]:        478       481       358       342       316       319       585       702       454       533       390       415       364       456       327       340
dram[10]:        469       488       347       337       342       335       730       711       482       497       385       383       335       411       361       340
dram[11]:        514       475       366       344       368       341       740       744       529       498       418       441       372       454       395       350
dram[12]:        478       482       322       356       356       332       716       787       490       516       421       378       335       375       374       348
dram[13]:        507       449       333       346       343       292       626       631       506       476       435       346       425       372       388       286
dram[14]:        487       461       360       336       343       360       749       688       492       467       407       412       351       297       369       386
dram[15]:        490       458       375       342       341       340       729       732       479       528       431       391       397       349       346       351
dram[16]:        476       534       368       355       354       401       798       894       509       610       442       477       355       381       378       458
dram[17]:        450       480       346       322       337       365       658       653       476       525       404       409       363       344       364       384
dram[18]:        444       515       351       345       379       380       725       788       498       531       473       460       427       426       415       401
dram[19]:        460       520       374       334       376       360       685       731       523       552       449       445       441       402       425       390
maximum mf latency per bank:
dram[0]:       1526      1236      1150       784      1342      1188      1349      1334      1319      1370      1755      1187      1146       973      1323      1211
dram[1]:       1617      1115      1432       944      1470       964      1929      1353      1545      1241      1495      1068      1440       999      1512       933
dram[2]:       1198      1296      1200      1097      1174      1154      1396      2432      1626      1533      1182      1281      1161      1116      1110      1227
dram[3]:       1418      1252       898       900      1212      1156      1531      1429      1536      1489      1504      1163       871      1058      1295      1097
dram[4]:       1132      1162      1024       884      1192      1167      1345      1482      1299      1534      1229      1228      1067       875      1187      1202
dram[5]:       1140      1075      1048       771       994      1226      1359      1313      1233      1334      1180      1172      1006       882      1084      1143
dram[6]:       1125      1111       858      1033      1126      1152      1520      1624      1485      1222      1204      1183      1087       827      1059      1286
dram[7]:       1128      1229      1006      1420      1164      1314      1485      1578      1340      1493      1290      1460      1335      1440      1275      1232
dram[8]:       1493      1107      1002      1118      1011      1139      1438      1409      1093      1160      1105      1316       672       899      1054      1142
dram[9]:       1122      1116      1121       870      1030      1118      1085      1563      1015      1685      1220      1432      1022       920      1026      1191
dram[10]:       1224      1323       815      1152      1052      1143      1348      1588      1306      1456      1079      1277       916      1160      1102      1043
dram[11]:       1124      1475      1003      1221      1240      1177      1375      1877      1451      1573      1189      1342      1055      1396      1243      1266
dram[12]:       1382      1341       774      1035      1374      1088      1546      1458      1370      1441      1453      1085       782      1072      1374      1239
dram[13]:       1365      1219      1234      1025      1220      1103      1294      1310      1347      1530      1368      1300      1238      1168      1295      1025
dram[14]:       1325      1162       974       924      1424      1168      1551      1604      1509      1213      1340      1169       997       801      1511      1245
dram[15]:       1298      1193      1465       870      1188      1148      1636      1184      1384      1490      1297      1091      1452       910      1185      1174
dram[16]:       1272      1301      1050      1114      1297      1172      2552      1575      1414      1466      1371      1316      1105       954      1220      1225
dram[17]:       1016      1178      1054      1126      1313      1084      1475      1265      1524      1427      1410      1192      1070      1127      1348      1139
dram[18]:       1174      1446       979       919      1162      1447      1354      1525      1218      1403      1259      1448      1076       954      1115      1442
dram[19]:       1194      1267      1203       869      1286      1360      1441      1452      1598      1542      1105      1470      1244       941      1271      1098
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78479 n_act=125 n_pre=109 n_req=1363 n_rd=1598 n_write=971 bw_util=0.06321
n_activity=9820 dram_eff=0.5232
bk0: 98a 78180i bk1: 108a 77630i bk2: 72a 80670i bk3: 78a 80629i bk4: 126a 78410i bk5: 126a 78223i bk6: 124a 78728i bk7: 122a 78039i bk8: 176a 76909i bk9: 178a 76358i bk10: 86a 78000i bk11: 86a 77535i bk12: 22a 80682i bk13: 30a 80480i bk14: 76a 78687i bk15: 90a 78677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.937588
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78476 n_act=138 n_pre=122 n_req=1350 n_rd=1586 n_write=960 bw_util=0.06265
n_activity=9728 dram_eff=0.5234
bk0: 96a 77995i bk1: 108a 77924i bk2: 70a 80534i bk3: 84a 80420i bk4: 120a 78858i bk5: 126a 78560i bk6: 122a 77986i bk7: 128a 78115i bk8: 178a 77388i bk9: 176a 76792i bk10: 88a 78211i bk11: 80a 77808i bk12: 24a 80725i bk13: 26a 80634i bk14: 76a 79054i bk15: 84a 79063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78415 n_act=131 n_pre=115 n_req=1391 n_rd=1650 n_write=971 bw_util=0.06449
n_activity=9640 dram_eff=0.5438
bk0: 98a 77944i bk1: 104a 77597i bk2: 76a 80535i bk3: 84a 80505i bk4: 130a 78377i bk5: 128a 78118i bk6: 134a 77816i bk7: 132a 77851i bk8: 186a 76618i bk9: 188a 76426i bk10: 88a 77740i bk11: 96a 77470i bk12: 22a 80761i bk13: 24a 80487i bk14: 76a 78437i bk15: 84a 78115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.01598
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78426 n_act=146 n_pre=130 n_req=1368 n_rd=1620 n_write=960 bw_util=0.06348
n_activity=9449 dram_eff=0.5461
bk0: 94a 77940i bk1: 104a 77519i bk2: 72a 80537i bk3: 84a 80353i bk4: 124a 78630i bk5: 126a 77839i bk6: 130a 77906i bk7: 132a 77691i bk8: 184a 76666i bk9: 182a 76426i bk10: 90a 77565i bk11: 92a 77539i bk12: 24a 80635i bk13: 22a 80693i bk14: 76a 78418i bk15: 84a 78259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.00381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78416 n_act=129 n_pre=113 n_req=1392 n_rd=1650 n_write=974 bw_util=0.06457
n_activity=10204 dram_eff=0.5143
bk0: 100a 77931i bk1: 102a 77596i bk2: 80a 80474i bk3: 80a 80425i bk4: 128a 78599i bk5: 134a 78468i bk6: 122a 78245i bk7: 134a 77760i bk8: 178a 76492i bk9: 188a 76360i bk10: 90a 77462i bk11: 98a 77579i bk12: 24a 80465i bk13: 32a 80608i bk14: 78a 78498i bk15: 82a 78343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.992077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78382 n_act=141 n_pre=125 n_req=1396 n_rd=1652 n_write=982 bw_util=0.06481
n_activity=10695 dram_eff=0.4926
bk0: 100a 77803i bk1: 106a 77783i bk2: 72a 80426i bk3: 82a 80445i bk4: 124a 78974i bk5: 142a 78309i bk6: 122a 78109i bk7: 132a 77609i bk8: 180a 77068i bk9: 186a 76946i bk10: 94a 77858i bk11: 94a 77597i bk12: 32a 80506i bk13: 28a 80430i bk14: 82a 78595i bk15: 76a 78741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.977018
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78452 n_act=137 n_pre=121 n_req=1365 n_rd=1594 n_write=978 bw_util=0.06329
n_activity=9553 dram_eff=0.5385
bk0: 106a 77735i bk1: 90a 77646i bk2: 80a 80223i bk3: 62a 80578i bk4: 128a 78454i bk5: 126a 78252i bk6: 124a 78424i bk7: 124a 77785i bk8: 184a 76760i bk9: 174a 76656i bk10: 92a 77514i bk11: 90a 77363i bk12: 34a 80607i bk13: 20a 80576i bk14: 90a 78785i bk15: 70a 78515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.999656
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78433 n_act=147 n_pre=131 n_req=1366 n_rd=1592 n_write=979 bw_util=0.06326
n_activity=10277 dram_eff=0.5003
bk0: 106a 77778i bk1: 98a 78456i bk2: 82a 80386i bk3: 66a 80666i bk4: 126a 78414i bk5: 130a 78397i bk6: 120a 78174i bk7: 120a 77788i bk8: 174a 76464i bk9: 170a 76827i bk10: 90a 77609i bk11: 92a 77703i bk12: 30a 80519i bk13: 24a 80514i bk14: 90a 78683i bk15: 74a 78495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.984757
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78440 n_act=125 n_pre=109 n_req=1389 n_rd=1634 n_write=974 bw_util=0.06417
n_activity=9714 dram_eff=0.537
bk0: 100a 77545i bk1: 104a 77365i bk2: 76a 80481i bk3: 74a 80351i bk4: 130a 78595i bk5: 124a 78241i bk6: 134a 77852i bk7: 124a 77869i bk8: 184a 76523i bk9: 176a 76494i bk10: 92a 77164i bk11: 92a 77671i bk12: 26a 80610i bk13: 30a 80421i bk14: 84a 78369i bk15: 84a 78415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.987254
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78444 n_act=143 n_pre=127 n_req=1367 n_rd=1590 n_write=978 bw_util=0.06319
n_activity=9673 dram_eff=0.531
bk0: 100a 77615i bk1: 102a 77439i bk2: 76a 80443i bk3: 76a 80558i bk4: 128a 78642i bk5: 122a 78238i bk6: 132a 78091i bk7: 120a 77270i bk8: 182a 76955i bk9: 168a 76914i bk10: 88a 77615i bk11: 88a 77534i bk12: 24a 80394i bk13: 24a 80641i bk14: 80a 78470i bk15: 80a 78618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.971667
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78409 n_act=130 n_pre=114 n_req=1395 n_rd=1662 n_write=967 bw_util=0.06469
n_activity=10079 dram_eff=0.5217
bk0: 106a 77698i bk1: 98a 77614i bk2: 82a 80381i bk3: 74a 80510i bk4: 138a 78378i bk5: 128a 78219i bk6: 136a 77943i bk7: 128a 77944i bk8: 188a 77015i bk9: 176a 77463i bk10: 94a 77725i bk11: 88a 77680i bk12: 38a 80433i bk13: 20a 80613i bk14: 90a 78439i bk15: 78a 78402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.971507
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78430 n_act=136 n_pre=120 n_req=1377 n_rd=1632 n_write=964 bw_util=0.06388
n_activity=9836 dram_eff=0.5279
bk0: 98a 77623i bk1: 108a 77704i bk2: 80a 80438i bk3: 86a 80379i bk4: 128a 78520i bk5: 120a 78550i bk6: 138a 77956i bk7: 126a 77930i bk8: 184a 76770i bk9: 174a 77090i bk10: 88a 77720i bk11: 88a 77599i bk12: 24a 80624i bk13: 28a 80647i bk14: 78a 78383i bk15: 84a 78412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.00515
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78365 n_act=124 n_pre=108 n_req=1426 n_rd=1704 n_write=981 bw_util=0.06607
n_activity=10230 dram_eff=0.5249
bk0: 116a 77941i bk1: 100a 78057i bk2: 92a 80427i bk3: 76a 80647i bk4: 140a 78450i bk5: 124a 78591i bk6: 138a 77998i bk7: 132a 77798i bk8: 192a 76927i bk9: 180a 76484i bk10: 92a 77700i bk11: 88a 77766i bk12: 34a 80517i bk13: 28a 80609i bk14: 96a 78941i bk15: 76a 78691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.991942
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78453 n_act=131 n_pre=115 n_req=1373 n_rd=1612 n_write=971 bw_util=0.06356
n_activity=10368 dram_eff=0.4983
bk0: 108a 77940i bk1: 98a 78049i bk2: 86a 80479i bk3: 72a 80484i bk4: 128a 79065i bk5: 124a 78694i bk6: 124a 77956i bk7: 132a 78067i bk8: 176a 77333i bk9: 172a 76718i bk10: 92a 77987i bk11: 90a 77707i bk12: 26a 80675i bk13: 24a 80690i bk14: 88a 78568i bk15: 72a 78756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.915098
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78398 n_act=137 n_pre=121 n_req=1389 n_rd=1662 n_write=964 bw_util=0.06461
n_activity=10320 dram_eff=0.5089
bk0: 112a 78106i bk1: 98a 77846i bk2: 86a 80537i bk3: 70a 80484i bk4: 136a 78603i bk5: 126a 78644i bk6: 140a 78445i bk7: 128a 78204i bk8: 194a 77400i bk9: 174a 77370i bk10: 94a 77961i bk11: 88a 77767i bk12: 34a 80625i bk13: 24a 80611i bk14: 86a 78757i bk15: 72a 78562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.825964
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78429 n_act=150 n_pre=134 n_req=1357 n_rd=1618 n_write=951 bw_util=0.06321
n_activity=10265 dram_eff=0.5005
bk0: 110a 78110i bk1: 98a 77805i bk2: 82a 80525i bk3: 68a 80689i bk4: 126a 78756i bk5: 122a 78654i bk6: 134a 78220i bk7: 126a 78191i bk8: 188a 77685i bk9: 166a 77300i bk10: 90a 78080i bk11: 90a 77931i bk12: 36a 80521i bk13: 26a 80669i bk14: 84a 78990i bk15: 72a 78702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.901651
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78373 n_act=141 n_pre=125 n_req=1401 n_rd=1662 n_write=981 bw_util=0.06503
n_activity=10324 dram_eff=0.512
bk0: 110a 77692i bk1: 98a 77621i bk2: 74a 80540i bk3: 76a 80491i bk4: 134a 78288i bk5: 130a 78674i bk6: 138a 78124i bk7: 130a 78173i bk8: 192a 76418i bk9: 176a 76625i bk10: 92a 77460i bk11: 92a 78214i bk12: 38a 80591i bk13: 26a 80681i bk14: 80a 78636i bk15: 76a 78480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.996174
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78370 n_act=156 n_pre=140 n_req=1385 n_rd=1648 n_write=968 bw_util=0.06437
n_activity=10396 dram_eff=0.5033
bk0: 110a 77620i bk1: 100a 77665i bk2: 78a 80414i bk3: 78a 80521i bk4: 130a 78626i bk5: 124a 78592i bk6: 136a 78124i bk7: 124a 78111i bk8: 184a 76792i bk9: 170a 76847i bk10: 94a 77797i bk11: 92a 77978i bk12: 36a 80517i bk13: 32a 80670i bk14: 80a 78526i bk15: 80a 78569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.96442
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78369 n_act=137 n_pre=121 n_req=1410 n_rd=1660 n_write=995 bw_util=0.06533
n_activity=10744 dram_eff=0.4942
bk0: 116a 77471i bk1: 108a 77876i bk2: 82a 80503i bk3: 80a 80501i bk4: 126a 78311i bk5: 128a 78442i bk6: 134a 77727i bk7: 120a 78019i bk8: 188a 76745i bk9: 168a 77380i bk10: 90a 77791i bk11: 86a 78094i bk12: 38a 80510i bk13: 30a 80668i bk14: 78a 78432i bk15: 88a 78697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.995509
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81282 n_nop=78350 n_act=163 n_pre=147 n_req=1389 n_rd=1646 n_write=976 bw_util=0.06452
n_activity=10346 dram_eff=0.5069
bk0: 116a 77706i bk1: 98a 77540i bk2: 78a 80607i bk3: 78a 80498i bk4: 134a 78128i bk5: 132a 78594i bk6: 136a 78112i bk7: 128a 77650i bk8: 176a 76643i bk9: 170a 77015i bk10: 88a 77710i bk11: 90a 77613i bk12: 36a 80507i bk13: 26a 80562i bk14: 80a 78293i bk15: 80a 78458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.955205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 903, Miss = 390, Miss_rate = 0.432, Pending_hits = 32, Reservation_fails = 100
L2_cache_bank[1]: Access = 1842, Miss = 409, Miss_rate = 0.222, Pending_hits = 32, Reservation_fails = 347
L2_cache_bank[2]: Access = 1045, Miss = 387, Miss_rate = 0.370, Pending_hits = 32, Reservation_fails = 689
L2_cache_bank[3]: Access = 1820, Miss = 406, Miss_rate = 0.223, Pending_hits = 32, Reservation_fails = 251
L2_cache_bank[4]: Access = 911, Miss = 405, Miss_rate = 0.445, Pending_hits = 30, Reservation_fails = 121
L2_cache_bank[5]: Access = 1757, Miss = 420, Miss_rate = 0.239, Pending_hits = 38, Reservation_fails = 226
L2_cache_bank[6]: Access = 818, Miss = 397, Miss_rate = 0.485, Pending_hits = 25, Reservation_fails = 2
L2_cache_bank[7]: Access = 1511, Miss = 413, Miss_rate = 0.273, Pending_hits = 34, Reservation_fails = 210
L2_cache_bank[8]: Access = 882, Miss = 400, Miss_rate = 0.454, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 425, Miss_rate = 0.277, Pending_hits = 36, Reservation_fails = 169
L2_cache_bank[10]: Access = 891, Miss = 403, Miss_rate = 0.452, Pending_hits = 28, Reservation_fails = 2
L2_cache_bank[11]: Access = 1517, Miss = 423, Miss_rate = 0.279, Pending_hits = 33, Reservation_fails = 205
L2_cache_bank[12]: Access = 913, Miss = 419, Miss_rate = 0.459, Pending_hits = 24, Reservation_fails = 1
L2_cache_bank[13]: Access = 1447, Miss = 378, Miss_rate = 0.261, Pending_hits = 38, Reservation_fails = 202
L2_cache_bank[14]: Access = 900, Miss = 409, Miss_rate = 0.454, Pending_hits = 27, Reservation_fails = 3
L2_cache_bank[15]: Access = 1447, Miss = 387, Miss_rate = 0.267, Pending_hits = 38, Reservation_fails = 226
L2_cache_bank[16]: Access = 881, Miss = 413, Miss_rate = 0.469, Pending_hits = 35, Reservation_fails = 2
L2_cache_bank[17]: Access = 1476, Miss = 404, Miss_rate = 0.274, Pending_hits = 36, Reservation_fails = 142
L2_cache_bank[18]: Access = 866, Miss = 405, Miss_rate = 0.468, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[19]: Access = 1452, Miss = 390, Miss_rate = 0.269, Pending_hits = 36, Reservation_fails = 198
L2_cache_bank[20]: Access = 918, Miss = 436, Miss_rate = 0.475, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[21]: Access = 1434, Miss = 395, Miss_rate = 0.275, Pending_hits = 37, Reservation_fails = 200
L2_cache_bank[22]: Access = 875, Miss = 409, Miss_rate = 0.467, Pending_hits = 24, Reservation_fails = 3
L2_cache_bank[23]: Access = 1440, Miss = 407, Miss_rate = 0.283, Pending_hits = 36, Reservation_fails = 199
L2_cache_bank[24]: Access = 1255, Miss = 450, Miss_rate = 0.359, Pending_hits = 41, Reservation_fails = 242
L2_cache_bank[25]: Access = 1398, Miss = 402, Miss_rate = 0.288, Pending_hits = 36, Reservation_fails = 313
L2_cache_bank[26]: Access = 1205, Miss = 414, Miss_rate = 0.344, Pending_hits = 42, Reservation_fails = 368
L2_cache_bank[27]: Access = 1105, Miss = 392, Miss_rate = 0.355, Pending_hits = 28, Reservation_fails = 119
L2_cache_bank[28]: Access = 1240, Miss = 441, Miss_rate = 0.356, Pending_hits = 29, Reservation_fails = 385
L2_cache_bank[29]: Access = 1699, Miss = 390, Miss_rate = 0.230, Pending_hits = 30, Reservation_fails = 45
L2_cache_bank[30]: Access = 1507, Miss = 425, Miss_rate = 0.282, Pending_hits = 27, Reservation_fails = 395
L2_cache_bank[31]: Access = 1647, Miss = 384, Miss_rate = 0.233, Pending_hits = 27, Reservation_fails = 189
L2_cache_bank[32]: Access = 1372, Miss = 429, Miss_rate = 0.313, Pending_hits = 31, Reservation_fails = 126
L2_cache_bank[33]: Access = 1650, Miss = 402, Miss_rate = 0.244, Pending_hits = 33, Reservation_fails = 175
L2_cache_bank[34]: Access = 1380, Miss = 424, Miss_rate = 0.307, Pending_hits = 31, Reservation_fails = 108
L2_cache_bank[35]: Access = 889, Miss = 400, Miss_rate = 0.450, Pending_hits = 24, Reservation_fails = 4
L2_cache_bank[36]: Access = 1908, Miss = 426, Miss_rate = 0.223, Pending_hits = 34, Reservation_fails = 176
L2_cache_bank[37]: Access = 912, Miss = 404, Miss_rate = 0.443, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[38]: Access = 1909, Miss = 422, Miss_rate = 0.221, Pending_hits = 33, Reservation_fails = 218
L2_cache_bank[39]: Access = 901, Miss = 401, Miss_rate = 0.445, Pending_hits = 26, Reservation_fails = 5
L2_total_cache_accesses = 51460
L2_total_cache_misses = 16336
L2_total_cache_miss_rate = 0.3175
L2_total_cache_pending_hits = 1272
L2_total_cache_reservation_fails = 6368
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4056
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 6139
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 891
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 92
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4150
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 8086
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 527
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1976
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15504
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 138
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 47
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4858
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=164848
icnt_total_pkts_simt_to_mem=124412
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.761
	minimum = 6
	maximum = 892
Network latency average = 18.8512
	minimum = 6
	maximum = 804
Slowest packet = 3146
Flit latency average = 17.3785
	minimum = 6
	maximum = 804
Slowest flit = 60095
Fragmentation average = 0.23815
	minimum = 0
	maximum = 440
Injected packet rate average = 0.0136591
	minimum = 0.00633343 (at node 48)
	maximum = 0.0299458 (at node 118)
Accepted packet rate average = 0.0136591
	minimum = 0.00618727 (at node 48)
	maximum = 0.0310013 (at node 118)
Injected flit rate average = 0.0391455
	minimum = 0.017149 (at node 48)
	maximum = 0.11215 (at node 116)
Accepted flit rate average= 0.0391455
	minimum = 0.0179122 (at node 48)
	maximum = 0.0660626 (at node 118)
Injected packet length average = 2.86589
Accepted packet length average = 2.86589
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.761 (1 samples)
	minimum = 6 (1 samples)
	maximum = 892 (1 samples)
Network latency average = 18.8512 (1 samples)
	minimum = 6 (1 samples)
	maximum = 804 (1 samples)
Flit latency average = 17.3785 (1 samples)
	minimum = 6 (1 samples)
	maximum = 804 (1 samples)
Fragmentation average = 0.23815 (1 samples)
	minimum = 0 (1 samples)
	maximum = 440 (1 samples)
Injected packet rate average = 0.0136591 (1 samples)
	minimum = 0.00633343 (1 samples)
	maximum = 0.0299458 (1 samples)
Accepted packet rate average = 0.0136591 (1 samples)
	minimum = 0.00618727 (1 samples)
	maximum = 0.0310013 (1 samples)
Injected flit rate average = 0.0391455 (1 samples)
	minimum = 0.017149 (1 samples)
	maximum = 0.11215 (1 samples)
Accepted flit rate average = 0.0391455 (1 samples)
	minimum = 0.0179122 (1 samples)
	maximum = 0.0660626 (1 samples)
Injected packet size average = 2.86589 (1 samples)
Accepted packet size average = 2.86589 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 12 sec (192 sec)
gpgpu_simulation_rate = 244097 (inst/sec)
gpgpu_simulation_rate = 320 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 190984.296875 
