Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar 31 10:36:00 2021
| Host         : nicolo-XPS-15-9570 running 64-bit Ubuntu 18.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myproject_axi_0_6'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myproject_axi_0_6 (CERN:hls4ml:myproject_axi:1.0) from (Rev. 2103310144) to (Rev. 2103311035)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_myproject_axi_0_6'.


-Upgrade has added interface 's_axi_AXILiteS' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myproject_axi_0_6'. These changes may impact your design.


-Upgrade has added port 's_axi_AXILiteS_ARADDR'

-Upgrade has added port 's_axi_AXILiteS_ARREADY'

-Upgrade has added port 's_axi_AXILiteS_ARVALID'

-Upgrade has added port 's_axi_AXILiteS_AWADDR'

-Upgrade has added port 's_axi_AXILiteS_AWREADY'

-Upgrade has added port 's_axi_AXILiteS_AWVALID'

-Upgrade has added port 's_axi_AXILiteS_BREADY'

-Upgrade has added port 's_axi_AXILiteS_BRESP'

-Upgrade has added port 's_axi_AXILiteS_BVALID'

-Upgrade has added port 's_axi_AXILiteS_RDATA'

-Upgrade has added port 's_axi_AXILiteS_RREADY'

-Upgrade has added port 's_axi_AXILiteS_RRESP'

-Upgrade has added port 's_axi_AXILiteS_RVALID'

-Upgrade has added port 's_axi_AXILiteS_WDATA'

-Upgrade has added port 's_axi_AXILiteS_WREADY'

-Upgrade has added port 's_axi_AXILiteS_WSTRB'

-Upgrade has added port 's_axi_AXILiteS_WVALID'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar 31 01:44:58 2021
| Host         : nicolo-XPS-15-9570 running 64-bit Ubuntu 18.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myproject_axi_0_6'

1. Summary
----------

SUCCESS in the upgrade of design_1_myproject_axi_0_6 (CERN:hls4ml:myproject_axi:1.0) from (Rev. 2103310038) to (Rev. 2103310144)

