cscope 15 $HOME/STM32F4xx_DSP_StdPeriph_Lib_V1.4.0/Libraries/CMSIS/Device/ST/STM32F4xx/Include               0000381583
	@stm32f4xx.h

53 #i‚de‡
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde‡
__˝lu•lus


68 #i‡!
deföed
 (
STM32F40_41xxx
Ë&& !deföed (
STM32F427_437xx
Ë&& !deföed (
STM32F429_439xx
Ë&& !deföed (
STM32F401xx
Ë&& !deföed (
STM32F411xE
)

88 #ifde‡
STM32F40XX


89 
	#STM32F40_41xxx


	)

93 #ifde‡
STM32F427X


94 
	#STM32F427_437xx


	)

101 #i‡!
deföed
 (
STM32F40_41xxx
Ë&& !deföed (
STM32F427_437xx
Ë&& !deföed (
STM32F429_439xx
Ë&& !deföed (
STM32F401xx
Ë&& !deföed (
STM32F411xE
)

105 #i‡!
deföed
 (
USE_STDPERIPH_DRIVER
)

122 #i‡!
deföed
 (
HSE_VALUE
)

123 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

131 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

132 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x05000Ë

	)

135 #i‡!
deföed
 (
HSI_VALUE
)

136 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

142 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

143 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x04Ë

	)

144 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00Ë

	)

145 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

146 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

147 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

148 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

149 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

162 
	#__CM4_REV
 0x0001

	)

163 
	#__MPU_PRESENT
 1

	)

164 
	#__NVIC_PRIO_BITS
 4

	)

165 
	#__Víd‹_SysTickC⁄fig
 0

	)

166 
	#__FPU_PRESENT
 1

	)

172 
	eIRQn


175 
N⁄MaskabÀI¡_IRQn
 = -14,

176 
Mem‹yM™agemít_IRQn
 = -12,

177 
BusFau…_IRQn
 = -11,

178 
UßgeFau…_IRQn
 = -10,

179 
SVCÆl_IRQn
 = -5,

180 
DebugM⁄ô‹_IRQn
 = -4,

181 
PídSV_IRQn
 = -2,

182 
SysTick_IRQn
 = -1,

184 
WWDG_IRQn
 = 0,

185 
PVD_IRQn
 = 1,

186 
TAMP_STAMP_IRQn
 = 2,

187 
RTC_WKUP_IRQn
 = 3,

188 
FLASH_IRQn
 = 4,

189 
RCC_IRQn
 = 5,

190 
EXTI0_IRQn
 = 6,

191 
EXTI1_IRQn
 = 7,

192 
EXTI2_IRQn
 = 8,

193 
EXTI3_IRQn
 = 9,

194 
EXTI4_IRQn
 = 10,

195 
DMA1_Såóm0_IRQn
 = 11,

196 
DMA1_Såóm1_IRQn
 = 12,

197 
DMA1_Såóm2_IRQn
 = 13,

198 
DMA1_Såóm3_IRQn
 = 14,

199 
DMA1_Såóm4_IRQn
 = 15,

200 
DMA1_Såóm5_IRQn
 = 16,

201 
DMA1_Såóm6_IRQn
 = 17,

202 
ADC_IRQn
 = 18,

204 #i‡
deföed
 (
STM32F40_41xxx
)

205 
CAN1_TX_IRQn
 = 19,

206 
CAN1_RX0_IRQn
 = 20,

207 
CAN1_RX1_IRQn
 = 21,

208 
CAN1_SCE_IRQn
 = 22,

209 
EXTI9_5_IRQn
 = 23,

210 
TIM1_BRK_TIM9_IRQn
 = 24,

211 
TIM1_UP_TIM10_IRQn
 = 25,

212 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

213 
TIM1_CC_IRQn
 = 27,

214 
TIM2_IRQn
 = 28,

215 
TIM3_IRQn
 = 29,

216 
TIM4_IRQn
 = 30,

217 
I2C1_EV_IRQn
 = 31,

218 
I2C1_ER_IRQn
 = 32,

219 
I2C2_EV_IRQn
 = 33,

220 
I2C2_ER_IRQn
 = 34,

221 
SPI1_IRQn
 = 35,

222 
SPI2_IRQn
 = 36,

223 
USART1_IRQn
 = 37,

224 
USART2_IRQn
 = 38,

225 
USART3_IRQn
 = 39,

226 
EXTI15_10_IRQn
 = 40,

227 
RTC_Aœrm_IRQn
 = 41,

228 
OTG_FS_WKUP_IRQn
 = 42,

229 
TIM8_BRK_TIM12_IRQn
 = 43,

230 
TIM8_UP_TIM13_IRQn
 = 44,

231 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

232 
TIM8_CC_IRQn
 = 46,

233 
DMA1_Såóm7_IRQn
 = 47,

234 
FSMC_IRQn
 = 48,

235 
SDIO_IRQn
 = 49,

236 
TIM5_IRQn
 = 50,

237 
SPI3_IRQn
 = 51,

238 
UART4_IRQn
 = 52,

239 
UART5_IRQn
 = 53,

240 
TIM6_DAC_IRQn
 = 54,

241 
TIM7_IRQn
 = 55,

242 
DMA2_Såóm0_IRQn
 = 56,

243 
DMA2_Såóm1_IRQn
 = 57,

244 
DMA2_Såóm2_IRQn
 = 58,

245 
DMA2_Såóm3_IRQn
 = 59,

246 
DMA2_Såóm4_IRQn
 = 60,

247 
ETH_IRQn
 = 61,

248 
ETH_WKUP_IRQn
 = 62,

249 
CAN2_TX_IRQn
 = 63,

250 
CAN2_RX0_IRQn
 = 64,

251 
CAN2_RX1_IRQn
 = 65,

252 
CAN2_SCE_IRQn
 = 66,

253 
OTG_FS_IRQn
 = 67,

254 
DMA2_Såóm5_IRQn
 = 68,

255 
DMA2_Såóm6_IRQn
 = 69,

256 
DMA2_Såóm7_IRQn
 = 70,

257 
USART6_IRQn
 = 71,

258 
I2C3_EV_IRQn
 = 72,

259 
I2C3_ER_IRQn
 = 73,

260 
OTG_HS_EP1_OUT_IRQn
 = 74,

261 
OTG_HS_EP1_IN_IRQn
 = 75,

262 
OTG_HS_WKUP_IRQn
 = 76,

263 
OTG_HS_IRQn
 = 77,

264 
DCMI_IRQn
 = 78,

265 
CRYP_IRQn
 = 79,

266 
HASH_RNG_IRQn
 = 80,

267 
FPU_IRQn
 = 81

270 #i‡
deföed
 (
STM32F427_437xx
)

271 
CAN1_TX_IRQn
 = 19,

272 
CAN1_RX0_IRQn
 = 20,

273 
CAN1_RX1_IRQn
 = 21,

274 
CAN1_SCE_IRQn
 = 22,

275 
EXTI9_5_IRQn
 = 23,

276 
TIM1_BRK_TIM9_IRQn
 = 24,

277 
TIM1_UP_TIM10_IRQn
 = 25,

278 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

279 
TIM1_CC_IRQn
 = 27,

280 
TIM2_IRQn
 = 28,

281 
TIM3_IRQn
 = 29,

282 
TIM4_IRQn
 = 30,

283 
I2C1_EV_IRQn
 = 31,

284 
I2C1_ER_IRQn
 = 32,

285 
I2C2_EV_IRQn
 = 33,

286 
I2C2_ER_IRQn
 = 34,

287 
SPI1_IRQn
 = 35,

288 
SPI2_IRQn
 = 36,

289 
USART1_IRQn
 = 37,

290 
USART2_IRQn
 = 38,

291 
USART3_IRQn
 = 39,

292 
EXTI15_10_IRQn
 = 40,

293 
RTC_Aœrm_IRQn
 = 41,

294 
OTG_FS_WKUP_IRQn
 = 42,

295 
TIM8_BRK_TIM12_IRQn
 = 43,

296 
TIM8_UP_TIM13_IRQn
 = 44,

297 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

298 
TIM8_CC_IRQn
 = 46,

299 
DMA1_Såóm7_IRQn
 = 47,

300 
FMC_IRQn
 = 48,

301 
SDIO_IRQn
 = 49,

302 
TIM5_IRQn
 = 50,

303 
SPI3_IRQn
 = 51,

304 
UART4_IRQn
 = 52,

305 
UART5_IRQn
 = 53,

306 
TIM6_DAC_IRQn
 = 54,

307 
TIM7_IRQn
 = 55,

308 
DMA2_Såóm0_IRQn
 = 56,

309 
DMA2_Såóm1_IRQn
 = 57,

310 
DMA2_Såóm2_IRQn
 = 58,

311 
DMA2_Såóm3_IRQn
 = 59,

312 
DMA2_Såóm4_IRQn
 = 60,

313 
ETH_IRQn
 = 61,

314 
ETH_WKUP_IRQn
 = 62,

315 
CAN2_TX_IRQn
 = 63,

316 
CAN2_RX0_IRQn
 = 64,

317 
CAN2_RX1_IRQn
 = 65,

318 
CAN2_SCE_IRQn
 = 66,

319 
OTG_FS_IRQn
 = 67,

320 
DMA2_Såóm5_IRQn
 = 68,

321 
DMA2_Såóm6_IRQn
 = 69,

322 
DMA2_Såóm7_IRQn
 = 70,

323 
USART6_IRQn
 = 71,

324 
I2C3_EV_IRQn
 = 72,

325 
I2C3_ER_IRQn
 = 73,

326 
OTG_HS_EP1_OUT_IRQn
 = 74,

327 
OTG_HS_EP1_IN_IRQn
 = 75,

328 
OTG_HS_WKUP_IRQn
 = 76,

329 
OTG_HS_IRQn
 = 77,

330 
DCMI_IRQn
 = 78,

331 
CRYP_IRQn
 = 79,

332 
HASH_RNG_IRQn
 = 80,

333 
FPU_IRQn
 = 81,

334 
UART7_IRQn
 = 82,

335 
UART8_IRQn
 = 83,

336 
SPI4_IRQn
 = 84,

337 
SPI5_IRQn
 = 85,

338 
SPI6_IRQn
 = 86,

339 
SAI1_IRQn
 = 87,

340 
DMA2D_IRQn
 = 90

343 #i‡
deföed
 (
STM32F429_439xx
)

344 
CAN1_TX_IRQn
 = 19,

345 
CAN1_RX0_IRQn
 = 20,

346 
CAN1_RX1_IRQn
 = 21,

347 
CAN1_SCE_IRQn
 = 22,

348 
EXTI9_5_IRQn
 = 23,

349 
TIM1_BRK_TIM9_IRQn
 = 24,

350 
TIM1_UP_TIM10_IRQn
 = 25,

351 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

352 
TIM1_CC_IRQn
 = 27,

353 
TIM2_IRQn
 = 28,

354 
TIM3_IRQn
 = 29,

355 
TIM4_IRQn
 = 30,

356 
I2C1_EV_IRQn
 = 31,

357 
I2C1_ER_IRQn
 = 32,

358 
I2C2_EV_IRQn
 = 33,

359 
I2C2_ER_IRQn
 = 34,

360 
SPI1_IRQn
 = 35,

361 
SPI2_IRQn
 = 36,

362 
USART1_IRQn
 = 37,

363 
USART2_IRQn
 = 38,

364 
USART3_IRQn
 = 39,

365 
EXTI15_10_IRQn
 = 40,

366 
RTC_Aœrm_IRQn
 = 41,

367 
OTG_FS_WKUP_IRQn
 = 42,

368 
TIM8_BRK_TIM12_IRQn
 = 43,

369 
TIM8_UP_TIM13_IRQn
 = 44,

370 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

371 
TIM8_CC_IRQn
 = 46,

372 
DMA1_Såóm7_IRQn
 = 47,

373 
FMC_IRQn
 = 48,

374 
SDIO_IRQn
 = 49,

375 
TIM5_IRQn
 = 50,

376 
SPI3_IRQn
 = 51,

377 
UART4_IRQn
 = 52,

378 
UART5_IRQn
 = 53,

379 
TIM6_DAC_IRQn
 = 54,

380 
TIM7_IRQn
 = 55,

381 
DMA2_Såóm0_IRQn
 = 56,

382 
DMA2_Såóm1_IRQn
 = 57,

383 
DMA2_Såóm2_IRQn
 = 58,

384 
DMA2_Såóm3_IRQn
 = 59,

385 
DMA2_Såóm4_IRQn
 = 60,

386 
ETH_IRQn
 = 61,

387 
ETH_WKUP_IRQn
 = 62,

388 
CAN2_TX_IRQn
 = 63,

389 
CAN2_RX0_IRQn
 = 64,

390 
CAN2_RX1_IRQn
 = 65,

391 
CAN2_SCE_IRQn
 = 66,

392 
OTG_FS_IRQn
 = 67,

393 
DMA2_Såóm5_IRQn
 = 68,

394 
DMA2_Såóm6_IRQn
 = 69,

395 
DMA2_Såóm7_IRQn
 = 70,

396 
USART6_IRQn
 = 71,

397 
I2C3_EV_IRQn
 = 72,

398 
I2C3_ER_IRQn
 = 73,

399 
OTG_HS_EP1_OUT_IRQn
 = 74,

400 
OTG_HS_EP1_IN_IRQn
 = 75,

401 
OTG_HS_WKUP_IRQn
 = 76,

402 
OTG_HS_IRQn
 = 77,

403 
DCMI_IRQn
 = 78,

404 
CRYP_IRQn
 = 79,

405 
HASH_RNG_IRQn
 = 80,

406 
FPU_IRQn
 = 81,

407 
UART7_IRQn
 = 82,

408 
UART8_IRQn
 = 83,

409 
SPI4_IRQn
 = 84,

410 
SPI5_IRQn
 = 85,

411 
SPI6_IRQn
 = 86,

412 
SAI1_IRQn
 = 87,

413 
LTDC_IRQn
 = 88,

414 
LTDC_ER_IRQn
 = 89,

415 
DMA2D_IRQn
 = 90

418 #i‡
deföed
 (
STM32F401xx
Ë|| deföed (
STM32F411xE
)

419 
EXTI9_5_IRQn
 = 23,

420 
TIM1_BRK_TIM9_IRQn
 = 24,

421 
TIM1_UP_TIM10_IRQn
 = 25,

422 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

423 
TIM1_CC_IRQn
 = 27,

424 
TIM2_IRQn
 = 28,

425 
TIM3_IRQn
 = 29,

426 
TIM4_IRQn
 = 30,

427 
I2C1_EV_IRQn
 = 31,

428 
I2C1_ER_IRQn
 = 32,

429 
I2C2_EV_IRQn
 = 33,

430 
I2C2_ER_IRQn
 = 34,

431 
SPI1_IRQn
 = 35,

432 
SPI2_IRQn
 = 36,

433 
USART1_IRQn
 = 37,

434 
USART2_IRQn
 = 38,

435 
EXTI15_10_IRQn
 = 40,

436 
RTC_Aœrm_IRQn
 = 41,

437 
OTG_FS_WKUP_IRQn
 = 42,

438 
DMA1_Såóm7_IRQn
 = 47,

439 
SDIO_IRQn
 = 49,

440 
TIM5_IRQn
 = 50,

441 
SPI3_IRQn
 = 51,

442 
DMA2_Såóm0_IRQn
 = 56,

443 
DMA2_Såóm1_IRQn
 = 57,

444 
DMA2_Såóm2_IRQn
 = 58,

445 
DMA2_Såóm3_IRQn
 = 59,

446 
DMA2_Såóm4_IRQn
 = 60,

447 
OTG_FS_IRQn
 = 67,

448 
DMA2_Såóm5_IRQn
 = 68,

449 
DMA2_Såóm6_IRQn
 = 69,

450 
DMA2_Såóm7_IRQn
 = 70,

451 
USART6_IRQn
 = 71,

452 
I2C3_EV_IRQn
 = 72,

453 
I2C3_ER_IRQn
 = 73,

454 
FPU_IRQn
 = 81,

455 #i‡
deföed
 (
STM32F401xx
)

456 
SPI4_IRQn
 = 84

458 #i‡
deföed
 (
STM32F411xE
)

459 
SPI4_IRQn
 = 84,

460 
SPI5_IRQn
 = 85

464 } 
	tIRQn_Ty≥
;

470 
	~"c‹e_cm4.h
"

471 
	~"sy°em_°m32f4xx.h
"

472 
	~<°döt.h
>

478 
öt32_t
 
	ts32
;

479 
öt16_t
 
	ts16
;

480 
öt8_t
 
	ts8
;

482 c⁄° 
	töt32_t
 
	tsc32
;

483 c⁄° 
	töt16_t
 
	tsc16
;

484 c⁄° 
	töt8_t
 
	tsc8
;

486 
__IO
 
	töt32_t
 
	tvs32
;

487 
__IO
 
	töt16_t
 
	tvs16
;

488 
__IO
 
	töt8_t
 
	tvs8
;

490 
__I
 
	töt32_t
 
	tvsc32
;

491 
__I
 
	töt16_t
 
	tvsc16
;

492 
__I
 
	töt8_t
 
	tvsc8
;

494 
uöt32_t
 
	tu32
;

495 
uöt16_t
 
	tu16
;

496 
uöt8_t
 
	tu8
;

498 c⁄° 
	tuöt32_t
 
	tuc32
;

499 c⁄° 
	tuöt16_t
 
	tuc16
;

500 c⁄° 
	tuöt8_t
 
	tuc8
;

502 
__IO
 
	tuöt32_t
 
	tvu32
;

503 
__IO
 
	tuöt16_t
 
	tvu16
;

504 
__IO
 
	tuöt8_t
 
	tvu8
;

506 
__I
 
	tuöt32_t
 
	tvuc32
;

507 
__I
 
	tuöt16_t
 
	tvuc16
;

508 
__I
 
	tuöt8_t
 
	tvuc8
;

510 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

512 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

513 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

515 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

531 
__IO
 
uöt32_t
 
SR
;

532 
__IO
 
uöt32_t
 
CR1
;

533 
__IO
 
uöt32_t
 
CR2
;

534 
__IO
 
uöt32_t
 
SMPR1
;

535 
__IO
 
uöt32_t
 
SMPR2
;

536 
__IO
 
uöt32_t
 
JOFR1
;

537 
__IO
 
uöt32_t
 
JOFR2
;

538 
__IO
 
uöt32_t
 
JOFR3
;

539 
__IO
 
uöt32_t
 
JOFR4
;

540 
__IO
 
uöt32_t
 
HTR
;

541 
__IO
 
uöt32_t
 
LTR
;

542 
__IO
 
uöt32_t
 
SQR1
;

543 
__IO
 
uöt32_t
 
SQR2
;

544 
__IO
 
uöt32_t
 
SQR3
;

545 
__IO
 
uöt32_t
 
JSQR
;

546 
__IO
 
uöt32_t
 
JDR1
;

547 
__IO
 
uöt32_t
 
JDR2
;

548 
__IO
 
uöt32_t
 
JDR3
;

549 
__IO
 
uöt32_t
 
JDR4
;

550 
__IO
 
uöt32_t
 
DR
;

551 } 
	tADC_Ty≥Def
;

555 
__IO
 
uöt32_t
 
CSR
;

556 
__IO
 
uöt32_t
 
CCR
;

557 
__IO
 
uöt32_t
 
CDR
;

559 } 
	tADC_Comm⁄_Ty≥Def
;

568 
__IO
 
uöt32_t
 
TIR
;

569 
__IO
 
uöt32_t
 
TDTR
;

570 
__IO
 
uöt32_t
 
TDLR
;

571 
__IO
 
uöt32_t
 
TDHR
;

572 } 
	tCAN_TxMaûBox_Ty≥Def
;

580 
__IO
 
uöt32_t
 
RIR
;

581 
__IO
 
uöt32_t
 
RDTR
;

582 
__IO
 
uöt32_t
 
RDLR
;

583 
__IO
 
uöt32_t
 
RDHR
;

584 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

592 
__IO
 
uöt32_t
 
FR1
;

593 
__IO
 
uöt32_t
 
FR2
;

594 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

602 
__IO
 
uöt32_t
 
MCR
;

603 
__IO
 
uöt32_t
 
MSR
;

604 
__IO
 
uöt32_t
 
TSR
;

605 
__IO
 
uöt32_t
 
RF0R
;

606 
__IO
 
uöt32_t
 
RF1R
;

607 
__IO
 
uöt32_t
 
IER
;

608 
__IO
 
uöt32_t
 
ESR
;

609 
__IO
 
uöt32_t
 
BTR
;

610 
uöt32_t
 
RESERVED0
[88];

611 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

612 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

613 
uöt32_t
 
RESERVED1
[12];

614 
__IO
 
uöt32_t
 
FMR
;

615 
__IO
 
uöt32_t
 
FM1R
;

616 
uöt32_t
 
RESERVED2
;

617 
__IO
 
uöt32_t
 
FS1R
;

618 
uöt32_t
 
RESERVED3
;

619 
__IO
 
uöt32_t
 
FFA1R
;

620 
uöt32_t
 
RESERVED4
;

621 
__IO
 
uöt32_t
 
FA1R
;

622 
uöt32_t
 
RESERVED5
[8];

623 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

624 } 
	tCAN_Ty≥Def
;

632 
__IO
 
uöt32_t
 
DR
;

633 
__IO
 
uöt8_t
 
IDR
;

634 
uöt8_t
 
RESERVED0
;

635 
uöt16_t
 
RESERVED1
;

636 
__IO
 
uöt32_t
 
CR
;

637 } 
	tCRC_Ty≥Def
;

645 
__IO
 
uöt32_t
 
CR
;

646 
__IO
 
uöt32_t
 
SWTRIGR
;

647 
__IO
 
uöt32_t
 
DHR12R1
;

648 
__IO
 
uöt32_t
 
DHR12L1
;

649 
__IO
 
uöt32_t
 
DHR8R1
;

650 
__IO
 
uöt32_t
 
DHR12R2
;

651 
__IO
 
uöt32_t
 
DHR12L2
;

652 
__IO
 
uöt32_t
 
DHR8R2
;

653 
__IO
 
uöt32_t
 
DHR12RD
;

654 
__IO
 
uöt32_t
 
DHR12LD
;

655 
__IO
 
uöt32_t
 
DHR8RD
;

656 
__IO
 
uöt32_t
 
DOR1
;

657 
__IO
 
uöt32_t
 
DOR2
;

658 
__IO
 
uöt32_t
 
SR
;

659 } 
	tDAC_Ty≥Def
;

667 
__IO
 
uöt32_t
 
IDCODE
;

668 
__IO
 
uöt32_t
 
CR
;

669 
__IO
 
uöt32_t
 
APB1FZ
;

670 
__IO
 
uöt32_t
 
APB2FZ
;

671 }
	tDBGMCU_Ty≥Def
;

679 
__IO
 
uöt32_t
 
CR
;

680 
__IO
 
uöt32_t
 
SR
;

681 
__IO
 
uöt32_t
 
RISR
;

682 
__IO
 
uöt32_t
 
IER
;

683 
__IO
 
uöt32_t
 
MISR
;

684 
__IO
 
uöt32_t
 
ICR
;

685 
__IO
 
uöt32_t
 
ESCR
;

686 
__IO
 
uöt32_t
 
ESUR
;

687 
__IO
 
uöt32_t
 
CWSTRTR
;

688 
__IO
 
uöt32_t
 
CWSIZER
;

689 
__IO
 
uöt32_t
 
DR
;

690 } 
	tDCMI_Ty≥Def
;

698 
__IO
 
uöt32_t
 
CR
;

699 
__IO
 
uöt32_t
 
NDTR
;

700 
__IO
 
uöt32_t
 
PAR
;

701 
__IO
 
uöt32_t
 
M0AR
;

702 
__IO
 
uöt32_t
 
M1AR
;

703 
__IO
 
uöt32_t
 
FCR
;

704 } 
	tDMA_Såóm_Ty≥Def
;

708 
__IO
 
uöt32_t
 
LISR
;

709 
__IO
 
uöt32_t
 
HISR
;

710 
__IO
 
uöt32_t
 
LIFCR
;

711 
__IO
 
uöt32_t
 
HIFCR
;

712 } 
	tDMA_Ty≥Def
;

720 
__IO
 
uöt32_t
 
CR
;

721 
__IO
 
uöt32_t
 
ISR
;

722 
__IO
 
uöt32_t
 
IFCR
;

723 
__IO
 
uöt32_t
 
FGMAR
;

724 
__IO
 
uöt32_t
 
FGOR
;

725 
__IO
 
uöt32_t
 
BGMAR
;

726 
__IO
 
uöt32_t
 
BGOR
;

727 
__IO
 
uöt32_t
 
FGPFCCR
;

728 
__IO
 
uöt32_t
 
FGCOLR
;

729 
__IO
 
uöt32_t
 
BGPFCCR
;

730 
__IO
 
uöt32_t
 
BGCOLR
;

731 
__IO
 
uöt32_t
 
FGCMAR
;

732 
__IO
 
uöt32_t
 
BGCMAR
;

733 
__IO
 
uöt32_t
 
OPFCCR
;

734 
__IO
 
uöt32_t
 
OCOLR
;

735 
__IO
 
uöt32_t
 
OMAR
;

736 
__IO
 
uöt32_t
 
OOR
;

737 
__IO
 
uöt32_t
 
NLR
;

738 
__IO
 
uöt32_t
 
LWR
;

739 
__IO
 
uöt32_t
 
AMTCR
;

740 
uöt32_t
 
RESERVED
[236];

741 
__IO
 
uöt32_t
 
FGCLUT
[256];

742 
__IO
 
uöt32_t
 
BGCLUT
[256];

743 } 
	tDMA2D_Ty≥Def
;

751 
__IO
 
uöt32_t
 
MACCR
;

752 
__IO
 
uöt32_t
 
MACFFR
;

753 
__IO
 
uöt32_t
 
MACHTHR
;

754 
__IO
 
uöt32_t
 
MACHTLR
;

755 
__IO
 
uöt32_t
 
MACMIIAR
;

756 
__IO
 
uöt32_t
 
MACMIIDR
;

757 
__IO
 
uöt32_t
 
MACFCR
;

758 
__IO
 
uöt32_t
 
MACVLANTR
;

759 
uöt32_t
 
RESERVED0
[2];

760 
__IO
 
uöt32_t
 
MACRWUFFR
;

761 
__IO
 
uöt32_t
 
MACPMTCSR
;

762 
uöt32_t
 
RESERVED1
[2];

763 
__IO
 
uöt32_t
 
MACSR
;

764 
__IO
 
uöt32_t
 
MACIMR
;

765 
__IO
 
uöt32_t
 
MACA0HR
;

766 
__IO
 
uöt32_t
 
MACA0LR
;

767 
__IO
 
uöt32_t
 
MACA1HR
;

768 
__IO
 
uöt32_t
 
MACA1LR
;

769 
__IO
 
uöt32_t
 
MACA2HR
;

770 
__IO
 
uöt32_t
 
MACA2LR
;

771 
__IO
 
uöt32_t
 
MACA3HR
;

772 
__IO
 
uöt32_t
 
MACA3LR
;

773 
uöt32_t
 
RESERVED2
[40];

774 
__IO
 
uöt32_t
 
MMCCR
;

775 
__IO
 
uöt32_t
 
MMCRIR
;

776 
__IO
 
uöt32_t
 
MMCTIR
;

777 
__IO
 
uöt32_t
 
MMCRIMR
;

778 
__IO
 
uöt32_t
 
MMCTIMR
;

779 
uöt32_t
 
RESERVED3
[14];

780 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

781 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

782 
uöt32_t
 
RESERVED4
[5];

783 
__IO
 
uöt32_t
 
MMCTGFCR
;

784 
uöt32_t
 
RESERVED5
[10];

785 
__IO
 
uöt32_t
 
MMCRFCECR
;

786 
__IO
 
uöt32_t
 
MMCRFAECR
;

787 
uöt32_t
 
RESERVED6
[10];

788 
__IO
 
uöt32_t
 
MMCRGUFCR
;

789 
uöt32_t
 
RESERVED7
[334];

790 
__IO
 
uöt32_t
 
PTPTSCR
;

791 
__IO
 
uöt32_t
 
PTPSSIR
;

792 
__IO
 
uöt32_t
 
PTPTSHR
;

793 
__IO
 
uöt32_t
 
PTPTSLR
;

794 
__IO
 
uöt32_t
 
PTPTSHUR
;

795 
__IO
 
uöt32_t
 
PTPTSLUR
;

796 
__IO
 
uöt32_t
 
PTPTSAR
;

797 
__IO
 
uöt32_t
 
PTPTTHR
;

798 
__IO
 
uöt32_t
 
PTPTTLR
;

799 
__IO
 
uöt32_t
 
RESERVED8
;

800 
__IO
 
uöt32_t
 
PTPTSSR
;

801 
uöt32_t
 
RESERVED9
[565];

802 
__IO
 
uöt32_t
 
DMABMR
;

803 
__IO
 
uöt32_t
 
DMATPDR
;

804 
__IO
 
uöt32_t
 
DMARPDR
;

805 
__IO
 
uöt32_t
 
DMARDLAR
;

806 
__IO
 
uöt32_t
 
DMATDLAR
;

807 
__IO
 
uöt32_t
 
DMASR
;

808 
__IO
 
uöt32_t
 
DMAOMR
;

809 
__IO
 
uöt32_t
 
DMAIER
;

810 
__IO
 
uöt32_t
 
DMAMFBOCR
;

811 
__IO
 
uöt32_t
 
DMARSWTR
;

812 
uöt32_t
 
RESERVED10
[8];

813 
__IO
 
uöt32_t
 
DMACHTDR
;

814 
__IO
 
uöt32_t
 
DMACHRDR
;

815 
__IO
 
uöt32_t
 
DMACHTBAR
;

816 
__IO
 
uöt32_t
 
DMACHRBAR
;

817 } 
	tETH_Ty≥Def
;

825 
__IO
 
uöt32_t
 
IMR
;

826 
__IO
 
uöt32_t
 
EMR
;

827 
__IO
 
uöt32_t
 
RTSR
;

828 
__IO
 
uöt32_t
 
FTSR
;

829 
__IO
 
uöt32_t
 
SWIER
;

830 
__IO
 
uöt32_t
 
PR
;

831 } 
	tEXTI_Ty≥Def
;

839 
__IO
 
uöt32_t
 
ACR
;

840 
__IO
 
uöt32_t
 
KEYR
;

841 
__IO
 
uöt32_t
 
OPTKEYR
;

842 
__IO
 
uöt32_t
 
SR
;

843 
__IO
 
uöt32_t
 
CR
;

844 
__IO
 
uöt32_t
 
OPTCR
;

845 
__IO
 
uöt32_t
 
OPTCR1
;

846 } 
	tFLASH_Ty≥Def
;

848 #i‡
deföed
 (
STM32F40_41xxx
)

855 
__IO
 
uöt32_t
 
BTCR
[8];

856 } 
	tFSMC_B™k1_Ty≥Def
;

864 
__IO
 
uöt32_t
 
BWTR
[7];

865 } 
	tFSMC_B™k1E_Ty≥Def
;

873 
__IO
 
uöt32_t
 
PCR2
;

874 
__IO
 
uöt32_t
 
SR2
;

875 
__IO
 
uöt32_t
 
PMEM2
;

876 
__IO
 
uöt32_t
 
PATT2
;

877 
uöt32_t
 
RESERVED0
;

878 
__IO
 
uöt32_t
 
ECCR2
;

879 } 
	tFSMC_B™k2_Ty≥Def
;

887 
__IO
 
uöt32_t
 
PCR3
;

888 
__IO
 
uöt32_t
 
SR3
;

889 
__IO
 
uöt32_t
 
PMEM3
;

890 
__IO
 
uöt32_t
 
PATT3
;

891 
uöt32_t
 
RESERVED0
;

892 
__IO
 
uöt32_t
 
ECCR3
;

893 } 
	tFSMC_B™k3_Ty≥Def
;

901 
__IO
 
uöt32_t
 
PCR4
;

902 
__IO
 
uöt32_t
 
SR4
;

903 
__IO
 
uöt32_t
 
PMEM4
;

904 
__IO
 
uöt32_t
 
PATT4
;

905 
__IO
 
uöt32_t
 
PIO4
;

906 } 
	tFSMC_B™k4_Ty≥Def
;

909 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

916 
__IO
 
uöt32_t
 
BTCR
[8];

917 } 
	tFMC_B™k1_Ty≥Def
;

925 
__IO
 
uöt32_t
 
BWTR
[7];

926 } 
	tFMC_B™k1E_Ty≥Def
;

934 
__IO
 
uöt32_t
 
PCR2
;

935 
__IO
 
uöt32_t
 
SR2
;

936 
__IO
 
uöt32_t
 
PMEM2
;

937 
__IO
 
uöt32_t
 
PATT2
;

938 
uöt32_t
 
RESERVED0
;

939 
__IO
 
uöt32_t
 
ECCR2
;

940 } 
	tFMC_B™k2_Ty≥Def
;

948 
__IO
 
uöt32_t
 
PCR3
;

949 
__IO
 
uöt32_t
 
SR3
;

950 
__IO
 
uöt32_t
 
PMEM3
;

951 
__IO
 
uöt32_t
 
PATT3
;

952 
uöt32_t
 
RESERVED0
;

953 
__IO
 
uöt32_t
 
ECCR3
;

954 } 
	tFMC_B™k3_Ty≥Def
;

962 
__IO
 
uöt32_t
 
PCR4
;

963 
__IO
 
uöt32_t
 
SR4
;

964 
__IO
 
uöt32_t
 
PMEM4
;

965 
__IO
 
uöt32_t
 
PATT4
;

966 
__IO
 
uöt32_t
 
PIO4
;

967 } 
	tFMC_B™k4_Ty≥Def
;

975 
__IO
 
uöt32_t
 
SDCR
[2];

976 
__IO
 
uöt32_t
 
SDTR
[2];

977 
__IO
 
uöt32_t
 
SDCMR
;

978 
__IO
 
uöt32_t
 
SDRTR
;

979 
__IO
 
uöt32_t
 
SDSR
;

980 } 
	tFMC_B™k5_6_Ty≥Def
;

989 
__IO
 
uöt32_t
 
MODER
;

990 
__IO
 
uöt32_t
 
OTYPER
;

991 
__IO
 
uöt32_t
 
OSPEEDR
;

992 
__IO
 
uöt32_t
 
PUPDR
;

993 
__IO
 
uöt32_t
 
IDR
;

994 
__IO
 
uöt32_t
 
ODR
;

995 
__IO
 
uöt16_t
 
BSRRL
;

996 
__IO
 
uöt16_t
 
BSRRH
;

997 
__IO
 
uöt32_t
 
LCKR
;

998 
__IO
 
uöt32_t
 
AFR
[2];

999 } 
	tGPIO_Ty≥Def
;

1007 
__IO
 
uöt32_t
 
MEMRMP
;

1008 
__IO
 
uöt32_t
 
PMC
;

1009 
__IO
 
uöt32_t
 
EXTICR
[4];

1010 
uöt32_t
 
RESERVED
[2];

1011 
__IO
 
uöt32_t
 
CMPCR
;

1012 } 
	tSYSCFG_Ty≥Def
;

1020 
__IO
 
uöt16_t
 
CR1
;

1021 
uöt16_t
 
RESERVED0
;

1022 
__IO
 
uöt16_t
 
CR2
;

1023 
uöt16_t
 
RESERVED1
;

1024 
__IO
 
uöt16_t
 
OAR1
;

1025 
uöt16_t
 
RESERVED2
;

1026 
__IO
 
uöt16_t
 
OAR2
;

1027 
uöt16_t
 
RESERVED3
;

1028 
__IO
 
uöt16_t
 
DR
;

1029 
uöt16_t
 
RESERVED4
;

1030 
__IO
 
uöt16_t
 
SR1
;

1031 
uöt16_t
 
RESERVED5
;

1032 
__IO
 
uöt16_t
 
SR2
;

1033 
uöt16_t
 
RESERVED6
;

1034 
__IO
 
uöt16_t
 
CCR
;

1035 
uöt16_t
 
RESERVED7
;

1036 
__IO
 
uöt16_t
 
TRISE
;

1037 
uöt16_t
 
RESERVED8
;

1038 
__IO
 
uöt16_t
 
FLTR
;

1039 
uöt16_t
 
RESERVED9
;

1040 } 
	tI2C_Ty≥Def
;

1048 
__IO
 
uöt32_t
 
KR
;

1049 
__IO
 
uöt32_t
 
PR
;

1050 
__IO
 
uöt32_t
 
RLR
;

1051 
__IO
 
uöt32_t
 
SR
;

1052 } 
	tIWDG_Ty≥Def
;

1060 
uöt32_t
 
RESERVED0
[2];

1061 
__IO
 
uöt32_t
 
SSCR
;

1062 
__IO
 
uöt32_t
 
BPCR
;

1063 
__IO
 
uöt32_t
 
AWCR
;

1064 
__IO
 
uöt32_t
 
TWCR
;

1065 
__IO
 
uöt32_t
 
GCR
;

1066 
uöt32_t
 
RESERVED1
[2];

1067 
__IO
 
uöt32_t
 
SRCR
;

1068 
uöt32_t
 
RESERVED2
[1];

1069 
__IO
 
uöt32_t
 
BCCR
;

1070 
uöt32_t
 
RESERVED3
[1];

1071 
__IO
 
uöt32_t
 
IER
;

1072 
__IO
 
uöt32_t
 
ISR
;

1073 
__IO
 
uöt32_t
 
ICR
;

1074 
__IO
 
uöt32_t
 
LIPCR
;

1075 
__IO
 
uöt32_t
 
CPSR
;

1076 
__IO
 
uöt32_t
 
CDSR
;

1077 } 
	tLTDC_Ty≥Def
;

1085 
__IO
 
uöt32_t
 
CR
;

1086 
__IO
 
uöt32_t
 
WHPCR
;

1087 
__IO
 
uöt32_t
 
WVPCR
;

1088 
__IO
 
uöt32_t
 
CKCR
;

1089 
__IO
 
uöt32_t
 
PFCR
;

1090 
__IO
 
uöt32_t
 
CACR
;

1091 
__IO
 
uöt32_t
 
DCCR
;

1092 
__IO
 
uöt32_t
 
BFCR
;

1093 
uöt32_t
 
RESERVED0
[2];

1094 
__IO
 
uöt32_t
 
CFBAR
;

1095 
__IO
 
uöt32_t
 
CFBLR
;

1096 
__IO
 
uöt32_t
 
CFBLNR
;

1097 
uöt32_t
 
RESERVED1
[3];

1098 
__IO
 
uöt32_t
 
CLUTWR
;

1100 } 
	tLTDC_Layî_Ty≥Def
;

1108 
__IO
 
uöt32_t
 
CR
;

1109 
__IO
 
uöt32_t
 
CSR
;

1110 } 
	tPWR_Ty≥Def
;

1118 
__IO
 
uöt32_t
 
CR
;

1119 
__IO
 
uöt32_t
 
PLLCFGR
;

1120 
__IO
 
uöt32_t
 
CFGR
;

1121 
__IO
 
uöt32_t
 
CIR
;

1122 
__IO
 
uöt32_t
 
AHB1RSTR
;

1123 
__IO
 
uöt32_t
 
AHB2RSTR
;

1124 
__IO
 
uöt32_t
 
AHB3RSTR
;

1125 
uöt32_t
 
RESERVED0
;

1126 
__IO
 
uöt32_t
 
APB1RSTR
;

1127 
__IO
 
uöt32_t
 
APB2RSTR
;

1128 
uöt32_t
 
RESERVED1
[2];

1129 
__IO
 
uöt32_t
 
AHB1ENR
;

1130 
__IO
 
uöt32_t
 
AHB2ENR
;

1131 
__IO
 
uöt32_t
 
AHB3ENR
;

1132 
uöt32_t
 
RESERVED2
;

1133 
__IO
 
uöt32_t
 
APB1ENR
;

1134 
__IO
 
uöt32_t
 
APB2ENR
;

1135 
uöt32_t
 
RESERVED3
[2];

1136 
__IO
 
uöt32_t
 
AHB1LPENR
;

1137 
__IO
 
uöt32_t
 
AHB2LPENR
;

1138 
__IO
 
uöt32_t
 
AHB3LPENR
;

1139 
uöt32_t
 
RESERVED4
;

1140 
__IO
 
uöt32_t
 
APB1LPENR
;

1141 
__IO
 
uöt32_t
 
APB2LPENR
;

1142 
uöt32_t
 
RESERVED5
[2];

1143 
__IO
 
uöt32_t
 
BDCR
;

1144 
__IO
 
uöt32_t
 
CSR
;

1145 
uöt32_t
 
RESERVED6
[2];

1146 
__IO
 
uöt32_t
 
SSCGR
;

1147 
__IO
 
uöt32_t
 
PLLI2SCFGR
;

1148 
__IO
 
uöt32_t
 
PLLSAICFGR
;

1149 
__IO
 
uöt32_t
 
DCKCFGR
;

1151 } 
	tRCC_Ty≥Def
;

1159 
__IO
 
uöt32_t
 
TR
;

1160 
__IO
 
uöt32_t
 
DR
;

1161 
__IO
 
uöt32_t
 
CR
;

1162 
__IO
 
uöt32_t
 
ISR
;

1163 
__IO
 
uöt32_t
 
PRER
;

1164 
__IO
 
uöt32_t
 
WUTR
;

1165 
__IO
 
uöt32_t
 
CALIBR
;

1166 
__IO
 
uöt32_t
 
ALRMAR
;

1167 
__IO
 
uöt32_t
 
ALRMBR
;

1168 
__IO
 
uöt32_t
 
WPR
;

1169 
__IO
 
uöt32_t
 
SSR
;

1170 
__IO
 
uöt32_t
 
SHIFTR
;

1171 
__IO
 
uöt32_t
 
TSTR
;

1172 
__IO
 
uöt32_t
 
TSDR
;

1173 
__IO
 
uöt32_t
 
TSSSR
;

1174 
__IO
 
uöt32_t
 
CALR
;

1175 
__IO
 
uöt32_t
 
TAFCR
;

1176 
__IO
 
uöt32_t
 
ALRMASSR
;

1177 
__IO
 
uöt32_t
 
ALRMBSSR
;

1178 
uöt32_t
 
RESERVED7
;

1179 
__IO
 
uöt32_t
 
BKP0R
;

1180 
__IO
 
uöt32_t
 
BKP1R
;

1181 
__IO
 
uöt32_t
 
BKP2R
;

1182 
__IO
 
uöt32_t
 
BKP3R
;

1183 
__IO
 
uöt32_t
 
BKP4R
;

1184 
__IO
 
uöt32_t
 
BKP5R
;

1185 
__IO
 
uöt32_t
 
BKP6R
;

1186 
__IO
 
uöt32_t
 
BKP7R
;

1187 
__IO
 
uöt32_t
 
BKP8R
;

1188 
__IO
 
uöt32_t
 
BKP9R
;

1189 
__IO
 
uöt32_t
 
BKP10R
;

1190 
__IO
 
uöt32_t
 
BKP11R
;

1191 
__IO
 
uöt32_t
 
BKP12R
;

1192 
__IO
 
uöt32_t
 
BKP13R
;

1193 
__IO
 
uöt32_t
 
BKP14R
;

1194 
__IO
 
uöt32_t
 
BKP15R
;

1195 
__IO
 
uöt32_t
 
BKP16R
;

1196 
__IO
 
uöt32_t
 
BKP17R
;

1197 
__IO
 
uöt32_t
 
BKP18R
;

1198 
__IO
 
uöt32_t
 
BKP19R
;

1199 } 
	tRTC_Ty≥Def
;

1208 
__IO
 
uöt32_t
 
GCR
;

1209 } 
	tSAI_Ty≥Def
;

1213 
__IO
 
uöt32_t
 
CR1
;

1214 
__IO
 
uöt32_t
 
CR2
;

1215 
__IO
 
uöt32_t
 
FRCR
;

1216 
__IO
 
uöt32_t
 
SLOTR
;

1217 
__IO
 
uöt32_t
 
IMR
;

1218 
__IO
 
uöt32_t
 
SR
;

1219 
__IO
 
uöt32_t
 
CLRFR
;

1220 
__IO
 
uöt32_t
 
DR
;

1221 } 
	tSAI_Block_Ty≥Def
;

1229 
__IO
 
uöt32_t
 
POWER
;

1230 
__IO
 
uöt32_t
 
CLKCR
;

1231 
__IO
 
uöt32_t
 
ARG
;

1232 
__IO
 
uöt32_t
 
CMD
;

1233 
__I
 
uöt32_t
 
RESPCMD
;

1234 
__I
 
uöt32_t
 
RESP1
;

1235 
__I
 
uöt32_t
 
RESP2
;

1236 
__I
 
uöt32_t
 
RESP3
;

1237 
__I
 
uöt32_t
 
RESP4
;

1238 
__IO
 
uöt32_t
 
DTIMER
;

1239 
__IO
 
uöt32_t
 
DLEN
;

1240 
__IO
 
uöt32_t
 
DCTRL
;

1241 
__I
 
uöt32_t
 
DCOUNT
;

1242 
__I
 
uöt32_t
 
STA
;

1243 
__IO
 
uöt32_t
 
ICR
;

1244 
__IO
 
uöt32_t
 
MASK
;

1245 
uöt32_t
 
RESERVED0
[2];

1246 
__I
 
uöt32_t
 
FIFOCNT
;

1247 
uöt32_t
 
RESERVED1
[13];

1248 
__IO
 
uöt32_t
 
FIFO
;

1249 } 
	tSDIO_Ty≥Def
;

1257 
__IO
 
uöt16_t
 
CR1
;

1258 
uöt16_t
 
RESERVED0
;

1259 
__IO
 
uöt16_t
 
CR2
;

1260 
uöt16_t
 
RESERVED1
;

1261 
__IO
 
uöt16_t
 
SR
;

1262 
uöt16_t
 
RESERVED2
;

1263 
__IO
 
uöt16_t
 
DR
;

1264 
uöt16_t
 
RESERVED3
;

1265 
__IO
 
uöt16_t
 
CRCPR
;

1266 
uöt16_t
 
RESERVED4
;

1267 
__IO
 
uöt16_t
 
RXCRCR
;

1268 
uöt16_t
 
RESERVED5
;

1269 
__IO
 
uöt16_t
 
TXCRCR
;

1270 
uöt16_t
 
RESERVED6
;

1271 
__IO
 
uöt16_t
 
I2SCFGR
;

1272 
uöt16_t
 
RESERVED7
;

1273 
__IO
 
uöt16_t
 
I2SPR
;

1274 
uöt16_t
 
RESERVED8
;

1275 } 
	tSPI_Ty≥Def
;

1283 
__IO
 
uöt16_t
 
CR1
;

1284 
uöt16_t
 
RESERVED0
;

1285 
__IO
 
uöt16_t
 
CR2
;

1286 
uöt16_t
 
RESERVED1
;

1287 
__IO
 
uöt16_t
 
SMCR
;

1288 
uöt16_t
 
RESERVED2
;

1289 
__IO
 
uöt16_t
 
DIER
;

1290 
uöt16_t
 
RESERVED3
;

1291 
__IO
 
uöt16_t
 
SR
;

1292 
uöt16_t
 
RESERVED4
;

1293 
__IO
 
uöt16_t
 
EGR
;

1294 
uöt16_t
 
RESERVED5
;

1295 
__IO
 
uöt16_t
 
CCMR1
;

1296 
uöt16_t
 
RESERVED6
;

1297 
__IO
 
uöt16_t
 
CCMR2
;

1298 
uöt16_t
 
RESERVED7
;

1299 
__IO
 
uöt16_t
 
CCER
;

1300 
uöt16_t
 
RESERVED8
;

1301 
__IO
 
uöt32_t
 
CNT
;

1302 
__IO
 
uöt16_t
 
PSC
;

1303 
uöt16_t
 
RESERVED9
;

1304 
__IO
 
uöt32_t
 
ARR
;

1305 
__IO
 
uöt16_t
 
RCR
;

1306 
uöt16_t
 
RESERVED10
;

1307 
__IO
 
uöt32_t
 
CCR1
;

1308 
__IO
 
uöt32_t
 
CCR2
;

1309 
__IO
 
uöt32_t
 
CCR3
;

1310 
__IO
 
uöt32_t
 
CCR4
;

1311 
__IO
 
uöt16_t
 
BDTR
;

1312 
uöt16_t
 
RESERVED11
;

1313 
__IO
 
uöt16_t
 
DCR
;

1314 
uöt16_t
 
RESERVED12
;

1315 
__IO
 
uöt16_t
 
DMAR
;

1316 
uöt16_t
 
RESERVED13
;

1317 
__IO
 
uöt16_t
 
OR
;

1318 
uöt16_t
 
RESERVED14
;

1319 } 
	tTIM_Ty≥Def
;

1327 
__IO
 
uöt16_t
 
SR
;

1328 
uöt16_t
 
RESERVED0
;

1329 
__IO
 
uöt16_t
 
DR
;

1330 
uöt16_t
 
RESERVED1
;

1331 
__IO
 
uöt16_t
 
BRR
;

1332 
uöt16_t
 
RESERVED2
;

1333 
__IO
 
uöt16_t
 
CR1
;

1334 
uöt16_t
 
RESERVED3
;

1335 
__IO
 
uöt16_t
 
CR2
;

1336 
uöt16_t
 
RESERVED4
;

1337 
__IO
 
uöt16_t
 
CR3
;

1338 
uöt16_t
 
RESERVED5
;

1339 
__IO
 
uöt16_t
 
GTPR
;

1340 
uöt16_t
 
RESERVED6
;

1341 } 
	tUSART_Ty≥Def
;

1349 
__IO
 
uöt32_t
 
CR
;

1350 
__IO
 
uöt32_t
 
CFR
;

1351 
__IO
 
uöt32_t
 
SR
;

1352 } 
	tWWDG_Ty≥Def
;

1360 
__IO
 
uöt32_t
 
CR
;

1361 
__IO
 
uöt32_t
 
SR
;

1362 
__IO
 
uöt32_t
 
DR
;

1363 
__IO
 
uöt32_t
 
DOUT
;

1364 
__IO
 
uöt32_t
 
DMACR
;

1365 
__IO
 
uöt32_t
 
IMSCR
;

1366 
__IO
 
uöt32_t
 
RISR
;

1367 
__IO
 
uöt32_t
 
MISR
;

1368 
__IO
 
uöt32_t
 
K0LR
;

1369 
__IO
 
uöt32_t
 
K0RR
;

1370 
__IO
 
uöt32_t
 
K1LR
;

1371 
__IO
 
uöt32_t
 
K1RR
;

1372 
__IO
 
uöt32_t
 
K2LR
;

1373 
__IO
 
uöt32_t
 
K2RR
;

1374 
__IO
 
uöt32_t
 
K3LR
;

1375 
__IO
 
uöt32_t
 
K3RR
;

1376 
__IO
 
uöt32_t
 
IV0LR
;

1377 
__IO
 
uöt32_t
 
IV0RR
;

1378 
__IO
 
uöt32_t
 
IV1LR
;

1379 
__IO
 
uöt32_t
 
IV1RR
;

1380 
__IO
 
uöt32_t
 
CSGCMCCM0R
;

1381 
__IO
 
uöt32_t
 
CSGCMCCM1R
;

1382 
__IO
 
uöt32_t
 
CSGCMCCM2R
;

1383 
__IO
 
uöt32_t
 
CSGCMCCM3R
;

1384 
__IO
 
uöt32_t
 
CSGCMCCM4R
;

1385 
__IO
 
uöt32_t
 
CSGCMCCM5R
;

1386 
__IO
 
uöt32_t
 
CSGCMCCM6R
;

1387 
__IO
 
uöt32_t
 
CSGCMCCM7R
;

1388 
__IO
 
uöt32_t
 
CSGCM0R
;

1389 
__IO
 
uöt32_t
 
CSGCM1R
;

1390 
__IO
 
uöt32_t
 
CSGCM2R
;

1391 
__IO
 
uöt32_t
 
CSGCM3R
;

1392 
__IO
 
uöt32_t
 
CSGCM4R
;

1393 
__IO
 
uöt32_t
 
CSGCM5R
;

1394 
__IO
 
uöt32_t
 
CSGCM6R
;

1395 
__IO
 
uöt32_t
 
CSGCM7R
;

1396 } 
	tCRYP_Ty≥Def
;

1404 
__IO
 
uöt32_t
 
CR
;

1405 
__IO
 
uöt32_t
 
DIN
;

1406 
__IO
 
uöt32_t
 
STR
;

1407 
__IO
 
uöt32_t
 
HR
[5];

1408 
__IO
 
uöt32_t
 
IMR
;

1409 
__IO
 
uöt32_t
 
SR
;

1410 
uöt32_t
 
RESERVED
[52];

1411 
__IO
 
uöt32_t
 
CSR
[54];

1412 } 
	tHASH_Ty≥Def
;

1420 
__IO
 
uöt32_t
 
HR
[8];

1421 } 
	tHASH_DIGEST_Ty≥Def
;

1429 
__IO
 
uöt32_t
 
CR
;

1430 
__IO
 
uöt32_t
 
SR
;

1431 
__IO
 
uöt32_t
 
DR
;

1432 } 
	tRNG_Ty≥Def
;

1441 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

1442 
	#CCMDATARAM_BASE
 ((
uöt32_t
)0x10000000Ë

	)

1443 
	#SRAM1_BASE
 ((
uöt32_t
)0x20000000Ë

	)

1444 
	#SRAM2_BASE
 ((
uöt32_t
)0x2001C000Ë

	)

1445 
	#SRAM3_BASE
 ((
uöt32_t
)0x20020000Ë

	)

1446 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

1447 
	#BKPSRAM_BASE
 ((
uöt32_t
)0x40024000Ë

	)

1449 #i‡
deföed
 (
STM32F40_41xxx
)

1450 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1453 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1454 
	#FMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1457 
	#CCMDATARAM_BB_BASE
 ((
uöt32_t
)0x12000000Ë

	)

1458 
	#SRAM1_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

1459 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x2201C000Ë

	)

1460 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22400000Ë

	)

1461 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

1462 
	#BKPSRAM_BB_BASE
 ((
uöt32_t
)0x42024000Ë

	)

1465 
	#SRAM_BASE
 
SRAM1_BASE


	)

1466 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1470 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1471 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1472 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1473 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1476 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1477 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1478 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1479 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1480 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1481 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1482 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1483 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1484 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1485 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1486 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1487 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1488 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1489 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1490 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1491 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1492 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1493 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1494 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1495 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1496 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1497 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1498 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1499 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1500 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1501 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1502 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1503 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1504 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1507 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1508 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1509 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1510 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1511 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1512 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1513 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1514 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1515 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1516 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1517 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1518 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1519 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1520 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1521 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1522 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1523 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1524 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1525 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1526 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1527 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1528 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1529 
	#LTDC_Layî1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1530 
	#LTDC_Layî2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1533 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1534 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1535 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1536 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1537 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1538 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1539 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1540 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1541 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1542 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1543 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1544 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1545 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1546 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1547 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1548 
	#DMA1_Såóm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1549 
	#DMA1_Såóm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1550 
	#DMA1_Såóm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1551 
	#DMA1_Såóm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1552 
	#DMA1_Såóm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1553 
	#DMA1_Såóm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1554 
	#DMA1_Såóm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1555 
	#DMA1_Såóm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1556 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1557 
	#DMA2_Såóm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1558 
	#DMA2_Såóm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1559 
	#DMA2_Såóm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1560 
	#DMA2_Såóm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1561 
	#DMA2_Såóm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1562 
	#DMA2_Såóm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1563 
	#DMA2_Såóm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1564 
	#DMA2_Såóm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1565 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1566 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1567 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1568 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1569 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1570 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1573 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1574 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1575 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1576 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

1577 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1579 #i‡
deföed
 (
STM32F40_41xxx
)

1581 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1582 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1583 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1584 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1585 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1588 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1590 
	#FMC_B™k1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

1591 
	#FMC_B™k1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

1592 
	#FMC_B™k2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

1593 
	#FMC_B™k3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

1594 
	#FMC_B™k4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

1595 
	#FMC_B™k5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

1599 
	#DBGMCU_BASE
 ((
uöt32_t
 )0xE0042000)

	)

1608 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

1609 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

1610 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

1611 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

1612 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

1613 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

1614 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

1615 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

1616 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

1617 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

1618 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

1619 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

1620 
	#I2S2ext
 ((
SPI_Ty≥Def
 *Ë
I2S2ext_BASE
)

	)

1621 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

1622 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

1623 
	#I2S3ext
 ((
SPI_Ty≥Def
 *Ë
I2S3ext_BASE
)

	)

1624 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

1625 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

1626 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

1627 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

1628 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

1629 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

1630 
	#I2C3
 ((
I2C_Ty≥Def
 *Ë
I2C3_BASE
)

	)

1631 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

1632 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

1633 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

1634 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

1635 
	#UART7
 ((
USART_Ty≥Def
 *Ë
UART7_BASE
)

	)

1636 
	#UART8
 ((
USART_Ty≥Def
 *Ë
UART8_BASE
)

	)

1637 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

1638 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

1639 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

1640 
	#USART6
 ((
USART_Ty≥Def
 *Ë
USART6_BASE
)

	)

1641 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

1642 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

1643 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

1644 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

1645 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

1646 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

1647 
	#SPI4
 ((
SPI_Ty≥Def
 *Ë
SPI4_BASE
)

	)

1648 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

1649 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

1650 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

1651 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

1652 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

1653 
	#SPI5
 ((
SPI_Ty≥Def
 *Ë
SPI5_BASE
)

	)

1654 
	#SPI6
 ((
SPI_Ty≥Def
 *Ë
SPI6_BASE
)

	)

1655 
	#SAI1
 ((
SAI_Ty≥Def
 *Ë
SAI1_BASE
)

	)

1656 
	#SAI1_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_A_BASE
)

	)

1657 
	#SAI1_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_B_BASE
)

	)

1658 
	#LTDC
 ((
LTDC_Ty≥Def
 *)
LTDC_BASE
)

	)

1659 
	#LTDC_Layî1
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî1_BASE
)

	)

1660 
	#LTDC_Layî2
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî2_BASE
)

	)

1661 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

1662 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

1663 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

1664 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

1665 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

1666 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

1667 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

1668 
	#GPIOH
 ((
GPIO_Ty≥Def
 *Ë
GPIOH_BASE
)

	)

1669 
	#GPIOI
 ((
GPIO_Ty≥Def
 *Ë
GPIOI_BASE
)

	)

1670 
	#GPIOJ
 ((
GPIO_Ty≥Def
 *Ë
GPIOJ_BASE
)

	)

1671 
	#GPIOK
 ((
GPIO_Ty≥Def
 *Ë
GPIOK_BASE
)

	)

1672 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

1673 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

1674 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

1675 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

1676 
	#DMA1_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm0_BASE
)

	)

1677 
	#DMA1_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm1_BASE
)

	)

1678 
	#DMA1_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm2_BASE
)

	)

1679 
	#DMA1_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm3_BASE
)

	)

1680 
	#DMA1_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm4_BASE
)

	)

1681 
	#DMA1_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm5_BASE
)

	)

1682 
	#DMA1_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm6_BASE
)

	)

1683 
	#DMA1_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm7_BASE
)

	)

1684 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

1685 
	#DMA2_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm0_BASE
)

	)

1686 
	#DMA2_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm1_BASE
)

	)

1687 
	#DMA2_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm2_BASE
)

	)

1688 
	#DMA2_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm3_BASE
)

	)

1689 
	#DMA2_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm4_BASE
)

	)

1690 
	#DMA2_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm5_BASE
)

	)

1691 
	#DMA2_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm6_BASE
)

	)

1692 
	#DMA2_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm7_BASE
)

	)

1693 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

1694 
	#DMA2D
 ((
DMA2D_Ty≥Def
 *)
DMA2D_BASE
)

	)

1695 
	#DCMI
 ((
DCMI_Ty≥Def
 *Ë
DCMI_BASE
)

	)

1696 
	#CRYP
 ((
CRYP_Ty≥Def
 *Ë
CRYP_BASE
)

	)

1697 
	#HASH
 ((
HASH_Ty≥Def
 *Ë
HASH_BASE
)

	)

1698 
	#HASH_DIGEST
 ((
HASH_DIGEST_Ty≥Def
 *Ë
HASH_DIGEST_BASE
)

	)

1699 
	#RNG
 ((
RNG_Ty≥Def
 *Ë
RNG_BASE
)

	)

1701 #i‡
deföed
 (
STM32F40_41xxx
)

1702 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

1703 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

1704 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

1705 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

1706 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

1709 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1710 
	#FMC_B™k1
 ((
FMC_B™k1_Ty≥Def
 *Ë
FMC_B™k1_R_BASE
)

	)

1711 
	#FMC_B™k1E
 ((
FMC_B™k1E_Ty≥Def
 *Ë
FMC_B™k1E_R_BASE
)

	)

1712 
	#FMC_B™k2
 ((
FMC_B™k2_Ty≥Def
 *Ë
FMC_B™k2_R_BASE
)

	)

1713 
	#FMC_B™k3
 ((
FMC_B™k3_Ty≥Def
 *Ë
FMC_B™k3_R_BASE
)

	)

1714 
	#FMC_B™k4
 ((
FMC_B™k4_Ty≥Def
 *Ë
FMC_B™k4_R_BASE
)

	)

1715 
	#FMC_B™k5_6
 ((
FMC_B™k5_6_Ty≥Def
 *Ë
FMC_B™k5_6_R_BASE
)

	)

1718 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

1742 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

1743 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

1744 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

1745 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

1746 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

1747 
	#ADC_SR_OVR
 ((
uöt8_t
)0x20Ë

	)

1750 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

1751 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

1752 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

1753 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

1754 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

1755 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

1756 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

1757 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

1758 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

1759 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

1760 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

1761 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

1762 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

1763 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

1764 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

1765 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

1766 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

1767 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

1768 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

1769 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

1770 
	#ADC_CR1_RES
 ((
uöt32_t
)0x03000000Ë

	)

1771 
	#ADC_CR1_RES_0
 ((
uöt32_t
)0x01000000Ë

	)

1772 
	#ADC_CR1_RES_1
 ((
uöt32_t
)0x02000000Ë

	)

1773 
	#ADC_CR1_OVRIE
 ((
uöt32_t
)0x04000000Ë

	)

1776 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

1777 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

1778 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

1779 
	#ADC_CR2_DDS
 ((
uöt32_t
)0x00000200Ë

	)

1780 
	#ADC_CR2_EOCS
 ((
uöt32_t
)0x00000400Ë

	)

1781 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

1782 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x000F0000Ë

	)

1783 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00010000Ë

	)

1784 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00020000Ë

	)

1785 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00040000Ë

	)

1786 
	#ADC_CR2_JEXTSEL_3
 ((
uöt32_t
)0x00080000Ë

	)

1787 
	#ADC_CR2_JEXTEN
 ((
uöt32_t
)0x00300000Ë

	)

1788 
	#ADC_CR2_JEXTEN_0
 ((
uöt32_t
)0x00100000Ë

	)

1789 
	#ADC_CR2_JEXTEN_1
 ((
uöt32_t
)0x00200000Ë

	)

1790 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00400000Ë

	)

1791 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x0F000000Ë

	)

1792 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

1793 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

1794 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

1795 
	#ADC_CR2_EXTSEL_3
 ((
uöt32_t
)0x08000000Ë

	)

1796 
	#ADC_CR2_EXTEN
 ((
uöt32_t
)0x30000000Ë

	)

1797 
	#ADC_CR2_EXTEN_0
 ((
uöt32_t
)0x10000000Ë

	)

1798 
	#ADC_CR2_EXTEN_1
 ((
uöt32_t
)0x20000000Ë

	)

1799 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x40000000Ë

	)

1802 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

1803 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

1804 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

1805 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

1806 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

1807 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

1808 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

1809 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

1810 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

1811 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

1812 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

1813 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

1814 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

1815 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

1816 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

1817 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

1818 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

1819 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

1820 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

1821 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

1822 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

1823 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

1824 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

1825 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

1826 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

1827 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

1828 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

1829 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

1830 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

1831 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

1832 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

1833 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

1834 
	#ADC_SMPR1_SMP18
 ((
uöt32_t
)0x07000000Ë

	)

1835 
	#ADC_SMPR1_SMP18_0
 ((
uöt32_t
)0x01000000Ë

	)

1836 
	#ADC_SMPR1_SMP18_1
 ((
uöt32_t
)0x02000000Ë

	)

1837 
	#ADC_SMPR1_SMP18_2
 ((
uöt32_t
)0x04000000Ë

	)

1840 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

1841 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

1842 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

1843 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

1844 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

1845 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

1846 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

1847 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

1848 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

1849 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

1850 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

1851 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

1852 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

1853 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

1854 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

1855 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

1856 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

1857 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

1858 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

1859 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

1860 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

1861 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

1862 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

1863 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

1864 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

1865 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

1866 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

1867 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

1868 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

1869 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

1870 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

1871 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

1872 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

1873 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

1874 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

1875 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

1876 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

1877 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

1878 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

1879 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

1882 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

1885 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

1888 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

1891 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

1894 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

1897 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

1900 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

1901 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

1902 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

1903 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

1904 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

1905 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

1906 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

1907 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

1908 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

1909 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

1910 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

1911 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

1912 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

1913 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

1914 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

1915 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

1916 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

1917 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

1918 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

1919 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

1920 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

1921 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

1922 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

1923 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

1924 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

1925 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

1926 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

1927 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

1928 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

1931 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

1932 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

1933 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

1934 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

1935 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

1936 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

1937 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

1938 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

1939 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

1940 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

1941 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

1942 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

1943 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

1944 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

1945 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

1946 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

1947 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

1948 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

1949 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

1950 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

1951 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

1952 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

1953 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

1954 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

1955 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

1956 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

1957 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

1958 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

1959 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

1960 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

1961 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

1962 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

1963 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

1964 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

1965 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

1966 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

1969 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

1970 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

1971 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

1972 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

1973 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

1974 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

1975 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

1976 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

1977 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

1978 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

1979 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

1980 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

1981 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

1982 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

1983 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

1984 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

1985 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

1986 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

1987 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

1988 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

1989 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

1990 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

1991 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

1992 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

1993 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

1994 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

1995 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

1996 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

1997 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

1998 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

1999 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

2000 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

2001 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

2002 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

2003 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

2004 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

2007 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

2008 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2009 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2010 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2011 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2012 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2013 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2014 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2015 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2016 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2017 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2018 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2019 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2020 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2021 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2022 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2023 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2024 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2025 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2026 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2027 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2028 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2029 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2030 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2031 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

2032 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

2033 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

2036 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2039 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2042 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2045 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2048 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

2049 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

2052 
	#ADC_CSR_AWD1
 ((
uöt32_t
)0x00000001Ë

	)

2053 
	#ADC_CSR_EOC1
 ((
uöt32_t
)0x00000002Ë

	)

2054 
	#ADC_CSR_JEOC1
 ((
uöt32_t
)0x00000004Ë

	)

2055 
	#ADC_CSR_JSTRT1
 ((
uöt32_t
)0x00000008Ë

	)

2056 
	#ADC_CSR_STRT1
 ((
uöt32_t
)0x00000010Ë

	)

2057 
	#ADC_CSR_DOVR1
 ((
uöt32_t
)0x00000020Ë

	)

2058 
	#ADC_CSR_AWD2
 ((
uöt32_t
)0x00000100Ë

	)

2059 
	#ADC_CSR_EOC2
 ((
uöt32_t
)0x00000200Ë

	)

2060 
	#ADC_CSR_JEOC2
 ((
uöt32_t
)0x00000400Ë

	)

2061 
	#ADC_CSR_JSTRT2
 ((
uöt32_t
)0x00000800Ë

	)

2062 
	#ADC_CSR_STRT2
 ((
uöt32_t
)0x00001000Ë

	)

2063 
	#ADC_CSR_DOVR2
 ((
uöt32_t
)0x00002000Ë

	)

2064 
	#ADC_CSR_AWD3
 ((
uöt32_t
)0x00010000Ë

	)

2065 
	#ADC_CSR_EOC3
 ((
uöt32_t
)0x00020000Ë

	)

2066 
	#ADC_CSR_JEOC3
 ((
uöt32_t
)0x00040000Ë

	)

2067 
	#ADC_CSR_JSTRT3
 ((
uöt32_t
)0x00080000Ë

	)

2068 
	#ADC_CSR_STRT3
 ((
uöt32_t
)0x00100000Ë

	)

2069 
	#ADC_CSR_DOVR3
 ((
uöt32_t
)0x00200000Ë

	)

2072 
	#ADC_CCR_MULTI
 ((
uöt32_t
)0x0000001FË

	)

2073 
	#ADC_CCR_MULTI_0
 ((
uöt32_t
)0x00000001Ë

	)

2074 
	#ADC_CCR_MULTI_1
 ((
uöt32_t
)0x00000002Ë

	)

2075 
	#ADC_CCR_MULTI_2
 ((
uöt32_t
)0x00000004Ë

	)

2076 
	#ADC_CCR_MULTI_3
 ((
uöt32_t
)0x00000008Ë

	)

2077 
	#ADC_CCR_MULTI_4
 ((
uöt32_t
)0x00000010Ë

	)

2078 
	#ADC_CCR_DELAY
 ((
uöt32_t
)0x00000F00Ë

	)

2079 
	#ADC_CCR_DELAY_0
 ((
uöt32_t
)0x00000100Ë

	)

2080 
	#ADC_CCR_DELAY_1
 ((
uöt32_t
)0x00000200Ë

	)

2081 
	#ADC_CCR_DELAY_2
 ((
uöt32_t
)0x00000400Ë

	)

2082 
	#ADC_CCR_DELAY_3
 ((
uöt32_t
)0x00000800Ë

	)

2083 
	#ADC_CCR_DDS
 ((
uöt32_t
)0x00002000Ë

	)

2084 
	#ADC_CCR_DMA
 ((
uöt32_t
)0x0000C000Ë

	)

2085 
	#ADC_CCR_DMA_0
 ((
uöt32_t
)0x00004000Ë

	)

2086 
	#ADC_CCR_DMA_1
 ((
uöt32_t
)0x00008000Ë

	)

2087 
	#ADC_CCR_ADCPRE
 ((
uöt32_t
)0x00030000Ë

	)

2088 
	#ADC_CCR_ADCPRE_0
 ((
uöt32_t
)0x00010000Ë

	)

2089 
	#ADC_CCR_ADCPRE_1
 ((
uöt32_t
)0x00020000Ë

	)

2090 
	#ADC_CCR_VBATE
 ((
uöt32_t
)0x00400000Ë

	)

2091 
	#ADC_CCR_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

2094 
	#ADC_CDR_DATA1
 ((
uöt32_t
)0x0000FFFFË

	)

2095 
	#ADC_CDR_DATA2
 ((
uöt32_t
)0xFFFF0000Ë

	)

2104 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

2105 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

2106 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

2107 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

2108 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

2109 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

2110 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

2111 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

2112 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

2115 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

2116 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

2117 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

2118 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

2119 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

2120 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

2121 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

2122 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

2123 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

2126 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

2127 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

2128 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

2129 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

2130 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

2131 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

2132 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

2133 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

2134 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

2135 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

2136 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

2137 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

2138 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

2139 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

2140 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

2141 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

2143 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

2144 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

2145 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

2146 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

2148 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

2149 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

2150 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

2151 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

2154 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

2155 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

2156 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

2157 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

2160 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

2161 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

2162 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

2163 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

2166 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

2167 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

2168 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

2169 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

2170 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

2171 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

2172 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

2173 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

2174 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

2175 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

2176 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

2177 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

2178 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

2179 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

2182 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

2183 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

2184 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

2186 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

2187 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

2188 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

2189 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

2191 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

2192 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

2195 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

2196 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

2197 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

2198 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

2199 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

2200 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

2204 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2205 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2206 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2207 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2208 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2211 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2212 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2213 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2216 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2217 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2218 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2219 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2222 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2223 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2224 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2225 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2228 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2229 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2230 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2231 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2232 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2235 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2236 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2237 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2240 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2241 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2242 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2243 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2246 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2247 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2248 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2249 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2252 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2253 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2254 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2255 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2256 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2259 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2260 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2261 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2264 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2265 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2266 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2267 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2270 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2271 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2272 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2273 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2276 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2277 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2278 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2279 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2282 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2283 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

2284 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2287 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2288 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2289 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2290 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2293 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2294 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2295 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2296 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2299 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2300 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2301 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2302 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2305 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2306 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

2307 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2310 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2311 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2312 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2313 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2316 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2317 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2318 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2319 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2323 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

2326 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

2327 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

2328 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

2329 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

2330 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

2331 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

2332 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

2333 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

2334 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

2335 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

2336 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

2337 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

2338 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

2339 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

2340 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

2343 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

2344 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

2345 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

2346 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

2347 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

2348 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

2349 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

2350 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

2351 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

2352 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

2353 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

2354 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

2355 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

2356 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

2357 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

2360 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

2361 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

2362 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

2363 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

2364 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

2365 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

2366 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

2367 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

2368 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

2369 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

2370 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

2371 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

2372 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

2373 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

2374 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

2377 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

2378 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

2379 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

2380 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

2381 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

2382 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

2383 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

2384 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

2385 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

2386 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

2387 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

2388 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

2389 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

2390 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

2391 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

2394 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2395 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2396 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2397 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2398 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2399 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2400 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2401 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2402 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2403 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2404 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2405 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2406 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2407 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2408 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2409 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2410 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2411 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2412 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2413 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2414 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2415 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2416 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2417 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2418 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2419 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2420 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2421 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2422 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2423 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2424 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2425 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2428 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2429 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2430 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2431 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2432 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2433 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2434 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2435 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2436 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2437 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2438 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2439 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2440 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2441 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2442 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2443 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2444 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2445 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2446 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2447 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2448 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2449 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2450 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2451 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2452 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2453 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2454 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2455 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2456 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2457 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2458 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2459 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2462 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2463 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2464 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2465 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2466 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2467 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2468 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2469 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2470 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2471 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2472 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2473 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2474 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2475 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2476 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2477 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2478 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2479 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2480 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2481 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2482 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2483 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2484 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2485 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2486 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2487 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2488 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2489 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2490 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2491 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2492 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2493 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2496 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2497 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2498 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2499 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2500 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2501 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2502 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2503 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2504 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2505 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2506 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2507 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2508 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2509 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2510 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2511 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2512 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2513 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2514 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2515 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2516 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2517 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2518 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2519 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2520 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2521 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2522 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2523 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2524 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2525 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2526 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2527 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2530 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2531 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2532 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2533 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2534 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2535 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2536 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2537 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2538 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2539 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2540 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2541 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2542 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2543 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2544 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2545 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2546 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2547 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2548 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2549 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2550 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2551 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2552 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2553 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2554 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2555 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2556 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2557 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2558 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2559 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2560 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2561 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2564 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2565 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2566 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2567 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2568 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2569 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2570 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2571 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2572 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2573 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2574 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2575 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2576 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2577 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2578 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2579 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2580 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2581 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2582 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2583 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2584 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2585 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2586 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2587 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2588 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2589 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2590 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2591 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2592 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2593 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2594 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2595 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2598 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2599 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2600 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2601 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2602 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2603 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2604 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2605 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2606 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2607 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2608 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2609 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2610 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2611 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2612 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2613 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2614 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2615 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2616 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2617 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2618 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2619 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2620 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2621 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2622 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2623 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2624 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2625 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2626 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2627 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2628 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2629 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2632 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2633 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2634 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2635 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2636 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2637 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2638 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2639 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2640 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2641 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2642 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2643 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2644 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2645 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2646 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2647 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2648 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2649 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2650 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2651 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2652 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2653 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2654 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2655 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2656 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2657 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2658 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2659 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2660 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2661 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2662 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2663 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2666 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2667 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2668 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2669 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2670 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2671 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2672 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2673 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2674 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2675 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2676 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2677 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2678 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2679 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2680 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2681 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2682 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2683 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2684 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2685 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2686 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2687 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2688 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2689 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2690 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2691 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2692 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2693 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2694 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2695 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2696 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2697 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2700 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2701 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2702 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2703 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2704 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2705 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2706 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2707 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2708 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2709 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2710 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2711 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2712 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2713 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2714 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2715 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2716 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2717 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2718 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2719 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2720 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2721 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2722 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2723 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2724 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2725 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2726 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2727 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2728 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2729 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2730 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2731 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2734 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2735 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2736 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2737 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2738 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2739 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2740 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2741 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2742 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2743 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2744 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2745 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2746 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2747 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2748 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2749 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2750 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2751 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2752 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2753 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2754 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2755 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2756 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2757 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2758 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2759 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2760 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2761 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2762 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2763 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2764 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2765 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2768 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2769 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2770 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2771 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2772 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2773 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2774 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2775 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2776 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2777 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2778 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2779 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2780 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2781 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2782 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2783 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2784 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2785 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2786 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2787 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2788 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2789 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2790 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2791 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2792 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2793 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2794 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2795 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2796 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2797 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2798 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2799 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2802 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2803 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2804 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2805 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2806 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2807 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2808 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2809 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2810 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2811 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2812 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2813 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2814 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2815 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2816 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2817 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2818 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2819 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2820 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2821 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2822 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2823 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2824 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2825 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2826 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2827 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2828 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2829 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2830 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2831 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2832 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2833 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2836 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2837 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2838 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2839 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2840 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2841 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2842 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2843 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2844 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2845 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2846 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2847 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2848 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2849 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2850 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2851 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2852 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2853 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2854 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2855 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2856 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2857 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2858 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2859 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2860 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2861 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2862 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2863 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2864 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2865 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2866 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2867 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2870 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2871 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2872 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2873 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2874 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2875 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2876 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2877 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2878 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2879 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2880 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2881 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2882 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2883 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2884 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2885 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2886 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2887 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2888 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2889 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2890 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2891 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2892 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2893 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2894 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2895 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2896 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2897 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2898 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2899 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2900 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2901 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2904 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2905 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2906 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2907 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2908 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2909 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2910 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2911 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2912 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2913 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2914 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2915 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2916 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2917 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2918 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2919 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2920 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2921 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2922 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2923 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2924 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2925 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2926 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2927 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2928 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2929 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2930 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2931 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2932 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2933 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2934 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2935 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2938 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2939 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2940 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2941 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2942 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2943 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2944 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2945 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2946 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2947 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2948 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2949 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2950 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2951 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2952 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2953 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2954 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2955 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2956 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2957 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2958 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2959 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2960 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2961 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2962 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2963 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2964 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2965 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2966 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2967 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2968 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2969 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2972 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2973 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2974 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2975 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2976 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2977 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2978 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2979 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2980 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2981 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2982 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2983 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2984 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2985 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2986 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2987 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2988 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2989 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2990 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2991 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2992 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2993 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2994 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2995 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2996 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2997 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2998 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2999 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3000 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3001 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3002 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3003 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3006 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3007 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3008 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3009 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3010 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3011 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3012 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3013 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3014 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3015 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3016 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3017 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3018 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3019 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3020 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3021 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3022 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3023 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3024 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3025 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3026 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3027 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3028 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3029 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3030 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3031 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3032 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3033 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3034 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3035 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3036 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3037 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3040 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3041 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3042 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3043 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3044 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3045 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3046 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3047 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3048 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3049 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3050 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3051 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3052 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3053 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3054 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3055 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3056 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3057 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3058 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3059 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3060 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3061 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3062 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3063 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3064 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3065 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3066 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3067 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3068 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3069 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3070 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3071 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3074 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3075 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3076 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3077 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3078 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3079 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3080 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3081 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3082 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3083 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3084 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3085 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3086 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3087 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3088 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3089 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3090 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3091 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3092 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3093 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3094 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3095 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3096 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3097 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3098 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3099 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3100 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3101 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3102 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3103 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3104 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3105 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3108 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3109 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3110 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3111 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3112 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3113 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3114 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3115 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3116 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3117 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3118 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3119 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3120 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3121 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3122 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3123 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3124 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3125 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3126 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3127 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3128 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3129 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3130 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3131 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3132 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3133 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3134 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3135 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3136 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3137 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3138 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3139 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3142 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3143 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3144 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3145 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3146 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3147 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3148 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3149 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3150 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3151 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3152 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3153 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3154 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3155 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3156 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3157 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3158 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3159 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3160 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3161 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3162 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3163 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3164 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3165 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3166 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3167 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3168 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3169 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3170 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3171 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3172 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3173 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3176 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3177 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3178 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3179 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3180 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3181 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3182 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3183 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3184 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3185 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3186 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3187 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3188 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3189 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3190 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3191 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3192 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3193 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3194 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3195 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3196 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3197 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3198 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3199 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3200 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3201 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3202 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3203 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3204 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3205 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3206 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3207 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3210 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3211 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3212 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3213 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3214 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3215 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3216 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3217 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3218 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3219 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3220 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3221 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3222 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3223 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3224 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3225 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3226 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3227 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3228 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3229 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3230 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3231 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3232 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3233 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3234 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3235 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3236 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3237 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3238 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3239 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3240 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3241 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3244 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3245 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3246 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3247 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3248 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3249 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3250 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3251 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3252 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3253 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3254 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3255 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3256 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3257 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3258 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3259 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3260 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3261 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3262 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3263 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3264 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3265 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3266 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3267 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3268 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3269 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3270 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3271 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3272 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3273 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3274 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3275 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3278 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3279 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3280 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3281 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3282 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3283 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3284 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3285 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3286 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3287 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3288 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3289 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3290 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3291 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3292 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3293 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3294 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3295 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3296 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3297 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3298 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3299 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3300 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3301 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3302 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3303 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3304 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3305 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3306 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3307 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3308 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3309 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3312 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3313 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3314 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3315 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3316 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3317 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3318 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3319 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3320 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3321 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3322 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3323 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3324 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3325 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3326 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3327 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3328 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3329 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3330 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3331 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3332 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3333 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3334 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3335 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3336 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3337 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3338 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3339 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3340 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3341 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3342 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3343 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3351 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

3355 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

3359 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

3367 
	#CRYP_CR_ALGODIR
 ((
uöt32_t
)0x00000004)

	)

3369 
	#CRYP_CR_ALGOMODE
 ((
uöt32_t
)0x00080038)

	)

3370 
	#CRYP_CR_ALGOMODE_0
 ((
uöt32_t
)0x00000008)

	)

3371 
	#CRYP_CR_ALGOMODE_1
 ((
uöt32_t
)0x00000010)

	)

3372 
	#CRYP_CR_ALGOMODE_2
 ((
uöt32_t
)0x00000020)

	)

3373 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

3374 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

3375 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

3376 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

3377 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

3378 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

3379 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

3380 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
uöt32_t
)0x00000038)

	)

3382 
	#CRYP_CR_DATATYPE
 ((
uöt32_t
)0x000000C0)

	)

3383 
	#CRYP_CR_DATATYPE_0
 ((
uöt32_t
)0x00000040)

	)

3384 
	#CRYP_CR_DATATYPE_1
 ((
uöt32_t
)0x00000080)

	)

3385 
	#CRYP_CR_KEYSIZE
 ((
uöt32_t
)0x00000300)

	)

3386 
	#CRYP_CR_KEYSIZE_0
 ((
uöt32_t
)0x00000100)

	)

3387 
	#CRYP_CR_KEYSIZE_1
 ((
uöt32_t
)0x00000200)

	)

3388 
	#CRYP_CR_FFLUSH
 ((
uöt32_t
)0x00004000)

	)

3389 
	#CRYP_CR_CRYPEN
 ((
uöt32_t
)0x00008000)

	)

3391 
	#CRYP_CR_GCM_CCMPH
 ((
uöt32_t
)0x00030000)

	)

3392 
	#CRYP_CR_GCM_CCMPH_0
 ((
uöt32_t
)0x00010000)

	)

3393 
	#CRYP_CR_GCM_CCMPH_1
 ((
uöt32_t
)0x00020000)

	)

3394 
	#CRYP_CR_ALGOMODE_3
 ((
uöt32_t
)0x00080000)

	)

3397 
	#CRYP_SR_IFEM
 ((
uöt32_t
)0x00000001)

	)

3398 
	#CRYP_SR_IFNF
 ((
uöt32_t
)0x00000002)

	)

3399 
	#CRYP_SR_OFNE
 ((
uöt32_t
)0x00000004)

	)

3400 
	#CRYP_SR_OFFU
 ((
uöt32_t
)0x00000008)

	)

3401 
	#CRYP_SR_BUSY
 ((
uöt32_t
)0x00000010)

	)

3403 
	#CRYP_DMACR_DIEN
 ((
uöt32_t
)0x00000001)

	)

3404 
	#CRYP_DMACR_DOEN
 ((
uöt32_t
)0x00000002)

	)

3406 
	#CRYP_IMSCR_INIM
 ((
uöt32_t
)0x00000001)

	)

3407 
	#CRYP_IMSCR_OUTIM
 ((
uöt32_t
)0x00000002)

	)

3409 
	#CRYP_RISR_OUTRIS
 ((
uöt32_t
)0x00000001)

	)

3410 
	#CRYP_RISR_INRIS
 ((
uöt32_t
)0x00000002)

	)

3412 
	#CRYP_MISR_INMIS
 ((
uöt32_t
)0x00000001)

	)

3413 
	#CRYP_MISR_OUTMIS
 ((
uöt32_t
)0x00000002)

	)

3421 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

3422 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

3423 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

3425 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

3426 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

3427 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

3428 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

3430 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

3431 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

3432 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

3434 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

3435 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

3436 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

3437 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

3438 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

3440 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

3441 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

3442 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

3443 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

3445 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

3446 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

3447 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

3448 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

3450 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

3451 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

3452 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

3454 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

3455 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

3456 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

3457 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

3458 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

3460 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

3463 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

3464 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

3467 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

3470 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

3473 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

3476 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

3479 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

3482 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

3485 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

3486 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

3489 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

3490 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

3493 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

3494 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

3497 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

3500 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

3503 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

3504 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

3518 
	#DCMI_CR_CAPTURE
 ((
uöt32_t
)0x00000001)

	)

3519 
	#DCMI_CR_CM
 ((
uöt32_t
)0x00000002)

	)

3520 
	#DCMI_CR_CROP
 ((
uöt32_t
)0x00000004)

	)

3521 
	#DCMI_CR_JPEG
 ((
uöt32_t
)0x00000008)

	)

3522 
	#DCMI_CR_ESS
 ((
uöt32_t
)0x00000010)

	)

3523 
	#DCMI_CR_PCKPOL
 ((
uöt32_t
)0x00000020)

	)

3524 
	#DCMI_CR_HSPOL
 ((
uöt32_t
)0x00000040)

	)

3525 
	#DCMI_CR_VSPOL
 ((
uöt32_t
)0x00000080)

	)

3526 
	#DCMI_CR_FCRC_0
 ((
uöt32_t
)0x00000100)

	)

3527 
	#DCMI_CR_FCRC_1
 ((
uöt32_t
)0x00000200)

	)

3528 
	#DCMI_CR_EDM_0
 ((
uöt32_t
)0x00000400)

	)

3529 
	#DCMI_CR_EDM_1
 ((
uöt32_t
)0x00000800)

	)

3530 
	#DCMI_CR_CRE
 ((
uöt32_t
)0x00001000)

	)

3531 
	#DCMI_CR_ENABLE
 ((
uöt32_t
)0x00004000)

	)

3534 
	#DCMI_SR_HSYNC
 ((
uöt32_t
)0x00000001)

	)

3535 
	#DCMI_SR_VSYNC
 ((
uöt32_t
)0x00000002)

	)

3536 
	#DCMI_SR_FNE
 ((
uöt32_t
)0x00000004)

	)

3539 
	#DCMI_RISR_FRAME_RIS
 ((
uöt32_t
)0x00000001)

	)

3540 
	#DCMI_RISR_OVF_RIS
 ((
uöt32_t
)0x00000002)

	)

3541 
	#DCMI_RISR_ERR_RIS
 ((
uöt32_t
)0x00000004)

	)

3542 
	#DCMI_RISR_VSYNC_RIS
 ((
uöt32_t
)0x00000008)

	)

3543 
	#DCMI_RISR_LINE_RIS
 ((
uöt32_t
)0x00000010)

	)

3546 
	#DCMI_IER_FRAME_IE
 ((
uöt32_t
)0x00000001)

	)

3547 
	#DCMI_IER_OVF_IE
 ((
uöt32_t
)0x00000002)

	)

3548 
	#DCMI_IER_ERR_IE
 ((
uöt32_t
)0x00000004)

	)

3549 
	#DCMI_IER_VSYNC_IE
 ((
uöt32_t
)0x00000008)

	)

3550 
	#DCMI_IER_LINE_IE
 ((
uöt32_t
)0x00000010)

	)

3553 
	#DCMI_MISR_FRAME_MIS
 ((
uöt32_t
)0x00000001)

	)

3554 
	#DCMI_MISR_OVF_MIS
 ((
uöt32_t
)0x00000002)

	)

3555 
	#DCMI_MISR_ERR_MIS
 ((
uöt32_t
)0x00000004)

	)

3556 
	#DCMI_MISR_VSYNC_MIS
 ((
uöt32_t
)0x00000008)

	)

3557 
	#DCMI_MISR_LINE_MIS
 ((
uöt32_t
)0x00000010)

	)

3560 
	#DCMI_ICR_FRAME_ISC
 ((
uöt32_t
)0x00000001)

	)

3561 
	#DCMI_ICR_OVF_ISC
 ((
uöt32_t
)0x00000002)

	)

3562 
	#DCMI_ICR_ERR_ISC
 ((
uöt32_t
)0x00000004)

	)

3563 
	#DCMI_ICR_VSYNC_ISC
 ((
uöt32_t
)0x00000008)

	)

3564 
	#DCMI_ICR_LINE_ISC
 ((
uöt32_t
)0x00000010)

	)

3572 
	#DMA_SxCR_CHSEL
 ((
uöt32_t
)0x0E000000)

	)

3573 
	#DMA_SxCR_CHSEL_0
 ((
uöt32_t
)0x02000000)

	)

3574 
	#DMA_SxCR_CHSEL_1
 ((
uöt32_t
)0x04000000)

	)

3575 
	#DMA_SxCR_CHSEL_2
 ((
uöt32_t
)0x08000000)

	)

3576 
	#DMA_SxCR_MBURST
 ((
uöt32_t
)0x01800000)

	)

3577 
	#DMA_SxCR_MBURST_0
 ((
uöt32_t
)0x00800000)

	)

3578 
	#DMA_SxCR_MBURST_1
 ((
uöt32_t
)0x01000000)

	)

3579 
	#DMA_SxCR_PBURST
 ((
uöt32_t
)0x00600000)

	)

3580 
	#DMA_SxCR_PBURST_0
 ((
uöt32_t
)0x00200000)

	)

3581 
	#DMA_SxCR_PBURST_1
 ((
uöt32_t
)0x00400000)

	)

3582 
	#DMA_SxCR_ACK
 ((
uöt32_t
)0x00100000)

	)

3583 
	#DMA_SxCR_CT
 ((
uöt32_t
)0x00080000)

	)

3584 
	#DMA_SxCR_DBM
 ((
uöt32_t
)0x00040000)

	)

3585 
	#DMA_SxCR_PL
 ((
uöt32_t
)0x00030000)

	)

3586 
	#DMA_SxCR_PL_0
 ((
uöt32_t
)0x00010000)

	)

3587 
	#DMA_SxCR_PL_1
 ((
uöt32_t
)0x00020000)

	)

3588 
	#DMA_SxCR_PINCOS
 ((
uöt32_t
)0x00008000)

	)

3589 
	#DMA_SxCR_MSIZE
 ((
uöt32_t
)0x00006000)

	)

3590 
	#DMA_SxCR_MSIZE_0
 ((
uöt32_t
)0x00002000)

	)

3591 
	#DMA_SxCR_MSIZE_1
 ((
uöt32_t
)0x00004000)

	)

3592 
	#DMA_SxCR_PSIZE
 ((
uöt32_t
)0x00001800)

	)

3593 
	#DMA_SxCR_PSIZE_0
 ((
uöt32_t
)0x00000800)

	)

3594 
	#DMA_SxCR_PSIZE_1
 ((
uöt32_t
)0x00001000)

	)

3595 
	#DMA_SxCR_MINC
 ((
uöt32_t
)0x00000400)

	)

3596 
	#DMA_SxCR_PINC
 ((
uöt32_t
)0x00000200)

	)

3597 
	#DMA_SxCR_CIRC
 ((
uöt32_t
)0x00000100)

	)

3598 
	#DMA_SxCR_DIR
 ((
uöt32_t
)0x000000C0)

	)

3599 
	#DMA_SxCR_DIR_0
 ((
uöt32_t
)0x00000040)

	)

3600 
	#DMA_SxCR_DIR_1
 ((
uöt32_t
)0x00000080)

	)

3601 
	#DMA_SxCR_PFCTRL
 ((
uöt32_t
)0x00000020)

	)

3602 
	#DMA_SxCR_TCIE
 ((
uöt32_t
)0x00000010)

	)

3603 
	#DMA_SxCR_HTIE
 ((
uöt32_t
)0x00000008)

	)

3604 
	#DMA_SxCR_TEIE
 ((
uöt32_t
)0x00000004)

	)

3605 
	#DMA_SxCR_DMEIE
 ((
uöt32_t
)0x00000002)

	)

3606 
	#DMA_SxCR_EN
 ((
uöt32_t
)0x00000001)

	)

3609 
	#DMA_SxNDT
 ((
uöt32_t
)0x0000FFFF)

	)

3610 
	#DMA_SxNDT_0
 ((
uöt32_t
)0x00000001)

	)

3611 
	#DMA_SxNDT_1
 ((
uöt32_t
)0x00000002)

	)

3612 
	#DMA_SxNDT_2
 ((
uöt32_t
)0x00000004)

	)

3613 
	#DMA_SxNDT_3
 ((
uöt32_t
)0x00000008)

	)

3614 
	#DMA_SxNDT_4
 ((
uöt32_t
)0x00000010)

	)

3615 
	#DMA_SxNDT_5
 ((
uöt32_t
)0x00000020)

	)

3616 
	#DMA_SxNDT_6
 ((
uöt32_t
)0x00000040)

	)

3617 
	#DMA_SxNDT_7
 ((
uöt32_t
)0x00000080)

	)

3618 
	#DMA_SxNDT_8
 ((
uöt32_t
)0x00000100)

	)

3619 
	#DMA_SxNDT_9
 ((
uöt32_t
)0x00000200)

	)

3620 
	#DMA_SxNDT_10
 ((
uöt32_t
)0x00000400)

	)

3621 
	#DMA_SxNDT_11
 ((
uöt32_t
)0x00000800)

	)

3622 
	#DMA_SxNDT_12
 ((
uöt32_t
)0x00001000)

	)

3623 
	#DMA_SxNDT_13
 ((
uöt32_t
)0x00002000)

	)

3624 
	#DMA_SxNDT_14
 ((
uöt32_t
)0x00004000)

	)

3625 
	#DMA_SxNDT_15
 ((
uöt32_t
)0x00008000)

	)

3628 
	#DMA_SxFCR_FEIE
 ((
uöt32_t
)0x00000080)

	)

3629 
	#DMA_SxFCR_FS
 ((
uöt32_t
)0x00000038)

	)

3630 
	#DMA_SxFCR_FS_0
 ((
uöt32_t
)0x00000008)

	)

3631 
	#DMA_SxFCR_FS_1
 ((
uöt32_t
)0x00000010)

	)

3632 
	#DMA_SxFCR_FS_2
 ((
uöt32_t
)0x00000020)

	)

3633 
	#DMA_SxFCR_DMDIS
 ((
uöt32_t
)0x00000004)

	)

3634 
	#DMA_SxFCR_FTH
 ((
uöt32_t
)0x00000003)

	)

3635 
	#DMA_SxFCR_FTH_0
 ((
uöt32_t
)0x00000001)

	)

3636 
	#DMA_SxFCR_FTH_1
 ((
uöt32_t
)0x00000002)

	)

3639 
	#DMA_LISR_TCIF3
 ((
uöt32_t
)0x08000000)

	)

3640 
	#DMA_LISR_HTIF3
 ((
uöt32_t
)0x04000000)

	)

3641 
	#DMA_LISR_TEIF3
 ((
uöt32_t
)0x02000000)

	)

3642 
	#DMA_LISR_DMEIF3
 ((
uöt32_t
)0x01000000)

	)

3643 
	#DMA_LISR_FEIF3
 ((
uöt32_t
)0x00400000)

	)

3644 
	#DMA_LISR_TCIF2
 ((
uöt32_t
)0x00200000)

	)

3645 
	#DMA_LISR_HTIF2
 ((
uöt32_t
)0x00100000)

	)

3646 
	#DMA_LISR_TEIF2
 ((
uöt32_t
)0x00080000)

	)

3647 
	#DMA_LISR_DMEIF2
 ((
uöt32_t
)0x00040000)

	)

3648 
	#DMA_LISR_FEIF2
 ((
uöt32_t
)0x00010000)

	)

3649 
	#DMA_LISR_TCIF1
 ((
uöt32_t
)0x00000800)

	)

3650 
	#DMA_LISR_HTIF1
 ((
uöt32_t
)0x00000400)

	)

3651 
	#DMA_LISR_TEIF1
 ((
uöt32_t
)0x00000200)

	)

3652 
	#DMA_LISR_DMEIF1
 ((
uöt32_t
)0x00000100)

	)

3653 
	#DMA_LISR_FEIF1
 ((
uöt32_t
)0x00000040)

	)

3654 
	#DMA_LISR_TCIF0
 ((
uöt32_t
)0x00000020)

	)

3655 
	#DMA_LISR_HTIF0
 ((
uöt32_t
)0x00000010)

	)

3656 
	#DMA_LISR_TEIF0
 ((
uöt32_t
)0x00000008)

	)

3657 
	#DMA_LISR_DMEIF0
 ((
uöt32_t
)0x00000004)

	)

3658 
	#DMA_LISR_FEIF0
 ((
uöt32_t
)0x00000001)

	)

3661 
	#DMA_HISR_TCIF7
 ((
uöt32_t
)0x08000000)

	)

3662 
	#DMA_HISR_HTIF7
 ((
uöt32_t
)0x04000000)

	)

3663 
	#DMA_HISR_TEIF7
 ((
uöt32_t
)0x02000000)

	)

3664 
	#DMA_HISR_DMEIF7
 ((
uöt32_t
)0x01000000)

	)

3665 
	#DMA_HISR_FEIF7
 ((
uöt32_t
)0x00400000)

	)

3666 
	#DMA_HISR_TCIF6
 ((
uöt32_t
)0x00200000)

	)

3667 
	#DMA_HISR_HTIF6
 ((
uöt32_t
)0x00100000)

	)

3668 
	#DMA_HISR_TEIF6
 ((
uöt32_t
)0x00080000)

	)

3669 
	#DMA_HISR_DMEIF6
 ((
uöt32_t
)0x00040000)

	)

3670 
	#DMA_HISR_FEIF6
 ((
uöt32_t
)0x00010000)

	)

3671 
	#DMA_HISR_TCIF5
 ((
uöt32_t
)0x00000800)

	)

3672 
	#DMA_HISR_HTIF5
 ((
uöt32_t
)0x00000400)

	)

3673 
	#DMA_HISR_TEIF5
 ((
uöt32_t
)0x00000200)

	)

3674 
	#DMA_HISR_DMEIF5
 ((
uöt32_t
)0x00000100)

	)

3675 
	#DMA_HISR_FEIF5
 ((
uöt32_t
)0x00000040)

	)

3676 
	#DMA_HISR_TCIF4
 ((
uöt32_t
)0x00000020)

	)

3677 
	#DMA_HISR_HTIF4
 ((
uöt32_t
)0x00000010)

	)

3678 
	#DMA_HISR_TEIF4
 ((
uöt32_t
)0x00000008)

	)

3679 
	#DMA_HISR_DMEIF4
 ((
uöt32_t
)0x00000004)

	)

3680 
	#DMA_HISR_FEIF4
 ((
uöt32_t
)0x00000001)

	)

3683 
	#DMA_LIFCR_CTCIF3
 ((
uöt32_t
)0x08000000)

	)

3684 
	#DMA_LIFCR_CHTIF3
 ((
uöt32_t
)0x04000000)

	)

3685 
	#DMA_LIFCR_CTEIF3
 ((
uöt32_t
)0x02000000)

	)

3686 
	#DMA_LIFCR_CDMEIF3
 ((
uöt32_t
)0x01000000)

	)

3687 
	#DMA_LIFCR_CFEIF3
 ((
uöt32_t
)0x00400000)

	)

3688 
	#DMA_LIFCR_CTCIF2
 ((
uöt32_t
)0x00200000)

	)

3689 
	#DMA_LIFCR_CHTIF2
 ((
uöt32_t
)0x00100000)

	)

3690 
	#DMA_LIFCR_CTEIF2
 ((
uöt32_t
)0x00080000)

	)

3691 
	#DMA_LIFCR_CDMEIF2
 ((
uöt32_t
)0x00040000)

	)

3692 
	#DMA_LIFCR_CFEIF2
 ((
uöt32_t
)0x00010000)

	)

3693 
	#DMA_LIFCR_CTCIF1
 ((
uöt32_t
)0x00000800)

	)

3694 
	#DMA_LIFCR_CHTIF1
 ((
uöt32_t
)0x00000400)

	)

3695 
	#DMA_LIFCR_CTEIF1
 ((
uöt32_t
)0x00000200)

	)

3696 
	#DMA_LIFCR_CDMEIF1
 ((
uöt32_t
)0x00000100)

	)

3697 
	#DMA_LIFCR_CFEIF1
 ((
uöt32_t
)0x00000040)

	)

3698 
	#DMA_LIFCR_CTCIF0
 ((
uöt32_t
)0x00000020)

	)

3699 
	#DMA_LIFCR_CHTIF0
 ((
uöt32_t
)0x00000010)

	)

3700 
	#DMA_LIFCR_CTEIF0
 ((
uöt32_t
)0x00000008)

	)

3701 
	#DMA_LIFCR_CDMEIF0
 ((
uöt32_t
)0x00000004)

	)

3702 
	#DMA_LIFCR_CFEIF0
 ((
uöt32_t
)0x00000001)

	)

3705 
	#DMA_HIFCR_CTCIF7
 ((
uöt32_t
)0x08000000)

	)

3706 
	#DMA_HIFCR_CHTIF7
 ((
uöt32_t
)0x04000000)

	)

3707 
	#DMA_HIFCR_CTEIF7
 ((
uöt32_t
)0x02000000)

	)

3708 
	#DMA_HIFCR_CDMEIF7
 ((
uöt32_t
)0x01000000)

	)

3709 
	#DMA_HIFCR_CFEIF7
 ((
uöt32_t
)0x00400000)

	)

3710 
	#DMA_HIFCR_CTCIF6
 ((
uöt32_t
)0x00200000)

	)

3711 
	#DMA_HIFCR_CHTIF6
 ((
uöt32_t
)0x00100000)

	)

3712 
	#DMA_HIFCR_CTEIF6
 ((
uöt32_t
)0x00080000)

	)

3713 
	#DMA_HIFCR_CDMEIF6
 ((
uöt32_t
)0x00040000)

	)

3714 
	#DMA_HIFCR_CFEIF6
 ((
uöt32_t
)0x00010000)

	)

3715 
	#DMA_HIFCR_CTCIF5
 ((
uöt32_t
)0x00000800)

	)

3716 
	#DMA_HIFCR_CHTIF5
 ((
uöt32_t
)0x00000400)

	)

3717 
	#DMA_HIFCR_CTEIF5
 ((
uöt32_t
)0x00000200)

	)

3718 
	#DMA_HIFCR_CDMEIF5
 ((
uöt32_t
)0x00000100)

	)

3719 
	#DMA_HIFCR_CFEIF5
 ((
uöt32_t
)0x00000040)

	)

3720 
	#DMA_HIFCR_CTCIF4
 ((
uöt32_t
)0x00000020)

	)

3721 
	#DMA_HIFCR_CHTIF4
 ((
uöt32_t
)0x00000010)

	)

3722 
	#DMA_HIFCR_CTEIF4
 ((
uöt32_t
)0x00000008)

	)

3723 
	#DMA_HIFCR_CDMEIF4
 ((
uöt32_t
)0x00000004)

	)

3724 
	#DMA_HIFCR_CFEIF4
 ((
uöt32_t
)0x00000001)

	)

3734 
	#DMA2D_CR_START
 ((
uöt32_t
)0x00000001Ë

	)

3735 
	#DMA2D_CR_SUSP
 ((
uöt32_t
)0x00000002Ë

	)

3736 
	#DMA2D_CR_ABORT
 ((
uöt32_t
)0x00000004Ë

	)

3737 
	#DMA2D_CR_TEIE
 ((
uöt32_t
)0x00000100Ë

	)

3738 
	#DMA2D_CR_TCIE
 ((
uöt32_t
)0x00000200Ë

	)

3739 
	#DMA2D_CR_TWIE
 ((
uöt32_t
)0x00000400Ë

	)

3740 
	#DMA2D_CR_CAEIE
 ((
uöt32_t
)0x00000800Ë

	)

3741 
	#DMA2D_CR_CTCIE
 ((
uöt32_t
)0x00001000Ë

	)

3742 
	#DMA2D_CR_CEIE
 ((
uöt32_t
)0x00002000Ë

	)

3743 
	#DMA2D_CR_MODE
 ((
uöt32_t
)0x00030000Ë

	)

3747 
	#DMA2D_ISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

3748 
	#DMA2D_ISR_TCIF
 ((
uöt32_t
)0x00000002Ë

	)

3749 
	#DMA2D_ISR_TWIF
 ((
uöt32_t
)0x00000004Ë

	)

3750 
	#DMA2D_ISR_CAEIF
 ((
uöt32_t
)0x00000008Ë

	)

3751 
	#DMA2D_ISR_CTCIF
 ((
uöt32_t
)0x00000010Ë

	)

3752 
	#DMA2D_ISR_CEIF
 ((
uöt32_t
)0x00000020Ë

	)

3756 
	#DMA2D_IFSR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

3757 
	#DMA2D_IFSR_CTCIF
 ((
uöt32_t
)0x00000002Ë

	)

3758 
	#DMA2D_IFSR_CTWIF
 ((
uöt32_t
)0x00000004Ë

	)

3759 
	#DMA2D_IFSR_CCAEIF
 ((
uöt32_t
)0x00000008Ë

	)

3760 
	#DMA2D_IFSR_CCTCIF
 ((
uöt32_t
)0x00000010Ë

	)

3761 
	#DMA2D_IFSR_CCEIF
 ((
uöt32_t
)0x00000020Ë

	)

3765 
	#DMA2D_FGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3769 
	#DMA2D_FGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

3773 
	#DMA2D_BGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3777 
	#DMA2D_BGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

3781 
	#DMA2D_FGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

3782 
	#DMA2D_FGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

3783 
	#DMA2D_FGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

3784 
	#DMA2D_FGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

3785 
	#DMA2D_FGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

3786 
	#DMA2D_FGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

3790 
	#DMA2D_FGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

3791 
	#DMA2D_FGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

3792 
	#DMA2D_FGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

3796 
	#DMA2D_BGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

3797 
	#DMA2D_BGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

3798 
	#DMA2D_BGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

3799 
	#DMA2D_BGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

3800 
	#DMA2D_BGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

3801 
	#DMA2D_BGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

3805 
	#DMA2D_BGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

3806 
	#DMA2D_BGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

3807 
	#DMA2D_BGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

3811 
	#DMA2D_FGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3815 
	#DMA2D_BGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3819 
	#DMA2D_OPFCCR_CM
 ((
uöt32_t
)0x00000007Ë

	)

3825 
	#DMA2D_OCOLR_BLUE_1
 ((
uöt32_t
)0x000000FFË

	)

3826 
	#DMA2D_OCOLR_GREEN_1
 ((
uöt32_t
)0x0000FF00Ë

	)

3827 
	#DMA2D_OCOLR_RED_1
 ((
uöt32_t
)0x00FF0000Ë

	)

3828 
	#DMA2D_OCOLR_ALPHA_1
 ((
uöt32_t
)0xFF000000Ë

	)

3831 
	#DMA2D_OCOLR_BLUE_2
 ((
uöt32_t
)0x0000001FË

	)

3832 
	#DMA2D_OCOLR_GREEN_2
 ((
uöt32_t
)0x000007E0Ë

	)

3833 
	#DMA2D_OCOLR_RED_2
 ((
uöt32_t
)0x0000F800Ë

	)

3836 
	#DMA2D_OCOLR_BLUE_3
 ((
uöt32_t
)0x0000001FË

	)

3837 
	#DMA2D_OCOLR_GREEN_3
 ((
uöt32_t
)0x000003E0Ë

	)

3838 
	#DMA2D_OCOLR_RED_3
 ((
uöt32_t
)0x00007C00Ë

	)

3839 
	#DMA2D_OCOLR_ALPHA_3
 ((
uöt32_t
)0x00008000Ë

	)

3842 
	#DMA2D_OCOLR_BLUE_4
 ((
uöt32_t
)0x0000000FË

	)

3843 
	#DMA2D_OCOLR_GREEN_4
 ((
uöt32_t
)0x000000F0Ë

	)

3844 
	#DMA2D_OCOLR_RED_4
 ((
uöt32_t
)0x00000F00Ë

	)

3845 
	#DMA2D_OCOLR_ALPHA_4
 ((
uöt32_t
)0x0000F000Ë

	)

3849 
	#DMA2D_OMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3853 
	#DMA2D_OOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

3857 
	#DMA2D_NLR_NL
 ((
uöt32_t
)0x0000FFFFË

	)

3858 
	#DMA2D_NLR_PL
 ((
uöt32_t
)0x3FFF0000Ë

	)

3862 
	#DMA2D_LWR_LW
 ((
uöt32_t
)0x0000FFFFË

	)

3866 
	#DMA2D_AMTCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

3867 
	#DMA2D_AMTCR_DT
 ((
uöt32_t
)0x0000FF00Ë

	)

3882 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3883 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3884 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3885 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3886 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3887 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3888 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3889 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3890 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3891 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3892 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3893 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3894 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3895 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3896 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3897 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3898 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3899 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3900 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3901 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3904 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3905 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3906 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3907 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3908 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3909 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3910 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3911 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3912 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3913 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3914 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3915 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3916 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3917 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3918 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3919 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3920 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3921 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3922 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3923 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3926 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3927 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3928 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3929 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3930 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3931 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3932 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3933 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3934 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3935 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3936 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3937 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3938 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3939 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3940 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3941 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3942 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3943 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3944 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3945 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3948 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3949 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3950 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3951 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3952 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3953 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3954 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3955 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3956 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3957 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3958 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3959 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3960 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3961 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3962 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3963 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3964 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3965 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3966 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3967 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3970 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

3971 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

3972 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

3973 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

3974 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

3975 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

3976 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

3977 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

3978 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

3979 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

3980 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

3981 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

3982 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

3983 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

3984 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

3985 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

3986 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

3987 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

3988 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

3989 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

3992 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

3993 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

3994 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

3995 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

3996 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

3997 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

3998 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

3999 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

4000 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

4001 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

4002 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

4003 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

4004 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

4005 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

4006 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

4007 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

4008 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

4009 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

4010 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

4011 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

4019 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x0000000F)

	)

4020 
	#FLASH_ACR_LATENCY_0WS
 ((
uöt32_t
)0x00000000)

	)

4021 
	#FLASH_ACR_LATENCY_1WS
 ((
uöt32_t
)0x00000001)

	)

4022 
	#FLASH_ACR_LATENCY_2WS
 ((
uöt32_t
)0x00000002)

	)

4023 
	#FLASH_ACR_LATENCY_3WS
 ((
uöt32_t
)0x00000003)

	)

4024 
	#FLASH_ACR_LATENCY_4WS
 ((
uöt32_t
)0x00000004)

	)

4025 
	#FLASH_ACR_LATENCY_5WS
 ((
uöt32_t
)0x00000005)

	)

4026 
	#FLASH_ACR_LATENCY_6WS
 ((
uöt32_t
)0x00000006)

	)

4027 
	#FLASH_ACR_LATENCY_7WS
 ((
uöt32_t
)0x00000007)

	)

4028 
	#FLASH_ACR_LATENCY_8WS
 ((
uöt32_t
)0x00000008)

	)

4029 
	#FLASH_ACR_LATENCY_9WS
 ((
uöt32_t
)0x00000009)

	)

4030 
	#FLASH_ACR_LATENCY_10WS
 ((
uöt32_t
)0x0000000A)

	)

4031 
	#FLASH_ACR_LATENCY_11WS
 ((
uöt32_t
)0x0000000B)

	)

4032 
	#FLASH_ACR_LATENCY_12WS
 ((
uöt32_t
)0x0000000C)

	)

4033 
	#FLASH_ACR_LATENCY_13WS
 ((
uöt32_t
)0x0000000D)

	)

4034 
	#FLASH_ACR_LATENCY_14WS
 ((
uöt32_t
)0x0000000E)

	)

4035 
	#FLASH_ACR_LATENCY_15WS
 ((
uöt32_t
)0x0000000F)

	)

4037 
	#FLASH_ACR_PRFTEN
 ((
uöt32_t
)0x00000100)

	)

4038 
	#FLASH_ACR_ICEN
 ((
uöt32_t
)0x00000200)

	)

4039 
	#FLASH_ACR_DCEN
 ((
uöt32_t
)0x00000400)

	)

4040 
	#FLASH_ACR_ICRST
 ((
uöt32_t
)0x00000800)

	)

4041 
	#FLASH_ACR_DCRST
 ((
uöt32_t
)0x00001000)

	)

4042 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

4043 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C03)

	)

4046 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000001)

	)

4047 
	#FLASH_SR_SOP
 ((
uöt32_t
)0x00000002)

	)

4048 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010)

	)

4049 
	#FLASH_SR_PGAERR
 ((
uöt32_t
)0x00000020)

	)

4050 
	#FLASH_SR_PGPERR
 ((
uöt32_t
)0x00000040)

	)

4051 
	#FLASH_SR_PGSERR
 ((
uöt32_t
)0x00000080)

	)

4052 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00010000)

	)

4055 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001)

	)

4056 
	#FLASH_CR_SER
 ((
uöt32_t
)0x00000002)

	)

4057 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004)

	)

4058 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4059 
	#FLASH_CR_SNB
 ((
uöt32_t
)0x000000F8)

	)

4060 
	#FLASH_CR_SNB_0
 ((
uöt32_t
)0x00000008)

	)

4061 
	#FLASH_CR_SNB_1
 ((
uöt32_t
)0x00000010)

	)

4062 
	#FLASH_CR_SNB_2
 ((
uöt32_t
)0x00000020)

	)

4063 
	#FLASH_CR_SNB_3
 ((
uöt32_t
)0x00000040)

	)

4064 
	#FLASH_CR_SNB_4
 ((
uöt32_t
)0x00000040)

	)

4065 
	#FLASH_CR_PSIZE
 ((
uöt32_t
)0x00000300)

	)

4066 
	#FLASH_CR_PSIZE_0
 ((
uöt32_t
)0x00000100)

	)

4067 
	#FLASH_CR_PSIZE_1
 ((
uöt32_t
)0x00000200)

	)

4068 
	#FLASH_CR_MER2
 ((
uöt32_t
)0x00008000)

	)

4069 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00010000)

	)

4070 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x01000000)

	)

4071 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x80000000)

	)

4074 
	#FLASH_OPTCR_OPTLOCK
 ((
uöt32_t
)0x00000001)

	)

4075 
	#FLASH_OPTCR_OPTSTRT
 ((
uöt32_t
)0x00000002)

	)

4076 
	#FLASH_OPTCR_BOR_LEV_0
 ((
uöt32_t
)0x00000004)

	)

4077 
	#FLASH_OPTCR_BOR_LEV_1
 ((
uöt32_t
)0x00000008)

	)

4078 
	#FLASH_OPTCR_BOR_LEV
 ((
uöt32_t
)0x0000000C)

	)

4079 
	#FLASH_OPTCR_BFB2
 ((
uöt32_t
)0x00000010)

	)

4081 
	#FLASH_OPTCR_WDG_SW
 ((
uöt32_t
)0x00000020)

	)

4082 
	#FLASH_OPTCR_nRST_STOP
 ((
uöt32_t
)0x00000040)

	)

4083 
	#FLASH_OPTCR_nRST_STDBY
 ((
uöt32_t
)0x00000080)

	)

4084 
	#FLASH_OPTCR_RDP
 ((
uöt32_t
)0x0000FF00)

	)

4085 
	#FLASH_OPTCR_RDP_0
 ((
uöt32_t
)0x00000100)

	)

4086 
	#FLASH_OPTCR_RDP_1
 ((
uöt32_t
)0x00000200)

	)

4087 
	#FLASH_OPTCR_RDP_2
 ((
uöt32_t
)0x00000400)

	)

4088 
	#FLASH_OPTCR_RDP_3
 ((
uöt32_t
)0x00000800)

	)

4089 
	#FLASH_OPTCR_RDP_4
 ((
uöt32_t
)0x00001000)

	)

4090 
	#FLASH_OPTCR_RDP_5
 ((
uöt32_t
)0x00002000)

	)

4091 
	#FLASH_OPTCR_RDP_6
 ((
uöt32_t
)0x00004000)

	)

4092 
	#FLASH_OPTCR_RDP_7
 ((
uöt32_t
)0x00008000)

	)

4093 
	#FLASH_OPTCR_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

4094 
	#FLASH_OPTCR_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

4095 
	#FLASH_OPTCR_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

4096 
	#FLASH_OPTCR_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

4097 
	#FLASH_OPTCR_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

4098 
	#FLASH_OPTCR_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

4099 
	#FLASH_OPTCR_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

4100 
	#FLASH_OPTCR_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

4101 
	#FLASH_OPTCR_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

4102 
	#FLASH_OPTCR_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

4103 
	#FLASH_OPTCR_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

4104 
	#FLASH_OPTCR_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

4105 
	#FLASH_OPTCR_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

4107 
	#FLASH_OPTCR_DB1M
 ((
uöt32_t
)0x40000000)

	)

4108 
	#FLASH_OPTCR_SPRMOD
 ((
uöt32_t
)0x80000000)

	)

4111 
	#FLASH_OPTCR1_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

4112 
	#FLASH_OPTCR1_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

4113 
	#FLASH_OPTCR1_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

4114 
	#FLASH_OPTCR1_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

4115 
	#FLASH_OPTCR1_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

4116 
	#FLASH_OPTCR1_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

4117 
	#FLASH_OPTCR1_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

4118 
	#FLASH_OPTCR1_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

4119 
	#FLASH_OPTCR1_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

4120 
	#FLASH_OPTCR1_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

4121 
	#FLASH_OPTCR1_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

4122 
	#FLASH_OPTCR1_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

4123 
	#FLASH_OPTCR1_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

4125 #i‡
deföed
 (
STM32F40_41xxx
)

4132 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4133 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4135 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4136 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4137 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4139 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4140 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4141 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4143 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4144 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4145 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4146 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4147 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4148 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4149 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4150 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4151 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4152 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4155 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4156 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4158 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4159 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4160 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4162 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4163 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4164 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4166 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4167 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4168 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4169 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4170 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4171 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4172 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4173 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4174 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4175 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4178 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4179 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4181 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4182 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4183 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4185 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4186 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4187 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4189 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4190 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4191 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4192 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4193 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4194 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4195 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4196 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4197 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4198 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4201 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4202 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4204 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4205 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4206 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4208 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4209 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4210 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4212 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4213 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4214 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4215 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4216 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4217 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4218 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4219 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4220 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4221 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4224 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4225 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4226 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4227 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4228 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4230 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4231 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4232 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4233 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4234 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4236 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4237 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4238 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4239 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4240 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4242 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4243 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4244 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4245 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4246 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4248 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4249 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4250 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4251 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4252 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4254 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4255 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4256 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4257 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4258 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4260 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4261 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4262 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4265 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4266 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4267 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4268 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4269 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4271 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4272 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4273 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4274 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4275 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4277 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4278 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4279 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4280 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4281 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4283 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4284 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4285 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4286 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4287 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4289 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4290 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4291 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4292 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4293 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4295 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4296 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4297 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4298 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4299 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4301 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4302 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4303 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4306 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4307 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4308 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4309 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4310 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4312 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4313 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4314 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4315 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4316 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4318 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4319 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4320 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4321 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4322 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4324 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4325 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4326 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4327 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4328 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4330 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4331 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4332 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4333 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4334 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4336 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4337 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4338 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4339 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4340 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4342 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4343 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4344 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4347 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4348 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4349 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4350 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4351 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4353 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4354 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4355 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4356 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4357 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4359 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4360 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4361 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4362 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4363 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4365 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4366 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4367 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4368 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4369 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4371 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4372 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4373 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4374 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4375 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4377 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4378 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4379 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4380 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4381 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4383 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4384 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4385 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4388 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4389 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4390 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4391 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4392 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4394 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4395 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4396 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4397 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4398 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4400 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4401 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4402 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4403 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4404 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4406 
	#FSMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4407 
	#FSMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4408 
	#FSMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4409 
	#FSMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4410 
	#FSMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4412 
	#FSMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4413 
	#FSMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4414 
	#FSMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4415 
	#FSMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4416 
	#FSMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4418 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4419 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4420 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4423 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4424 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4425 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4426 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4427 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4429 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4430 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4431 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4432 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4433 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4435 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4436 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4437 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4438 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4439 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4441 
	#FSMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4442 
	#FSMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4443 
	#FSMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4444 
	#FSMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4445 
	#FSMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4447 
	#FSMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4448 
	#FSMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4449 
	#FSMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4450 
	#FSMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4451 
	#FSMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4453 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4454 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4455 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4458 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4459 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4460 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4461 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4462 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4464 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4465 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4466 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4467 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4468 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4470 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4471 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4472 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4473 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4474 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4476 
	#FSMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4477 
	#FSMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4478 
	#FSMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4479 
	#FSMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4480 
	#FSMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4482 
	#FSMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4483 
	#FSMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4484 
	#FSMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4485 
	#FSMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4486 
	#FSMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4488 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4489 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4490 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4493 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4494 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4495 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4496 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4497 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4499 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4500 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4501 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4502 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4503 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4505 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4506 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4507 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4508 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4509 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4511 
	#FSMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4512 
	#FSMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4513 
	#FSMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4514 
	#FSMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4515 
	#FSMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4517 
	#FSMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4518 
	#FSMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4519 
	#FSMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4520 
	#FSMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4521 
	#FSMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4523 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4524 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4525 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4528 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4529 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4530 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4532 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4533 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4534 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4536 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4538 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4539 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4540 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4541 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4542 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4544 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4545 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4546 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4547 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4548 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4550 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4551 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4552 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4553 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4556 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4557 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4558 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4560 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4561 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4562 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4564 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4566 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4567 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4568 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4569 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4570 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4572 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4573 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4574 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4575 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4576 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4578 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4579 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4580 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4581 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4584 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4585 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4586 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4588 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4589 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4590 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4592 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4594 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4595 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4596 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4597 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4598 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4600 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4601 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4602 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4603 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4604 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4606 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4607 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4608 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4609 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4612 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

4613 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

4614 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

4615 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

4616 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

4617 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

4618 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4621 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

4622 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

4623 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

4624 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

4625 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

4626 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

4627 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4630 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

4631 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

4632 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

4633 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

4634 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

4635 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

4636 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4639 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

4640 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

4641 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

4642 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

4643 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

4644 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

4645 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

4646 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

4647 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

4649 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

4650 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

4651 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

4652 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

4653 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

4654 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

4655 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

4656 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

4657 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

4659 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

4660 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

4661 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

4662 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

4663 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

4664 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

4665 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

4666 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

4667 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4669 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4670 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4671 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4672 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4673 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4674 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4675 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4676 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4677 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4680 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

4681 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4682 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4683 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4684 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4685 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4686 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4687 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4688 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4690 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4691 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4692 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4693 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4694 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4695 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4696 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4697 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4698 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4700 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4701 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4702 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4703 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4704 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4705 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4706 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4707 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4708 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4710 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4711 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4712 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4713 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4714 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4715 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4716 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4717 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4718 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4721 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

4722 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4723 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4724 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4725 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4726 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4727 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4728 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4729 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4731 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4732 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4733 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4734 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4735 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4736 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4737 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4738 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4739 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4741 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4742 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4743 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4744 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4745 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4746 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4747 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4748 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4749 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4751 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4752 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4753 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4754 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4755 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4756 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4757 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4758 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4759 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4762 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

4763 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

4764 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

4765 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

4766 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

4767 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

4768 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

4769 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

4770 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

4772 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

4773 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

4774 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

4775 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

4776 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

4777 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

4778 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

4779 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

4780 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

4782 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

4783 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

4784 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

4785 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

4786 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

4787 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

4788 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

4789 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

4790 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4792 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4793 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4794 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4795 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4796 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4797 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4798 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4799 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4800 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4803 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

4804 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4805 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4806 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4807 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4808 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4809 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4810 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4811 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4813 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4814 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4815 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4816 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4817 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4818 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4819 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4820 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4821 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4823 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4824 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4825 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4826 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4827 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4828 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4829 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4830 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4831 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4833 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4834 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4835 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4836 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4837 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4838 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4839 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4840 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4841 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4844 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

4845 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4846 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4847 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4848 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4849 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4850 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4851 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4852 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4854 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4855 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4856 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4857 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4858 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4859 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4860 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4861 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4862 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4864 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4865 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4866 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4867 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4868 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4869 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4870 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4871 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4872 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4874 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4875 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4876 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4877 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4878 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4879 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4880 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4881 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4882 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4885 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

4886 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4887 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4888 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4889 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4890 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4891 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4892 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4893 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4895 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4896 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4897 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4898 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4899 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4900 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4901 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4902 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4903 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4905 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4906 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4907 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4908 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4909 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4910 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4911 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4912 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4913 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4915 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4916 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4917 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4918 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4919 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4920 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4921 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4922 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4923 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4926 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

4929 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

4932 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

4939 
	#FMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4940 
	#FMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4942 
	#FMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4943 
	#FMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4944 
	#FMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4946 
	#FMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4947 
	#FMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4948 
	#FMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4950 
	#FMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4951 
	#FMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4952 
	#FMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4953 
	#FMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4954 
	#FMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4955 
	#FMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4956 
	#FMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4957 
	#FMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4958 
	#FMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4959 
	#FMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4960 
	#FMC_BCR1_CCLKEN
 ((
uöt32_t
)0x00100000Ë

	)

4963 
	#FMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4964 
	#FMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4966 
	#FMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4967 
	#FMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4968 
	#FMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4970 
	#FMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4971 
	#FMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4972 
	#FMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4974 
	#FMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4975 
	#FMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4976 
	#FMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4977 
	#FMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4978 
	#FMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4979 
	#FMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4980 
	#FMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4981 
	#FMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4982 
	#FMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4983 
	#FMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4986 
	#FMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4987 
	#FMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4989 
	#FMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4990 
	#FMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4991 
	#FMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4993 
	#FMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4994 
	#FMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4995 
	#FMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4997 
	#FMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4998 
	#FMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4999 
	#FMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5000 
	#FMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5001 
	#FMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5002 
	#FMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5003 
	#FMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5004 
	#FMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5005 
	#FMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5006 
	#FMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5009 
	#FMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5010 
	#FMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5012 
	#FMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5013 
	#FMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5014 
	#FMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5016 
	#FMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5017 
	#FMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5018 
	#FMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5020 
	#FMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5021 
	#FMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5022 
	#FMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5023 
	#FMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5024 
	#FMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5025 
	#FMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5026 
	#FMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5027 
	#FMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5028 
	#FMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5029 
	#FMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5032 
	#FMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5033 
	#FMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5034 
	#FMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5035 
	#FMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5036 
	#FMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5038 
	#FMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5039 
	#FMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5040 
	#FMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5041 
	#FMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5042 
	#FMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5044 
	#FMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5045 
	#FMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5046 
	#FMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5047 
	#FMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5048 
	#FMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5049 
	#FMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5050 
	#FMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5051 
	#FMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5052 
	#FMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5054 
	#FMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5055 
	#FMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5056 
	#FMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5057 
	#FMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5058 
	#FMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5060 
	#FMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5061 
	#FMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5062 
	#FMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5063 
	#FMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5064 
	#FMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5066 
	#FMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5067 
	#FMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5068 
	#FMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5069 
	#FMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5070 
	#FMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5072 
	#FMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5073 
	#FMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5074 
	#FMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5077 
	#FMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5078 
	#FMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5079 
	#FMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5080 
	#FMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5081 
	#FMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5083 
	#FMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5084 
	#FMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5085 
	#FMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5086 
	#FMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5087 
	#FMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5089 
	#FMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5090 
	#FMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5091 
	#FMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5092 
	#FMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5093 
	#FMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5094 
	#FMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5095 
	#FMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5096 
	#FMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5097 
	#FMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5099 
	#FMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5100 
	#FMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5101 
	#FMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5102 
	#FMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5103 
	#FMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5105 
	#FMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5106 
	#FMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5107 
	#FMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5108 
	#FMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5109 
	#FMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5111 
	#FMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5112 
	#FMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5113 
	#FMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5114 
	#FMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5115 
	#FMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5117 
	#FMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5118 
	#FMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5119 
	#FMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5122 
	#FMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5123 
	#FMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5124 
	#FMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5125 
	#FMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5126 
	#FMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5128 
	#FMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5129 
	#FMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5130 
	#FMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5131 
	#FMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5132 
	#FMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5134 
	#FMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5135 
	#FMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5136 
	#FMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5137 
	#FMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5138 
	#FMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5139 
	#FMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5140 
	#FMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5141 
	#FMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5142 
	#FMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5144 
	#FMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5145 
	#FMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5146 
	#FMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5147 
	#FMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5148 
	#FMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5150 
	#FMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5151 
	#FMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5152 
	#FMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5153 
	#FMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5154 
	#FMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5156 
	#FMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5157 
	#FMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5158 
	#FMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5159 
	#FMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5160 
	#FMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5162 
	#FMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5163 
	#FMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5164 
	#FMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5167 
	#FMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5168 
	#FMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5169 
	#FMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5170 
	#FMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5171 
	#FMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5173 
	#FMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5174 
	#FMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5175 
	#FMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5176 
	#FMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5177 
	#FMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5179 
	#FMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5180 
	#FMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5181 
	#FMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5182 
	#FMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5183 
	#FMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5184 
	#FMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5185 
	#FMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5186 
	#FMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5187 
	#FMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5189 
	#FMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5190 
	#FMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5191 
	#FMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5192 
	#FMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5193 
	#FMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5195 
	#FMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5196 
	#FMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5197 
	#FMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5198 
	#FMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5199 
	#FMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5201 
	#FMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5202 
	#FMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5203 
	#FMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5204 
	#FMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5205 
	#FMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5207 
	#FMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5208 
	#FMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5209 
	#FMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5212 
	#FMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5213 
	#FMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5214 
	#FMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5215 
	#FMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5216 
	#FMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5218 
	#FMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5219 
	#FMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5220 
	#FMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5221 
	#FMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5222 
	#FMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5224 
	#FMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5225 
	#FMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5226 
	#FMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5227 
	#FMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5228 
	#FMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5229 
	#FMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5230 
	#FMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5231 
	#FMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5232 
	#FMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5234 
	#FMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5235 
	#FMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5236 
	#FMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5237 
	#FMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5238 
	#FMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5240 
	#FMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5241 
	#FMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5242 
	#FMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5243 
	#FMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5244 
	#FMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5246 
	#FMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5247 
	#FMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5248 
	#FMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5251 
	#FMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5252 
	#FMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5253 
	#FMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5254 
	#FMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5255 
	#FMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5257 
	#FMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5258 
	#FMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5259 
	#FMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5260 
	#FMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5261 
	#FMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5263 
	#FMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5264 
	#FMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5265 
	#FMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5266 
	#FMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5267 
	#FMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5268 
	#FMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5269 
	#FMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5270 
	#FMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5271 
	#FMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5273 
	#FMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5274 
	#FMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5275 
	#FMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5276 
	#FMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5277 
	#FMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5279 
	#FMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5280 
	#FMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5281 
	#FMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5282 
	#FMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5283 
	#FMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5285 
	#FMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5286 
	#FMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5287 
	#FMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5290 
	#FMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5291 
	#FMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5292 
	#FMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5293 
	#FMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5294 
	#FMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5296 
	#FMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5297 
	#FMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5298 
	#FMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5299 
	#FMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5300 
	#FMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5302 
	#FMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5303 
	#FMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5304 
	#FMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5305 
	#FMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5306 
	#FMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5307 
	#FMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5308 
	#FMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5309 
	#FMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5310 
	#FMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5312 
	#FMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5313 
	#FMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5314 
	#FMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5315 
	#FMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5316 
	#FMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5318 
	#FMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5319 
	#FMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5320 
	#FMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5321 
	#FMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5322 
	#FMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5324 
	#FMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5325 
	#FMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5326 
	#FMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5329 
	#FMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5330 
	#FMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5331 
	#FMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5332 
	#FMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5333 
	#FMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5335 
	#FMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5336 
	#FMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5337 
	#FMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5338 
	#FMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5339 
	#FMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5341 
	#FMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5342 
	#FMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5343 
	#FMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5344 
	#FMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5345 
	#FMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5346 
	#FMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5347 
	#FMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5348 
	#FMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5349 
	#FMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5351 
	#FMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5352 
	#FMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5353 
	#FMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5354 
	#FMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5355 
	#FMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5357 
	#FMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5358 
	#FMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5359 
	#FMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5360 
	#FMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5361 
	#FMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5363 
	#FMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5364 
	#FMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5365 
	#FMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5368 
	#FMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5369 
	#FMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5370 
	#FMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5372 
	#FMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5373 
	#FMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5374 
	#FMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5376 
	#FMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5378 
	#FMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5379 
	#FMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5380 
	#FMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5381 
	#FMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5382 
	#FMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5384 
	#FMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5385 
	#FMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5386 
	#FMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5387 
	#FMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5388 
	#FMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5390 
	#FMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5391 
	#FMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5392 
	#FMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5393 
	#FMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5396 
	#FMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5397 
	#FMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5398 
	#FMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5400 
	#FMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5401 
	#FMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5402 
	#FMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5404 
	#FMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5406 
	#FMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5407 
	#FMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5408 
	#FMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5409 
	#FMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5410 
	#FMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5412 
	#FMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5413 
	#FMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5414 
	#FMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5415 
	#FMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5416 
	#FMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5418 
	#FMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5419 
	#FMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5420 
	#FMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5421 
	#FMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5424 
	#FMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5425 
	#FMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5426 
	#FMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5428 
	#FMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5429 
	#FMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5430 
	#FMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5432 
	#FMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5434 
	#FMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5435 
	#FMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5436 
	#FMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5437 
	#FMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5438 
	#FMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5440 
	#FMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5441 
	#FMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5442 
	#FMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5443 
	#FMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5444 
	#FMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5446 
	#FMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5447 
	#FMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5448 
	#FMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5449 
	#FMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5452 
	#FMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5453 
	#FMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5454 
	#FMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5455 
	#FMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5456 
	#FMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5457 
	#FMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5458 
	#FMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5461 
	#FMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

5462 
	#FMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

5463 
	#FMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

5464 
	#FMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

5465 
	#FMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

5466 
	#FMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

5467 
	#FMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5470 
	#FMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

5471 
	#FMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

5472 
	#FMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

5473 
	#FMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

5474 
	#FMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

5475 
	#FMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

5476 
	#FMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5479 
	#FMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

5480 
	#FMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5481 
	#FMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5482 
	#FMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5483 
	#FMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5484 
	#FMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5485 
	#FMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5486 
	#FMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5487 
	#FMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5489 
	#FMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5490 
	#FMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5491 
	#FMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5492 
	#FMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5493 
	#FMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5494 
	#FMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5495 
	#FMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5496 
	#FMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5497 
	#FMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5499 
	#FMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5500 
	#FMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5501 
	#FMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5502 
	#FMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5503 
	#FMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5504 
	#FMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5505 
	#FMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5506 
	#FMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5507 
	#FMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5509 
	#FMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5510 
	#FMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5511 
	#FMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5512 
	#FMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5513 
	#FMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5514 
	#FMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5515 
	#FMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5516 
	#FMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5517 
	#FMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5520 
	#FMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

5521 
	#FMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5522 
	#FMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5523 
	#FMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5524 
	#FMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5525 
	#FMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5526 
	#FMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5527 
	#FMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5528 
	#FMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5530 
	#FMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5531 
	#FMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5532 
	#FMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5533 
	#FMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5534 
	#FMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5535 
	#FMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5536 
	#FMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5537 
	#FMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5538 
	#FMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5540 
	#FMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5541 
	#FMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5542 
	#FMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5543 
	#FMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5544 
	#FMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5545 
	#FMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5546 
	#FMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5547 
	#FMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5548 
	#FMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5550 
	#FMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5551 
	#FMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5552 
	#FMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5553 
	#FMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5554 
	#FMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5555 
	#FMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5556 
	#FMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5557 
	#FMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5558 
	#FMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5561 
	#FMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

5562 
	#FMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5563 
	#FMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5564 
	#FMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5565 
	#FMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5566 
	#FMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5567 
	#FMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5568 
	#FMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5569 
	#FMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5571 
	#FMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5572 
	#FMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5573 
	#FMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5574 
	#FMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5575 
	#FMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5576 
	#FMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5577 
	#FMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5578 
	#FMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5579 
	#FMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5581 
	#FMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5582 
	#FMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5583 
	#FMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5584 
	#FMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5585 
	#FMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5586 
	#FMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5587 
	#FMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5588 
	#FMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5589 
	#FMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5591 
	#FMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5592 
	#FMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5593 
	#FMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5594 
	#FMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5595 
	#FMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5596 
	#FMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5597 
	#FMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5598 
	#FMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5599 
	#FMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5602 
	#FMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

5603 
	#FMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5604 
	#FMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5605 
	#FMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5606 
	#FMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5607 
	#FMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5608 
	#FMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5609 
	#FMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5610 
	#FMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5612 
	#FMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5613 
	#FMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5614 
	#FMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5615 
	#FMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5616 
	#FMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5617 
	#FMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5618 
	#FMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5619 
	#FMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5620 
	#FMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5622 
	#FMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5623 
	#FMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5624 
	#FMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5625 
	#FMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5626 
	#FMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5627 
	#FMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5628 
	#FMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5629 
	#FMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5630 
	#FMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5632 
	#FMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5633 
	#FMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5634 
	#FMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5635 
	#FMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5636 
	#FMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5637 
	#FMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5638 
	#FMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5639 
	#FMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5640 
	#FMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5643 
	#FMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

5644 
	#FMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5645 
	#FMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5646 
	#FMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5647 
	#FMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5648 
	#FMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5649 
	#FMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5650 
	#FMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5651 
	#FMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5653 
	#FMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5654 
	#FMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5655 
	#FMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5656 
	#FMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5657 
	#FMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5658 
	#FMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5659 
	#FMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5660 
	#FMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5661 
	#FMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5663 
	#FMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5664 
	#FMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5665 
	#FMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5666 
	#FMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5667 
	#FMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5668 
	#FMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5669 
	#FMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5670 
	#FMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5671 
	#FMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5673 
	#FMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5674 
	#FMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5675 
	#FMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5676 
	#FMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5677 
	#FMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5678 
	#FMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5679 
	#FMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5680 
	#FMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5681 
	#FMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5684 
	#FMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

5685 
	#FMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5686 
	#FMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5687 
	#FMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5688 
	#FMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5689 
	#FMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5690 
	#FMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5691 
	#FMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5692 
	#FMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5694 
	#FMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5695 
	#FMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5696 
	#FMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5697 
	#FMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5698 
	#FMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5699 
	#FMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5700 
	#FMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5701 
	#FMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5702 
	#FMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5704 
	#FMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5705 
	#FMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5706 
	#FMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5707 
	#FMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5708 
	#FMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5709 
	#FMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5710 
	#FMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5711 
	#FMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5712 
	#FMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5714 
	#FMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5715 
	#FMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5716 
	#FMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5717 
	#FMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5718 
	#FMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5719 
	#FMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5720 
	#FMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5721 
	#FMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5722 
	#FMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5725 
	#FMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

5726 
	#FMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5727 
	#FMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5728 
	#FMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5729 
	#FMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5730 
	#FMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5731 
	#FMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5732 
	#FMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5733 
	#FMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5735 
	#FMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5736 
	#FMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5737 
	#FMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5738 
	#FMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5739 
	#FMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5740 
	#FMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5741 
	#FMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5742 
	#FMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5743 
	#FMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5745 
	#FMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5746 
	#FMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5747 
	#FMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5748 
	#FMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5749 
	#FMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5750 
	#FMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5751 
	#FMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5752 
	#FMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5753 
	#FMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5755 
	#FMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5756 
	#FMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5757 
	#FMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5758 
	#FMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5759 
	#FMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5760 
	#FMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5761 
	#FMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5762 
	#FMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5763 
	#FMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5766 
	#FMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5769 
	#FMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5772 
	#FMC_SDCR1_NC
 ((
uöt32_t
)0x00000003Ë

	)

5773 
	#FMC_SDCR1_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

5774 
	#FMC_SDCR1_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

5776 
	#FMC_SDCR1_NR
 ((
uöt32_t
)0x0000000CË

	)

5777 
	#FMC_SDCR1_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

5778 
	#FMC_SDCR1_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

5780 
	#FMC_SDCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5781 
	#FMC_SDCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5782 
	#FMC_SDCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5784 
	#FMC_SDCR1_NB
 ((
uöt32_t
)0x00000040Ë

	)

5786 
	#FMC_SDCR1_CAS
 ((
uöt32_t
)0x00000180Ë

	)

5787 
	#FMC_SDCR1_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

5788 
	#FMC_SDCR1_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

5790 
	#FMC_SDCR1_WP
 ((
uöt32_t
)0x00000200Ë

	)

5792 
	#FMC_SDCR1_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

5793 
	#FMC_SDCR1_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

5794 
	#FMC_SDCR1_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

5796 
	#FMC_SDCR1_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

5798 
	#FMC_SDCR1_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

5799 
	#FMC_SDCR1_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

5800 
	#FMC_SDCR1_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

5803 
	#FMC_SDCR2_NC
 ((
uöt32_t
)0x00000003Ë

	)

5804 
	#FMC_SDCR2_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

5805 
	#FMC_SDCR2_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

5807 
	#FMC_SDCR2_NR
 ((
uöt32_t
)0x0000000CË

	)

5808 
	#FMC_SDCR2_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

5809 
	#FMC_SDCR2_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

5811 
	#FMC_SDCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5812 
	#FMC_SDCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5813 
	#FMC_SDCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5815 
	#FMC_SDCR2_NB
 ((
uöt32_t
)0x00000040Ë

	)

5817 
	#FMC_SDCR2_CAS
 ((
uöt32_t
)0x00000180Ë

	)

5818 
	#FMC_SDCR2_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

5819 
	#FMC_SDCR2_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

5821 
	#FMC_SDCR2_WP
 ((
uöt32_t
)0x00000200Ë

	)

5823 
	#FMC_SDCR2_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

5824 
	#FMC_SDCR2_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

5825 
	#FMC_SDCR2_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

5827 
	#FMC_SDCR2_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

5829 
	#FMC_SDCR2_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

5830 
	#FMC_SDCR2_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

5831 
	#FMC_SDCR2_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

5834 
	#FMC_SDTR1_TMRD
 ((
uöt32_t
)0x0000000FË

	)

5835 
	#FMC_SDTR1_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

5836 
	#FMC_SDTR1_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

5837 
	#FMC_SDTR1_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

5838 
	#FMC_SDTR1_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

5840 
	#FMC_SDTR1_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

5841 
	#FMC_SDTR1_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

5842 
	#FMC_SDTR1_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

5843 
	#FMC_SDTR1_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

5844 
	#FMC_SDTR1_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

5846 
	#FMC_SDTR1_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

5847 
	#FMC_SDTR1_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

5848 
	#FMC_SDTR1_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

5849 
	#FMC_SDTR1_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

5850 
	#FMC_SDTR1_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

5852 
	#FMC_SDTR1_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

5853 
	#FMC_SDTR1_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

5854 
	#FMC_SDTR1_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

5855 
	#FMC_SDTR1_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

5857 
	#FMC_SDTR1_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

5858 
	#FMC_SDTR1_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

5859 
	#FMC_SDTR1_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

5860 
	#FMC_SDTR1_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

5862 
	#FMC_SDTR1_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

5863 
	#FMC_SDTR1_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

5864 
	#FMC_SDTR1_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

5865 
	#FMC_SDTR1_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

5867 
	#FMC_SDTR1_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

5868 
	#FMC_SDTR1_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

5869 
	#FMC_SDTR1_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

5870 
	#FMC_SDTR1_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

5873 
	#FMC_SDTR2_TMRD
 ((
uöt32_t
)0x0000000FË

	)

5874 
	#FMC_SDTR2_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

5875 
	#FMC_SDTR2_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

5876 
	#FMC_SDTR2_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

5877 
	#FMC_SDTR2_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

5879 
	#FMC_SDTR2_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

5880 
	#FMC_SDTR2_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

5881 
	#FMC_SDTR2_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

5882 
	#FMC_SDTR2_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

5883 
	#FMC_SDTR2_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

5885 
	#FMC_SDTR2_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

5886 
	#FMC_SDTR2_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

5887 
	#FMC_SDTR2_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

5888 
	#FMC_SDTR2_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

5889 
	#FMC_SDTR2_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

5891 
	#FMC_SDTR2_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

5892 
	#FMC_SDTR2_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

5893 
	#FMC_SDTR2_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

5894 
	#FMC_SDTR2_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

5896 
	#FMC_SDTR2_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

5897 
	#FMC_SDTR2_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

5898 
	#FMC_SDTR2_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

5899 
	#FMC_SDTR2_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

5901 
	#FMC_SDTR2_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

5902 
	#FMC_SDTR2_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

5903 
	#FMC_SDTR2_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

5904 
	#FMC_SDTR2_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

5906 
	#FMC_SDTR2_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

5907 
	#FMC_SDTR2_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

5908 
	#FMC_SDTR2_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

5909 
	#FMC_SDTR2_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

5912 
	#FMC_SDCMR_MODE
 ((
uöt32_t
)0x00000007Ë

	)

5913 
	#FMC_SDCMR_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

5914 
	#FMC_SDCMR_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

5915 
	#FMC_SDCMR_MODE_2
 ((
uöt32_t
)0x00000003Ë

	)

5917 
	#FMC_SDCMR_CTB2
 ((
uöt32_t
)0x00000008Ë

	)

5919 
	#FMC_SDCMR_CTB1
 ((
uöt32_t
)0x00000010Ë

	)

5921 
	#FMC_SDCMR_NRFS
 ((
uöt32_t
)0x000001E0Ë

	)

5922 
	#FMC_SDCMR_NRFS_0
 ((
uöt32_t
)0x00000020Ë

	)

5923 
	#FMC_SDCMR_NRFS_1
 ((
uöt32_t
)0x00000040Ë

	)

5924 
	#FMC_SDCMR_NRFS_2
 ((
uöt32_t
)0x00000080Ë

	)

5925 
	#FMC_SDCMR_NRFS_3
 ((
uöt32_t
)0x00000100Ë

	)

5927 
	#FMC_SDCMR_MRD
 ((
uöt32_t
)0x003FFE00Ë

	)

5930 
	#FMC_SDRTR_CRE
 ((
uöt32_t
)0x00000001Ë

	)

5932 
	#FMC_SDRTR_COUNT
 ((
uöt32_t
)0x00003FFEË

	)

5934 
	#FMC_SDRTR_REIE
 ((
uöt32_t
)0x00004000Ë

	)

5937 
	#FMC_SDSR_RE
 ((
uöt32_t
)0x00000001Ë

	)

5939 
	#FMC_SDSR_MODES1
 ((
uöt32_t
)0x00000006Ë

	)

5940 
	#FMC_SDSR_MODES1_0
 ((
uöt32_t
)0x00000002Ë

	)

5941 
	#FMC_SDSR_MODES1_1
 ((
uöt32_t
)0x00000004Ë

	)

5943 
	#FMC_SDSR_MODES2
 ((
uöt32_t
)0x00000018Ë

	)

5944 
	#FMC_SDSR_MODES2_0
 ((
uöt32_t
)0x00000008Ë

	)

5945 
	#FMC_SDSR_MODES2_1
 ((
uöt32_t
)0x00000010Ë

	)

5947 
	#FMC_SDSR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

5957 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

5958 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

5959 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

5961 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

5962 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

5963 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

5965 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

5966 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

5967 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

5969 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

5970 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

5971 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

5973 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

5974 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

5975 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

5977 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

5978 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

5979 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

5981 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

5982 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

5983 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

5985 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

5986 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

5987 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

5989 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

5990 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

5991 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

5993 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

5994 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

5995 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

5997 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

5998 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

5999 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

6001 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

6002 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

6003 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

6005 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

6006 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

6007 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

6009 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

6010 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

6011 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

6013 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

6014 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

6015 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

6017 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

6018 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

6019 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

6022 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

6023 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

6024 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

6025 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

6026 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

6027 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

6028 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

6029 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

6030 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

6031 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

6032 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

6033 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

6034 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

6035 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

6036 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

6037 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

6040 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

6041 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

6042 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

6044 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

6045 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

6046 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

6048 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

6049 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

6050 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

6052 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

6053 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

6054 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

6056 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

6057 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

6058 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

6060 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

6061 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

6062 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

6064 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

6065 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

6066 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

6068 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

6069 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

6070 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

6072 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

6073 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

6074 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

6076 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

6077 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

6078 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

6080 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

6081 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

6082 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

6084 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

6085 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

6086 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

6088 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

6089 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

6090 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

6092 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

6093 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

6094 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

6096 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

6097 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

6098 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

6100 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

6101 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

6102 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

6105 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

6106 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

6107 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

6109 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

6110 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

6111 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

6113 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

6114 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

6115 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

6117 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

6118 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

6119 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

6121 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

6122 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

6123 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

6125 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

6126 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

6127 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

6129 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

6130 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

6131 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

6133 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

6134 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

6135 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

6137 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

6138 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

6139 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

6141 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

6142 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

6143 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

6145 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

6146 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

6147 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

6149 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

6150 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

6151 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

6153 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

6154 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

6155 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

6157 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

6158 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

6159 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

6161 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

6162 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

6163 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

6165 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

6166 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

6167 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

6170 
	#GPIO_IDR_IDR_0
 ((
uöt32_t
)0x00000001)

	)

6171 
	#GPIO_IDR_IDR_1
 ((
uöt32_t
)0x00000002)

	)

6172 
	#GPIO_IDR_IDR_2
 ((
uöt32_t
)0x00000004)

	)

6173 
	#GPIO_IDR_IDR_3
 ((
uöt32_t
)0x00000008)

	)

6174 
	#GPIO_IDR_IDR_4
 ((
uöt32_t
)0x00000010)

	)

6175 
	#GPIO_IDR_IDR_5
 ((
uöt32_t
)0x00000020)

	)

6176 
	#GPIO_IDR_IDR_6
 ((
uöt32_t
)0x00000040)

	)

6177 
	#GPIO_IDR_IDR_7
 ((
uöt32_t
)0x00000080)

	)

6178 
	#GPIO_IDR_IDR_8
 ((
uöt32_t
)0x00000100)

	)

6179 
	#GPIO_IDR_IDR_9
 ((
uöt32_t
)0x00000200)

	)

6180 
	#GPIO_IDR_IDR_10
 ((
uöt32_t
)0x00000400)

	)

6181 
	#GPIO_IDR_IDR_11
 ((
uöt32_t
)0x00000800)

	)

6182 
	#GPIO_IDR_IDR_12
 ((
uöt32_t
)0x00001000)

	)

6183 
	#GPIO_IDR_IDR_13
 ((
uöt32_t
)0x00002000)

	)

6184 
	#GPIO_IDR_IDR_14
 ((
uöt32_t
)0x00004000)

	)

6185 
	#GPIO_IDR_IDR_15
 ((
uöt32_t
)0x00008000)

	)

6187 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

6188 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

6189 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

6190 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

6191 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

6192 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

6193 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

6194 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

6195 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

6196 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

6197 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

6198 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

6199 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

6200 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

6201 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

6202 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

6205 
	#GPIO_ODR_ODR_0
 ((
uöt32_t
)0x00000001)

	)

6206 
	#GPIO_ODR_ODR_1
 ((
uöt32_t
)0x00000002)

	)

6207 
	#GPIO_ODR_ODR_2
 ((
uöt32_t
)0x00000004)

	)

6208 
	#GPIO_ODR_ODR_3
 ((
uöt32_t
)0x00000008)

	)

6209 
	#GPIO_ODR_ODR_4
 ((
uöt32_t
)0x00000010)

	)

6210 
	#GPIO_ODR_ODR_5
 ((
uöt32_t
)0x00000020)

	)

6211 
	#GPIO_ODR_ODR_6
 ((
uöt32_t
)0x00000040)

	)

6212 
	#GPIO_ODR_ODR_7
 ((
uöt32_t
)0x00000080)

	)

6213 
	#GPIO_ODR_ODR_8
 ((
uöt32_t
)0x00000100)

	)

6214 
	#GPIO_ODR_ODR_9
 ((
uöt32_t
)0x00000200)

	)

6215 
	#GPIO_ODR_ODR_10
 ((
uöt32_t
)0x00000400)

	)

6216 
	#GPIO_ODR_ODR_11
 ((
uöt32_t
)0x00000800)

	)

6217 
	#GPIO_ODR_ODR_12
 ((
uöt32_t
)0x00001000)

	)

6218 
	#GPIO_ODR_ODR_13
 ((
uöt32_t
)0x00002000)

	)

6219 
	#GPIO_ODR_ODR_14
 ((
uöt32_t
)0x00004000)

	)

6220 
	#GPIO_ODR_ODR_15
 ((
uöt32_t
)0x00008000)

	)

6222 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

6223 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

6224 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

6225 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

6226 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

6227 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

6228 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

6229 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

6230 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

6231 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

6232 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

6233 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

6234 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

6235 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

6236 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

6237 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

6240 
	#GPIO_BSRR_BS_0
 ((
uöt32_t
)0x00000001)

	)

6241 
	#GPIO_BSRR_BS_1
 ((
uöt32_t
)0x00000002)

	)

6242 
	#GPIO_BSRR_BS_2
 ((
uöt32_t
)0x00000004)

	)

6243 
	#GPIO_BSRR_BS_3
 ((
uöt32_t
)0x00000008)

	)

6244 
	#GPIO_BSRR_BS_4
 ((
uöt32_t
)0x00000010)

	)

6245 
	#GPIO_BSRR_BS_5
 ((
uöt32_t
)0x00000020)

	)

6246 
	#GPIO_BSRR_BS_6
 ((
uöt32_t
)0x00000040)

	)

6247 
	#GPIO_BSRR_BS_7
 ((
uöt32_t
)0x00000080)

	)

6248 
	#GPIO_BSRR_BS_8
 ((
uöt32_t
)0x00000100)

	)

6249 
	#GPIO_BSRR_BS_9
 ((
uöt32_t
)0x00000200)

	)

6250 
	#GPIO_BSRR_BS_10
 ((
uöt32_t
)0x00000400)

	)

6251 
	#GPIO_BSRR_BS_11
 ((
uöt32_t
)0x00000800)

	)

6252 
	#GPIO_BSRR_BS_12
 ((
uöt32_t
)0x00001000)

	)

6253 
	#GPIO_BSRR_BS_13
 ((
uöt32_t
)0x00002000)

	)

6254 
	#GPIO_BSRR_BS_14
 ((
uöt32_t
)0x00004000)

	)

6255 
	#GPIO_BSRR_BS_15
 ((
uöt32_t
)0x00008000)

	)

6256 
	#GPIO_BSRR_BR_0
 ((
uöt32_t
)0x00010000)

	)

6257 
	#GPIO_BSRR_BR_1
 ((
uöt32_t
)0x00020000)

	)

6258 
	#GPIO_BSRR_BR_2
 ((
uöt32_t
)0x00040000)

	)

6259 
	#GPIO_BSRR_BR_3
 ((
uöt32_t
)0x00080000)

	)

6260 
	#GPIO_BSRR_BR_4
 ((
uöt32_t
)0x00100000)

	)

6261 
	#GPIO_BSRR_BR_5
 ((
uöt32_t
)0x00200000)

	)

6262 
	#GPIO_BSRR_BR_6
 ((
uöt32_t
)0x00400000)

	)

6263 
	#GPIO_BSRR_BR_7
 ((
uöt32_t
)0x00800000)

	)

6264 
	#GPIO_BSRR_BR_8
 ((
uöt32_t
)0x01000000)

	)

6265 
	#GPIO_BSRR_BR_9
 ((
uöt32_t
)0x02000000)

	)

6266 
	#GPIO_BSRR_BR_10
 ((
uöt32_t
)0x04000000)

	)

6267 
	#GPIO_BSRR_BR_11
 ((
uöt32_t
)0x08000000)

	)

6268 
	#GPIO_BSRR_BR_12
 ((
uöt32_t
)0x10000000)

	)

6269 
	#GPIO_BSRR_BR_13
 ((
uöt32_t
)0x20000000)

	)

6270 
	#GPIO_BSRR_BR_14
 ((
uöt32_t
)0x40000000)

	)

6271 
	#GPIO_BSRR_BR_15
 ((
uöt32_t
)0x80000000)

	)

6279 
	#HASH_CR_INIT
 ((
uöt32_t
)0x00000004)

	)

6280 
	#HASH_CR_DMAE
 ((
uöt32_t
)0x00000008)

	)

6281 
	#HASH_CR_DATATYPE
 ((
uöt32_t
)0x00000030)

	)

6282 
	#HASH_CR_DATATYPE_0
 ((
uöt32_t
)0x00000010)

	)

6283 
	#HASH_CR_DATATYPE_1
 ((
uöt32_t
)0x00000020)

	)

6284 
	#HASH_CR_MODE
 ((
uöt32_t
)0x00000040)

	)

6285 
	#HASH_CR_ALGO
 ((
uöt32_t
)0x00040080)

	)

6286 
	#HASH_CR_ALGO_0
 ((
uöt32_t
)0x00000080)

	)

6287 
	#HASH_CR_ALGO_1
 ((
uöt32_t
)0x00040000)

	)

6288 
	#HASH_CR_NBW
 ((
uöt32_t
)0x00000F00)

	)

6289 
	#HASH_CR_NBW_0
 ((
uöt32_t
)0x00000100)

	)

6290 
	#HASH_CR_NBW_1
 ((
uöt32_t
)0x00000200)

	)

6291 
	#HASH_CR_NBW_2
 ((
uöt32_t
)0x00000400)

	)

6292 
	#HASH_CR_NBW_3
 ((
uöt32_t
)0x00000800)

	)

6293 
	#HASH_CR_DINNE
 ((
uöt32_t
)0x00001000)

	)

6294 
	#HASH_CR_MDMAT
 ((
uöt32_t
)0x00002000)

	)

6295 
	#HASH_CR_LKEY
 ((
uöt32_t
)0x00010000)

	)

6298 
	#HASH_STR_NBW
 ((
uöt32_t
)0x0000001F)

	)

6299 
	#HASH_STR_NBW_0
 ((
uöt32_t
)0x00000001)

	)

6300 
	#HASH_STR_NBW_1
 ((
uöt32_t
)0x00000002)

	)

6301 
	#HASH_STR_NBW_2
 ((
uöt32_t
)0x00000004)

	)

6302 
	#HASH_STR_NBW_3
 ((
uöt32_t
)0x00000008)

	)

6303 
	#HASH_STR_NBW_4
 ((
uöt32_t
)0x00000010)

	)

6304 
	#HASH_STR_DCAL
 ((
uöt32_t
)0x00000100)

	)

6307 
	#HASH_IMR_DINIM
 ((
uöt32_t
)0x00000001)

	)

6308 
	#HASH_IMR_DCIM
 ((
uöt32_t
)0x00000002)

	)

6311 
	#HASH_SR_DINIS
 ((
uöt32_t
)0x00000001)

	)

6312 
	#HASH_SR_DCIS
 ((
uöt32_t
)0x00000002)

	)

6313 
	#HASH_SR_DMAS
 ((
uöt32_t
)0x00000004)

	)

6314 
	#HASH_SR_BUSY
 ((
uöt32_t
)0x00000008)

	)

6322 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

6323 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

6324 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

6325 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

6326 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

6327 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

6328 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

6329 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

6330 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

6331 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

6332 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

6333 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

6334 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

6335 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

6338 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

6339 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

6340 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

6341 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

6342 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

6343 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

6344 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

6346 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

6347 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

6348 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

6349 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

6350 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

6353 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

6354 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

6356 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

6357 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

6358 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

6359 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

6360 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

6361 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

6362 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

6363 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

6364 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

6365 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

6367 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

6370 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

6371 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

6374 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

6377 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

6378 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

6379 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

6380 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

6381 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

6382 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

6383 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

6384 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

6385 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

6386 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

6387 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

6388 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

6389 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

6390 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

6393 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

6394 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

6395 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

6396 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

6397 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

6398 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

6399 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

6400 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

6403 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

6404 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

6405 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

6408 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

6411 
	#I2C_FLTR_DNF
 ((
uöt8_t
)0x0FË

	)

6412 
	#I2C_FLTR_ANOFF
 ((
uöt8_t
)0x10Ë

	)

6420 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

6423 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

6424 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

6425 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

6426 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

6429 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

6432 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

6433 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

6443 
	#LTDC_SSCR_VSH
 ((
uöt32_t
)0x000007FFË

	)

6444 
	#LTDC_SSCR_HSW
 ((
uöt32_t
)0x0FFF0000Ë

	)

6448 
	#LTDC_BPCR_AVBP
 ((
uöt32_t
)0x000007FFË

	)

6449 
	#LTDC_BPCR_AHBP
 ((
uöt32_t
)0x0FFF0000Ë

	)

6453 
	#LTDC_AWCR_AAH
 ((
uöt32_t
)0x000007FFË

	)

6454 
	#LTDC_AWCR_AAW
 ((
uöt32_t
)0x0FFF0000Ë

	)

6458 
	#LTDC_TWCR_TOTALH
 ((
uöt32_t
)0x000007FFË

	)

6459 
	#LTDC_TWCR_TOTALW
 ((
uöt32_t
)0x0FFF0000Ë

	)

6463 
	#LTDC_GCR_LTDCEN
 ((
uöt32_t
)0x00000001Ë

	)

6464 
	#LTDC_GCR_DBW
 ((
uöt32_t
)0x00000070Ë

	)

6465 
	#LTDC_GCR_DGW
 ((
uöt32_t
)0x00000700Ë

	)

6466 
	#LTDC_GCR_DRW
 ((
uöt32_t
)0x00007000Ë

	)

6467 
	#LTDC_GCR_DTEN
 ((
uöt32_t
)0x00010000Ë

	)

6468 
	#LTDC_GCR_PCPOL
 ((
uöt32_t
)0x10000000Ë

	)

6469 
	#LTDC_GCR_DEPOL
 ((
uöt32_t
)0x20000000Ë

	)

6470 
	#LTDC_GCR_VSPOL
 ((
uöt32_t
)0x40000000Ë

	)

6471 
	#LTDC_GCR_HSPOL
 ((
uöt32_t
)0x80000000Ë

	)

6475 
	#LTDC_SRCR_IMR
 ((
uöt32_t
)0x00000001Ë

	)

6476 
	#LTDC_SRCR_VBR
 ((
uöt32_t
)0x00000002Ë

	)

6480 
	#LTDC_BCCR_BCBLUE
 ((
uöt32_t
)0x000000FFË

	)

6481 
	#LTDC_BCCR_BCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

6482 
	#LTDC_BCCR_BCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

6486 
	#LTDC_IER_LIE
 ((
uöt32_t
)0x00000001Ë

	)

6487 
	#LTDC_IER_FUIE
 ((
uöt32_t
)0x00000002Ë

	)

6488 
	#LTDC_IER_TERRIE
 ((
uöt32_t
)0x00000004Ë

	)

6489 
	#LTDC_IER_RRIE
 ((
uöt32_t
)0x00000008Ë

	)

6493 
	#LTDC_ISR_LIF
 ((
uöt32_t
)0x00000001Ë

	)

6494 
	#LTDC_ISR_FUIF
 ((
uöt32_t
)0x00000002Ë

	)

6495 
	#LTDC_ISR_TERRIF
 ((
uöt32_t
)0x00000004Ë

	)

6496 
	#LTDC_ISR_RRIF
 ((
uöt32_t
)0x00000008Ë

	)

6500 
	#LTDC_ICR_CLIF
 ((
uöt32_t
)0x00000001Ë

	)

6501 
	#LTDC_ICR_CFUIF
 ((
uöt32_t
)0x00000002Ë

	)

6502 
	#LTDC_ICR_CTERRIF
 ((
uöt32_t
)0x00000004Ë

	)

6503 
	#LTDC_ICR_CRRIF
 ((
uöt32_t
)0x00000008Ë

	)

6507 
	#LTDC_LIPCR_LIPOS
 ((
uöt32_t
)0x000007FFË

	)

6511 
	#LTDC_CPSR_CYPOS
 ((
uöt32_t
)0x0000FFFFË

	)

6512 
	#LTDC_CPSR_CXPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

6516 
	#LTDC_CDSR_VDES
 ((
uöt32_t
)0x00000001Ë

	)

6517 
	#LTDC_CDSR_HDES
 ((
uöt32_t
)0x00000002Ë

	)

6518 
	#LTDC_CDSR_VSYNCS
 ((
uöt32_t
)0x00000004Ë

	)

6519 
	#LTDC_CDSR_HSYNCS
 ((
uöt32_t
)0x00000008Ë

	)

6523 
	#LTDC_LxCR_LEN
 ((
uöt32_t
)0x00000001Ë

	)

6524 
	#LTDC_LxCR_COLKEN
 ((
uöt32_t
)0x00000002Ë

	)

6525 
	#LTDC_LxCR_CLUTEN
 ((
uöt32_t
)0x00000010Ë

	)

6529 
	#LTDC_LxWHPCR_WHSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

6530 
	#LTDC_LxWHPCR_WHSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

6534 
	#LTDC_LxWVPCR_WVSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

6535 
	#LTDC_LxWVPCR_WVSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

6539 
	#LTDC_LxCKCR_CKBLUE
 ((
uöt32_t
)0x000000FFË

	)

6540 
	#LTDC_LxCKCR_CKGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

6541 
	#LTDC_LxCKCR_CKRED
 ((
uöt32_t
)0x00FF0000Ë

	)

6545 
	#LTDC_LxPFCR_PF
 ((
uöt32_t
)0x00000007Ë

	)

6549 
	#LTDC_LxCACR_CONSTA
 ((
uöt32_t
)0x000000FFË

	)

6553 
	#LTDC_LxDCCR_DCBLUE
 ((
uöt32_t
)0x000000FFË

	)

6554 
	#LTDC_LxDCCR_DCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

6555 
	#LTDC_LxDCCR_DCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

6556 
	#LTDC_LxDCCR_DCALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

6560 
	#LTDC_LxBFCR_BF2
 ((
uöt32_t
)0x00000007Ë

	)

6561 
	#LTDC_LxBFCR_BF1
 ((
uöt32_t
)0x00000700Ë

	)

6565 
	#LTDC_LxCFBAR_CFBADD
 ((
uöt32_t
)0xFFFFFFFFË

	)

6569 
	#LTDC_LxCFBLR_CFBLL
 ((
uöt32_t
)0x00001FFFË

	)

6570 
	#LTDC_LxCFBLR_CFBP
 ((
uöt32_t
)0x1FFF0000Ë

	)

6574 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
uöt32_t
)0x000007FFË

	)

6578 
	#LTDC_LxCLUTWR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

6579 
	#LTDC_LxCLUTWR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

6580 
	#LTDC_LxCLUTWR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

6581 
	#LTDC_LxCLUTWR_CLUTADD
 ((
uöt32_t
)0xFF000000Ë

	)

6589 
	#PWR_CR_LPDS
 ((
uöt32_t
)0x00000001Ë

	)

6590 
	#PWR_CR_PDDS
 ((
uöt32_t
)0x00000002Ë

	)

6591 
	#PWR_CR_CWUF
 ((
uöt32_t
)0x00000004Ë

	)

6592 
	#PWR_CR_CSBF
 ((
uöt32_t
)0x00000008Ë

	)

6593 
	#PWR_CR_PVDE
 ((
uöt32_t
)0x00000010Ë

	)

6595 
	#PWR_CR_PLS
 ((
uöt32_t
)0x000000E0Ë

	)

6596 
	#PWR_CR_PLS_0
 ((
uöt32_t
)0x00000020Ë

	)

6597 
	#PWR_CR_PLS_1
 ((
uöt32_t
)0x00000040Ë

	)

6598 
	#PWR_CR_PLS_2
 ((
uöt32_t
)0x00000080Ë

	)

6601 
	#PWR_CR_PLS_LEV0
 ((
uöt32_t
)0x00000000Ë

	)

6602 
	#PWR_CR_PLS_LEV1
 ((
uöt32_t
)0x00000020Ë

	)

6603 
	#PWR_CR_PLS_LEV2
 ((
uöt32_t
)0x00000040Ë

	)

6604 
	#PWR_CR_PLS_LEV3
 ((
uöt32_t
)0x00000060Ë

	)

6605 
	#PWR_CR_PLS_LEV4
 ((
uöt32_t
)0x00000080Ë

	)

6606 
	#PWR_CR_PLS_LEV5
 ((
uöt32_t
)0x000000A0Ë

	)

6607 
	#PWR_CR_PLS_LEV6
 ((
uöt32_t
)0x000000C0Ë

	)

6608 
	#PWR_CR_PLS_LEV7
 ((
uöt32_t
)0x000000E0Ë

	)

6610 
	#PWR_CR_DBP
 ((
uöt32_t
)0x00000100Ë

	)

6611 
	#PWR_CR_FPDS
 ((
uöt32_t
)0x00000200Ë

	)

6612 
	#PWR_CR_LPUDS
 ((
uöt32_t
)0x00000400Ë

	)

6613 
	#PWR_CR_MRUDS
 ((
uöt32_t
)0x00000800Ë

	)

6614 
	#PWR_CR_LPLVDS
 ((
uöt32_t
)0x00000400Ë

	)

6615 
	#PWR_CR_MRLVDS
 ((
uöt32_t
)0x00000800Ë

	)

6617 
	#PWR_CR_ADCDC1
 ((
uöt32_t
)0x00002000Ë

	)

6619 
	#PWR_CR_VOS
 ((
uöt32_t
)0x0000C000Ë

	)

6620 
	#PWR_CR_VOS_0
 ((
uöt32_t
)0x00004000Ë

	)

6621 
	#PWR_CR_VOS_1
 ((
uöt32_t
)0x00008000Ë

	)

6623 
	#PWR_CR_ODEN
 ((
uöt32_t
)0x00010000Ë

	)

6624 
	#PWR_CR_ODSWEN
 ((
uöt32_t
)0x00020000Ë

	)

6625 
	#PWR_CR_UDEN
 ((
uöt32_t
)0x000C0000Ë

	)

6626 
	#PWR_CR_UDEN_0
 ((
uöt32_t
)0x00040000Ë

	)

6627 
	#PWR_CR_UDEN_1
 ((
uöt32_t
)0x00080000Ë

	)

6629 
	#PWR_CR_FMSSR
 ((
uöt32_t
)0x00100000Ë

	)

6630 
	#PWR_CR_FISSR
 ((
uöt32_t
)0x00200000Ë

	)

6633 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

6636 
	#PWR_CSR_WUF
 ((
uöt32_t
)0x00000001Ë

	)

6637 
	#PWR_CSR_SBF
 ((
uöt32_t
)0x00000002Ë

	)

6638 
	#PWR_CSR_PVDO
 ((
uöt32_t
)0x00000004Ë

	)

6639 
	#PWR_CSR_BRR
 ((
uöt32_t
)0x00000008Ë

	)

6640 
	#PWR_CSR_EWUP
 ((
uöt32_t
)0x00000100Ë

	)

6641 
	#PWR_CSR_BRE
 ((
uöt32_t
)0x00000200Ë

	)

6642 
	#PWR_CSR_VOSRDY
 ((
uöt32_t
)0x00004000Ë

	)

6643 
	#PWR_CSR_ODRDY
 ((
uöt32_t
)0x00010000Ë

	)

6644 
	#PWR_CSR_ODSWRDY
 ((
uöt32_t
)0x00020000Ë

	)

6645 
	#PWR_CSR_UDSWRDY
 ((
uöt32_t
)0x000C0000Ë

	)

6648 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

6656 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001)

	)

6657 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002)

	)

6659 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8)

	)

6660 
	#RCC_CR_HSITRIM_0
 ((
uöt32_t
)0x00000008)

	)

6661 
	#RCC_CR_HSITRIM_1
 ((
uöt32_t
)0x00000010)

	)

6662 
	#RCC_CR_HSITRIM_2
 ((
uöt32_t
)0x00000020)

	)

6663 
	#RCC_CR_HSITRIM_3
 ((
uöt32_t
)0x00000040)

	)

6664 
	#RCC_CR_HSITRIM_4
 ((
uöt32_t
)0x00000080)

	)

6666 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00)

	)

6667 
	#RCC_CR_HSICAL_0
 ((
uöt32_t
)0x00000100)

	)

6668 
	#RCC_CR_HSICAL_1
 ((
uöt32_t
)0x00000200)

	)

6669 
	#RCC_CR_HSICAL_2
 ((
uöt32_t
)0x00000400)

	)

6670 
	#RCC_CR_HSICAL_3
 ((
uöt32_t
)0x00000800)

	)

6671 
	#RCC_CR_HSICAL_4
 ((
uöt32_t
)0x00001000)

	)

6672 
	#RCC_CR_HSICAL_5
 ((
uöt32_t
)0x00002000)

	)

6673 
	#RCC_CR_HSICAL_6
 ((
uöt32_t
)0x00004000)

	)

6674 
	#RCC_CR_HSICAL_7
 ((
uöt32_t
)0x00008000)

	)

6676 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000)

	)

6677 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000)

	)

6678 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000)

	)

6679 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000)

	)

6680 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000)

	)

6681 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000)

	)

6682 
	#RCC_CR_PLLI2SON
 ((
uöt32_t
)0x04000000)

	)

6683 
	#RCC_CR_PLLI2SRDY
 ((
uöt32_t
)0x08000000)

	)

6684 
	#RCC_CR_PLLSAION
 ((
uöt32_t
)0x10000000)

	)

6685 
	#RCC_CR_PLLSAIRDY
 ((
uöt32_t
)0x20000000)

	)

6688 
	#RCC_PLLCFGR_PLLM
 ((
uöt32_t
)0x0000003F)

	)

6689 
	#RCC_PLLCFGR_PLLM_0
 ((
uöt32_t
)0x00000001)

	)

6690 
	#RCC_PLLCFGR_PLLM_1
 ((
uöt32_t
)0x00000002)

	)

6691 
	#RCC_PLLCFGR_PLLM_2
 ((
uöt32_t
)0x00000004)

	)

6692 
	#RCC_PLLCFGR_PLLM_3
 ((
uöt32_t
)0x00000008)

	)

6693 
	#RCC_PLLCFGR_PLLM_4
 ((
uöt32_t
)0x00000010)

	)

6694 
	#RCC_PLLCFGR_PLLM_5
 ((
uöt32_t
)0x00000020)

	)

6696 
	#RCC_PLLCFGR_PLLN
 ((
uöt32_t
)0x00007FC0)

	)

6697 
	#RCC_PLLCFGR_PLLN_0
 ((
uöt32_t
)0x00000040)

	)

6698 
	#RCC_PLLCFGR_PLLN_1
 ((
uöt32_t
)0x00000080)

	)

6699 
	#RCC_PLLCFGR_PLLN_2
 ((
uöt32_t
)0x00000100)

	)

6700 
	#RCC_PLLCFGR_PLLN_3
 ((
uöt32_t
)0x00000200)

	)

6701 
	#RCC_PLLCFGR_PLLN_4
 ((
uöt32_t
)0x00000400)

	)

6702 
	#RCC_PLLCFGR_PLLN_5
 ((
uöt32_t
)0x00000800)

	)

6703 
	#RCC_PLLCFGR_PLLN_6
 ((
uöt32_t
)0x00001000)

	)

6704 
	#RCC_PLLCFGR_PLLN_7
 ((
uöt32_t
)0x00002000)

	)

6705 
	#RCC_PLLCFGR_PLLN_8
 ((
uöt32_t
)0x00004000)

	)

6707 
	#RCC_PLLCFGR_PLLP
 ((
uöt32_t
)0x00030000)

	)

6708 
	#RCC_PLLCFGR_PLLP_0
 ((
uöt32_t
)0x00010000)

	)

6709 
	#RCC_PLLCFGR_PLLP_1
 ((
uöt32_t
)0x00020000)

	)

6711 
	#RCC_PLLCFGR_PLLSRC
 ((
uöt32_t
)0x00400000)

	)

6712 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00400000)

	)

6713 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
uöt32_t
)0x00000000)

	)

6715 
	#RCC_PLLCFGR_PLLQ
 ((
uöt32_t
)0x0F000000)

	)

6716 
	#RCC_PLLCFGR_PLLQ_0
 ((
uöt32_t
)0x01000000)

	)

6717 
	#RCC_PLLCFGR_PLLQ_1
 ((
uöt32_t
)0x02000000)

	)

6718 
	#RCC_PLLCFGR_PLLQ_2
 ((
uöt32_t
)0x04000000)

	)

6719 
	#RCC_PLLCFGR_PLLQ_3
 ((
uöt32_t
)0x08000000)

	)

6723 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

6724 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

6725 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

6727 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

6728 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

6729 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

6732 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

6733 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

6734 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

6736 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

6737 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

6738 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

6741 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

6742 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

6743 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

6744 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

6745 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

6747 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

6748 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

6749 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

6750 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

6751 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

6752 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

6753 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

6754 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

6755 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

6758 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00001C00Ë

	)

6759 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000400Ë

	)

6760 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000800Ë

	)

6761 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00001000Ë

	)

6763 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

6764 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00001000Ë

	)

6765 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00001400Ë

	)

6766 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00001800Ë

	)

6767 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00001C00Ë

	)

6770 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x0000E000Ë

	)

6771 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00002000Ë

	)

6772 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00004000Ë

	)

6773 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00008000Ë

	)

6775 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

6776 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00008000Ë

	)

6777 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x0000A000Ë

	)

6778 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

6779 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x0000E000Ë

	)

6782 
	#RCC_CFGR_RTCPRE
 ((
uöt32_t
)0x001F0000)

	)

6783 
	#RCC_CFGR_RTCPRE_0
 ((
uöt32_t
)0x00010000)

	)

6784 
	#RCC_CFGR_RTCPRE_1
 ((
uöt32_t
)0x00020000)

	)

6785 
	#RCC_CFGR_RTCPRE_2
 ((
uöt32_t
)0x00040000)

	)

6786 
	#RCC_CFGR_RTCPRE_3
 ((
uöt32_t
)0x00080000)

	)

6787 
	#RCC_CFGR_RTCPRE_4
 ((
uöt32_t
)0x00100000)

	)

6790 
	#RCC_CFGR_MCO1
 ((
uöt32_t
)0x00600000)

	)

6791 
	#RCC_CFGR_MCO1_0
 ((
uöt32_t
)0x00200000)

	)

6792 
	#RCC_CFGR_MCO1_1
 ((
uöt32_t
)0x00400000)

	)

6794 
	#RCC_CFGR_I2SSRC
 ((
uöt32_t
)0x00800000)

	)

6796 
	#RCC_CFGR_MCO1PRE
 ((
uöt32_t
)0x07000000)

	)

6797 
	#RCC_CFGR_MCO1PRE_0
 ((
uöt32_t
)0x01000000)

	)

6798 
	#RCC_CFGR_MCO1PRE_1
 ((
uöt32_t
)0x02000000)

	)

6799 
	#RCC_CFGR_MCO1PRE_2
 ((
uöt32_t
)0x04000000)

	)

6801 
	#RCC_CFGR_MCO2PRE
 ((
uöt32_t
)0x38000000)

	)

6802 
	#RCC_CFGR_MCO2PRE_0
 ((
uöt32_t
)0x08000000)

	)

6803 
	#RCC_CFGR_MCO2PRE_1
 ((
uöt32_t
)0x10000000)

	)

6804 
	#RCC_CFGR_MCO2PRE_2
 ((
uöt32_t
)0x20000000)

	)

6806 
	#RCC_CFGR_MCO2
 ((
uöt32_t
)0xC0000000)

	)

6807 
	#RCC_CFGR_MCO2_0
 ((
uöt32_t
)0x40000000)

	)

6808 
	#RCC_CFGR_MCO2_1
 ((
uöt32_t
)0x80000000)

	)

6811 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001)

	)

6812 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002)

	)

6813 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004)

	)

6814 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008)

	)

6815 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010)

	)

6816 
	#RCC_CIR_PLLI2SRDYF
 ((
uöt32_t
)0x00000020)

	)

6817 
	#RCC_CIR_PLLSAIRDYF
 ((
uöt32_t
)0x00000040)

	)

6818 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080)

	)

6819 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100)

	)

6820 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200)

	)

6821 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400)

	)

6822 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800)

	)

6823 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000)

	)

6824 
	#RCC_CIR_PLLI2SRDYIE
 ((
uöt32_t
)0x00002000)

	)

6825 
	#RCC_CIR_PLLSAIRDYIE
 ((
uöt32_t
)0x00004000)

	)

6826 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000)

	)

6827 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000)

	)

6828 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000)

	)

6829 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000)

	)

6830 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000)

	)

6831 
	#RCC_CIR_PLLI2SRDYC
 ((
uöt32_t
)0x00200000)

	)

6832 
	#RCC_CIR_PLLSAIRDYC
 ((
uöt32_t
)0x00400000)

	)

6833 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000)

	)

6836 
	#RCC_AHB1RSTR_GPIOARST
 ((
uöt32_t
)0x00000001)

	)

6837 
	#RCC_AHB1RSTR_GPIOBRST
 ((
uöt32_t
)0x00000002)

	)

6838 
	#RCC_AHB1RSTR_GPIOCRST
 ((
uöt32_t
)0x00000004)

	)

6839 
	#RCC_AHB1RSTR_GPIODRST
 ((
uöt32_t
)0x00000008)

	)

6840 
	#RCC_AHB1RSTR_GPIOERST
 ((
uöt32_t
)0x00000010)

	)

6841 
	#RCC_AHB1RSTR_GPIOFRST
 ((
uöt32_t
)0x00000020)

	)

6842 
	#RCC_AHB1RSTR_GPIOGRST
 ((
uöt32_t
)0x00000040)

	)

6843 
	#RCC_AHB1RSTR_GPIOHRST
 ((
uöt32_t
)0x00000080)

	)

6844 
	#RCC_AHB1RSTR_GPIOIRST
 ((
uöt32_t
)0x00000100)

	)

6845 
	#RCC_AHB1RSTR_GPIOJRST
 ((
uöt32_t
)0x00000200)

	)

6846 
	#RCC_AHB1RSTR_GPIOKRST
 ((
uöt32_t
)0x00000400)

	)

6847 
	#RCC_AHB1RSTR_CRCRST
 ((
uöt32_t
)0x00001000)

	)

6848 
	#RCC_AHB1RSTR_DMA1RST
 ((
uöt32_t
)0x00200000)

	)

6849 
	#RCC_AHB1RSTR_DMA2RST
 ((
uöt32_t
)0x00400000)

	)

6850 
	#RCC_AHB1RSTR_DMA2DRST
 ((
uöt32_t
)0x00800000)

	)

6851 
	#RCC_AHB1RSTR_ETHMACRST
 ((
uöt32_t
)0x02000000)

	)

6852 
	#RCC_AHB1RSTR_OTGHRST
 ((
uöt32_t
)0x10000000)

	)

6855 
	#RCC_AHB2RSTR_DCMIRST
 ((
uöt32_t
)0x00000001)

	)

6856 
	#RCC_AHB2RSTR_CRYPRST
 ((
uöt32_t
)0x00000010)

	)

6857 
	#RCC_AHB2RSTR_HASHRST
 ((
uöt32_t
)0x00000020)

	)

6859 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

6860 
	#RCC_AHB2RSTR_RNGRST
 ((
uöt32_t
)0x00000040)

	)

6861 
	#RCC_AHB2RSTR_OTGFSRST
 ((
uöt32_t
)0x00000080)

	)

6864 #i‡
deföed
(
STM32F40_41xxx
)

6865 
	#RCC_AHB3RSTR_FSMCRST
 ((
uöt32_t
)0x00000001)

	)

6868 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

6869 
	#RCC_AHB3RSTR_FMCRST
 ((
uöt32_t
)0x00000001)

	)

6872 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001)

	)

6873 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002)

	)

6874 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004)

	)

6875 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008)

	)

6876 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010)

	)

6877 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020)

	)

6878 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040)

	)

6879 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080)

	)

6880 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100)

	)

6881 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800)

	)

6882 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000)

	)

6883 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000)

	)

6884 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000)

	)

6885 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000)

	)

6886 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000)

	)

6887 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000)

	)

6888 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000)

	)

6889 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000)

	)

6890 
	#RCC_APB1RSTR_I2C3RST
 ((
uöt32_t
)0x00800000)

	)

6891 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000)

	)

6892 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000)

	)

6893 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000)

	)

6894 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000)

	)

6895 
	#RCC_APB1RSTR_UART7RST
 ((
uöt32_t
)0x40000000)

	)

6896 
	#RCC_APB1RSTR_UART8RST
 ((
uöt32_t
)0x80000000)

	)

6899 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000001)

	)

6900 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00000002)

	)

6901 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00000010)

	)

6902 
	#RCC_APB2RSTR_USART6RST
 ((
uöt32_t
)0x00000020)

	)

6903 
	#RCC_APB2RSTR_ADCRST
 ((
uöt32_t
)0x00000100)

	)

6904 
	#RCC_APB2RSTR_SDIORST
 ((
uöt32_t
)0x00000800)

	)

6905 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000)

	)

6906 
	#RCC_APB2RSTR_SPI4RST
 ((
uöt32_t
)0x00002000)

	)

6907 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00004000)

	)

6908 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00010000)

	)

6909 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00020000)

	)

6910 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00040000)

	)

6911 
	#RCC_APB2RSTR_SPI5RST
 ((
uöt32_t
)0x00100000)

	)

6912 
	#RCC_APB2RSTR_SPI6RST
 ((
uöt32_t
)0x00200000)

	)

6913 
	#RCC_APB2RSTR_SAI1RST
 ((
uöt32_t
)0x00400000)

	)

6914 
	#RCC_APB2RSTR_LTDCRST
 ((
uöt32_t
)0x04000000)

	)

6917 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

6920 
	#RCC_AHB1ENR_GPIOAEN
 ((
uöt32_t
)0x00000001)

	)

6921 
	#RCC_AHB1ENR_GPIOBEN
 ((
uöt32_t
)0x00000002)

	)

6922 
	#RCC_AHB1ENR_GPIOCEN
 ((
uöt32_t
)0x00000004)

	)

6923 
	#RCC_AHB1ENR_GPIODEN
 ((
uöt32_t
)0x00000008)

	)

6924 
	#RCC_AHB1ENR_GPIOEEN
 ((
uöt32_t
)0x00000010)

	)

6925 
	#RCC_AHB1ENR_GPIOFEN
 ((
uöt32_t
)0x00000020)

	)

6926 
	#RCC_AHB1ENR_GPIOGEN
 ((
uöt32_t
)0x00000040)

	)

6927 
	#RCC_AHB1ENR_GPIOHEN
 ((
uöt32_t
)0x00000080)

	)

6928 
	#RCC_AHB1ENR_GPIOIEN
 ((
uöt32_t
)0x00000100)

	)

6929 
	#RCC_AHB1ENR_GPIOJEN
 ((
uöt32_t
)0x00000200)

	)

6930 
	#RCC_AHB1ENR_GPIOKEN
 ((
uöt32_t
)0x00000400)

	)

6931 
	#RCC_AHB1ENR_CRCEN
 ((
uöt32_t
)0x00001000)

	)

6932 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
uöt32_t
)0x00040000)

	)

6933 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

6934 
	#RCC_AHB1ENR_DMA1EN
 ((
uöt32_t
)0x00200000)

	)

6935 
	#RCC_AHB1ENR_DMA2EN
 ((
uöt32_t
)0x00400000)

	)

6936 
	#RCC_AHB1ENR_DMA2DEN
 ((
uöt32_t
)0x00800000)

	)

6937 
	#RCC_AHB1ENR_ETHMACEN
 ((
uöt32_t
)0x02000000)

	)

6938 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
uöt32_t
)0x04000000)

	)

6939 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
uöt32_t
)0x08000000)

	)

6940 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
uöt32_t
)0x10000000)

	)

6941 
	#RCC_AHB1ENR_OTGHSEN
 ((
uöt32_t
)0x20000000)

	)

6942 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
uöt32_t
)0x40000000)

	)

6945 
	#RCC_AHB2ENR_DCMIEN
 ((
uöt32_t
)0x00000001)

	)

6946 
	#RCC_AHB2ENR_CRYPEN
 ((
uöt32_t
)0x00000010)

	)

6947 
	#RCC_AHB2ENR_HASHEN
 ((
uöt32_t
)0x00000020)

	)

6948 
	#RCC_AHB2ENR_RNGEN
 ((
uöt32_t
)0x00000040)

	)

6949 
	#RCC_AHB2ENR_OTGFSEN
 ((
uöt32_t
)0x00000080)

	)

6953 #i‡
deföed
(
STM32F40_41xxx
)

6954 
	#RCC_AHB3ENR_FSMCEN
 ((
uöt32_t
)0x00000001)

	)

6957 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

6958 
	#RCC_AHB3ENR_FMCEN
 ((
uöt32_t
)0x00000001)

	)

6962 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001)

	)

6963 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002)

	)

6964 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004)

	)

6965 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008)

	)

6966 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010)

	)

6967 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020)

	)

6968 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040)

	)

6969 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080)

	)

6970 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100)

	)

6971 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

6972 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000)

	)

6973 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000)

	)

6974 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000)

	)

6975 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000)

	)

6976 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000)

	)

6977 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000)

	)

6978 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000)

	)

6979 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000)

	)

6980 
	#RCC_APB1ENR_I2C3EN
 ((
uöt32_t
)0x00800000)

	)

6981 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000)

	)

6982 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000)

	)

6983 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000)

	)

6984 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000)

	)

6985 
	#RCC_APB1ENR_UART7EN
 ((
uöt32_t
)0x40000000)

	)

6986 
	#RCC_APB1ENR_UART8EN
 ((
uöt32_t
)0x80000000)

	)

6989 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000001)

	)

6990 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00000002)

	)

6991 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00000010)

	)

6992 
	#RCC_APB2ENR_USART6EN
 ((
uöt32_t
)0x00000020)

	)

6993 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000100)

	)

6994 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000200)

	)

6995 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00000400)

	)

6996 
	#RCC_APB2ENR_SDIOEN
 ((
uöt32_t
)0x00000800)

	)

6997 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000)

	)

6998 
	#RCC_APB2ENR_SPI4EN
 ((
uöt32_t
)0x00002000)

	)

6999 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00004000)

	)

7000 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00010000)

	)

7001 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00020000)

	)

7002 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00040000)

	)

7003 
	#RCC_APB2ENR_SPI5EN
 ((
uöt32_t
)0x00100000)

	)

7004 
	#RCC_APB2ENR_SPI6EN
 ((
uöt32_t
)0x00200000)

	)

7005 
	#RCC_APB2ENR_SAI1EN
 ((
uöt32_t
)0x00400000)

	)

7006 
	#RCC_APB2ENR_LTDCEN
 ((
uöt32_t
)0x04000000)

	)

7009 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
uöt32_t
)0x00000001)

	)

7010 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
uöt32_t
)0x00000002)

	)

7011 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
uöt32_t
)0x00000004)

	)

7012 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
uöt32_t
)0x00000008)

	)

7013 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
uöt32_t
)0x00000010)

	)

7014 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
uöt32_t
)0x00000020)

	)

7015 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
uöt32_t
)0x00000040)

	)

7016 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
uöt32_t
)0x00000080)

	)

7017 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
uöt32_t
)0x00000100)

	)

7018 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
uöt32_t
)0x00000200)

	)

7019 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
uöt32_t
)0x00000400)

	)

7020 
	#RCC_AHB1LPENR_CRCLPEN
 ((
uöt32_t
)0x00001000)

	)

7021 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
uöt32_t
)0x00008000)

	)

7022 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
uöt32_t
)0x00010000)

	)

7023 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
uöt32_t
)0x00020000)

	)

7024 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
uöt32_t
)0x00040000)

	)

7025 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
uöt32_t
)0x00080000)

	)

7026 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
uöt32_t
)0x00200000)

	)

7027 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
uöt32_t
)0x00400000)

	)

7028 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
uöt32_t
)0x00800000)

	)

7029 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
uöt32_t
)0x02000000)

	)

7030 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
uöt32_t
)0x04000000)

	)

7031 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
uöt32_t
)0x08000000)

	)

7032 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
uöt32_t
)0x10000000)

	)

7033 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
uöt32_t
)0x20000000)

	)

7034 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
uöt32_t
)0x40000000)

	)

7037 
	#RCC_AHB2LPENR_DCMILPEN
 ((
uöt32_t
)0x00000001)

	)

7038 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
uöt32_t
)0x00000010)

	)

7039 
	#RCC_AHB2LPENR_HASHLPEN
 ((
uöt32_t
)0x00000020)

	)

7040 
	#RCC_AHB2LPENR_RNGLPEN
 ((
uöt32_t
)0x00000040)

	)

7041 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
uöt32_t
)0x00000080)

	)

7044 #i‡
deföed
(
STM32F40_41xxx
)

7045 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
uöt32_t
)0x00000001)

	)

7048 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

7049 
	#RCC_AHB3LPENR_FMCLPEN
 ((
uöt32_t
)0x00000001)

	)

7053 
	#RCC_APB1LPENR_TIM2LPEN
 ((
uöt32_t
)0x00000001)

	)

7054 
	#RCC_APB1LPENR_TIM3LPEN
 ((
uöt32_t
)0x00000002)

	)

7055 
	#RCC_APB1LPENR_TIM4LPEN
 ((
uöt32_t
)0x00000004)

	)

7056 
	#RCC_APB1LPENR_TIM5LPEN
 ((
uöt32_t
)0x00000008)

	)

7057 
	#RCC_APB1LPENR_TIM6LPEN
 ((
uöt32_t
)0x00000010)

	)

7058 
	#RCC_APB1LPENR_TIM7LPEN
 ((
uöt32_t
)0x00000020)

	)

7059 
	#RCC_APB1LPENR_TIM12LPEN
 ((
uöt32_t
)0x00000040)

	)

7060 
	#RCC_APB1LPENR_TIM13LPEN
 ((
uöt32_t
)0x00000080)

	)

7061 
	#RCC_APB1LPENR_TIM14LPEN
 ((
uöt32_t
)0x00000100)

	)

7062 
	#RCC_APB1LPENR_WWDGLPEN
 ((
uöt32_t
)0x00000800)

	)

7063 
	#RCC_APB1LPENR_SPI2LPEN
 ((
uöt32_t
)0x00004000)

	)

7064 
	#RCC_APB1LPENR_SPI3LPEN
 ((
uöt32_t
)0x00008000)

	)

7065 
	#RCC_APB1LPENR_USART2LPEN
 ((
uöt32_t
)0x00020000)

	)

7066 
	#RCC_APB1LPENR_USART3LPEN
 ((
uöt32_t
)0x00040000)

	)

7067 
	#RCC_APB1LPENR_UART4LPEN
 ((
uöt32_t
)0x00080000)

	)

7068 
	#RCC_APB1LPENR_UART5LPEN
 ((
uöt32_t
)0x00100000)

	)

7069 
	#RCC_APB1LPENR_I2C1LPEN
 ((
uöt32_t
)0x00200000)

	)

7070 
	#RCC_APB1LPENR_I2C2LPEN
 ((
uöt32_t
)0x00400000)

	)

7071 
	#RCC_APB1LPENR_I2C3LPEN
 ((
uöt32_t
)0x00800000)

	)

7072 
	#RCC_APB1LPENR_CAN1LPEN
 ((
uöt32_t
)0x02000000)

	)

7073 
	#RCC_APB1LPENR_CAN2LPEN
 ((
uöt32_t
)0x04000000)

	)

7074 
	#RCC_APB1LPENR_PWRLPEN
 ((
uöt32_t
)0x10000000)

	)

7075 
	#RCC_APB1LPENR_DACLPEN
 ((
uöt32_t
)0x20000000)

	)

7076 
	#RCC_APB1LPENR_UART7LPEN
 ((
uöt32_t
)0x40000000)

	)

7077 
	#RCC_APB1LPENR_UART8LPEN
 ((
uöt32_t
)0x80000000)

	)

7080 
	#RCC_APB2LPENR_TIM1LPEN
 ((
uöt32_t
)0x00000001)

	)

7081 
	#RCC_APB2LPENR_TIM8LPEN
 ((
uöt32_t
)0x00000002)

	)

7082 
	#RCC_APB2LPENR_USART1LPEN
 ((
uöt32_t
)0x00000010)

	)

7083 
	#RCC_APB2LPENR_USART6LPEN
 ((
uöt32_t
)0x00000020)

	)

7084 
	#RCC_APB2LPENR_ADC1LPEN
 ((
uöt32_t
)0x00000100)

	)

7085 
	#RCC_APB2LPENR_ADC2PEN
 ((
uöt32_t
)0x00000200)

	)

7086 
	#RCC_APB2LPENR_ADC3LPEN
 ((
uöt32_t
)0x00000400)

	)

7087 
	#RCC_APB2LPENR_SDIOLPEN
 ((
uöt32_t
)0x00000800)

	)

7088 
	#RCC_APB2LPENR_SPI1LPEN
 ((
uöt32_t
)0x00001000)

	)

7089 
	#RCC_APB2LPENR_SPI4LPEN
 ((
uöt32_t
)0x00002000)

	)

7090 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
uöt32_t
)0x00004000)

	)

7091 
	#RCC_APB2LPENR_TIM9LPEN
 ((
uöt32_t
)0x00010000)

	)

7092 
	#RCC_APB2LPENR_TIM10LPEN
 ((
uöt32_t
)0x00020000)

	)

7093 
	#RCC_APB2LPENR_TIM11LPEN
 ((
uöt32_t
)0x00040000)

	)

7094 
	#RCC_APB2LPENR_SPI5LPEN
 ((
uöt32_t
)0x00100000)

	)

7095 
	#RCC_APB2LPENR_SPI6LPEN
 ((
uöt32_t
)0x00200000)

	)

7096 
	#RCC_APB2LPENR_SAI1LPEN
 ((
uöt32_t
)0x00400000)

	)

7097 
	#RCC_APB2LPENR_LTDCLPEN
 ((
uöt32_t
)0x04000000)

	)

7100 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001)

	)

7101 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002)

	)

7102 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004)

	)

7103 
	#RCC_BDCR_LSEMOD
 ((
uöt32_t
)0x00000008)

	)

7105 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300)

	)

7106 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100)

	)

7107 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200)

	)

7109 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000)

	)

7110 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000)

	)

7113 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001)

	)

7114 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002)

	)

7115 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000)

	)

7116 
	#RCC_CSR_BORRSTF
 ((
uöt32_t
)0x02000000)

	)

7117 
	#RCC_CSR_PADRSTF
 ((
uöt32_t
)0x04000000)

	)

7118 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000)

	)

7119 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000)

	)

7120 
	#RCC_CSR_WDGRSTF
 ((
uöt32_t
)0x20000000)

	)

7121 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000)

	)

7122 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000)

	)

7125 
	#RCC_SSCGR_MODPER
 ((
uöt32_t
)0x00001FFF)

	)

7126 
	#RCC_SSCGR_INCSTEP
 ((
uöt32_t
)0x0FFFE000)

	)

7127 
	#RCC_SSCGR_SPREADSEL
 ((
uöt32_t
)0x40000000)

	)

7128 
	#RCC_SSCGR_SSCGEN
 ((
uöt32_t
)0x80000000)

	)

7131 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
uöt32_t
)0x0000003F)

	)

7132 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
uöt32_t
)0x00000001)

	)

7133 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
uöt32_t
)0x00000002)

	)

7134 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
uöt32_t
)0x00000004)

	)

7135 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
uöt32_t
)0x00000008)

	)

7136 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
uöt32_t
)0x00000010)

	)

7137 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
uöt32_t
)0x00000020)

	)

7140 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

7141 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
uöt32_t
)0x0F000000)

	)

7142 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

7145 
	#RCC_PLLSAICFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

7146 
	#RCC_PLLSAICFGR_PLLI2SQ
 ((
uöt32_t
)0x0F000000)

	)

7147 
	#RCC_PLLSAICFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

7150 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
uöt32_t
)0x0000001F)

	)

7151 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
uöt32_t
)0x00001F00)

	)

7152 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
uöt32_t
)0x00030000)

	)

7153 
	#RCC_DCKCFGR_SAI1ASRC
 ((
uöt32_t
)0x00300000)

	)

7154 
	#RCC_DCKCFGR_SAI1BSRC
 ((
uöt32_t
)0x00C00000)

	)

7155 
	#RCC_DCKCFGR_TIMPRE
 ((
uöt32_t
)0x01000000)

	)

7164 
	#RNG_CR_RNGEN
 ((
uöt32_t
)0x00000004)

	)

7165 
	#RNG_CR_IE
 ((
uöt32_t
)0x00000008)

	)

7168 
	#RNG_SR_DRDY
 ((
uöt32_t
)0x00000001)

	)

7169 
	#RNG_SR_CECS
 ((
uöt32_t
)0x00000002)

	)

7170 
	#RNG_SR_SECS
 ((
uöt32_t
)0x00000004)

	)

7171 
	#RNG_SR_CEIS
 ((
uöt32_t
)0x00000020)

	)

7172 
	#RNG_SR_SEIS
 ((
uöt32_t
)0x00000040)

	)

7180 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

7181 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

7182 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

7183 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

7184 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

7185 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

7186 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

7187 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

7188 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

7189 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

7190 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

7191 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

7192 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

7193 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

7194 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

7195 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

7196 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

7197 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

7198 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

7199 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

7200 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

7201 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

7202 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

7203 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

7204 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

7205 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

7206 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

7209 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

7210 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

7211 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

7212 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

7213 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

7214 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

7215 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

7216 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

7217 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

7218 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

7219 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

7220 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

7221 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

7222 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

7223 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

7224 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

7225 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

7226 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

7227 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

7228 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

7229 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

7230 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

7231 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

7232 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

7233 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

7234 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

7235 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

7236 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

7239 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

7240 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

7241 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

7242 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

7243 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

7244 
	#RTC_CR_COSEL
 ((
uöt32_t
)0x00080000)

	)

7245 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

7246 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

7247 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

7248 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

7249 
	#RTC_CR_WUTIE
 ((
uöt32_t
)0x00004000)

	)

7250 
	#RTC_CR_ALRBIE
 ((
uöt32_t
)0x00002000)

	)

7251 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

7252 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

7253 
	#RTC_CR_WUTE
 ((
uöt32_t
)0x00000400)

	)

7254 
	#RTC_CR_ALRBE
 ((
uöt32_t
)0x00000200)

	)

7255 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

7256 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

7257 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

7258 
	#RTC_CR_BYPSHAD
 ((
uöt32_t
)0x00000020)

	)

7259 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

7260 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

7261 
	#RTC_CR_WUCKSEL
 ((
uöt32_t
)0x00000007)

	)

7262 
	#RTC_CR_WUCKSEL_0
 ((
uöt32_t
)0x00000001)

	)

7263 
	#RTC_CR_WUCKSEL_1
 ((
uöt32_t
)0x00000002)

	)

7264 
	#RTC_CR_WUCKSEL_2
 ((
uöt32_t
)0x00000004)

	)

7267 
	#RTC_ISR_RECALPF
 ((
uöt32_t
)0x00010000)

	)

7268 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

7269 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

7270 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

7271 
	#RTC_ISR_WUTF
 ((
uöt32_t
)0x00000400)

	)

7272 
	#RTC_ISR_ALRBF
 ((
uöt32_t
)0x00000200)

	)

7273 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

7274 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

7275 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

7276 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

7277 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

7278 
	#RTC_ISR_SHPF
 ((
uöt32_t
)0x00000008)

	)

7279 
	#RTC_ISR_WUTWF
 ((
uöt32_t
)0x00000004)

	)

7280 
	#RTC_ISR_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

7281 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

7284 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

7285 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00001FFF)

	)

7288 
	#RTC_WUTR_WUT
 ((
uöt32_t
)0x0000FFFF)

	)

7291 
	#RTC_CALIBR_DCS
 ((
uöt32_t
)0x00000080)

	)

7292 
	#RTC_CALIBR_DC
 ((
uöt32_t
)0x0000001F)

	)

7295 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

7296 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

7297 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

7298 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

7299 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

7300 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

7301 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

7302 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

7303 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

7304 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

7305 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

7306 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

7307 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

7308 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

7309 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

7310 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

7311 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

7312 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

7313 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

7314 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

7315 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

7316 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

7317 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

7318 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

7319 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

7320 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

7321 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

7322 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

7323 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

7324 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

7325 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

7326 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

7327 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

7328 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

7329 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

7330 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

7331 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

7332 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

7333 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

7334 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

7337 
	#RTC_ALRMBR_MSK4
 ((
uöt32_t
)0x80000000)

	)

7338 
	#RTC_ALRMBR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

7339 
	#RTC_ALRMBR_DT
 ((
uöt32_t
)0x30000000)

	)

7340 
	#RTC_ALRMBR_DT_0
 ((
uöt32_t
)0x10000000)

	)

7341 
	#RTC_ALRMBR_DT_1
 ((
uöt32_t
)0x20000000)

	)

7342 
	#RTC_ALRMBR_DU
 ((
uöt32_t
)0x0F000000)

	)

7343 
	#RTC_ALRMBR_DU_0
 ((
uöt32_t
)0x01000000)

	)

7344 
	#RTC_ALRMBR_DU_1
 ((
uöt32_t
)0x02000000)

	)

7345 
	#RTC_ALRMBR_DU_2
 ((
uöt32_t
)0x04000000)

	)

7346 
	#RTC_ALRMBR_DU_3
 ((
uöt32_t
)0x08000000)

	)

7347 
	#RTC_ALRMBR_MSK3
 ((
uöt32_t
)0x00800000)

	)

7348 
	#RTC_ALRMBR_PM
 ((
uöt32_t
)0x00400000)

	)

7349 
	#RTC_ALRMBR_HT
 ((
uöt32_t
)0x00300000)

	)

7350 
	#RTC_ALRMBR_HT_0
 ((
uöt32_t
)0x00100000)

	)

7351 
	#RTC_ALRMBR_HT_1
 ((
uöt32_t
)0x00200000)

	)

7352 
	#RTC_ALRMBR_HU
 ((
uöt32_t
)0x000F0000)

	)

7353 
	#RTC_ALRMBR_HU_0
 ((
uöt32_t
)0x00010000)

	)

7354 
	#RTC_ALRMBR_HU_1
 ((
uöt32_t
)0x00020000)

	)

7355 
	#RTC_ALRMBR_HU_2
 ((
uöt32_t
)0x00040000)

	)

7356 
	#RTC_ALRMBR_HU_3
 ((
uöt32_t
)0x00080000)

	)

7357 
	#RTC_ALRMBR_MSK2
 ((
uöt32_t
)0x00008000)

	)

7358 
	#RTC_ALRMBR_MNT
 ((
uöt32_t
)0x00007000)

	)

7359 
	#RTC_ALRMBR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

7360 
	#RTC_ALRMBR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

7361 
	#RTC_ALRMBR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

7362 
	#RTC_ALRMBR_MNU
 ((
uöt32_t
)0x00000F00)

	)

7363 
	#RTC_ALRMBR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

7364 
	#RTC_ALRMBR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

7365 
	#RTC_ALRMBR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

7366 
	#RTC_ALRMBR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

7367 
	#RTC_ALRMBR_MSK1
 ((
uöt32_t
)0x00000080)

	)

7368 
	#RTC_ALRMBR_ST
 ((
uöt32_t
)0x00000070)

	)

7369 
	#RTC_ALRMBR_ST_0
 ((
uöt32_t
)0x00000010)

	)

7370 
	#RTC_ALRMBR_ST_1
 ((
uöt32_t
)0x00000020)

	)

7371 
	#RTC_ALRMBR_ST_2
 ((
uöt32_t
)0x00000040)

	)

7372 
	#RTC_ALRMBR_SU
 ((
uöt32_t
)0x0000000F)

	)

7373 
	#RTC_ALRMBR_SU_0
 ((
uöt32_t
)0x00000001)

	)

7374 
	#RTC_ALRMBR_SU_1
 ((
uöt32_t
)0x00000002)

	)

7375 
	#RTC_ALRMBR_SU_2
 ((
uöt32_t
)0x00000004)

	)

7376 
	#RTC_ALRMBR_SU_3
 ((
uöt32_t
)0x00000008)

	)

7379 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

7382 
	#RTC_SSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

7385 
	#RTC_SHIFTR_SUBFS
 ((
uöt32_t
)0x00007FFF)

	)

7386 
	#RTC_SHIFTR_ADD1S
 ((
uöt32_t
)0x80000000)

	)

7389 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

7390 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

7391 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

7392 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

7393 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

7394 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

7395 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

7396 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

7397 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

7398 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

7399 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

7400 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

7401 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

7402 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

7403 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

7404 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

7405 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

7406 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

7407 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

7408 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

7409 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

7410 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

7411 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

7412 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

7413 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

7414 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

7415 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

7418 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

7419 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

7420 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

7421 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

7422 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

7423 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

7424 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

7425 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

7426 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

7427 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

7428 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

7429 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

7430 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

7431 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

7432 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

7433 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

7434 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

7435 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

7438 
	#RTC_TSSSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

7441 
	#RTC_CALR_CALP
 ((
uöt32_t
)0x00008000)

	)

7442 
	#RTC_CALR_CALW8
 ((
uöt32_t
)0x00004000)

	)

7443 
	#RTC_CALR_CALW16
 ((
uöt32_t
)0x00002000)

	)

7444 
	#RTC_CALR_CALM
 ((
uöt32_t
)0x000001FF)

	)

7445 
	#RTC_CALR_CALM_0
 ((
uöt32_t
)0x00000001)

	)

7446 
	#RTC_CALR_CALM_1
 ((
uöt32_t
)0x00000002)

	)

7447 
	#RTC_CALR_CALM_2
 ((
uöt32_t
)0x00000004)

	)

7448 
	#RTC_CALR_CALM_3
 ((
uöt32_t
)0x00000008)

	)

7449 
	#RTC_CALR_CALM_4
 ((
uöt32_t
)0x00000010)

	)

7450 
	#RTC_CALR_CALM_5
 ((
uöt32_t
)0x00000020)

	)

7451 
	#RTC_CALR_CALM_6
 ((
uöt32_t
)0x00000040)

	)

7452 
	#RTC_CALR_CALM_7
 ((
uöt32_t
)0x00000080)

	)

7453 
	#RTC_CALR_CALM_8
 ((
uöt32_t
)0x00000100)

	)

7456 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

7457 
	#RTC_TAFCR_TSINSEL
 ((
uöt32_t
)0x00020000)

	)

7458 
	#RTC_TAFCR_TAMPINSEL
 ((
uöt32_t
)0x00010000)

	)

7459 
	#RTC_TAFCR_TAMPPUDIS
 ((
uöt32_t
)0x00008000)

	)

7460 
	#RTC_TAFCR_TAMPPRCH
 ((
uöt32_t
)0x00006000)

	)

7461 
	#RTC_TAFCR_TAMPPRCH_0
 ((
uöt32_t
)0x00002000)

	)

7462 
	#RTC_TAFCR_TAMPPRCH_1
 ((
uöt32_t
)0x00004000)

	)

7463 
	#RTC_TAFCR_TAMPFLT
 ((
uöt32_t
)0x00001800)

	)

7464 
	#RTC_TAFCR_TAMPFLT_0
 ((
uöt32_t
)0x00000800)

	)

7465 
	#RTC_TAFCR_TAMPFLT_1
 ((
uöt32_t
)0x00001000)

	)

7466 
	#RTC_TAFCR_TAMPFREQ
 ((
uöt32_t
)0x00000700)

	)

7467 
	#RTC_TAFCR_TAMPFREQ_0
 ((
uöt32_t
)0x00000100)

	)

7468 
	#RTC_TAFCR_TAMPFREQ_1
 ((
uöt32_t
)0x00000200)

	)

7469 
	#RTC_TAFCR_TAMPFREQ_2
 ((
uöt32_t
)0x00000400)

	)

7470 
	#RTC_TAFCR_TAMPTS
 ((
uöt32_t
)0x00000080)

	)

7471 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

7472 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

7473 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

7476 
	#RTC_ALRMASSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

7477 
	#RTC_ALRMASSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

7478 
	#RTC_ALRMASSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

7479 
	#RTC_ALRMASSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

7480 
	#RTC_ALRMASSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

7481 
	#RTC_ALRMASSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

7484 
	#RTC_ALRMBSSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

7485 
	#RTC_ALRMBSSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

7486 
	#RTC_ALRMBSSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

7487 
	#RTC_ALRMBSSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

7488 
	#RTC_ALRMBSSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

7489 
	#RTC_ALRMBSSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

7492 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7495 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7498 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7501 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7504 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7507 
	#RTC_BKP5R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7510 
	#RTC_BKP6R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7513 
	#RTC_BKP7R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7516 
	#RTC_BKP8R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7519 
	#RTC_BKP9R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7522 
	#RTC_BKP10R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7525 
	#RTC_BKP11R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7528 
	#RTC_BKP12R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7531 
	#RTC_BKP13R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7534 
	#RTC_BKP14R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7537 
	#RTC_BKP15R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7540 
	#RTC_BKP16R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7543 
	#RTC_BKP17R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7546 
	#RTC_BKP18R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7549 
	#RTC_BKP19R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7557 
	#SAI_GCR_SYNCIN
 ((
uöt32_t
)0x00000003Ë

	)

7558 
	#SAI_GCR_SYNCIN_0
 ((
uöt32_t
)0x00000001Ë

	)

7559 
	#SAI_GCR_SYNCIN_1
 ((
uöt32_t
)0x00000002Ë

	)

7561 
	#SAI_GCR_SYNCOUT
 ((
uöt32_t
)0x00000030Ë

	)

7562 
	#SAI_GCR_SYNCOUT_0
 ((
uöt32_t
)0x00000010Ë

	)

7563 
	#SAI_GCR_SYNCOUT_1
 ((
uöt32_t
)0x00000020Ë

	)

7566 
	#SAI_xCR1_MODE
 ((
uöt32_t
)0x00000003Ë

	)

7567 
	#SAI_xCR1_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

7568 
	#SAI_xCR1_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

7570 
	#SAI_xCR1_PRTCFG
 ((
uöt32_t
)0x0000000CË

	)

7571 
	#SAI_xCR1_PRTCFG_0
 ((
uöt32_t
)0x00000004Ë

	)

7572 
	#SAI_xCR1_PRTCFG_1
 ((
uöt32_t
)0x00000008Ë

	)

7574 
	#SAI_xCR1_DS
 ((
uöt32_t
)0x000000E0Ë

	)

7575 
	#SAI_xCR1_DS_0
 ((
uöt32_t
)0x00000020Ë

	)

7576 
	#SAI_xCR1_DS_1
 ((
uöt32_t
)0x00000040Ë

	)

7577 
	#SAI_xCR1_DS_2
 ((
uöt32_t
)0x00000080Ë

	)

7579 
	#SAI_xCR1_LSBFIRST
 ((
uöt32_t
)0x00000100Ë

	)

7580 
	#SAI_xCR1_CKSTR
 ((
uöt32_t
)0x00000200Ë

	)

7582 
	#SAI_xCR1_SYNCEN
 ((
uöt32_t
)0x00000C00Ë

	)

7583 
	#SAI_xCR1_SYNCEN_0
 ((
uöt32_t
)0x00000400Ë

	)

7584 
	#SAI_xCR1_SYNCEN_1
 ((
uöt32_t
)0x00000800Ë

	)

7586 
	#SAI_xCR1_MONO
 ((
uöt32_t
)0x00001000Ë

	)

7587 
	#SAI_xCR1_OUTDRIV
 ((
uöt32_t
)0x00002000Ë

	)

7588 
	#SAI_xCR1_SAIEN
 ((
uöt32_t
)0x00010000Ë

	)

7589 
	#SAI_xCR1_DMAEN
 ((
uöt32_t
)0x00020000Ë

	)

7590 
	#SAI_xCR1_NODIV
 ((
uöt32_t
)0x00080000Ë

	)

7592 
	#SAI_xCR1_MCKDIV
 ((
uöt32_t
)0x00780000Ë

	)

7593 
	#SAI_xCR1_MCKDIV_0
 ((
uöt32_t
)0x00080000Ë

	)

7594 
	#SAI_xCR1_MCKDIV_1
 ((
uöt32_t
)0x00100000Ë

	)

7595 
	#SAI_xCR1_MCKDIV_2
 ((
uöt32_t
)0x00200000Ë

	)

7596 
	#SAI_xCR1_MCKDIV_3
 ((
uöt32_t
)0x00400000Ë

	)

7599 
	#SAI_xCR2_FTH
 ((
uöt32_t
)0x00000003Ë

	)

7600 
	#SAI_xCR2_FTH_0
 ((
uöt32_t
)0x00000001Ë

	)

7601 
	#SAI_xCR2_FTH_1
 ((
uöt32_t
)0x00000002Ë

	)

7603 
	#SAI_xCR2_FFLUSH
 ((
uöt32_t
)0x00000008Ë

	)

7604 
	#SAI_xCR2_TRIS
 ((
uöt32_t
)0x00000010Ë

	)

7605 
	#SAI_xCR2_MUTE
 ((
uöt32_t
)0x00000020Ë

	)

7606 
	#SAI_xCR2_MUTEVAL
 ((
uöt32_t
)0x00000040Ë

	)

7608 
	#SAI_xCR2_MUTECNT
 ((
uöt32_t
)0x00001F80Ë

	)

7609 
	#SAI_xCR2_MUTECNT_0
 ((
uöt32_t
)0x00000080Ë

	)

7610 
	#SAI_xCR2_MUTECNT_1
 ((
uöt32_t
)0x00000100Ë

	)

7611 
	#SAI_xCR2_MUTECNT_2
 ((
uöt32_t
)0x00000200Ë

	)

7612 
	#SAI_xCR2_MUTECNT_3
 ((
uöt32_t
)0x00000400Ë

	)

7613 
	#SAI_xCR2_MUTECNT_4
 ((
uöt32_t
)0x00000800Ë

	)

7614 
	#SAI_xCR2_MUTECNT_5
 ((
uöt32_t
)0x00001000Ë

	)

7616 
	#SAI_xCR2_CPL
 ((
uöt32_t
)0x00080000Ë

	)

7618 
	#SAI_xCR2_COMP
 ((
uöt32_t
)0x0000C000Ë

	)

7619 
	#SAI_xCR2_COMP_0
 ((
uöt32_t
)0x00004000Ë

	)

7620 
	#SAI_xCR2_COMP_1
 ((
uöt32_t
)0x00008000Ë

	)

7623 
	#SAI_xFRCR_FRL
 ((
uöt32_t
)0x000000FFË

	)

7624 
	#SAI_xFRCR_FRL_0
 ((
uöt32_t
)0x00000001Ë

	)

7625 
	#SAI_xFRCR_FRL_1
 ((
uöt32_t
)0x00000002Ë

	)

7626 
	#SAI_xFRCR_FRL_2
 ((
uöt32_t
)0x00000004Ë

	)

7627 
	#SAI_xFRCR_FRL_3
 ((
uöt32_t
)0x00000008Ë

	)

7628 
	#SAI_xFRCR_FRL_4
 ((
uöt32_t
)0x00000010Ë

	)

7629 
	#SAI_xFRCR_FRL_5
 ((
uöt32_t
)0x00000020Ë

	)

7630 
	#SAI_xFRCR_FRL_6
 ((
uöt32_t
)0x00000040Ë

	)

7631 
	#SAI_xFRCR_FRL_7
 ((
uöt32_t
)0x00000080Ë

	)

7633 
	#SAI_xFRCR_FSALL
 ((
uöt32_t
)0x00007F00Ë

	)

7634 
	#SAI_xFRCR_FSALL_0
 ((
uöt32_t
)0x00000100Ë

	)

7635 
	#SAI_xFRCR_FSALL_1
 ((
uöt32_t
)0x00000200Ë

	)

7636 
	#SAI_xFRCR_FSALL_2
 ((
uöt32_t
)0x00000400Ë

	)

7637 
	#SAI_xFRCR_FSALL_3
 ((
uöt32_t
)0x00000800Ë

	)

7638 
	#SAI_xFRCR_FSALL_4
 ((
uöt32_t
)0x00001000Ë

	)

7639 
	#SAI_xFRCR_FSALL_5
 ((
uöt32_t
)0x00002000Ë

	)

7640 
	#SAI_xFRCR_FSALL_6
 ((
uöt32_t
)0x00004000Ë

	)

7642 
	#SAI_xFRCR_FSDEF
 ((
uöt32_t
)0x00010000Ë

	)

7643 
	#SAI_xFRCR_FSPO
 ((
uöt32_t
)0x00020000Ë

	)

7644 
	#SAI_xFRCR_FSOFF
 ((
uöt32_t
)0x00040000Ë

	)

7647 
	#SAI_xSLOTR_FBOFF
 ((
uöt32_t
)0x0000001FË

	)

7648 
	#SAI_xSLOTR_FBOFF_0
 ((
uöt32_t
)0x00000001Ë

	)

7649 
	#SAI_xSLOTR_FBOFF_1
 ((
uöt32_t
)0x00000002Ë

	)

7650 
	#SAI_xSLOTR_FBOFF_2
 ((
uöt32_t
)0x00000004Ë

	)

7651 
	#SAI_xSLOTR_FBOFF_3
 ((
uöt32_t
)0x00000008Ë

	)

7652 
	#SAI_xSLOTR_FBOFF_4
 ((
uöt32_t
)0x00000010Ë

	)

7654 
	#SAI_xSLOTR_SLOTSZ
 ((
uöt32_t
)0x000000C0Ë

	)

7655 
	#SAI_xSLOTR_SLOTSZ_0
 ((
uöt32_t
)0x00000040Ë

	)

7656 
	#SAI_xSLOTR_SLOTSZ_1
 ((
uöt32_t
)0x00000080Ë

	)

7658 
	#SAI_xSLOTR_NBSLOT
 ((
uöt32_t
)0x00000F00Ë

	)

7659 
	#SAI_xSLOTR_NBSLOT_0
 ((
uöt32_t
)0x00000100Ë

	)

7660 
	#SAI_xSLOTR_NBSLOT_1
 ((
uöt32_t
)0x00000200Ë

	)

7661 
	#SAI_xSLOTR_NBSLOT_2
 ((
uöt32_t
)0x00000400Ë

	)

7662 
	#SAI_xSLOTR_NBSLOT_3
 ((
uöt32_t
)0x00000800Ë

	)

7664 
	#SAI_xSLOTR_SLOTEN
 ((
uöt32_t
)0xFFFF0000Ë

	)

7667 
	#SAI_xIMR_OVRUDRIE
 ((
uöt32_t
)0x00000001Ë

	)

7668 
	#SAI_xIMR_MUTEDETIE
 ((
uöt32_t
)0x00000002Ë

	)

7669 
	#SAI_xIMR_WCKCFGIE
 ((
uöt32_t
)0x00000004Ë

	)

7670 
	#SAI_xIMR_FREQIE
 ((
uöt32_t
)0x00000008Ë

	)

7671 
	#SAI_xIMR_CNRDYIE
 ((
uöt32_t
)0x00000010Ë

	)

7672 
	#SAI_xIMR_AFSDETIE
 ((
uöt32_t
)0x00000020Ë

	)

7673 
	#SAI_xIMR_LFSDETIE
 ((
uöt32_t
)0x00000040Ë

	)

7676 
	#SAI_xSR_OVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

7677 
	#SAI_xSR_MUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

7678 
	#SAI_xSR_WCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

7679 
	#SAI_xSR_FREQ
 ((
uöt32_t
)0x00000008Ë

	)

7680 
	#SAI_xSR_CNRDY
 ((
uöt32_t
)0x00000010Ë

	)

7681 
	#SAI_xSR_AFSDET
 ((
uöt32_t
)0x00000020Ë

	)

7682 
	#SAI_xSR_LFSDET
 ((
uöt32_t
)0x00000040Ë

	)

7684 
	#SAI_xSR_FLVL
 ((
uöt32_t
)0x00070000Ë

	)

7685 
	#SAI_xSR_FLVL_0
 ((
uöt32_t
)0x00010000Ë

	)

7686 
	#SAI_xSR_FLVL_1
 ((
uöt32_t
)0x00020000Ë

	)

7687 
	#SAI_xSR_FLVL_2
 ((
uöt32_t
)0x00030000Ë

	)

7690 
	#SAI_xCLRFR_COVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

7691 
	#SAI_xCLRFR_CMUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

7692 
	#SAI_xCLRFR_CWCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

7693 
	#SAI_xCLRFR_CFREQ
 ((
uöt32_t
)0x00000008Ë

	)

7694 
	#SAI_xCLRFR_CCNRDY
 ((
uöt32_t
)0x00000010Ë

	)

7695 
	#SAI_xCLRFR_CAFSDET
 ((
uöt32_t
)0x00000020Ë

	)

7696 
	#SAI_xCLRFR_CLFSDET
 ((
uöt32_t
)0x00000040Ë

	)

7699 
	#SAI_xDR_DATA
 ((
uöt32_t
)0xFFFFFFFF)

	)

7707 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

7708 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

7709 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

7712 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

7713 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

7714 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

7715 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

7717 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

7718 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

7719 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

7721 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

7722 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

7725 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

7728 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

7730 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

7731 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

7732 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

7734 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

7735 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

7736 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

7737 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

7738 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

7739 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

7740 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

7743 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

7746 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

7749 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

7752 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

7755 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

7758 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

7761 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

7764 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

7767 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

7768 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

7769 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

7770 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

7772 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

7773 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

7774 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

7775 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

7776 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

7778 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

7779 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

7780 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

7781 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

7784 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

7787 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

7788 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

7789 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

7790 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

7791 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

7792 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

7793 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

7794 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

7795 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

7796 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

7797 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

7798 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

7799 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

7800 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

7801 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

7802 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

7803 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

7804 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

7805 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

7806 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

7807 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

7808 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

7809 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

7810 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

7813 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

7814 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

7815 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

7816 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

7817 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

7818 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

7819 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

7820 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

7821 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

7822 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

7823 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

7824 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

7825 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

7828 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

7829 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

7830 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

7831 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

7832 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

7833 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

7834 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

7835 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

7836 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

7837 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

7838 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

7839 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

7840 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

7841 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

7842 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

7843 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

7844 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

7845 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

7846 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

7847 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

7848 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

7849 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

7850 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

7851 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

7854 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

7857 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

7865 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

7866 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

7867 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

7869 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

7870 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

7871 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

7872 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

7874 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

7875 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

7876 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

7877 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

7878 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

7879 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

7880 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

7881 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

7882 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

7883 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

7886 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

7887 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

7888 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

7889 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

7890 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

7891 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

7894 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

7895 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

7896 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

7897 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

7898 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

7899 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

7900 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

7901 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

7904 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

7907 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

7910 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

7913 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

7916 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

7918 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

7919 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

7920 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

7922 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

7924 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

7925 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

7926 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

7928 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

7930 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

7931 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

7932 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

7934 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

7935 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

7938 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

7939 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

7940 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

7948 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
uöt32_t
)0x00000007Ë

	)

7949 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

7950 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

7951 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
uöt32_t
)0x00000004Ë

	)

7953 
	#SYSCFG_MEMRMP_FB_MODE
 ((
uöt32_t
)0x00000100Ë

	)

7955 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
uöt32_t
)0x00000C00Ë

	)

7956 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
uöt32_t
)0x00000400Ë

	)

7957 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
uöt32_t
)0x00000800Ë

	)

7961 
	#SYSCFG_PMC_ADCxDC2
 ((
uöt32_t
)0x00070000Ë

	)

7962 
	#SYSCFG_PMC_ADC1DC2
 ((
uöt32_t
)0x00010000Ë

	)

7963 
	#SYSCFG_PMC_ADC2DC2
 ((
uöt32_t
)0x00020000Ë

	)

7964 
	#SYSCFG_PMC_ADC3DC2
 ((
uöt32_t
)0x00040000Ë

	)

7966 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

7968 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

7971 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

7972 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

7973 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

7974 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

7978 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

7979 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

7980 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

7981 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

7982 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

7983 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

7984 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

7985 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
uöt16_t
)0x0007Ë

	)

7986 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
uöt16_t
)0x0008Ë

	)

7987 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
uöt16_t
)0x0009Ë

	)

7988 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
uöt16_t
)0x000AË

	)

7993 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

7994 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

7995 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

7996 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

7997 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

7998 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

7999 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

8000 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
uöt16_t
)0x0070Ë

	)

8001 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
uöt16_t
)0x0080Ë

	)

8002 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
uöt16_t
)0x0090Ë

	)

8003 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
uöt16_t
)0x00A0Ë

	)

8008 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

8009 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

8010 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

8011 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

8012 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

8013 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

8014 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

8015 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
uöt16_t
)0x0700Ë

	)

8016 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
uöt16_t
)0x0800Ë

	)

8017 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
uöt16_t
)0x0900Ë

	)

8018 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
uöt16_t
)0x0A00Ë

	)

8023 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

8024 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

8025 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

8026 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

8027 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

8028 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

8029 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

8030 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
uöt16_t
)0x7000Ë

	)

8031 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
uöt16_t
)0x8000Ë

	)

8032 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
uöt16_t
)0x9000Ë

	)

8033 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
uöt16_t
)0xA000Ë

	)

8036 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

8037 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

8038 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

8039 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

8043 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

8044 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

8045 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

8046 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

8047 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

8048 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

8049 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

8050 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
uöt16_t
)0x0007Ë

	)

8051 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
uöt16_t
)0x0008Ë

	)

8052 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
uöt16_t
)0x0009Ë

	)

8053 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
uöt16_t
)0x000AË

	)

8058 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

8059 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

8060 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

8061 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

8062 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

8063 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

8064 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

8065 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
uöt16_t
)0x0070Ë

	)

8066 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
uöt16_t
)0x0080Ë

	)

8067 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
uöt16_t
)0x0090Ë

	)

8068 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
uöt16_t
)0x00A0Ë

	)

8073 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

8074 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

8075 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

8076 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

8077 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

8078 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

8079 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

8080 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
uöt16_t
)0x0700Ë

	)

8081 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
uöt16_t
)0x0800Ë

	)

8082 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
uöt16_t
)0x0900Ë

	)

8083 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
uöt16_t
)0x0A00Ë

	)

8088 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

8089 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

8090 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

8091 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

8092 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

8093 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

8094 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

8095 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
uöt16_t
)0x7000Ë

	)

8096 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
uöt16_t
)0x8000Ë

	)

8097 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
uöt16_t
)0x9000Ë

	)

8098 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
uöt16_t
)0xA000Ë

	)

8101 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

8102 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

8103 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

8104 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

8109 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

8110 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

8111 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

8112 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

8113 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

8114 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

8115 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

8116 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
uöt16_t
)0x0007Ë

	)

8117 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
uöt16_t
)0x0008Ë

	)

8118 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
uöt16_t
)0x0009Ë

	)

8123 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

8124 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

8125 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

8126 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

8127 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

8128 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

8129 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

8130 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
uöt16_t
)0x0070Ë

	)

8131 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
uöt16_t
)0x0080Ë

	)

8132 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
uöt16_t
)0x0090Ë

	)

8137 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

8138 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

8139 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

8140 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

8141 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

8142 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

8143 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

8144 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
uöt16_t
)0x0700Ë

	)

8145 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
uöt16_t
)0x0800Ë

	)

8146 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
uöt16_t
)0x0900Ë

	)

8151 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

8152 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

8153 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

8154 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

8155 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

8156 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

8157 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

8158 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
uöt16_t
)0x7000Ë

	)

8159 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
uöt16_t
)0x8000Ë

	)

8160 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
uöt16_t
)0x9000Ë

	)

8163 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

8164 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

8165 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

8166 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

8170 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

8171 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

8172 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

8173 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

8174 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

8175 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

8176 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

8177 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
uöt16_t
)0x0007Ë

	)

8178 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
uöt16_t
)0x0008Ë

	)

8179 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
uöt16_t
)0x0009Ë

	)

8184 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

8185 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

8186 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

8187 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

8188 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

8189 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

8190 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

8191 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
uöt16_t
)0x0070Ë

	)

8192 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
uöt16_t
)0x0008Ë

	)

8193 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
uöt16_t
)0x0009Ë

	)

8198 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

8199 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

8200 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

8201 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

8202 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

8203 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

8204 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

8205 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
uöt16_t
)0x0700Ë

	)

8206 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
uöt16_t
)0x0800Ë

	)

8207 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
uöt16_t
)0x0900Ë

	)

8212 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

8213 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

8214 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

8215 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

8216 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

8217 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

8218 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

8219 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
uöt16_t
)0x7000Ë

	)

8220 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
uöt16_t
)0x8000Ë

	)

8221 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
uöt16_t
)0x9000Ë

	)

8224 
	#SYSCFG_CMPCR_CMP_PD
 ((
uöt32_t
)0x00000001Ë

	)

8225 
	#SYSCFG_CMPCR_READY
 ((
uöt32_t
)0x00000100Ë

	)

8233 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

8234 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

8235 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

8236 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

8237 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

8239 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

8240 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

8241 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

8243 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

8245 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

8246 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

8247 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

8250 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

8251 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

8252 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

8254 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

8255 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

8256 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

8257 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

8259 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

8260 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

8261 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

8262 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

8263 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

8264 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

8265 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

8266 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

8269 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

8270 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

8271 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

8272 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

8274 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

8275 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

8276 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

8277 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

8279 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

8281 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

8282 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

8283 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

8284 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

8285 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

8287 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

8288 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

8289 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

8291 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

8292 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

8295 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

8296 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

8297 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

8298 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

8299 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

8300 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

8301 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

8302 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

8303 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

8304 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

8305 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

8306 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

8307 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

8308 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

8309 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

8312 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

8313 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

8314 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

8315 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

8316 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

8317 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

8318 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

8319 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

8320 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

8321 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

8322 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

8323 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

8326 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

8327 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

8328 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

8329 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

8330 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

8331 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

8332 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

8333 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

8336 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

8337 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

8338 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

8340 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

8341 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

8343 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

8344 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

8345 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

8346 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

8348 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

8350 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

8351 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

8352 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

8354 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

8355 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

8357 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

8358 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

8359 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

8360 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

8362 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

8366 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

8367 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

8368 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

8370 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

8371 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

8372 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

8373 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

8374 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

8376 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

8377 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

8378 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

8380 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

8381 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

8382 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

8383 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

8384 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

8387 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

8388 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

8389 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

8391 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

8392 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

8394 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

8395 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

8396 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

8397 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

8399 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

8401 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

8402 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

8403 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

8405 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

8406 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

8408 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

8409 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

8410 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

8411 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

8413 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

8417 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

8418 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

8419 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

8421 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

8422 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

8423 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

8424 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

8425 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

8427 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

8428 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

8429 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

8431 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

8432 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

8433 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

8434 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

8435 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

8438 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

8439 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

8440 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

8441 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

8442 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

8443 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

8444 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

8445 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

8446 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

8447 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

8448 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

8449 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

8450 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

8451 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

8452 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

8455 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

8458 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

8461 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

8464 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

8467 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

8470 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

8473 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

8476 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

8479 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

8480 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

8481 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

8482 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

8483 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

8484 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

8485 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

8486 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

8487 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

8489 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

8490 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

8491 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

8493 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

8494 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

8495 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

8496 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

8497 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

8498 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

8501 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

8502 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

8503 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

8504 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

8505 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

8506 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

8508 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

8509 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

8510 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

8511 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

8512 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

8513 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

8516 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

8519 
	#TIM_OR_TI4_RMP
 ((
uöt16_t
)0x00C0Ë

	)

8520 
	#TIM_OR_TI4_RMP_0
 ((
uöt16_t
)0x0040Ë

	)

8521 
	#TIM_OR_TI4_RMP_1
 ((
uöt16_t
)0x0080Ë

	)

8522 
	#TIM_OR_ITR1_RMP
 ((
uöt16_t
)0x0C00Ë

	)

8523 
	#TIM_OR_ITR1_RMP_0
 ((
uöt16_t
)0x0400Ë

	)

8524 
	#TIM_OR_ITR1_RMP_1
 ((
uöt16_t
)0x0800Ë

	)

8533 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

8534 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

8535 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

8536 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

8537 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

8538 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

8539 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

8540 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

8541 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

8542 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

8545 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

8548 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

8549 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

8552 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

8553 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

8554 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

8555 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

8556 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

8557 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

8558 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

8559 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

8560 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

8561 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

8562 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

8563 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

8564 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

8565 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

8566 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

8569 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

8570 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

8571 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

8572 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

8573 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

8574 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

8575 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

8577 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

8578 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

8579 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

8581 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

8584 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

8585 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

8586 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

8587 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

8588 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

8589 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

8590 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

8591 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

8592 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

8593 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

8594 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

8595 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

8598 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

8599 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

8600 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

8601 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

8602 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

8603 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

8604 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

8605 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

8606 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

8608 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

8616 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

8617 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

8618 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

8619 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

8620 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

8621 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

8622 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

8623 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

8625 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

8628 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

8629 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

8630 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

8631 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

8632 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

8633 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

8634 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

8635 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

8637 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

8638 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

8639 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

8641 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

8644 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

8653 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFF)

	)

8654 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000)

	)

8657 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001)

	)

8658 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002)

	)

8659 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004)

	)

8660 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020)

	)

8662 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0)

	)

8663 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040)

	)

8664 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080)

	)

8667 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

8668 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

8669 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

8670 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

8671 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

8672 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

8673 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

8674 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

8675 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

8676 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

8677 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

8678 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

8679 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

8680 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

8681 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

8682 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

8683 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

8685 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

8688 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

8689 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

8690 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

8691 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

8692 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

8700 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

8701 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

8702 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

8703 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

8704 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

8705 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

8706 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

8707 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

8708 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

8709 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

8710 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

8711 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

8712 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

8713 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

8714 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

8715 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

8716 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

8717 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

8718 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

8719 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

8721 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

8722 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

8723 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

8724 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

8725 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

8726 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

8727 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

8730 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

8731 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

8732 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

8733 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

8734 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

8735 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

8736 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

8737 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

8738 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

8739 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

8740 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

8741 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

8742 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

8743 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

8746 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

8749 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8752 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

8753 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

8754 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

8755 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

8756 
	#ETH_MACMIIAR_CR_Div62
 ((
uöt32_t
)0x00000004Ë

	)

8757 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

8758 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

8759 
	#ETH_MACMIIAR_CR_Div102
 ((
uöt32_t
)0x00000010Ë

	)

8760 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

8761 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

8764 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

8767 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

8768 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

8769 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

8770 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

8771 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

8772 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

8773 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

8774 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

8775 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

8776 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

8777 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

8780 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

8781 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

8784 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

8798 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

8799 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

8800 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

8801 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

8802 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

8803 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

8804 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

8807 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

8808 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

8809 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

8810 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

8811 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

8814 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

8815 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

8818 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

8821 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8824 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8825 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8826 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8827 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8828 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8829 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8830 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8831 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8832 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8833 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

8836 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8839 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8840 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8841 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8842 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8843 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8844 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8845 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8846 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8847 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8848 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

8851 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8854 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8855 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8856 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8857 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8858 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8859 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8860 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8861 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8862 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8863 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

8866 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8873 
	#ETH_MMCCR_MCFHP
 ((
uöt32_t
)0x00000020Ë

	)

8874 
	#ETH_MMCCR_MCP
 ((
uöt32_t
)0x00000010Ë

	)

8875 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

8876 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

8877 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

8878 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

8881 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

8882 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

8883 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

8886 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

8887 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

8888 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

8891 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

8892 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

8893 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

8896 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

8897 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

8898 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

8901 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8904 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8907 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8910 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8913 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8916 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8923 
	#ETH_PTPTSCR_TSCNT
 ((
uöt32_t
)0x00030000Ë

	)

8924 
	#ETH_PTPTSSR_TSSMRME
 ((
uöt32_t
)0x00008000Ë

	)

8925 
	#ETH_PTPTSSR_TSSEME
 ((
uöt32_t
)0x00004000Ë

	)

8926 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
uöt32_t
)0x00002000Ë

	)

8927 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
uöt32_t
)0x00001000Ë

	)

8928 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
uöt32_t
)0x00000800Ë

	)

8929 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
uöt32_t
)0x00000400Ë

	)

8930 
	#ETH_PTPTSSR_TSSSR
 ((
uöt32_t
)0x00000200Ë

	)

8931 
	#ETH_PTPTSSR_TSSARFE
 ((
uöt32_t
)0x00000100Ë

	)

8933 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

8934 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

8935 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

8936 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

8937 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

8938 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

8941 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

8944 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8947 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

8948 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

8951 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8954 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

8955 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

8958 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

8961 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

8964 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8967 
	#ETH_PTPTSSR_TSTTR
 ((
uöt32_t
)0x00000020Ë

	)

8968 
	#ETH_PTPTSSR_TSSO
 ((
uöt32_t
)0x00000010Ë

	)

8975 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

8976 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

8977 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

8978 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

8979 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

8980 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

8981 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

8982 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

8983 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

8984 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

8985 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

8986 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

8987 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

8988 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

8989 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

8990 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

8991 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

8992 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

8993 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

8994 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

8995 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

8996 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

8997 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

8998 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

8999 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

9000 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

9001 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

9002 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

9003 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

9004 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

9005 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

9006 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

9007 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

9008 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

9009 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

9010 
	#ETH_DMABMR_EDE
 ((
uöt32_t
)0x00000080Ë

	)

9011 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

9012 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

9013 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

9016 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

9019 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

9022 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

9025 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

9028 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

9029 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

9030 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

9031 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

9033 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

9034 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

9035 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

9036 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

9037 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

9038 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

9039 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

9040 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

9041 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

9042 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

9043 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

9044 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

9045 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

9046 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

9047 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

9048 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

9049 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

9050 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

9051 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

9052 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

9053 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

9054 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

9055 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

9056 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

9057 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

9058 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

9059 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

9060 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

9061 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

9062 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

9063 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

9064 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

9067 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

9068 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

9069 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

9070 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

9071 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

9072 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

9073 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

9074 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

9075 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

9076 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

9077 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

9078 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

9079 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

9080 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

9081 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

9082 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

9083 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

9084 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

9085 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

9086 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

9087 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

9088 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

9089 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

9090 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

9093 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

9094 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

9095 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

9096 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

9097 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

9098 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

9099 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

9100 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

9101 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

9102 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

9103 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

9104 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

9105 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

9106 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

9107 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

9110 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

9111 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

9112 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

9113 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

9116 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

9119 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

9122 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

9125 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

9135 #ifde‡
USE_STDPERIPH_DRIVER


9136 
	~"°m32f4xx_c⁄f.h
"

9143 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

9145 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

9147 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

9149 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

9151 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

9153 
	#READ_REG
(
REG
Ë((REG))

	)

9155 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

9161 #ifde‡
__˝lu•lus


	@system_stm32f4xx.h

39 #i‚de‡
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde‡
__˝lu•lus


59 
uöt32_t
 
Sy°emC‹eClock
;

86 
Sy°emInô
();

87 
Sy°emC‹eClockUpd©e
();

92 #ifde‡
__˝lu•lus


	@/usr/include/stdint.h

22 #i‚de‡
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	~<„©uªs.h
>

26 
	~<bôs/wch¨.h
>

27 
	~<bôs/w‹dsize.h
>

34 #i‚de‡
__öt8_t_deföed


35 
	#__öt8_t_deföed


	)

36 sig√d 
	töt8_t
;

37 
	töt16_t
;

38 
	töt32_t
;

39 #i‡
__WORDSIZE
 == 64

40 
	töt64_t
;

42 
__exãnsi⁄__


43 
	töt64_t
;

48 
	tuöt8_t
;

49 
	tuöt16_t
;

50 #i‚de‡
__uöt32_t_deföed


51 
	tuöt32_t
;

52 
	#__uöt32_t_deföed


	)

54 #i‡
__WORDSIZE
 == 64

55 
	tuöt64_t
;

57 
__exãnsi⁄__


58 
	tuöt64_t
;

65 sig√d 
	töt_Àa°8_t
;

66 
	töt_Àa°16_t
;

67 
	töt_Àa°32_t
;

68 #i‡
__WORDSIZE
 == 64

69 
	töt_Àa°64_t
;

71 
__exãnsi⁄__


72 
	töt_Àa°64_t
;

76 
	tuöt_Àa°8_t
;

77 
	tuöt_Àa°16_t
;

78 
	tuöt_Àa°32_t
;

79 #i‡
__WORDSIZE
 == 64

80 
	tuöt_Àa°64_t
;

82 
__exãnsi⁄__


83 
	tuöt_Àa°64_t
;

90 sig√d 
	töt_Á°8_t
;

91 #i‡
__WORDSIZE
 == 64

92 
	töt_Á°16_t
;

93 
	töt_Á°32_t
;

94 
	töt_Á°64_t
;

96 
	töt_Á°16_t
;

97 
	töt_Á°32_t
;

98 
__exãnsi⁄__


99 
	töt_Á°64_t
;

103 
	tuöt_Á°8_t
;

104 #i‡
__WORDSIZE
 == 64

105 
	tuöt_Á°16_t
;

106 
	tuöt_Á°32_t
;

107 
	tuöt_Á°64_t
;

109 
	tuöt_Á°16_t
;

110 
	tuöt_Á°32_t
;

111 
__exãnsi⁄__


112 
	tuöt_Á°64_t
;

117 #i‡
__WORDSIZE
 == 64

118 #i‚de‡
__öçå_t_deföed


119 
	töçå_t
;

120 
	#__öçå_t_deföed


	)

122 
	tuöçå_t
;

124 #i‚de‡
__öçå_t_deföed


125 
	töçå_t
;

126 
	#__öçå_t_deföed


	)

128 
	tuöçå_t
;

133 #i‡
__WORDSIZE
 == 64

134 
	tötmax_t
;

135 
	tuötmax_t
;

137 
__exãnsi⁄__


138 
	tötmax_t
;

139 
__exãnsi⁄__


140 
	tuötmax_t
;

144 #i‡
__WORDSIZE
 == 64

145 
	#__INT64_C
(
c
Ë¯## 
L


	)

146 
	#__UINT64_C
(
c
Ë¯## 
UL


	)

148 
	#__INT64_C
(
c
Ë¯## 
LL


	)

149 
	#__UINT64_C
(
c
Ë¯## 
ULL


	)

155 
	#INT8_MIN
 (-128)

	)

156 
	#INT16_MIN
 (-32767-1)

	)

157 
	#INT32_MIN
 (-2147483647-1)

	)

158 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

160 
	#INT8_MAX
 (127)

	)

161 
	#INT16_MAX
 (32767)

	)

162 
	#INT32_MAX
 (2147483647)

	)

163 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

166 
	#UINT8_MAX
 (255)

	)

167 
	#UINT16_MAX
 (65535)

	)

168 
	#UINT32_MAX
 (4294967295U)

	)

169 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

173 
	#INT_LEAST8_MIN
 (-128)

	)

174 
	#INT_LEAST16_MIN
 (-32767-1)

	)

175 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

176 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

178 
	#INT_LEAST8_MAX
 (127)

	)

179 
	#INT_LEAST16_MAX
 (32767)

	)

180 
	#INT_LEAST32_MAX
 (2147483647)

	)

181 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

184 
	#UINT_LEAST8_MAX
 (255)

	)

185 
	#UINT_LEAST16_MAX
 (65535)

	)

186 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

187 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

191 
	#INT_FAST8_MIN
 (-128)

	)

192 #i‡
__WORDSIZE
 == 64

193 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

194 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

196 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

197 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

199 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

201 
	#INT_FAST8_MAX
 (127)

	)

202 #i‡
__WORDSIZE
 == 64

203 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

204 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

206 
	#INT_FAST16_MAX
 (2147483647)

	)

207 
	#INT_FAST32_MAX
 (2147483647)

	)

209 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINT_FAST8_MAX
 (255)

	)

213 #i‡
__WORDSIZE
 == 64

214 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

215 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

217 
	#UINT_FAST16_MAX
 (4294967295U)

	)

218 
	#UINT_FAST32_MAX
 (4294967295U)

	)

220 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

224 #i‡
__WORDSIZE
 == 64

225 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

226 
	#INTPTR_MAX
 (9223372036854775807L)

	)

227 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

229 
	#INTPTR_MIN
 (-2147483647-1)

	)

230 
	#INTPTR_MAX
 (2147483647)

	)

231 
	#UINTPTR_MAX
 (4294967295U)

	)

236 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

238 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

241 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

247 #i‡
__WORDSIZE
 == 64

248 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

249 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

251 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

252 
	#PTRDIFF_MAX
 (2147483647)

	)

256 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

257 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

260 #i‡
__WORDSIZE
 == 64

261 
	#SIZE_MAX
 (18446744073709551615UL)

	)

263 
	#SIZE_MAX
 (4294967295U)

	)

267 #i‚de‡
WCHAR_MIN


269 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

270 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

274 
	#WINT_MIN
 (0u)

	)

275 
	#WINT_MAX
 (4294967295u)

	)

278 
	#INT8_C
(
c
Ë
	)
c

279 
	#INT16_C
(
c
Ë
	)
c

280 
	#INT32_C
(
c
Ë
	)
c

281 #i‡
__WORDSIZE
 == 64

282 
	#INT64_C
(
c
Ë¯## 
L


	)

284 
	#INT64_C
(
c
Ë¯## 
LL


	)

288 
	#UINT8_C
(
c
Ë
	)
c

289 
	#UINT16_C
(
c
Ë
	)
c

290 
	#UINT32_C
(
c
Ë¯## 
U


	)

291 #i‡
__WORDSIZE
 == 64

292 
	#UINT64_C
(
c
Ë¯## 
UL


	)

294 
	#UINT64_C
(
c
Ë¯## 
ULL


	)

298 #i‡
__WORDSIZE
 == 64

299 
	#INTMAX_C
(
c
Ë¯## 
L


	)

300 
	#UINTMAX_C
(
c
Ë¯## 
UL


	)

302 
	#INTMAX_C
(
c
Ë¯## 
LL


	)

303 
	#UINTMAX_C
(
c
Ë¯## 
ULL


	)

	@/usr/include/bits/wchar.h

19 #i‚de‡
_BITS_WCHAR_H


20 
	#_BITS_WCHAR_H
 1

	)

33 #ifde‡
__WCHAR_MAX__


34 
	#__WCHAR_MAX
 
__WCHAR_MAX__


	)

35 #ñi‡
L
'\0' - 1 > 0

36 
	#__WCHAR_MAX
 (0xffffffffu + 
L
'\0')

	)

38 
	#__WCHAR_MAX
 (0x7ffffff‡+ 
L
'\0')

	)

41 #ifde‡
__WCHAR_MIN__


42 
	#__WCHAR_MIN
 
__WCHAR_MIN__


	)

43 #ñi‡
L
'\0' - 1 > 0

44 
	#__WCHAR_MIN
 (
L
'\0' + 0)

	)

46 
	#__WCHAR_MIN
 (-
__WCHAR_MAX
 - 1)

	)

	@/usr/include/bits/wordsize.h

3 #i‡
deföed
 
__x86_64__
 && !deföed 
__ILP32__


4 
	#__WORDSIZE
 64

	)

6 
	#__WORDSIZE
 32

	)

9 #ifde‡
__x86_64__


10 
	#__WORDSIZE_TIME64_COMPAT32
 1

	)

12 
	#__SYSCALL_WORDSIZE
 64

	)

	@/usr/include/features.h

18 #i‚def 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

101 #unde‡
__USE_ISOC11


102 #unde‡
__USE_ISOC99


103 #unde‡
__USE_ISOC95


104 #unde‡
__USE_ISOCXX11


105 #unde‡
__USE_POSIX


106 #unde‡
__USE_POSIX2


107 #unde‡
__USE_POSIX199309


108 #unde‡
__USE_POSIX199506


109 #unde‡
__USE_XOPEN


110 #unde‡
__USE_XOPEN_EXTENDED


111 #unde‡
__USE_UNIX98


112 #unde‡
__USE_XOPEN2K


113 #unde‡
__USE_XOPEN2KXSI


114 #unde‡
__USE_XOPEN2K8


115 #unde‡
__USE_XOPEN2K8XSI


116 #unde‡
__USE_LARGEFILE


117 #unde‡
__USE_LARGEFILE64


118 #unde‡
__USE_FILE_OFFSET64


119 #unde‡
__USE_BSD


120 #unde‡
__USE_SVID


121 #unde‡
__USE_MISC


122 #unde‡
__USE_ATFILE


123 #unde‡
__USE_GNU


124 #unde‡
__USE_REENTRANT


125 #unde‡
__USE_FORTIFY_LEVEL


126 #unde‡
__KERNEL_STRICT_NAMES


130 #i‚de‡
_LOOSE_KERNEL_NAMES


131 
	#__KERNEL_STRICT_NAMES


	)

141 #i‡
deföed
 
__GNUC__
 && deföed 
__GNUC_MINOR__


142 
	#__GNUC_PREREQ
(
maj
, 
mö
) \

143 ((
__GNUC__
 << 16Ë+ 
__GNUC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

145 
	#__GNUC_PREREQ
(
maj
, 
mö
Ë0

	)

150 #ifde‡
_GNU_SOURCE


151 #unde‡
_ISOC95_SOURCE


152 
	#_ISOC95_SOURCE
 1

	)

153 #unde‡
_ISOC99_SOURCE


154 
	#_ISOC99_SOURCE
 1

	)

155 #unde‡
_ISOC11_SOURCE


156 
	#_ISOC11_SOURCE
 1

	)

157 #unde‡
_POSIX_SOURCE


158 
	#_POSIX_SOURCE
 1

	)

159 #unde‡
_POSIX_C_SOURCE


160 
	#_POSIX_C_SOURCE
 200809L

	)

161 #unde‡
_XOPEN_SOURCE


162 
	#_XOPEN_SOURCE
 700

	)

163 #unde‡
_XOPEN_SOURCE_EXTENDED


164 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

165 #unde‡
_LARGEFILE64_SOURCE


166 
	#_LARGEFILE64_SOURCE
 1

	)

167 #unde‡
_DEFAULT_SOURCE


168 
	#_DEFAULT_SOURCE
 1

	)

169 #unde‡
_BSD_SOURCE


170 
	#_BSD_SOURCE
 1

	)

171 #unde‡
_SVID_SOURCE


172 
	#_SVID_SOURCE
 1

	)

173 #unde‡
_ATFILE_SOURCE


174 
	#_ATFILE_SOURCE
 1

	)

179 #i‡(
deföed
 
_DEFAULT_SOURCE
 \

180 || (!
deföed
 
	g__STRICT_ANSI__
 \

181 && !
deföed
 
	g_ISOC99_SOURCE
 \

182 && !
deföed
 
	g_POSIX_SOURCE
 && !deföed 
	g_POSIX_C_SOURCE
 \

183 && !
deföed
 
	g_XOPEN_SOURCE
 \

184 && !
deföed
 
	g_BSD_SOURCE
 && !deföed 
	g_SVID_SOURCE
))

185 #unde‡
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

187 #unde‡
_BSD_SOURCE


188 
	#_BSD_SOURCE
 1

	)

189 #unde‡
_SVID_SOURCE


190 
	#_SVID_SOURCE
 1

	)

194 #i‡(
deföed
 
_ISOC11_SOURCE
 \

195 || (
deföed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

196 
	#__USE_ISOC11
 1

	)

200 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

201 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

202 
	#__USE_ISOC99
 1

	)

206 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

207 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

208 
	#__USE_ISOC95
 1

	)

215 #i‡((
deföed
 
__˝lu•lus
 && __cplusplus >= 201103L) \

216 || 
deföed
 
__GXX_EXPERIMENTAL_CXX0X__
)

217 
	#__USE_ISOCXX11
 1

	)

223 #ifde‡
_DEFAULT_SOURCE


224 #i‡!
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE


225 
	#__USE_POSIX_IMPLICITLY
 1

	)

227 #unde‡
_POSIX_SOURCE


228 
	#_POSIX_SOURCE
 1

	)

229 #unde‡
_POSIX_C_SOURCE


230 
	#_POSIX_C_SOURCE
 200809L

	)

232 #i‡((!
deföed
 
__STRICT_ANSI__
 || (
_XOPEN_SOURCE
 - 0) >= 500) && \

233 !
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE
)

234 
	#_POSIX_SOURCE
 1

	)

235 #i‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

236 
	#_POSIX_C_SOURCE
 2

	)

237 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

238 
	#_POSIX_C_SOURCE
 199506L

	)

239 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

240 
	#_POSIX_C_SOURCE
 200112L

	)

242 
	#_POSIX_C_SOURCE
 200809L

	)

244 
	#__USE_POSIX_IMPLICITLY
 1

	)

247 #i‡
deföed
 
_POSIX_SOURCE
 || 
_POSIX_C_SOURCE
 >1 || deföed 
_XOPEN_SOURCE


248 
	#__USE_POSIX
 1

	)

251 #i‡
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || deföed 
_XOPEN_SOURCE


252 
	#__USE_POSIX2
 1

	)

255 #i‡(
_POSIX_C_SOURCE
 - 0) >= 199309L

256 
	#__USE_POSIX199309
 1

	)

259 #i‡(
_POSIX_C_SOURCE
 - 0) >= 199506L

260 
	#__USE_POSIX199506
 1

	)

263 #i‡(
_POSIX_C_SOURCE
 - 0) >= 200112L

264 
	#__USE_XOPEN2K
 1

	)

265 #unde‡
__USE_ISOC95


266 
	#__USE_ISOC95
 1

	)

267 #unde‡
__USE_ISOC99


268 
	#__USE_ISOC99
 1

	)

271 #i‡(
_POSIX_C_SOURCE
 - 0) >= 200809L

272 
	#__USE_XOPEN2K8
 1

	)

273 #unde‡
_ATFILE_SOURCE


274 
	#_ATFILE_SOURCE
 1

	)

277 #ifdef 
_XOPEN_SOURCE


278 
	#__USE_XOPEN
 1

	)

279 #i‡(
_XOPEN_SOURCE
 - 0) >= 500

280 
	#__USE_XOPEN_EXTENDED
 1

	)

281 
	#__USE_UNIX98
 1

	)

282 #unde‡
_LARGEFILE_SOURCE


283 
	#_LARGEFILE_SOURCE
 1

	)

284 #i‡(
_XOPEN_SOURCE
 - 0) >= 600

285 #i‡(
_XOPEN_SOURCE
 - 0) >= 700

286 
	#__USE_XOPEN2K8
 1

	)

287 
	#__USE_XOPEN2K8XSI
 1

	)

289 
	#__USE_XOPEN2K
 1

	)

290 
	#__USE_XOPEN2KXSI
 1

	)

291 #unde‡
__USE_ISOC95


292 
	#__USE_ISOC95
 1

	)

293 #unde‡
__USE_ISOC99


294 
	#__USE_ISOC99
 1

	)

297 #ifde‡
_XOPEN_SOURCE_EXTENDED


298 
	#__USE_XOPEN_EXTENDED
 1

	)

303 #ifde‡
_LARGEFILE_SOURCE


304 
	#__USE_LARGEFILE
 1

	)

307 #ifde‡
_LARGEFILE64_SOURCE


308 
	#__USE_LARGEFILE64
 1

	)

311 #i‡
deföed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

312 
	#__USE_FILE_OFFSET64
 1

	)

315 #i‡
deföed
 
_BSD_SOURCE
 || deföed 
_SVID_SOURCE


316 
	#__USE_MISC
 1

	)

319 #ifdef 
_BSD_SOURCE


320 
	#__USE_BSD
 1

	)

323 #ifdef 
_SVID_SOURCE


324 
	#__USE_SVID
 1

	)

327 #ifdef 
_ATFILE_SOURCE


328 
	#__USE_ATFILE
 1

	)

331 #ifdef 
_GNU_SOURCE


332 
	#__USE_GNU
 1

	)

335 #i‡
deföed
 
_REENTRANT
 || deföed 
_THREAD_SAFE


336 
	#__USE_REENTRANT
 1

	)

339 #i‡
deföed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

340 && 
__GNUC_PREREQ
 (4, 1Ë&& 
deföed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

341 #i‡
_FORTIFY_SOURCE
 > 1

342 
	#__USE_FORTIFY_LEVEL
 2

	)

344 
	#__USE_FORTIFY_LEVEL
 1

	)

347 
	#__USE_FORTIFY_LEVEL
 0

	)

352 
	~<°dc-¥edef.h
>

360 #unde‡
__GNU_LIBRARY__


361 
	#__GNU_LIBRARY__
 6

	)

365 
	#__GLIBC__
 2

	)

366 
	#__GLIBC_MINOR__
 19

	)

368 
	#__GLIBC_PREREQ
(
maj
, 
mö
) \

369 ((
__GLIBC__
 << 16Ë+ 
__GLIBC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

372 #i‚de‡
__ASSEMBLER__


373 #i‚de‡
_SYS_CDEFS_H


374 
	~<sys/cdefs.h
>

379 #i‡
deföed
 
__USE_FILE_OFFSET64
 && !deföed 
__REDIRECT


380 
	#__USE_LARGEFILE
 1

	)

381 
	#__USE_LARGEFILE64
 1

	)

387 #i‡
__GNUC_PREREQ
 (2, 7Ë&& 
deföed
 
__OPTIMIZE__
 \

388 && !
deföed
 
	g__OPTIMIZE_SIZE__
 && !deföed 
	g__NO_INLINE__
 \

389 && 
deföed
 
	g__exã∫_ölöe


390 
	#__USE_EXTERN_INLINES
 1

	)

398 
	~<gnu/°ubs.h
>

	@/usr/include/gnu/stubs.h

6 #i‡!
deföed
 
__x86_64__


7 
	~<gnu/°ubs-32.h
>

9 #i‡
deföed
 
__x86_64__
 && deföed 
__LP64__


10 
	~<gnu/°ubs-64.h
>

12 #i‡
deföed
 
__x86_64__
 && deföed 
__ILP32__


13 
	~<gnu/°ubs-x32.h
>

	@/usr/include/stdc-predef.h

18 #i‚def 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde‡
__GCC_IEC_559


37 #i‡
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifde‡
__GCC_IEC_559_COMPLEX


45 #i‡
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

54 
	#__STDC_ISO_10646__
 201103L

	)

57 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/sys/cdefs.h

18 #i‚def 
_SYS_CDEFS_H


19 
	#_SYS_CDEFS_H
 1

	)

22 #i‚de‡
_FEATURES_H


23 
	~<„©uªs.h
>

29 #i‡
deföed
 
__GNUC__
 && !deföed 
__STDC__


34 #unde‡
__P


35 #unde‡
__PMT


37 #ifde‡
__GNUC__


41 #i‡
__GNUC_PREREQ
 (4, 6Ë&& !
deföed
 
_LIBC


42 
	#__LEAF
 , 
__Àaf__


	)

43 
	#__LEAF_ATTR
 
	`__©åibuã__
 ((
__Àaf__
))

	)

45 
	#__LEAF


	)

46 
	#__LEAF_ATTR


	)

54 #i‡!
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (3, 3)

55 
	#__THROW
 
	`__©åibuã__
 ((
__nŸhrow__
 
__LEAF
))

	)

56 
	#__THROWNL
 
	`__©åibuã__
 ((
__nŸhrow__
))

	)

57 
	#__NTH
(
f˘
Ë
	`__©åibuã__
 ((
__nŸhrow__
 
__LEAF
)Ë
	)
fct

59 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (2,8)

60 
	#__THROW
 
	`throw
 ()

	)

61 
	#__THROWNL
 
	`throw
 ()

	)

62 
	#__NTH
(
f˘
Ë
__LEAF_ATTR
 f˘ 
	`throw
 ()

	)

64 
	#__THROW


	)

65 
	#__THROWNL


	)

66 
	#__NTH
(
f˘
Ë
	)
fct

72 
	#__ölöe


	)

74 
	#__THROW


	)

75 
	#__THROWNL


	)

76 
	#__NTH
(
f˘
Ë
	)
fct

82 
	#__P
(
¨gs
Ë
	)
args

83 
	#__PMT
(
¨gs
Ë
	)
args

88 
	#__CONCAT
(
x
,
y
Ëx ## 
	)
y

89 
	#__STRING
(
x
Ë#x

	)

92 
	#__±r_t
 *

	)

93 
	#__l⁄g_doubÀ_t
 

	)

97 #ifdef 
__˝lu•lus


98 
	#__BEGIN_DECLS
 "C" {

	)

99 
	#__END_DECLS
 }

	)

101 
	#__BEGIN_DECLS


	)

102 
	#__END_DECLS


	)

111 #i‡
deföed
 
__˝lu•lus
 && deföed 
_GLIBCPP_USE_NAMESPACES


112 
	#__BEGIN_NAMESPACE_STD
 
«me•a˚
 
°d
 {

	)

113 
	#__END_NAMESPACE_STD
 }

	)

114 
	#__USING_NAMESPACE_STD
(
«me
Ë
usög
 
°d
::«me;

	)

115 
	#__BEGIN_NAMESPACE_C99
 
«me•a˚
 
__c99
 {

	)

116 
	#__END_NAMESPACE_C99
 }

	)

117 
	#__USING_NAMESPACE_C99
(
«me
Ë
usög
 
__c99
::«me;

	)

122 
	#__BEGIN_NAMESPACE_STD


	)

123 
	#__END_NAMESPACE_STD


	)

124 
	#__USING_NAMESPACE_STD
(
«me
)

	)

125 
	#__BEGIN_NAMESPACE_C99


	)

126 
	#__END_NAMESPACE_C99


	)

127 
	#__USING_NAMESPACE_C99
(
«me
)

	)

132 
	#__bos
(
±r
Ë
	`__buûtö_obje˘_size
 (±r, 
__USE_FORTIFY_LEVEL
 > 1)

	)

133 
	#__bos0
(
±r
Ë
	`__buûtö_obje˘_size
 (±r, 0)

	)

134 
	#__f‹tify_fun˘i⁄
 
__exã∫_Æways_ölöe
 
__©åibuã_¨tificül__


	)

136 #i‡
__GNUC_PREREQ
 (4,3)

137 
	#__w¨nde˛
(
«me
, 
msg
) \

138 
	`«me
 (Ë
	`__©åibuã__
((
	`__w¨nög__
 (
msg
)))

	)

139 
	#__w¨«âr
(
msg
Ë
	`__©åibuã__
((
	`__w¨nög__
 (msg)))

	)

140 
	#__îr‹de˛
(
«me
, 
msg
) \

141 
	`«me
 (Ë
	`__©åibuã__
((
	`__îr‹__
 (
msg
)))

	)

143 
	#__w¨nde˛
(
«me
, 
msg
Ë
	`«me
 ()

	)

144 
	#__w¨«âr
(
msg
)

	)

145 
	#__îr‹de˛
(
«me
, 
msg
Ë
	`«me
 ()

	)

149 #i‡
__GNUC_PREREQ
 (2,97)

151 
	#__Êex¨r
 []

	)

153 #ifde‡
__GNUC__


154 
	#__Êex¨r
 [0]

	)

156 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

157 
	#__Êex¨r
 []

	)

160 
	#__Êex¨r
 [1]

	)

176 #i‡
deföed
 
__GNUC__
 && __GNUC__ >= 2

178 
	#__REDIRECT
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê¥Ÿÿ
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

179 #ifde‡
__˝lu•lus


180 
	#__REDIRECT_NTH
(
«me
, 
¥Ÿo
, 
Æüs
) \

181 
«me
 
¥Ÿo
 
__THROW
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

182 
	#__REDIRECT_NTHNL
(
«me
, 
¥Ÿo
, 
Æüs
) \

183 
«me
 
¥Ÿo
 
__THROWNL
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

185 
	#__REDIRECT_NTH
(
«me
, 
¥Ÿo
, 
Æüs
) \

186 
«me
 
¥Ÿo
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs)Ë
__THROW


	)

187 
	#__REDIRECT_NTHNL
(
«me
, 
¥Ÿo
, 
Æüs
) \

188 
«me
 
¥Ÿo
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs)Ë
__THROWNL


	)

190 
	#__ASMNAME
(
˙ame
Ë
	`__ASMNAME2
 (
__USER_LABEL_PREFIX__
, c«me)

	)

191 
	#__ASMNAME2
(
¥efix
, 
˙ame
Ë
	`__STRING
 (¥efixË
	)
cname

204 #i‡!
deföed
 
__GNUC__
 || __GNUC__ < 2

205 
	#__©åibuã__
(
xyz
Ë

	)

211 #i‡
__GNUC_PREREQ
 (2,96)

212 
	#__©åibuã_mÆloc__
 
	`__©åibuã__
 ((
__mÆloc__
))

	)

214 
	#__©åibuã_mÆloc__


	)

219 #i‡
__GNUC_PREREQ
 (4, 3)

220 
	#__©åibuã_Æloc_size__
(
∑øms
) \

221 
	`__©åibuã__
 ((
__Æloc_size__
 
∑øms
))

	)

223 
	#__©åibuã_Æloc_size__
(
∑øms
Ë

	)

229 #i‡
__GNUC_PREREQ
 (2,96)

230 
	#__©åibuã_puª__
 
	`__©åibuã__
 ((
__puª__
))

	)

232 
	#__©åibuã_puª__


	)

236 #i‡
__GNUC_PREREQ
 (2,5)

237 
	#__©åibuã_c⁄°__
 
	`__©åibuã__
 ((
__c⁄°__
))

	)

239 
	#__©åibuã_c⁄°__


	)

245 #i‡
__GNUC_PREREQ
 (3,1)

246 
	#__©åibuã_u£d__
 
	`__©åibuã__
 ((
__u£d__
))

	)

247 
	#__©åibuã_noölöe__
 
	`__©åibuã__
 ((
__noölöe__
))

	)

249 
	#__©åibuã_u£d__
 
	`__©åibuã__
 ((
__unu£d__
))

	)

250 
	#__©åibuã_noölöe__


	)

254 #i‡
__GNUC_PREREQ
 (3,2)

255 
	#__©åibuã_dïªˇãd__
 
	`__©åibuã__
 ((
__dïªˇãd__
))

	)

257 
	#__©åibuã_dïªˇãd__


	)

266 #i‡
__GNUC_PREREQ
 (2,8)

267 
	#__©åibuã_f‹m©_¨g__
(
x
Ë
	`__©åibuã__
 ((
	`__f‹m©_¨g__
 (x)))

	)

269 
	#__©åibuã_f‹m©_¨g__
(
x
Ë

	)

276 #i‡
__GNUC_PREREQ
 (2,97)

277 
	#__©åibuã_f‹m©_°rfm⁄__
(
a
,
b
) \

278 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__°rfm⁄__
, 
a
, 
b
)))

	)

280 
	#__©åibuã_f‹m©_°rfm⁄__
(
a
,
b
Ë

	)

285 #i‡
__GNUC_PREREQ
 (3,3)

286 
	#__n⁄nuŒ
(
∑øms
Ë
	`__©åibuã__
 ((
__n⁄nuŒ__
Ö¨ams))

	)

288 
	#__n⁄nuŒ
(
∑øms
)

	)

293 #i‡
__GNUC_PREREQ
 (3,4)

294 
	#__©åibuã_w¨n_unu£d_ªsu…__
 \

295 
	`__©åibuã__
 ((
__w¨n_unu£d_ªsu…__
))

	)

296 #i‡
__USE_FORTIFY_LEVEL
 > 0

297 
	#__wur
 
__©åibuã_w¨n_unu£d_ªsu…__


	)

300 
	#__©åibuã_w¨n_unu£d_ªsu…__


	)

302 #i‚de‡
__wur


303 
	#__wur


	)

307 #i‡
__GNUC_PREREQ
 (3,2)

308 
	#__Æways_ölöe
 
__ölöe
 
	`__©åibuã__
 ((
__Æways_ölöe__
))

	)

310 
	#__Æways_ölöe
 
__ölöe


	)

315 #i‡
__GNUC_PREREQ
 (4,3)

316 
	#__©åibuã_¨tificül__
 
	`__©åibuã__
 ((
__¨tificül__
))

	)

318 
	#__©åibuã_¨tificül__


	)

321 #ifde‡
__GNUC__


326 #i‡
deföed
 
__GNUC_STDC_INLINE__
 || deföed 
__GNUC_GNU_INLINE__


327 
	#__exã∫_ölöe
 
__ölöe
 
	`__©åibuã__
 ((
__gnu_ölöe__
))

	)

328 
	#__exã∫_Æways_ölöe
 \

329 
__Æways_ölöe
 
	`__©åibuã__
 ((
__gnu_ölöe__
))

	)

331 
	#__exã∫_ölöe
 
__ölöe


	)

332 
	#__exã∫_Æways_ölöe
 
__Æways_ölöe


	)

335 
	#__exã∫_ölöe


	)

336 
	#__exã∫_Æways_ölöe


	)

341 #i‡
__GNUC_PREREQ
 (4,3)

342 
	#__va_¨g_∑ck
(Ë
	`__buûtö_va_¨g_∑ck
 ()

	)

343 
	#__va_¨g_∑ck_Àn
(Ë
	`__buûtö_va_¨g_∑ck_Àn
 ()

	)

350 #i‡!
__GNUC_PREREQ
 (2,8)

351 
	#__exãnsi⁄__


	)

355 #i‡!
__GNUC_PREREQ
 (2,92)

356 
	#__ª°ri˘


	)

362 #i‡
__GNUC_PREREQ
 (3,1Ë&& !
deföed
 
__GNUG__


363 
	#__ª°ri˘_¨r
 
__ª°ri˘


	)

365 #ifde‡
__GNUC__


366 
	#__ª°ri˘_¨r


	)

368 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

369 
	#__ª°ri˘_¨r
 
ª°ri˘


	)

372 
	#__ª°ri˘_¨r


	)

377 #i‡
__GNUC__
 >= 3

378 
	#__glibc_u∆ikñy
(
c⁄d
Ë
	`__buûtö_ex≥˘
 ((c⁄d), 0)

	)

379 
	#__glibc_likñy
(
c⁄d
Ë
	`__buûtö_ex≥˘
 ((c⁄d), 1)

	)

381 
	#__glibc_u∆ikñy
(
c⁄d
Ë(c⁄d)

	)

382 
	#__glibc_likñy
(
c⁄d
Ë(c⁄d)

	)

385 
	~<bôs/w‹dsize.h
>

387 #i‡
deföed
 
__LONG_DOUBLE_MATH_OPTIONAL
 && deföed 
__NO_LONG_DOUBLE_MATH


388 
	#__LDBL_COMPAT
 1

	)

389 #ifde‡
__REDIRECT


390 
	#__LDBL_REDIR1
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT
 («me,ÖrŸo,álüs)

	)

391 
	#__LDBL_REDIR
(
«me
, 
¥Ÿo
) \

392 
	`__LDBL_REDIR1
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##«me)

	)

393 
	#__LDBL_REDIR1_NTH
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT_NTH
 («me,ÖrŸo,álüs)

	)

394 
	#__LDBL_REDIR_NTH
(
«me
, 
¥Ÿo
) \

395 
	`__LDBL_REDIR1_NTH
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##«me)

	)

396 
	#__LDBL_REDIR1_DECL
(
«me
, 
Æüs
) \

397 
	`__ty≥of
 (
«me
Ë«mê
	`__asm
 (
	`__ASMNAME
 (#Æüs));

	)

398 
	#__LDBL_REDIR_DECL
(
«me
) \

399 
	`__ty≥of
 (
«me
Ë«mê
	`__asm
 (
	`__ASMNAME
 ("__∆dbl_" #«me));

	)

400 
	#__REDIRECT_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

401 
	`__LDBL_REDIR1
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##
Æüs
)

	)

402 
	#__REDIRECT_NTH_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

403 
	`__LDBL_REDIR1_NTH
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##
Æüs
)

	)

406 #i‡!
deföed
 
__LDBL_COMPAT
 || !deföed 
__REDIRECT


407 
	#__LDBL_REDIR1
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê
	)
proto

408 
	#__LDBL_REDIR
(
«me
, 
¥Ÿo
Ë«mê
	)
proto

409 
	#__LDBL_REDIR1_NTH
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê¥Ÿÿ
__THROW


	)

410 
	#__LDBL_REDIR_NTH
(
«me
, 
¥Ÿo
Ë«mê¥Ÿÿ
__THROW


	)

411 
	#__LDBL_REDIR_DECL
(
«me
)

	)

412 #ifde‡
__REDIRECT


413 
	#__REDIRECT_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT
 («me,ÖrŸo,álüs)

	)

414 
	#__REDIRECT_NTH_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

415 
	`__REDIRECT_NTH
 (
«me
, 
¥Ÿo
, 
Æüs
)

	)

	@/usr/include/gnu/stubs-32.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub_chÊags


	)

11 
	#__°ub_Áâach


	)

12 
	#__°ub_fchÊags


	)

13 
	#__°ub_fdëach


	)

14 
	#__°ub_gây


	)

15 
	#__°ub_lchmod


	)

16 
	#__°ub_ªvoke


	)

17 
	#__°ub_£éogö


	)

18 
	#__°ub_sigªtu∫


	)

19 
	#__°ub_s°k


	)

20 
	#__°ub_°ty


	)

	@/usr/include/gnu/stubs-64.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub_bdÊush


	)

11 
	#__°ub_chÊags


	)

12 
	#__°ub_Áâach


	)

13 
	#__°ub_fchÊags


	)

14 
	#__°ub_fdëach


	)

15 
	#__°ub_gëmsg


	)

16 
	#__°ub_gây


	)

17 
	#__°ub_lchmod


	)

18 
	#__°ub_putmsg


	)

19 
	#__°ub_ªvoke


	)

20 
	#__°ub_£éogö


	)

21 
	#__°ub_sigªtu∫


	)

22 
	#__°ub_s°k


	)

23 
	#__°ub_°ty


	)

	@/usr/include/gnu/stubs-x32.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub_bdÊush


	)

11 
	#__°ub_chÊags


	)

12 
	#__°ub_¸óã_moduÀ


	)

13 
	#__°ub_Áâach


	)

14 
	#__°ub_fchÊags


	)

15 
	#__°ub_fdëach


	)

16 
	#__°ub_gë_kî√l_syms


	)

17 
	#__°ub_gëmsg


	)

18 
	#__°ub_gây


	)

19 
	#__°ub_lchmod


	)

20 
	#__°ub_nfs£rv˘l


	)

21 
	#__°ub_putmsg


	)

22 
	#__°ub_quîy_moduÀ


	)

23 
	#__°ub_ªvoke


	)

24 
	#__°ub_£éogö


	)

25 
	#__°ub_sigªtu∫


	)

26 
	#__°ub_s°k


	)

27 
	#__°ub_°ty


	)

28 
	#__°ub_u£lib


	)

	@
1
.
1
/usr/include
12
294
stm32f4xx.h
system_stm32f4xx.h
/usr/include/stdint.h
/usr/include/bits/wchar.h
/usr/include/bits/wordsize.h
/usr/include/features.h
/usr/include/gnu/stubs.h
/usr/include/stdc-predef.h
/usr/include/sys/cdefs.h
/usr/include/gnu/stubs-32.h
/usr/include/gnu/stubs-64.h
/usr/include/gnu/stubs-x32.h
