st_data	,	V_12
err_kfree	,	V_109
"clks_fclk"	,	L_31
"%d%n"	,	L_41
spin_lock_init	,	F_80
XBUFFSTAT	,	V_101
omap_st_disable	,	F_38
omap_mcbsp_rx_irq_handler	,	F_17
fir	,	V_76
"Unable to request TX IRQ %d "	,	L_26
MCR1	,	V_53
xcr1	,	V_48
MCR2	,	V_51
xcr2	,	V_47
dev	,	V_15
len	,	V_146
"TX IRQ callback : 0x%x\n"	,	L_16
"clkr"	,	L_32
omap_mcbsp_dma_reg_params	,	F_22
MCBSP_READ_CACHE	,	F_16
ARRAY_SIZE	,	F_67
"%s: Invalid id (%d)\n"	,	L_20
omap_mcbsp_get_dma_op_mode	,	F_47
mcr2	,	V_52
mcr1	,	V_54
__devinit	,	T_9
request_irq	,	F_53
THRSH1	,	V_99
THRSH2	,	V_97
omap_mcbsp_init	,	F_94
nr_taps	,	V_152
err_thres	,	V_176
omap_mcbsp_get_rx_delay	,	F_46
", %d"	,	L_39
size	,	V_149
RCR1	,	V_23
mcbsp_tx	,	V_31
RCR2	,	V_22
omap_mcbsp_get_tx_delay	,	F_45
"Unable to create additional controls\n"	,	L_56
pr_err	,	F_62
omap_mcbsp_set_tx_threshold	,	F_40
ST_CH0GAIN	,	F_29
GFP_KERNEL	,	V_106
phys_base	,	V_42
device	,	V_142
__devexit	,	T_10
"mpu"	,	L_46
pdata	,	V_7
ssize_t	,	T_7
omap_mcbsp_st_write	,	F_7
RCCR	,	V_59
free_irq	,	F_54
rx	,	V_121
buffer_size	,	V_95
"%s:mcbsp%d has invalid rx DMA channel\n"	,	L_52
mux_signal	,	V_139
"RCR1:  0x%04x\n"	,	L_9
err_ioremap	,	V_169
FSR_SRC_FSR	,	V_140
omap2_mcbsp_set_clks_src	,	F_61
FSR_SRC_FSX	,	V_141
rccr	,	V_60
EBUSY	,	V_108
"Configuring McBSP%d  phys_base: 0x%08lx\n"	,	L_21
__raw_readl	,	F_6
XCR2	,	V_24
u8	,	T_4
XCR1	,	V_25
"TX Frame Sync Error! : 0x%x\n"	,	L_17
omap2_mcbsp1_mux_clkr_src	,	F_63
__raw_readw	,	F_5
irq	,	V_29
i	,	V_77
buffstat	,	V_100
ENOENT	,	V_88
pm_runtime_get_sync	,	F_52
additional_attr_group	,	V_175
MCBSP_WRITE	,	F_15
ST_COEFFWRDONE	,	V_80
omap_st_chgain	,	F_28
buf	,	V_145
s	,	V_147
enable_st_clock	,	V_72
w	,	V_71
omap_mcbsp_config	,	F_18
config	,	V_39
platform_device	,	V_163
"XCR1:  0x%04x\n"	,	L_11
reg_size	,	V_9
"[%s] "	,	L_36
tx	,	V_120
__iomem	,	T_3
ch1gain	,	V_84
"SPCR2: 0x%04x\n"	,	L_6
"RX Frame Sync Error! : 0x%x\n"	,	L_19
"Unable to create sidetone controls\n"	,	L_58
dev_dbg	,	F_11
from_cache	,	V_11
dma_tx_sync	,	V_64
"fsr"	,	L_34
SPCR2	,	V_20
SPCR1	,	V_21
MCBSP_CLKS_PRCM_SRC	,	V_133
tx_irq	,	V_116
reg	,	V_3
CLKR_SRC_CLKR	,	V_137
"McBSP FIR load error!\n"	,	L_22
kobj	,	V_160
platform_get_irq	,	F_84
phys_dma_base	,	V_70
ret	,	V_87
reg_cache_size	,	V_105
XDISABLE	,	V_127
res	,	V_156
xccr	,	V_58
FSXM	,	V_123
unlock	,	V_150
CLKXM	,	V_125
RBUFFSTAT	,	V_102
OMAP_MCBSP_REG_DRR	,	V_68
omap_st_add	,	F_72
"DRR2:  0x%04x\n"	,	L_2
spcr1	,	V_44
ioremap	,	F_73
"tx"	,	L_50
spcr2	,	V_43
"sidetone"	,	L_57
RRDYEN	,	V_115
"McBSP"	,	L_25
omap_st_enable	,	F_36
XCCR	,	V_57
ops	,	V_110
SIDETONEEN	,	V_74
omap_st_start	,	F_35
"RX IRQ callback : 0x%x\n"	,	L_18
reg_cache	,	V_10
"SRGR2: 0x%04x\n"	,	L_12
platform_get_resource	,	F_82
IORESOURCE_DMA	,	V_171
RDISABLE	,	V_128
"unable to get fck: %d\n"	,	L_55
iounmap	,	F_76
set_clk_src	,	V_134
dma_op_mode_show	,	F_65
mcbsp	,	V_2
printk	,	F_20
ST_CH1GAIN	,	F_30
dev_err	,	F_14
OMAP_MCBSP_REG_DXR1	,	V_67
fclk	,	V_135
omap_mcbsp_reg_cfg	,	V_38
kzalloc	,	F_49
"McBSP device initialized without"	,	L_42
"DXR1:  0x%04x\n"	,	L_5
data_reg	,	V_65
"Unable to request RX IRQ %d "	,	L_28
omap_mcbsp_set_rx_threshold	,	F_41
"for McBSP%d\n"	,	L_27
omap_st_get_chgain	,	F_34
omap_mcbsp	,	V_1
omap_st_on	,	F_23
irqst_spcr2	,	V_32
start	,	V_158
spin_unlock	,	F_51
"%s:mcbsp%d has invalid memory"	,	L_47
mcbsp_rx	,	V_35
io_base_st	,	V_13
err_free_irq	,	V_119
irqst_spcr1	,	V_36
ST_SIDETONEEN	,	V_75
pm_runtime_put_sync	,	F_55
max_thres	,	F_90
ENOMEM	,	V_107
dev_get_drvdata	,	F_66
pcr0	,	V_55
taps	,	V_93
channel	,	V_85
io_base	,	V_6
DRR1	,	V_17
"%s:mcbsp%d has invalid tx DMA channel\n"	,	L_53
DRR2	,	V_16
max_rx_thres	,	V_98
sysfs_create_group	,	F_75
dma_op_modes	,	V_148
omap_mcbsp_count	,	V_167
tmp	,	V_153
"platform data\n"	,	L_43
err_res	,	V_172
clk_put	,	F_91
lock	,	V_89
id	,	V_14
RSYNC_ERR	,	V_37
val	,	V_4
"McBSP%d is currently in use\n"	,	L_24
sysfs_remove_group	,	F_78
"PCR0:  0x%04x\n"	,	L_14
st_taps_show	,	F_70
omap_mcbsp_platform_data	,	V_165
omap2_mcbsp1_mux_fsr_src	,	F_64
"rx"	,	L_51
omap_mcbsp_dump_reg	,	F_9
IRQ_HANDLED	,	V_34
omap_mcbsp_stop	,	F_60
"clks_ext"	,	L_30
omap_mcbsp_st_data	,	V_81
__func__	,	V_41
XRDYEN	,	V_114
omap_mcbsp_driver	,	V_178
err_clk_disable	,	V_117
ch0gain	,	V_83
status	,	V_151
"%s: Invalid id (%u)\n"	,	L_23
ENODEV	,	V_62
err3	,	V_162
err2	,	V_159
"dma"	,	L_49
omap_st_is_enabled	,	F_39
err1	,	V_157
kfree	,	F_56
omap_mcbsp_get_fifo_size	,	F_44
omap_mcbsp_free	,	F_57
MCBSP_DMA_MODE_ELEMENT	,	V_174
"Invalid McBSP device id (%d)\n"	,	L_45
"**** McBSP%d regs ****\n"	,	L_1
enabled	,	V_91
out	,	V_154
SRGR1	,	V_27
"***********************\n"	,	L_15
__raw_writel	,	F_3
stream	,	V_61
OMAP_MCBSP_REG_DRR1	,	V_66
"fsx"	,	L_35
omap_mcbsp_st_read	,	F_8
u16	,	T_1
__raw_writew	,	F_2
SRGR2	,	V_26
spin_unlock_irq	,	F_33
id_to_mcbsp_ptr	,	F_10
srgr2	,	V_49
has_ccr	,	V_56
omap_mcbsp_probe	,	F_79
CLKR_SRC_CLKX	,	V_138
"%s "	,	L_37
err	,	V_104
platform_get_irq_byname	,	F_83
max_tx_thres	,	V_96
srgr1	,	V_50
"McBSP%d was not reserved\n"	,	L_29
CLKRM	,	V_126
EINVAL	,	V_90
has_wakeup	,	V_112
XSYNC_ERR	,	V_33
ST_COEFFWREN	,	V_78
MCBSP_CLKS_PAD_SRC	,	V_132
PCR0	,	V_28
mcbsp_ptr	,	V_173
dma_rx_sync	,	V_63
__init	,	T_11
udelay	,	F_59
OMAP_MCBSP_REG_DXR	,	V_69
omap_mcbsp_get_max_tx_threshold	,	F_42
"\n"	,	L_38
"XCR2:  0x%04x\n"	,	L_10
omap_st_fir_write	,	F_27
dma_op_mode	,	V_103
omap_mcbsp_tx_irq_handler	,	F_13
sysfs_streq	,	F_69
device_attribute	,	V_143
threshold	,	V_94
size_t	,	T_8
"resource\n"	,	L_48
"DRR1:  0x%04x\n"	,	L_3
pdev	,	V_164
DXR1	,	V_19
DXR2	,	V_18
u32	,	T_2
omap_mcbsp_dma_ch_params	,	F_21
spin_lock_irq	,	F_32
omap_st_off	,	F_26
fck_src_id	,	V_130
omap_mcbsp_get_max_rx_threshold	,	F_43
resource	,	V_155
omap_mcbsp_read	,	F_4
platform_driver_register	,	F_95
"SRGR1: 0x%04x\n"	,	L_13
PTR_ERR	,	F_87
err_st	,	V_177
omap_mcbsp_start	,	F_58
"RCR2:  0x%04x\n"	,	L_8
SFIRCR	,	V_79
st_taps_store	,	F_71
omap_mcbsp_remove	,	F_92
"fck"	,	L_54
chgain	,	V_86
rx_irq	,	V_118
platform_set_drvdata	,	F_88
"clkx"	,	L_33
request	,	V_111
MCBSP_ST_READ	,	F_24
SGAINCR	,	V_82
WAKEUPEN	,	V_113
platform_get_drvdata	,	F_93
rcr2	,	V_45
"Initializing OMAP McBSP (%d).\n"	,	L_44
ENXIO	,	V_170
rcr1	,	V_46
running	,	V_92
mux	,	V_136
"%d"	,	L_40
"DXR2:  0x%04x\n"	,	L_4
reg_step	,	V_8
s16	,	T_6
spin_lock	,	F_50
MCBSP_READ	,	F_12
addr	,	V_5
attr	,	V_144
IORESOURCE_MEM	,	V_168
clk_get	,	F_85
omap_mcbsp_check_valid_id	,	F_19
pm_runtime_enable	,	F_89
SSELCR	,	V_73
omap_st_set_chgain	,	F_31
"SPCR1: 0x%04x\n"	,	L_7
omap_st_stop	,	F_37
omap_st_remove	,	F_77
idle	,	V_129
src	,	V_131
platform_get_resource_byname	,	F_81
sidetone_attr_group	,	V_161
irqreturn_t	,	T_5
FSRM	,	V_124
dma_op_mode_store	,	F_68
dev_id	,	V_30
enable_srg	,	V_122
resource_size	,	F_74
MCBSP_ST_WRITE	,	F_25
KERN_ERR	,	V_40
omap_mcbsp_write	,	F_1
omap_mcbsp_request	,	F_48
platform_data	,	V_166
IS_ERR	,	F_86
