0.6
2019.1
May 24 2019
14:51:52
/home/alphadelta1803/projects/RV32I-4Stage/Pipeline-4-stage.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/ID.sv,1729858208,systemVerilog,,,,ID,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/controller.sv,1729858174,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/decoder.sv,,controller,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/decoder.sv,1728207828,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/regFile.sv,,decoder,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/regFile.sv,1729838355,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/signExt.sv,,regFile,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/signExt.sv,1729838766,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/ID.sv,,signExt,,,,,,,,
