
#ifndef H_D0372_MAP



	#define H_D0372_MAP



	#ifdef __cplusplus
	 extern "C"
	 {
	#endif                  /* __cplusplus */
	
#define		STV0372_NBREGS 165
#define 	STV0372_NBFIELDS 251	
	
/* ID */
 #define R0372_ID 0xf000
 #define F0372_IDENTIFICATIONREGISTER  0xf00000ff

/* I2C_PAGE */
 #define R0372_I2C_PAGE 0xf001
 #define F0372_REG_PAGE_ADRESS  0xf001000f

/* I2CRPT1 */
 #define R0372_I2CRPT1 0xf002
 #define F0372_I2CT_ON_1  0xf0020080
 #define F0372_ENARPT_LEVEL_1  0xf0020070
 #define F0372_SCLT_DELAY_1  0xf0020008
 #define F0372_SCLT_NOD_1  0xf0020004
 #define F0372_STOP_ENABLE_1  0xf0020002
 #define F0372_SDAT_NOD_1  0xf0020001

/* I2CRPT2 */
 #define R0372_I2CRPT2 0xf003
 #define F0372_I2CT_ON_2  0xf0030080
 #define F0372_ENARPT_LEVEL_2  0xf0030070
 #define F0372_SCLT_DELAY_2  0xf0030008
 #define F0372_SCLT_NOD_2  0xf0030004
 #define F0372_STOP_ENABLE_2  0xf0030002
 #define F0372_SDAT_NOD_2  0xf0030001

/* CLK_CTRL */
 #define R0372_CLK_CTRL 0xf004
 #define F0372_EN_EXTCLK_VSB  0xf0040040
 #define F0372_CLK50_VSBDEM  0xf0040004
 #define F0372_EN_CLKOSC  0xf0040002
 #define F0372_BYPASS_PLL  0xf0040001

/* STANDBY */
 #define R0372_STANDBY 0xf005
 #define F0372_STANDBY_AD10  0xf0050020
 #define F0372_STANDBY_VSB  0xf0050002

/* IO_CTRL */
 #define R0372_IO_CTRL 0xf006
 #define F0372_TS_HIGHZ  0xf0060080
 #define F0372_ACI_IO_NOD  0xf0060020
 #define F0372_AGC1_VSB_NOD  0xf0060010
 #define F0372_AGC2_VSB_NOD  0xf0060008

/* GPIO_INFO */
 #define R0372_GPIO_INFO 0xf007
 #define F0372_ACI_3PINS  0xf0070080
 #define F0372_SETINFO  0xf0070007

/* PLL_CTRL */
 #define R0372_PLL_CTRL 0xf610
 #define F0372_EN_CLKAD10  0xf6100080
 #define F0372_RFILT  0xf6100010
 #define F0372_SELICP  0xf6100008
 #define F0372_DIV  0xf6100004
 #define F0372_NOT_PWR_DN  0xf6100002
 #define F0372_NOT_RESET  0xf6100001

/* RESERVED */
 #define R0372_RESERVED 0xf611
 #define F0372_RESERVED  0xf61100ff

/* AD10_CTRL */
 #define R0372_AD10_CTRL 0xf61c
 #define F0372_INMODE  0xf61c0010
 #define F0372_ECO  0xf61c0008
 #define F0372_PWR_DN_MUX  0xf61c0004
 #define F0372_PWR_OFF_REF  0xf61c0002
 #define F0372_PWR_OFF  0xf61c0001

/* DEMOD_CTRL */
 #define R0372_DEMOD_CTRL 0xf010
 #define F0372_AGC_FREEZE  0xf0100080
 #define F0372_NCO_FREEZE  0xf0100040
 #define F0372_VCXO_FREEZE  0xf0100020
 #define F0372_A2DTYPE  0xf0100010
 #define F0372_INV_IQ  0xf0100004
 #define F0372_RST_TIMING  0xf0100002
 #define F0372_RST_CARRIER  0xf0100001

/* SYNCCTRL */
 #define R0372_SYNCCTRL 0xf011
 #define F0372_INVCNST  0xf0110002
 #define F0372_DCFREEZE  0xf0110001

/* AGCCTRL1 */
 #define R0372_AGCCTRL1 0xf012
 #define F0372_TAGCDIR  0xf0120040
 #define F0372_IAGCDIR  0xf0120020
 #define F0372_TST_PWM  0xf0120010
 #define F0372_INV_PWM  0xf0120008
 #define F0372_FRZAGCRF  0xf0120004
 #define F0372_FRZAGCIF  0xf0120002
 #define F0372_RSTAGC  0xf0120001

/* AGCCTRL2 */
 #define R0372_AGCCTRL2 0xf013
 #define F0372_ACCUMRSTSEL  0xf0130007

/* AGCPWR0372_LSB */
 #define R0372_AGCPWR_LSB 0xf014
 #define F0372_AGCPWR_LSB  0xf01400ff

/* AGCPWR0372_MSB */
 #define R0372_AGCPWR_MSB 0xf015
 #define F0372_AGCPWR_MSB  0xf0150003

/* AGCITHUP_LSB */
 #define R0372_AGCITHUP_LSB 0xf016
 #define F0372_AGCITHUP_LSB  0xf01600ff

/* AGCITHUP_MSB */
 #define R0372_AGCITHUP_MSB 0xf017
 #define F0372_AGCITHUP_MSB  0xf017000f

/* AGCITHLOW_LSB */
 #define R0372_AGCITHLOW_LSB 0xf018
 #define F0372_AGCITHLOW_LSB  0xf01800ff

/* AGCITHLOW_MSB */
 #define R0372_AGCITHLOW_MSB 0xf019
 #define F0372_AGCITHLOW_MSB  0xf019000f

/* AGCTH_LSB */
 #define R0372_AGCTH_LSB 0xf01a
 #define F0372_AGCTH_LSB  0xf01a00ff

/* AGCTH_MSB */
 #define R0372_AGCTH_MSB 0xf01b
 #define F0372_AGCTH_MSB  0xf01b000f

/* AGCBWSEL */
 #define R0372_AGCBWSEL 0xf01c
 #define F0372_AGCBWSEL  0xf01c000f

/* TAGCBWSEL */
 #define R0372_TAGCBWSEL 0xf01d
 #define F0372_TAGCBWSEL  0xf01d0007

/* TST_PWM1 */
 #define R0372_TST_PWM1 0xf01e
 #define F0372_PWMINRF_LSB  0xf01e00ff

/* TST_PWM2 */
 #define R0372_TST_PWM2 0xf01f
 #define F0372_PWMINIF_LSB  0xf01f00f0
 #define F0372_PWMINRF_MSB  0xf01f000f

/* TST_PWM3 */
 #define R0372_TST_PWM3 0xf020
 #define F0372_PWMINIF_MSB  0xf02000ff

/* AGC_IND_LSB */
 #define R0372_AGC_IND_LSB 0xf021
 #define F0372_AGC_IND_LSB  0xf02100ff

/* AGC_IND_MSB */
 #define R0372_AGC_IND_MSB 0xf022
 #define F0372_AGC_IND_MSB  0xf02200ff

/* AGC_IND_MMSB */
 #define R0372_AGC_IND_MMSB 0xf023
 #define F0372_AGC_IND_MMSB  0xf0230003

/* VCXOOFFSET1 */
 #define R0372_VCXOOFFSET1 0xf024
 #define F0372_VCXOOFFSET1  0xf02400ff

/* VCXOOFFSET2 */
 #define R0372_VCXOOFFSET2 0xf025
 #define F0372_VCXOOFFSET2  0xf02500ff

/* VCXOOFFSET3 */
 #define R0372_VCXOOFFSET3 0xf026
 #define F0372_VCXOOFFSET3  0xf02600ff

/* VCXOOFFSET4 */
 #define R0372_VCXOOFFSET4 0xf027
 #define F0372_VCXOOFFSET4  0xf027007f

/* GAINSRC_LSB */
 #define R0372_GAINSRC_LSB 0xf028
 #define F0372_GAINSRC_LSB  0xf02800ff

/* GAINSRC_MSB */
 #define R0372_GAINSRC_MSB 0xf029
 #define F0372_GAINSRC_MSB  0xf0290001

/* VCXOINITV */
 #define R0372_VCXOINITV 0xf02a
 #define F0372_VCXOINITV  0xf02a00ff

/* GAIN1ACQ1_LSB */
 #define R0372_GAIN1ACQ1_LSB 0xf02b
 #define F0372_GAIN1ACQ1_LSB  0xf02b00ff

/* GAIN1ACQ1_MSB */
 #define R0372_GAIN1ACQ1_MSB 0xf02c
 #define F0372_GAIN1ACQ1_MSB  0xf02c0003

/* GAIN1ACQ2_LSB */
 #define R0372_GAIN1ACQ2_LSB 0xf02d
 #define F0372_GAIN1ACQ2_LSB  0xf02d00ff

/* GAIN1ACQ2_MSB */
 #define R0372_GAIN1ACQ2_MSB 0xf02e
 #define F0372_GAIN1ACQ2_MSB  0xf02e0003

/* GAIN1TRACK_LSB */
 #define R0372_GAIN1TRACK_LSB 0xf02f
 #define F0372_GAIN1TRACK_LSB  0xf02f00ff

/* GAIN1TRACK_MSB */
 #define R0372_GAIN1TRACK_MSB 0xf030
 #define F0372_GAIN1TRACK_MSB  0xf0300003

/* GAIN2ACQ1_LSB */
 #define R0372_GAIN2ACQ1_LSB 0xf031
 #define F0372_GAIN2ACQ1_LSB  0xf03100ff

/* GAIN2ACQ1_MSB */
 #define R0372_GAIN2ACQ1_MSB 0xf032
 #define F0372_GAIN2ACQ1_MSB  0xf0320003

/* GAIN2ACQ2_LSB */
 #define R0372_GAIN2ACQ2_LSB 0xf033
 #define F0372_GAIN2ACQ2_LSB  0xf03300ff

/* GAIN2ACQ2_MSB */
 #define R0372_GAIN2ACQ2_MSB 0xf034
 #define F0372_GAIN2ACQ2_MSB  0xf0340003

/* GAIN2TRK_LSB */
 #define R0372_GAIN2TRK_LSB 0xf035
 #define F0372_GAIN2TRK_LSB  0xf03500ff

/* GAIN2TRK_MSB */
 #define R0372_GAIN2TRK_MSB 0xf036
 #define F0372_GAIN2TRK_MSB  0xf0360003

/* GAIN3ACQ */
 #define R0372_GAIN3ACQ 0xf037
 #define F0372_GAIN3ACQ  0xf03700ff

/* GAIN3TRK */
 #define R0372_GAIN3TRK 0xf038
 #define F0372_GAIN3TRK  0xf03800ff

/* VCXOERR0372_LSB */
 #define R0372_VCXOERR_LSB 0xf039
 #define F0372_VCXO_ERR_LSB  0xf03900ff

/* VCXOERR0372_MSB */
 #define R0372_VCXOERR_MSB 0xf03a
 #define F0372_VCXOERR_MSB  0xf03a00ff

/* VCXOERR0372_MMSB */
 #define R0372_VCXOERR_MMSB 0xf03b
 #define F0372_VCXOERR_MMSB  0xf03b00ff

/* TIMLOCKDETECT_LSB */
 #define R0372_TIMLOCKDETECT_LSB 0xf03c
 #define F0372_TIMLOCKDETECT_LSB  0xf03c00ff

/* TIMLOCKDETECT_MSB */
 #define R0372_TIMLOCKDETECT_MSB 0xf03d
 #define F0372_TIMLOCKDETECT_MSB  0xf03d00ff

/* TIMLOCKDETECT_MMSB */
 #define R0372_TIMLOCKDETECT_MMSB 0xf03e
 #define F0372_FREQ_LOCK  0xf03e0004
 #define F0372_TIMLOCKDETECT_MMSB  0xf03e0003

/* FREQLOCK_LSB */
 #define R0372_FREQLOCK_LSB 0xf03f
 #define F0372_FREQLOCKTH_LSB  0xf03f00ff

/* FREQLOCK_MSB */
 #define R0372_FREQLOCK_MSB 0xf040
 #define F0372_FREQLOCKTH_MSB  0xf04000ff

/* FREQLOCK_MMSB */
 #define R0372_FREQLOCK_MMSB 0xf041
 #define F0372_FREQLOCKTH_MMSB  0xf0410003

/* TIMINGAGCREF_LSB */
 #define R0372_TIMINGAGCREF_LSB 0xf042
 #define F0372_TIMINGAGCREF_LSB  0xf04200ff

/* TIMINGAGCREF_MSB */
 #define R0372_TIMINGAGCREF_MSB 0xf043
 #define F0372_TIMINGAGCREF_MSB  0xf043000f

/* NCOCNST_LSB */
 #define R0372_NCOCNST_LSB 0xf044
 #define F0372_NCOCNST_LSB  0xf04400ff

/* NCOCNST_MSB */
 #define R0372_NCOCNST_MSB 0xf045
 #define F0372_NCOCNST_MSB  0xf04500ff

/* NCOCNST_MMSB */
 #define R0372_NCOCNST_MMSB 0xf046
 #define F0372_NCOCNST_MMSB  0xf046007f

/* NCOGAIN1ACQ */
 #define R0372_NCOGAIN1ACQ 0xf047
 #define F0372_NCOGAIN1ACQ  0xf04700ff

/* NCOGAIN1TRACK */
 #define R0372_NCOGAIN1TRACK 0xf048
 #define F0372_NCOGAIN1TRACK  0xf04800ff

/* NCOGAIN2ACQ */
 #define R0372_NCOGAIN2ACQ 0xf049
 #define F0372_NCOGAIN2ACQ  0xf04900ff

/* NCOGAIN2TRACK */
 #define R0372_NCOGAIN2TRACK 0xf04a
 #define F0372_NCOGAIN2TRACK  0xf04a00ff

/* NCOGAIN3 */
 #define R0372_NCOGAIN3 0xf04b
 #define F0372_NCOGAIN3  0xf04b00ff

/* NCOERR_LSB */
 #define R0372_NCOERR_LSB 0xf04c
 #define F0372_NCOERR_LSB  0xf04c00ff

/* NCOERR_MSB */
 #define R0372_NCOERR_MSB 0xf04d
 #define F0372_NCOERR_MSB  0xf04d00ff

/* NCOERR_MMSB */
 #define R0372_NCOERR_MMSB 0xf04e
 #define F0372_NCOERR_MMSB  0xf04e0001

/* CARLOCKDETECT1_LSB */
 #define R0372_CARLOCKDETECT1_LSB 0xf04f
 #define F0372_CARLOCKDETECT1_LSB  0xf04f00ff

/* CARLOCKDETECT1_MSB */
 #define R0372_CARLOCKDETECT1_MSB 0xf050
 #define F0372_CARLOCKDETECT1_MSB  0xf05000ff

/* CARLOCKDETECT1_MMSB */
 #define R0372_CARLOCKDETECT1_MMSB 0xf051
 #define F0372_CY_LOCK  0xf0510004
 #define F0372_CARLOCKDETECT1_MMSB  0xf0510003

/* CARLOCKDETECT2_LSB */
 #define R0372_CARLOCKDETECT2_LSB 0xf052
 #define F0372_CARLOCKDETECT2_LSB  0xf05200ff

/* CARLOCKDETECT2_MSB */
 #define R0372_CARLOCKDETECT2_MSB 0xf053
 #define F0372_CARLOCKDETECT2_MSB  0xf05300ff

/* CARLOCKDETECT2_MMSB */
 #define R0372_CARLOCKDETECT2_MMSB 0xf054
 #define F0372_CARLOCKDETECT2_MMSB  0xf0540003

/* CARRIERLOCKTH_LSB */
 #define R0372_CARRIERLOCKTH_LSB 0xf055
 #define F0372_CARRIERLOCKTH_LSB  0xf05500ff

/* CARRIERLOCKTH_MSB */
 #define R0372_CARRIERLOCKTH_MSB 0xf056
 #define F0372_CARRIERLOCKTH_MSB  0xf05600ff

/* CARRIERLOCKTH_MMSB */
 #define R0372_CARRIERLOCKTH_MMSB 0xf057
 #define F0372_CARRIERLOCKTH_MMSB  0xf0570003

/* CARRIERAGCREF_LSB */
 #define R0372_CARRIERAGCREF_LSB 0xf058
 #define F0372_CARRIERAGCREF_LSB  0xf05800ff

/* CARRIERAGCREF_MSB */
 #define R0372_CARRIERAGCREF_MSB 0xf059
 #define F0372_CARRIERAGCREF_MSB  0xf059000f

/* CARAGCMIXRATIO */
 #define R0372_CARAGCMIXRATIO 0xf05a
 #define F0372_CARAGCMIXRATIO  0xf05a0007

/* FSM1 */
 #define R0372_FSM1 0xf05b
 #define F0372_RSTFSM1  0xf05b0080
 #define F0372_FRZFSM1  0xf05b007f

/* FSM2 */
 #define R0372_FSM2 0xf05c
 #define F0372_RSTFSM2  0xf05c0080
 #define F0372_FRZFSM2  0xf05c001f

/* MAINSMUP */
 #define R0372_MAINSMUP 0xf05d
 #define F0372_MAINSMUP  0xf05d00ff

/* EQSMUP */
 #define R0372_EQSMUP 0xf05e
 #define F0372_EQSMUP  0xf05e00ff

/* STATEVAL_LSB */
 #define R0372_STATEVAL_LSB 0xf05f
 #define F0372_STATEVAL_LSB  0xf05f00ff

/* STATEVAL_MSB */
 #define R0372_STATEVAL_MSB 0xf060
 #define F0372_STATEVAL_MSB  0xf06000ff

/* STATEVAL_MMSB */
 #define R0372_STATEVAL_MMSB 0xf061
 #define F0372_STATEVAL_MMSB  0xf0610007

/* UPDATEVCXO_LSB */
 #define R0372_UPDATEVCXO_LSB 0xf062
 #define F0372_UPDATEVCXO_LSB  0xf06200ff

/* UPDATEVCXO_MSB */
 #define R0372_UPDATEVCXO_MSB 0xf063
 #define F0372_UPDATEVCXO_MSB  0xf06300ff

/* UPDATEVCXO_MMSB */
 #define R0372_UPDATEVCXO_MMSB 0xf064
 #define F0372_UPDATEVCXO_MMSB  0xf0640007

/* MAXNBFRAMERCA */
 #define R0372_MAXNBFRAMERCA 0xf065
 #define F0372_MAXNBFRAMERCA  0xf065003f

/* MAXNBFRAMEDD_LSB */
 #define R0372_MAXNBFRAMEDD_LSB 0xf066
 #define F0372_MAXNBFRAMEDD_LSB  0xf06600ff

/* MAXNBFRAMEDD_MSB */
 #define R0372_MAXNBFRAMEDD_MSB 0xf067
 #define F0372_MAXNBFRAMEDD_MSB  0xf0670001

/* NCO_TIMEOUT_LSB */
 #define R0372_NCO_TIMEOUT_LSB 0xf068
 #define F0372_NCO_TIMEOUT_LSB  0xf06800ff

/* NCO_TIMEOUT_MSB */
 #define R0372_NCO_TIMEOUT_MSB 0xf069
 #define F0372_NCO_TIMEOUT_MSB  0xf06900ff

/* NCO_TIMEOUT_MMSB */
 #define R0372_NCO_TIMEOUT_MMSB 0xf06a
 #define F0372_NCO_TIMEOUT_MMSB  0xf06a00ff

/* DEMSTATUS */
 #define R0372_DEMSTATUS 0xf06b
 #define F0372_EQSTATE  0xf06b00f0
 #define F0372_MAINSTATE  0xf06b000f

/* SYSCTRL */
 #define R0372_SYSCTRL 0xf06c
 #define F0372_STATE_SHUNT  0xf06c0001

/* SEG_INIT_LSB */
 #define R0372_SEG_INIT_LSB 0xf06d
 #define F0372_SEG_INIT_LSB  0xf06d00ff

/* SEG_INIT_MSB */
 #define R0372_SEG_INIT_MSB 0xf06e
 #define F0372_SEG_INIT_MSB  0xf06e0007

/* CENTROIDCALDONE_LSB */
 #define R0372_CENTROIDCALDONE_LSB 0xf06f
 #define F0372_CENTROIDCALDONE_LSB  0xf06f00ff

/* CENTROIDCALDONE_MSB */
 #define R0372_CENTROIDCALDONE_MSB 0xf070
 #define F0372_CENTROIDCALDONE_MSB  0xf0700007

/* CENTROIDOFFSET_LSB */
 #define R0372_CENTROIDOFFSET_LSB 0xf071
 #define F0372_CENTROIDOFFSET_LSB  0xf07100ff

/* CENTROIDOFFSET_MSB */
 #define R0372_CENTROIDOFFSET_MSB 0xf072
 #define F0372_CENTROIDOFFSET_MSB  0xf0720003

/* FFEGAINTRAIN */
 #define R0372_FFEGAINTRAIN 0xf073
 #define F0372_FFEGAINTRAIN  0xf073007f

/* FFEGAINRCA1 */
 #define R0372_FFEGAINRCA1 0xf074
 #define F0372_FFEGAINRCA1  0xf074007f

/* FFEGAINRCA2 */
 #define R0372_FFEGAINRCA2 0xf075
 #define F0372_FFEGAINRCA2  0xf075007f

/* FFEGAINDDM1 */
 #define R0372_FFEGAINDDM1 0xf076
 #define F0372_FFEGAINDDM1  0xf076007f

/* FFEGAINDDM2 */
 #define R0372_FFEGAINDDM2 0xf077
 #define F0372_FFEGAINDDM2  0xf077007f

/* DFEGAINTRAIN */
 #define R0372_DFEGAINTRAIN 0xf078
 #define F0372_DFEGAINTRAIN  0xf078007f

/* DFEGAINRCA1 */
 #define R0372_DFEGAINRCA1 0xf079
 #define F0372_DFEGAINRCA1  0xf079007f

/* DFEGAINRCA2 */
 #define R0372_DFEGAINRCA2 0xf07a
 #define F0372_DFEGAINRCA2  0xf07a007f

/* DFEGAINDDM1 */
 #define R0372_DFEGAINDDM1 0xf07b
 #define F0372_DFEGAINDDM1  0xf07b007f

/* DFEGAINDDM2 */
 #define R0372_DFEGAINDDM2 0xf07c
 #define F0372_DFEGAINDDM2  0xf07c007f

/* SNR0372_TH_DDM1 */
 #define R0372_SNR_TH_DDM1 0xf07d
 #define F0372_SNR_TH_DDM1_UP  0xf07d00f0
 #define F0372_SNR_TH_DDM1_DOWN  0xf07d000f

/* SNR0372_TH_DDM2 */
 #define R0372_SNR_TH_DDM2 0xf07e
 #define F0372_SNR_TH_DDM2_UP  0xf07e00f0
 #define F0372_SNR_TH_DDM2_DOWN  0xf07e000f

/* SNR0372_TH_PT */
 #define R0372_SNR_TH_PT 0xf07f
 #define F0372_SNR_TH_PT_UP  0xf07f00f0
 #define F0372_SNR_TH_PT_DOWN  0xf07f000f

/* SNR0372_TH_RCA1 */
 #define R0372_SNR_TH_RCA1 0xf080
 #define F0372_SNR_TH_RCA1_UP  0xf08000f0
 #define F0372_SNR_TH_RCA1_DOWN  0xf080000f

/* SNR0372_TH_RCA2 */
 #define R0372_SNR_TH_RCA2 0xf081
 #define F0372_SNR_TH_RCA2_UP  0xf08100f0
 #define F0372_SNR_TH_RCA2_DOWN  0xf081000f

/* LEAKFFETRAIN */
 #define R0372_LEAKFFETRAIN 0xf082
 #define F0372_LEAKFFETRAIN  0xf082000f

/* LEAKFFERCA */
 #define R0372_LEAKFFERCA 0xf083
 #define F0372_LEAKFFERCATRACK  0xf08300f0
 #define F0372_LEAKFFERCAACQ  0xf083000f

/* LEAKFFEDDM */
 #define R0372_LEAKFFEDDM 0xf084
 #define F0372_LEAKFFEDDM2  0xf08400f0
 #define F0372_LEAKFFEDDM1  0xf084000f

/* LEAKDFETRAIN */
 #define R0372_LEAKDFETRAIN 0xf085
 #define F0372_LEAKDFETRAIN  0xf085000f

/* LEAKDFERCA */
 #define R0372_LEAKDFERCA 0xf086
 #define F0372_LEAKDFERCATRACK  0xf08600f0
 #define F0372_LEAKDFERCAACQ  0xf086000f

/* LEAKDFEDDM */
 #define R0372_LEAKDFEDDM 0xf087
 #define F0372_LEAKDFEDDM2  0xf08700f0
 #define F0372_LEAKDFEDDM1  0xf087000f

/* TRACK_REG */
 #define R0372_TRACK_REG 0xf088
 #define F0372_EQ_DAGCGAIN  0xf0880020
 #define F0372_EQDAGCFRZ  0xf0880010
 #define F0372_NCOPTGAIN  0xf0880008
 #define F0372_TTFRZ  0xf0880004
 #define F0372_PTGAIN  0xf0880002
 #define F0372_PTFRZ  0xf0880001

/* DFE_CTRL */
 #define R0372_DFE_CTRL 0xf089
 #define F0372_EQSWRSTN  0xf0890080
 #define F0372_DCFILTERON  0xf0890040
 #define F0372_SEGSYNCTRAINEN  0xf0890020
 #define F0372_DFE_GO  0xf0890010
 #define F0372_DEROT_EN  0xf0890008
 #define F0372_DAGC_GO  0xf0890004
 #define F0372_DAGC_GAIN  0xf0890003

/* TAP_CTRL */
 #define R0372_TAP_CTRL 0xf08a
 #define F0372_CFGTAPS  0xf08a00c0
 #define F0372_DFE2  0xf08a0020
 #define F0372_DFE1  0xf08a0010
 #define F0372_FFE  0xf08a0008
 #define F0372_WR_NRD  0xf08a0004
 #define F0372_NEW_REQ  0xf08a0002
 #define F0372_START  0xf08a0001

/* TAP_POINTER_LSB */
 #define R0372_TAP_POINTER_LSB 0xf08b
 #define F0372_TAP_POINTER_LSB  0xf08b00ff

/* TAP_POINTER_MSB */
 #define R0372_TAP_POINTER_MSB 0xf08c
 #define F0372_TAP_POINTER_MSB  0xf08c0007

/* TAP_GETBYTE */
 #define R0372_TAP_GETBYTE 0xf08d
 #define F0372_TAP_GETBYTE  0xf08d00ff

/* TAP_PUTBYTE */
 #define R0372_TAP_PUTBYTE 0xf08e
 #define F0372_TAP_PUTBYTE  0xf08e00ff

/* DECCTRL */
 #define R0372_DECCTRL 0xf08f
 #define F0372_ILTSTEN  0xf08f0008
 #define F0372_RANDFRZ  0xf08f0004
 #define F0372_RSFRZ  0xf08f0002
 #define F0372_PS_MODE  0xf08f0001

/* DECSYNCCTRL */
 #define R0372_DECSYNCCTRL 0xf090
 #define F0372_PRST  0xf0900001

/* SER_LSB */
 #define R0372_SER_LSB 0xf091
 #define F0372_SER_LSB  0xf09100ff

/* SER_MSB */
 #define R0372_SER_MSB 0xf092
 #define F0372_SER_MSB  0xf09200ff

/* SER_PERIOD_LSB */
 #define R0372_SER_PERIOD_LSB 0xf093
 #define F0372_SER_PERIOD_LSB  0xf09300ff

/* SER_PERIOD_MSB */
 #define R0372_SER_PERIOD_MSB 0xf094
 #define F0372_SER_PERIOD_MSB  0xf09400ff

/* DEC_STATUS */
 #define R0372_DEC_STATUS 0xf095
 #define F0372_OQMEANPWORK  0xf0950040
 #define F0372_FRMLOCK  0xf0950020
 #define F0372_FIELD  0xf0950010
 #define F0372_VSBMODE  0xf095000f

/* SIGNAL_POWER_LSB */
 #define R0372_SIGNAL_POWER_LSB 0xf096
 #define F0372_SIGNAL_POWER_LSB  0xf09600ff

/* SIGNAL_POWER_MSB */
 #define R0372_SIGNAL_POWER_MSB 0xf097
 #define F0372_SIGNAL_POWER_MSB  0xf09700ff

/* ERROR_POWER_LSB */
 #define R0372_ERROR_POWER_LSB 0xf098
 #define F0372_ERROR_POWER_LSB  0xf09800ff

/* ERROR_POWER_MSB */
 #define R0372_ERROR_POWER_MSB 0xf099
 #define F0372_ERROR_POWER_MSB  0xf099007f

/* BERCTRL */
 #define R0372_BERCTRL 0xf09a
 #define F0372_BER_PER_UNCORR  0xf09a007f

/* BER0372_LSB */
 #define R0372_BER_LSB 0xf09b
 #define F0372_BER_LSB  0xf09b00ff

/* BER_MSB */
 #define R0372_BER_MSB 0xf09c
 #define F0372_BER_MSB  0xf09c00ff

/* BER_PERIOD_LLSB */
 #define R0372_BER_PERIOD_LLSB 0xf09d
 #define F0372_BER_PERIOD_LLSB  0xf09d00ff

/* BER_PERIOD_LSB */
 #define R0372_BER_PERIOD_LSB 0xf09e
 #define F0372_BER_PERIOD_LSB  0xf09e00ff

/* BER_PERIOD_MSB */
 #define R0372_BER_PERIOD_MSB 0xf09f
 #define F0372_BER_PERIOD_MSB  0xf09f00ff

/* BER_PERIOD_MMSB */
 #define R0372_BER_PERIOD_MMSB 0xf0a0
 #define F0372_BER_PERIOD_MMSB  0xf0a0000f

/* FRAMECORTH_LSB */
 #define R0372_FRAMECORTH_LSB 0xf0a1
 #define F0372_FRAMECORTH_LSB  0xf0a100ff

/* FRAMECORTH_MSB */
 #define R0372_FRAMECORTH_MSB 0xf0a2
 #define F0372_FRAMECORTH_MSB  0xf0a200ff

/* FRAMELOCKDELOCK */
 #define R0372_FRAMELOCKDELOCK 0xf0a3
 #define F0372_FRAMELOCK  0xf0a300f0
 #define F0372_FRAMEDELOCK  0xf0a3000f

/* CI_BYTE_CLK */
 #define R0372_CI_BYTE_CLK 0xf0a4
 #define F0372_T_HIGH  0xf0a400f0
 #define F0372_T_LOW  0xf0a4000f

/* TS_FORMAT */
 #define R0372_TS_FORMAT 0xf0a5
 #define F0372_SYNC_STRIP  0xf0a50010
 #define F0372_SWAP  0xf0a50008
 #define F0372_POLARITY  0xf0a50004
 #define F0372_CI  0xf0a50002
 #define F0372_SERIES  0xf0a50001

/* ACI_CTRL */
 #define R0372_ACI_CTRL 0xf0a6
 #define F0372_TRANSMIT  0xf0a60080
 #define F0372_ACI_CTRL  0xf0a6007f

/* ACI_CHANNEL */
 #define R0372_ACI_CHANNEL 0xf0a7
 #define F0372_ACI_CHANNEL  0xf0a7007f

/* ACI_PROGRAM_LSB */
 #define R0372_ACI_PROGRAM_LSB 0xf0a8
 #define F0372_ACI_PROGRAM_LSB  0xf0a800ff

/* ACI_PROGRAM_MSB */
 #define R0372_ACI_PROGRAM_MSB 0xf0a9
 #define F0372_READY  0xf0a90004
 #define F0372_ACI_PROGRAM_MSB  0xf0a90003
	

#ifdef __cplusplus
	 }
	#endif    


#endif 

