Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Mar  6 16:42:20 2022
| Host         : DESKTOP-S6T5VL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux_3bit_4to1_timing_summary_routed.rpt -pb mux_3bit_4to1_timing_summary_routed.pb -rpx mux_3bit_4to1_timing_summary_routed.rpx -warn_on_violation
| Design       : mux_3bit_4to1
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_i[0]
                            (input port)
  Destination:            f_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.333ns  (logic 5.115ns (45.138%)  route 6.218ns (54.862%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sel_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_i[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sel_i_IBUF[0]_inst/O
                         net (fo=3, routed)           3.584     5.051    sel_i_IBUF[0]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  f_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.634     7.809    f_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    11.333 r  f_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.333    f_o[0]
    H17                                                               r  f_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_i[0]
                            (input port)
  Destination:            f_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.212ns  (logic 5.124ns (45.704%)  route 6.088ns (54.296%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sel_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_i[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sel_i_IBUF[0]_inst/O
                         net (fo=3, routed)           3.652     5.120    sel_i_IBUF[0]
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  f_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.436     7.679    f_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    11.212 r  f_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.212    f_o[2]
    J13                                                               r  f_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_i[0]
                            (input port)
  Destination:            f_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.371ns  (logic 5.134ns (49.508%)  route 5.236ns (50.492%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sel_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_i[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sel_i_IBUF[0]_inst/O
                         net (fo=3, routed)           3.133     4.601    sel_i_IBUF[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.725 r  f_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.103     6.828    f_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    10.371 r  f_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.371    f_o[1]
    K15                                                               r  f_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_i[1]
                            (input port)
  Destination:            f_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.531ns (60.141%)  route 1.014ns (39.859%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b_i[1] (IN)
                         net (fo=0)                   0.000     0.000    b_i[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  b_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.495     0.737    b_i_IBUF[1]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.782 r  f_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.519     1.301    f_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.545 r  f_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.545    f_o[1]
    K15                                                               r  f_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[2]
                            (input port)
  Destination:            f_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.538ns (59.554%)  route 1.044ns (40.446%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b_i[2] (IN)
                         net (fo=0)                   0.000     0.000    b_i[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  b_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.407     0.666    b_i_IBUF[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.711 r  f_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.638     1.348    f_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     2.582 r  f_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.582    f_o[2]
    J13                                                               r  f_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[0]
                            (input port)
  Destination:            f_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.507ns (55.081%)  route 1.229ns (44.919%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b_i[0] (IN)
                         net (fo=0)                   0.000     0.000    b_i[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  b_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.507     0.743    b_i_IBUF[0]
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.788 r  f_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.510    f_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     2.735 r  f_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.735    f_o[0]
    H17                                                               r  f_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





