// Seed: 1152328399
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri1 id_3
    , id_6,
    output uwire id_4
);
  tri0 id_7 = id_0;
  assign id_4 = 1;
  id_8(
      .id_0(1'd0 + 1 & 1'b0), .id_1(1), .id_2(1), .id_3(1), .id_4(id_6), .id_5(1), .id_6()
  );
  assign id_4 = 1'b0;
  supply0 id_9, id_10 = id_7;
  assign id_2 = 1;
  wand id_11;
  always_latch begin
    if (1'b0) id_11 = 1;
  end
  wire id_12;
  wire id_13, id_14;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    output supply1 id_7,
    output wire id_8
);
  assign id_8 = id_4;
  module_0(
      id_4, id_1, id_0, id_8, id_5
  );
endmodule
