## `glbl_lib.clk_gate` (`glbl_lib.clk_gate.ClkGateMod`)

### Parameters

-

### Ports

| Name        | Type      |
| ----        | ----      |
| clk_i (IN)  | ClkType() |
| clk_o (OUT) | ClkType() |
| ena_i (IN)  | EnaType() |


## `param_lib.param` (`param_lib.param.ParamMod`)

### Parameters

| Name      | Type                                                                                                                 |
| ----      | ----                                                                                                                 |
| param_p   | IntegerType(default=10)                                                                                              |
| width_p   | IntegerType(default=Log2Expr(Op(Param(IntegerType(default=10), 'param_p'), '+', ConstExpr(IntegerType(default=1))))) |
| default_p | IntegerType(default=Param(IntegerType(default=10), 'param_p'))                                                       |

### Ports

| Name        | Type                                                                                                                                             |
| ----        | ----                                                                                                                                             |
| data_i (IN) | UintType(Param(IntegerType(default=10), 'param_p'))                                                                                              |
| cnt_o (OUT) | UintType(Param(IntegerType(default=Log2Expr(Op(Param(IntegerType(default=10), 'param_p'), '+', ConstExpr(IntegerType(default=1))))), 'width_p')) |


## `tests.flip_flop` (`tests.test_flipflops.FlipFlopMod`)

### Parameters

-

### Ports

| Name                 | Type           |
| ----                 | ----           |
| main_i (IN)          | ClkRstAnType() |
|   main_clk_i (IN)    |   ClkType()    |
|   main_rst_an_i (IN) |   RstAnType()  |
| ctrl_i (IN)          | UintType(2)    |
| data_i (IN)          | UintType(8)    |
| data_o (OUT)         | UintType(8)    |


## `tests.another_foo` (`tests.test_modconfigurable.AnotherMod`)

### Parameters

-

### Ports

| Name                 | Type           |
| ----                 | ----           |
| main_i (IN)          | ClkRstAnType() |
|   main_clk_i (IN)    |   ClkType()    |
|   main_rst_an_i (IN) |   RstAnType()  |
| data_i (IN)          | UintType(8)    |
| data_o (OUT)         | UintType(8)    |


## `tests.my_other` (`tests.test_modconfigurable.MyOtherMod`)

### Parameters

-

### Ports

| Name                 | Type           |
| ----                 | ----           |
| main_i (IN)          | ClkRstAnType() |
|   main_clk_i (IN)    |   ClkType()    |
|   main_rst_an_i (IN) |   RstAnType()  |
| data_i (IN)          | UintType(8)    |
| data_o (OUT)         | UintType(8)    |
| feat_i (IN)          | UintType(8)    |
| feat_o (OUT)         | UintType(8)    |


## `tests.root` (`tests.test_modconfigurable.RootMod`)

### Parameters

-

### Ports

-


## `tests.flavor` (`tests.test_modfilelist.FlavorMod`)

### Parameters

-

### Ports

-


## `tests.multi` (`tests.test_modfilelist.MultiMod`)

### Parameters

-

### Ports

-


## `tests.decl` (`tests.test_mods.DeclMod`)

### Parameters

-

### Ports

-


## `tests.doc` (`tests.test_mods.DocMod`)

### Parameters

-

### Ports

-


## `tests.ip` (`tests.test_mods.IpMod`)

### Parameters

-

### Ports

-


## `tests.param` (`tests.test_mods.ParamMod`)

### Parameters

| Name    | Type          |
| ----    | ----          |
| param_p | IntegerType() |
| width_p | IntegerType() |

### Ports

-


## `tests.some` (`tests.test_mods.SomeMod`)

### Parameters

-

### Ports

-


## `tests.some_some` (`tests.test_mods.SomeSomeMod`)

### Parameters

-

### Ports

-


## `tests.sub` (`tests.test_mods.SubMod`)

### Parameters

-

### Ports

-


## `tests.top` (`tests.test_mods.TopMod`)

### Parameters

-

### Ports

-


## `tests.top` (`tests.test_modtailored.TopMod`)

### Parameters

-

### Ports

-


## `tests.gen_tb_dut` (`tests.test_modtb.GenTbMod`)

### Parameters

-

### Ports

-


## `tests.sub` (`tests.test_modtb.SubMod`)

### Parameters

-

### Ports

-


## `tests.tb` (`tests.test_modtb.TbMod`)

### Parameters

-

### Ports

-


## `tests.top` (`tests.test_modtb.TopMod`)

### Parameters

-

### Ports

-


## `tests.top_tb` (`tests.test_modtb.TopTbMod`)

### Parameters

-

### Ports

-


## `tests.mux` (`tests.test_muxes.MuxMod`)

### Parameters

-

### Ports

| Name       | Type        |
| ----       | ----        |
| a0_i (IN)  | UintType(4) |
| b0_i (IN)  | UintType(4) |
| c0_i (IN)  | UintType(4) |
| q0_o (OUT) | UintType(4) |
| a1_i (IN)  | UintType(8) |
| b1_i (IN)  | UintType(8) |
| c1_i (IN)  | UintType(8) |
| q1_o (OUT) | UintType(8) |
| q2_o (OUT) | UintType(8) |


## `uart_lib.uart` (`uart_lib.uart.UartMod`)

### Parameters

-

### Ports

| Name                 | Type                 |
| ----                 | ----                 |
| main_i (IN)          | ClkRstAnType()       |
|   main_clk_i (IN)    |   ClkType()          |
|   main_rst_an_i (IN) |   RstAnType()        |
| uart_i (IN)          | UartIoType()         |
|   uart_rx_o (OUT)    |   BitType()          |
|   uart_tx_i (IN)     |   BitType()          |
| bus_i (IN)           | BusType()            |
|   bus_trans_i (IN)   |   TransType()        |
|   bus_addr_i (IN)    |   AddrType(32)       |
|   bus_write_i (IN)   |   WriteType()        |
|   bus_wdata_i (IN)   |   DataType(32)       |
|   bus_ready_o (OUT)  |   BitType(default=1) |
|   bus_resp_o (OUT)   |   RespType()         |
|   bus_rdata_o (OUT)  |   DataType(32)       |
