// Seed: 3309896992
module module_0;
  reg id_0;
  always @(1 or 1) begin
    if (1 ^ id_0) begin
      #1;
    end else if (id_0) id_0 <= 1;
    else begin
      id_0 <= id_0;
    end
  end
  reg   id_1;
  logic id_3;
  assign id_0 = id_1;
  logic id_4;
  logic id_5 = id_4;
endmodule
