# _**RISCV-32 Processor**_
> ## _Project Description_
   * Design of a 32-bit single cycle micro architecture MIPS processor based on harvered architecture fully implemented RTL verilog files for all sub-modules of the MIPS processor then implementation of the top module of the MIPS processor.
> ## _Contents_
   * _RTL files_
   * _Machine Code For Fibanocci and Factorial Programs_


> ## _Block Diagram_


> ## _Result Figures_


> ## __Store your program in instruction memory__
```verilog
    initial begin
        $readmemh("your program.hex", memory);
    end
```


