[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PDTC114ET,215 production of NEXPERIA from the text: \n1. Product profile\n1.1 General description\nNPN Resistor-Equipped Transistor (RET) fam ily in small Surface-Mounted Device (SMD) \nplastic packages.\n \n1.2 Features and benefits\n \n1.3 Applications\n \n1.4 Quick reference data\n PDTC114E series\nNPN resistor-equipp ed transistors;\nR1 = 10 k \uf057, R2 = 10 k \uf057\nRev. 12 — 21 December 2011 Product data sheet\nTable 1. Product overview\nType number Package PNP \ncomplementPackage configuration\nNXP JEITA JEDEC\nPDTC114EE SOT416 SC-75 - PDTA114EE ultra small\nPDTC114EM SOT883 SC-101 - PDTA114EM leadless ultra smallPDTC114ET SOT23 - TO-236AB PDTA114ET smallPDTC114EU SOT323 SC-70 - PDTA114EU very small\n\uf06e100 mA output current capability \uf06eReduces component count\n\uf06eBuilt-in bias resistors \uf06eReduces pick and place costs\n\uf06eSimplifies circuit design \uf06eAEC-Q101 qualified\n\uf06eDigital application in automotive and \nindustrial segments\uf06eCost-saving alternative for BC847/857 series in digital applications\n\uf06eControl of IC inputs \uf06eSwitching loads\nTable 2. Quick reference data\nSymbol Parameter Conditions Min Typ Max Unit\nVCEO collector-emitter voltage open base - - 50 V\nIO output current - - 100 mA\nR1 bias resistor 1 (input) 7 10 13 k\uf057\nR2/R1 bias resistor ratio 0.8 1.0 1.2\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 2 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n2. Pinning information\n \n3. Ordering information\n \n4. Marking\n \n[1] * = placeholder for manufacturing site code.Table 3. Pinning\nPin Description Simplified outline Graphic symbol\nSOT23; SOT323; SOT416\n1 input (base)2 GND (emitter)3 output (collector)\nSOT883\n1 input (base)2 GND (emitter)3 output (collector)006aaa144123\nsym007 3\n21R1\nR2\n31\n2\nTransparent\ntop view\nsym007 3\n21R1\nR2\nTable 4. Ordering information\nType number Package\nName Description Version\nPDTC114EE SC-75 plastic surface-mounted package; 3 leads SOT416PDTC114EM SC-101 leadless ultra small plastic package; 3 solder lands; \nbody 1.0 \uf0b40.6\uf0b40.5 mmSOT883\nPDTC114ET - plastic surface-mounted package; 3 leads SOT23PDTC114EU SC-70 plastic surface-mounted package; 3 leads SOT323\nTable 5. Marking codes\nType number Marking code[1]\nPDTC114EE 09\nPDTC114EM DS\nPDTC114ET *16\nPDTC114EU *09\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 3 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n5. Limiting values\n \n[1] Device mounted on an FR4 Printed-Circuit Board (P CB), single-sided copper, tin-plated and standard \nfootprint.\n[2] Reflow soldering is the only recommended soldering method.\n[3] Device mounted on an FR4 PCB with 70 \uf06dm copper strip line, standard footprint.Table 6. Limiting values\nIn accordance with the Absolute Maximum Rating System (IEC 60134).\nSymbol Parameter Conditions Min Max Unit\nVCBO collector-base voltage open emitter - 50 V\nVCEO collector-emitter voltage open base - 50 V\nVEBO emitter-base voltage open collector - 10 V\nVI input voltage\npositive - +40 V\nnegative - \uf02d10 V\nIO output current - 100 mA\nICM peak collector current single pulse; t p\uf0a31m s - 1 0 0 m A\nPtot total power dissipation T amb\uf0a325\uf0b0C\nPDTC114EE (SOT416)[1][2]-1 5 0 m W\nPDTC114EM (SOT883)[2][3]-2 5 0 m W\nPDTC114ET (SOT23)[1]-2 5 0 m W\nPDTC114EU (SOT323)[1]-2 0 0 m W\nTj junction temperature - 150 \uf0b0C\nTamb ambient temperature \uf02d65 +150 \uf0b0C\nTstg storage temperature \uf02d65 +150 \uf0b0C\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 4 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n \n6. Thermal characteristics\n \n[1] Device mounted on an FR4 PCB, single-si ded copper, tin-plated and standard footprint.\n[2] Reflow soldering is the only recommended soldering method.\n[3] Device mounted on an FR4 PCB with 70 \uf06dm copper strip line, standard footprint.(1) SOT23; FR4 PCB, standard footprint\nSOT883; FR4 PCB with 70 \uf06dm copper strip line, standard footprint\n(2) SOT323; FR4 PCB, standard footprint\n(3) SOT416; FR4 PCB, standard footprint\nFig 1. Power derating curvesTamb (°C)-75 175 125 25 75 -25006aac778\n100200300\nPtot\n(mW)\n0(1)\n(2)\n(3)\nTable 7. Thermal characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nRth(j-a) thermal resistance from junction \nto ambientin free air\nPDTC114EE (SOT416)[1][2]--8 3 0 K / W\nPDTC114EM (SOT883)[2][3]--5 0 0 K / W\nPDTC114ET (SOT23)[1]--5 0 0 K / W\nPDTC114EU (SOT323)[1]--6 2 5 K / W\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 5 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n \nFR4 PCB, standard footprint\nFig 2. Transient thermal impedance from junction to ambient as a function of pulse duration for \nPDTC114EE (SOT416); typical values\nFR4 PCB, 70 \uf06dm copper strip line\nFig 3. Transient thermal impedance from junction to ambient as a function of pulse duration for \nPDTC114EM (SOT883); typical values006aac781\n10-510 10-210-410210-1\ntp (s)10-31031102\n10103\nZth(j-a)\n(K/W)\n1duty cycle = 1\n0.75\n0.5\n0.33\n0.2\n0.1\n0.05\n0.020.01\n0\n006aac782\n10-510 10-210-410210-1\ntp (s)10-31031102\n10103\nZth(j-a)\n(K/W)\n1duty cycle = 1\n0.75\n0.5\n0.33\n0.2\n0.1\n0.05\n0.02\n0.01\n0\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 6 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\nFR4 PCB, standard footprint\nFig 4. Transient thermal impedance from junction to ambient as a function of pulse duration for \nPDTC114ET (SOT23); typical values\nFR4 PCB, standard footprint\nFig 5. Transient thermal impedance from junction to ambient as a function of pulse duration for \nPDTC114EU (SOT323); typical values006aac779\n10-5 10 10-2 10-4 102 10-1\ntp (s)10-3 103 1102\n10103\nZth(j-a)\n(K/W)\n1duty cycle = 1\n0.75\n0.5\n0.33\n0.2\n0.1\n0.05\n0.020.01\n0\n006aac780\n10-510 10-210-410210-1\ntp (s)10-31031102\n10103\nZth(j-a)\n(K/W)\n1duty cycle = 1\n0.75\n0.5\n0.33\n0.2\n0.1\n0.05\n0.020.01\n0\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 7 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n7. Characteristics\n \n[1] Characteristics of  built-in transistor.Table 8. Characteristics\nTamb=2 5\uf0b0C unless otherwise specified.\nSymbol Parameter Conditions Min Typ Max Unit\nICBO collector-base \ncut-off currentVCB=5 0V ;  I E= 0 A - - 100 nA\nICEO collector-emitter \ncut-off currentVCE=3 0V ;  I B=0A - - 1 \uf06dA\nVCE=3 0V ;  I B=0A ;  \nTj= 150\uf0b0C--5 \uf06dA\nIEBO emitter-base cut-off currentV\nEB=5V ;  I C=0A - - 4 0 0 \uf06dA\nhFE DC current gain V CE=5V ;  I C=5m A 3 0 - -\nVCEsat collector-emitter \nsaturation voltageIC=1 0m A ;  I B=0 . 5m A - - 1 5 0 m V\nVI(off) off-state input \nvoltageVCE=5V ;  I C=1 0 0\uf06dA- 1 . 1 0 . 8 V\nVI(on) on-state input voltageV\nCE= 0.3 V; I C=1 0m A 2 . 5 1 . 8 - V\nR1 bias resistor 1 (input) 7 10 13 k \uf057\nR2/R1 bias resistor ratio 0.8 1.0 1.2\nCc collector capacitance V CB=1 0V ;  I E=ie=0A ;  \nf=1M H z--2 . 5 p F\nfT transition frequency V CE=5V ;  I C=1 0m A ;  \nf = 100 MHz[1]- 230 - MHz\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 8 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n \nVCE=5V\n(1) T amb= 100\uf0b0C\n(2) T amb=2 5\uf0b0C\n(3) T amb=\uf02d40\uf0b0CIC/IB=2 0\n(1) T amb= 100\uf0b0C\n(2) T amb=2 5\uf0b0C\n(3) T amb=\uf02d40\uf0b0C\nFig 6. DC current gain as a function of collector \ncurrent; typical valuesFig 7. Collector-emitter saturation voltage as a \nfunction of collector current; typical values\nVCE=0 . 3V\n(1) T amb=\uf02d40\uf0b0C\n(2) T amb=2 5\uf0b0C\n(3) T amb= 100\uf0b0CVCE=5V\n(1) T amb=\uf02d40\uf0b0C\n(2) T amb=2 5\uf0b0C\n(3) T amb= 100\uf0b0C\nFig 8. On-state input voltage as a function of \ncollector current; typical valuesFig 9. Off-state input volt age as a function of \ncollector current; typical valuesIC (mA)10-110210 1006aac768\n102\n10103\nhFE\n1(1)\n(2)\n(3)\nIC (mA)11 0210006aac769\n10-11\nVCEsat\n(V)\n10-2(1)\n(2)\n(3)\n006aac770\nIC (mA)10-110210 1110\nVI(on)\n(V)\n10-1(1)\n(2)\n(3)\nIC (mA)10-110 1006aac771\n110\nVI(off)\n(V)\n10-1(1)\n(2)\n(3)\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 9 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n \n8. Test information\n8.1 Quality information\nThis product has been qualified in accordance  with the Automotive Electronics Council \n(AEC) standard Q101 - Stress test qualification for discrete semiconductors , and is \nsuitable for use in automotive applications.f=1M H z ;  T amb=2 5\uf0b0CV CE=5V ;  T amb=2 5\uf0b0C\nFig 10. Collector capacitance as a function of \ncollector-base voltage; typical valuesFig 11. Transition frequency as a function of collector \ncurrent; typical values of built-in transistorVCB (V)05 0 40 20 30 10006aac772\n123\nCc\n(pF)\n0006aac757\nIC (mA)10-110210 1102103\nfT\n(MHz)\n10\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 10 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n9. Package outline\n \n10. Packing information\n \n[1] For further information and the availability of packing methods, see Section 14 .Fig 12. Package outline PDTC114EE (SOT416/SC-75) Fig 13. Package outline PDTC114EM (SOT883/SC-101)\nFig 14. Package outline PDTC114ET (SOT23) Fig 15. Package outline PDTC114EU (SOT323/SC-70)04-11-04 Dimensions in mm0.95\n0.601.81.4\n1.751.450.90.7\n0.250.10\n10.300.15123 0.450.15\n03-04-03 Dimensions in mm0.62\n0.55\n0.55\n0.470.500.46\n0.65\n0.200.123\n210.300.22\n0.30\n0.221.020.95\n0.35\n04-11-04 Dimensions in mm0.45\n0.15\n1.91.10.9 3.02.8\n2.52.11.41.2\n0.480.38 0.150.09123\n04-11-04 Dimensions in mm0.45\n0.151.10.82.21.8\n2.22.01.351.15\n1.30.40.30.250.10123\nTable 9. Packing methods\nThe indicated -xxx are the last thre e digits of the 12NC ordering code.[1]\nType number Package Description Packing quantity\n3000 10000\nPDTC114EE SOT416 4 mm pitch, 8 mm tape and reel -115 -135\nPDTC114EM SOT883 2 mm pitch, 8 mm tape and reel - -315PDTC114ET SOT23 4 mm pitch, 8 mm tape and reel -215 -235PDTC114EU SOT323 4 mm pitch, 8 mm tape and reel -115 -135\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 11 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n11. Soldering\n \nReflow soldering is the only recommended soldering method.\nFig 16. Reflow soldering footprint PDTC114EE (SOT416/SC-75)\nReflow soldering is the only recommended soldering method.\nFig 17. Reflow soldering footprint PDTC114EM (SOT883/SC-101)solder lands\nsolder resist\noccupied areasolder paste\nsot416_fr0.851.72.2\n2\n0.5\n(3×)\n0.6\n(3×)1\n1.3Dimensions in mm\nsolder lands\nsolder resist\noccupied areasolder paste\nsot883_fr1.3\n0.30.6 0.7\n0.40.9\n0.3\n(2×)\n0.4\n(2×)0.25\n(2×)R0.05 (12×) 0.7\nDimensions in mm\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 12 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\nFig 18. Reflow soldering footprint PDTC114ET (SOT23)\nFig 19. Wave soldering footprint PDTC114ET (SOT23)solder lands\nsolder resist\noccupied areasolder paste\nsot023_fr0.5\n(3×)\n0.6\n(3×)0.6\n(3×)0.7\n(3×)3\n13.3\n2.9\n1.71.9\n2\nDimensions in mm\nsolder lands\nsolder resist\noccupied area\npreferred transport direction during soldering\nsot023_fw2.8\n4.51.44.61.4\n(2×)1.2\n(2×)2.2\n2.6\nDimensions in mm\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 13 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\nFig 20. Reflow soldering footprint PDTC114EU (SOT323/SC-70)\nFig 21. Wave soldering footprint PDTC114EU (SOT323/SC-70)solder lands\nsolder resist\noccupied areasolder paste\nsot323_fr2.65\n2.350.6\n(3×)\n0.5\n(3×)\n0.55\n(3×)1.3251.85\n1.332\n1\nDimensions in mm\nsot323_fw3.65 2.11.425\n(3×)4.6\n09\n(2×)2.575\n1.8solder lands\nsolder resist\noccupied area\npreferred transport\ndirection during solderingDimensions in mm\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 14 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n12. Revision history\n Table 10. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\nPDTC114E_SER v.12 20111221 Product data sheet - PDTC114E_SER v.11\nModifications: •Figure 3  and 5: corrected\nPDTC114E_SER v.11 20111121 Product data sheet - PDTC114E_SERIES v.10PDTC114E_SERIES v.10 20040805 Product specification - PDTC114E_SERIES v.9PDTC114E_SERIES v.9 20030410 Product specification - -\nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 15 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n13. Legal information\n13.1 Data sheet status\n \n[1] Please consult the most recently issued document before initiating or completing a design. \n[2] The term ‘short data sheet’ is explained in section “Definitions”. \n[3] The product status of device(s) described in this document may have changed since this document was published and may differ  in case of multiple device s. The latest product status \ninformation is available on the Internet at URL http://www.nxp.com . \n13.2 Definitions\nDraft — The document is a draft versi on only. The content is still under \ninternal review and subject to formal approval, which may result in \nmodifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.\nShort data sheet — A short data sheet is an extract from a full data sheet \nwith the same product type number(s) and title. A short data sheet is intended \nfor quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request vi a the local NXP Semiconductors sales \noffice. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.\nProduct specification — The information and data provided in a Product \ndata sheet shall define the specification of the product as agreed between \nNXP Semiconductors and its customer , unless NXP Semiconductors and \ncustomer have explicitly agreed otherwis e in writing. In no event however, \nshall an agreement be valid in which the NXP Semiconductors product is \ndeemed to offer functions and qualities beyond those described in the Product data sheet.\n13.3 Disclaimers\nLimited warranty and liability — Information in this document is believed to \nbe accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. NXP Semiconductors takes no \nresponsibility for the content in this document if provided by an information source outside of NXP Semiconductors.\nIn no event shall NXP Semiconductors be liable for any indirect, incidental, \npunitive, special or consequential damages (including - without limitation - lost \nprofits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. \nNotwithstanding any damages that customer might incur for any reason \nwhatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale  of NXP Semiconductors.\nRight to make changes — NXP Semiconductors reserves the right to make \nchanges to information published in  this document, including without \nlimitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.Suitability for use — NXP Semiconductors products are not designed, \nauthorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or \nmalfunction of an NXP Semiconductors  product can reasonably be expected \nto result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconducto rs products in such equipment or \napplications and therefore such inclusion and/or use is at the customer’s own risk.\nApplications — Applications that are described herein for any of these \nproducts are for illustrative purpos es only. NXP Semiconductors makes no \nrepresentation or warranty that such applications will be suitable for the \nspecified use without further testing or modification. \nCustomers are responsible for the design and operation of their applications \nand products using NXP Semiconductors products, and NXP Semiconductors \naccepts no liability for any assistance with applications or customer product \ndesign. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as fo r the planned application and use of \ncustomer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. \nNXP Semiconductors does not accept any liability related to any default, \ndamage, costs or problem which is based  on any weakness or default in the \ncustomer’s applications or products, or  the application or use by customer’s \nthird party customer(s). Customer is responsible for doing all necessary \ntesting for the customer’s applic ations and products using NXP \nSemiconductors products in order to av oid a default of the applications and \nthe products or of the application or use by customer’s third party customer(s). NXP does not accept  any liability in this respect.\nLimiting values — Stress above one or more limiting values (as defined in \nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) \noperation of the device at these or any other conditions above those given in \nthe Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.\nTerms and conditions of commercial sale — NXP Semiconductors \nproducts are sold subject to the gener al terms and conditions of commercial \nsale, as published at http://www.nxp.com/profile/terms\n, unless otherwise \nagreed in a valid written individual agreement. In case an individual \nagreement is concluded only the terms and conditions of the respective \nagreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconducto rs products by customer.\nNo offer to sell or license — Nothing in this document may be interpreted or \nconstrued as an offer to sell products t hat is open for acceptance or the grant, \nconveyance or implication of any lic ense under any copyrights, patents or \nother industrial or intellectual property rights.Document status[1][2]Product status[3]Definition\nObjective [short] data sheet Development This  document contains data from the objecti ve specification for product development. \nPreliminary [short] data sheet Qualification This document contains data from the preliminary specification. \nProduct [short] data sheet Production This document contains the product specification. \nPDTC114E_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.\nProduct data sheet Rev. 12 — 21 December 2011 16 of 17NXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\nExport control — This document as well as the item(s) described herein \nmay be subject to export control regu lations. Export might require a prior \nauthorization from competent authorities.\nQuick reference data — The Quick reference data is an extract of the \nproduct data given in the Limiting values and Characteristics sections of this \ndocument, and as such is not comple te, exhaustive or legally binding.13.4 Trademarks\nNotice: All referenced brands, produc t names, service names and trademarks \nare the property of their respective owners.\n14. Contact information\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please send an email to: salesaddresses@nxp.com\nNXP Semiconductors PDTC114E series\nNPN resistor-equipped transistors; R1 = 10 k \uf057, R2 = 10 k \uf057\n© NXP B.V. 2011. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please se nd an email to: salesaddresses@nxp.com\nDate of release: 21 December 2011\nDocument identifier: PDTC114E_SERPlease be aware that important notices concerning this document and the product(s)\ndescribed herein, have been included in section ‘Legal information’. 15. Contents\n1 Product profile . . . . . . . . . . . . . . . . . . . . . . . . . .  1\n1.1 General description  . . . . . . . . . . . . . . . . . . . . .  1\n1.2 Features and benefits. . . . . . . . . . . . . . . . . . . .  11.3 Applications  . . . . . . . . . . . . . . . . . . . . . . . . . . .  1\n1.4 Quick reference data  . . . . . . . . . . . . . . . . . . . .  1\n2 Pinning information. . . . . . . . . . . . . . . . . . . . . .  2\n3 Ordering information. . . . . . . . . . . . . . . . . . . . .  24 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  2\n5 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . .  3\n6 Thermal characteristics  . . . . . . . . . . . . . . . . . .  47 Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . .  7\n8 Test information. . . . . . . . . . . . . . . . . . . . . . . . .  9\n8.1 Quality information . . . . . . . . . . . . . . . . . . . . . .  9\n9 Package outline . . . . . . . . . . . . . . . . . . . . . . . .  1010 Packing information  . . . . . . . . . . . . . . . . . . . .  10\n11 Soldering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  11\n12 Revision history. . . . . . . . . . . . . . . . . . . . . . . .  1413 Legal information. . . . . . . . . . . . . . . . . . . . . . .  15\n13.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . .  15\n13.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . .  1513.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . .  15\n13.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . .  16\n14 Contact information. . . . . . . . . . . . . . . . . . . . .  16\n15 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  17\n'}]
!==============================================================================!
### Component Summary: PDTC114ET,215 (NXP Semiconductors)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Collector-Emitter Voltage (V_CE): 50 V (max)
  - Collector-Base Voltage (V_CBO): 50 V (max)
  - Emitter-Base Voltage (V_EBO): 10 V (max)
  
- **Current Ratings:**
  - Output Current (I_O): 100 mA (max)
  
- **Power Consumption:**
  - Total Power Dissipation (P_tot): 250 mW (at T_amb ≤ 25°C)
  
- **Operating Temperature Range:**
  - Junction Temperature (T_j): -65°C to +150°C
  - Ambient Temperature (T_amb): -65°C to +150°C
  
- **Package Type:**
  - SOT23 (TO-236AB)
  
- **Special Features:**
  - Built-in bias resistors (R1 = 10 kΩ, R2 = 10 kΩ)
  - AEC-Q101 qualified for automotive applications
  - Reduces component count and simplifies circuit design
  
- **Moisture Sensitive Level:**
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The PDTC114ET is an NPN resistor-equipped transistor (RET) designed for surface-mounted applications. It features built-in bias resistors that simplify circuit design and reduce the overall component count. This transistor is particularly suitable for digital applications in automotive and industrial segments.

#### Typical Applications:
- **Control of IC Inputs:** The PDTC114ET can be used to interface with integrated circuits, providing necessary input control.
- **Switching Loads:** It is effective in switching applications where control of power to loads is required.
- **Cost-Saving Alternative:** It serves as a cost-effective replacement for traditional transistors like the BC847/857 series in digital applications.
- **Automotive and Industrial Electronics:** Its AEC-Q101 qualification makes it suitable for use in automotive electronics, ensuring reliability under harsh conditions.

This summary encapsulates the essential specifications and applications of the PDTC114ET, providing a clear understanding of its capabilities and use cases in electronic designs.