verilog xil_defaultlib --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/ec67/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8c62/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/c923" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/1b7e/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/122e/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/6887/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/9623/hdl/verilog" \
"../../../bd/Z_system/ip/Z_system_processing_system7_0_0/sim/Z_system_processing_system7_0_0.v" \
"../../../bd/Z_system/ip/Z_system_clk_wiz_0_0/Z_system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Z_system/ip/Z_system_clk_wiz_0_0/Z_system_clk_wiz_0_0.v" \
"../../../bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_1/bd_4c55_g_inst_0_gigantic_mux.v" \
"../../../bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_1/sim/bd_4c55_g_inst_0.v" \
"../../../bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_2/sim/bd_4c55_slot_0_aw_0.v" \
"../../../bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_3/sim/bd_4c55_slot_0_w_0.v" \
"../../../bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_4/sim/bd_4c55_slot_0_b_0.v" \
"../../../bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_5/sim/bd_4c55_slot_0_ar_0.v" \
"../../../bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_6/sim/bd_4c55_slot_0_r_0.v" \
"../../../bd/Z_system/ip/Z_system_auto_pc_0/sim/Z_system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
