Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:26:33 2015
| Host              : xsjrdevl11 running 64-bit Red Hat Enterprise Linux Workstation release 6.1 (Santiago)
| Design            : diffeq_paj_convert
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.419ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        12.024ns  (logic 8.569ns (71.266%)  route 3.455ns (28.734%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    14.838    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, estimated)        0.000    14.838    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    14.946    u_var_reg[31]_i_2/O[0]
    SLICE_X10Y75         net (fo=1, estimated)        0.363    15.309    u_var00_out[28]
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    15.352    u_var[28]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.416    15.768    u_var[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.768    
  -------------------------------------------------------------------
                         slack                                 -0.419    

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.949ns  (logic 8.503ns (71.161%)  route 3.446ns (28.839%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295    14.880    u_var_reg[27]_i_2/O[3]
    SLICE_X10Y74         net (fo=1, estimated)        0.447    15.327    u_var00_out[27]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.043    15.370    u_var[27]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.323    15.693    u_var[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.693    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.893ns  (logic 8.626ns (72.530%)  route 3.267ns (27.470%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    14.838    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, estimated)        0.000    14.838    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.003    u_var_reg[31]_i_2/O[1]
    SLICE_X10Y73         net (fo=1, estimated)        0.271    15.274    u_var00_out[29]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.317    u_var[29]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.320    15.637    u_var[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.637    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.873ns  (logic 8.612ns (72.534%)  route 3.261ns (27.466%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    14.838    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, estimated)        0.000    14.838    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.989    u_var_reg[31]_i_2/O[3]
    SLICE_X10Y73         net (fo=1, estimated)        0.266    15.255    u_var00_out[31]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.298    u_var[31]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.319    15.617    u_var[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.617    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.254ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.859ns  (logic 8.473ns (71.448%)  route 3.386ns (28.552%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.265    14.850    u_var_reg[27]_i_2/O[2]
    SLICE_X13Y71         net (fo=1, estimated)        0.390    15.240    u_var00_out[26]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    15.283    u_var[26]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.320    15.603    u_var[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.603    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.833ns  (logic 8.573ns (72.450%)  route 3.260ns (27.550%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    14.838    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, estimated)        0.000    14.838    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    14.950    u_var_reg[31]_i_2/O[2]
    SLICE_X10Y73         net (fo=1, estimated)        0.352    15.302    u_var00_out[30]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.345    u_var[30]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.232    15.577    u_var[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.807ns  (logic 8.537ns (72.305%)  route 3.270ns (27.695%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.551    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, estimated)        0.503    14.054    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.097    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, estimated)        0.287    14.384    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.667    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, estimated)        0.000    14.667    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.832    u_var_reg[27]_i_2/O[1]
    SLICE_X10Y74         net (fo=1, estimated)        0.365    15.197    u_var00_out[25]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.043    15.240    u_var[25]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.311    15.551    u_var[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.551    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 8.411ns (71.785%)  route 3.306ns (28.215%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.551    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, estimated)        0.503    14.054    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.097    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, estimated)        0.287    14.384    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.322    14.706    u_var_reg[23]_i_2/O[3]
    SLICE_X13Y70         net (fo=1, estimated)        0.385    15.091    u_var00_out[23]
    SLICE_X13Y70         LUT3 (Prop_lut3_I0_O)        0.043    15.134    u_var[23]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.327    15.461    u_var[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.702ns  (logic 8.480ns (72.466%)  route 3.222ns (27.534%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.551    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, estimated)        0.503    14.054    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.097    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, estimated)        0.287    14.384    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.667    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, estimated)        0.000    14.667    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    14.775    u_var_reg[27]_i_2/O[0]
    SLICE_X13Y71         net (fo=1, estimated)        0.279    15.054    u_var00_out[24]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    15.097    u_var[24]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.349    15.446    u_var[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.446    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.662ns  (logic 8.376ns (71.823%)  route 3.286ns (28.177%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.551    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, estimated)        0.503    14.054    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.097    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, estimated)        0.287    14.384    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.287    14.671    u_var_reg[23]_i_2/O[2]
    SLICE_X13Y70         net (fo=1, estimated)        0.363    15.034    u_var00_out[22]
    SLICE_X13Y70         LUT3 (Prop_lut3_I0_O)        0.043    15.077    u_var[22]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.329    15.406    u_var[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.406    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        12.038ns  (logic 8.569ns (71.183%)  route 3.469ns (28.817%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 15.461 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    14.838    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, estimated)        0.000    14.838    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    14.946    u_var_reg[31]_i_2/O[0]
    SLICE_X10Y75         net (fo=1, estimated)        0.363    15.309    u_var00_out[28]
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    15.352    u_var[28]_i_1/O
    SLICE_X10Y75         net (fo=2, estimated)        0.430    15.782    u_var[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y75         net (fo=203, estimated)      1.156    15.461    clk_IBUF_BUFG
                         clock pessimism              0.271    15.732    
                         clock uncertainty           -0.035    15.697    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.047    15.744    u_var_reg[28]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -15.782    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.971ns  (logic 8.503ns (71.030%)  route 3.468ns (28.970%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 15.461 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295    14.880    u_var_reg[27]_i_2/O[3]
    SLICE_X10Y74         net (fo=1, estimated)        0.447    15.327    u_var00_out[27]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.043    15.370    u_var[27]_i_1/O
    SLICE_X10Y74         net (fo=2, estimated)        0.345    15.715    u_var[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y74         net (fo=203, estimated)      1.156    15.461    clk_IBUF_BUFG
                         clock pessimism              0.249    15.710    
                         clock uncertainty           -0.035    15.675    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.047    15.722    u_var_reg[27]
  -------------------------------------------------------------------
                         required time                         15.722    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 8.417ns (72.617%)  route 3.174ns (27.383%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.521    u_var_reg[23]_i_11/O[2]
    SLICE_X11Y67         net (fo=3, estimated)        0.327    13.848    u_var_reg[23]_i_11_n_5
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.043    13.891    u_var[19]_i_3/O
    SLICE_X10Y69         net (fo=1, estimated)        0.355    14.246    u_var[19]_i_3_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.439    u_var_reg[19]_i_2/CO[3]
    SLICE_X10Y70         net (fo=1, estimated)        0.000    14.439    u_var_reg[19]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.604    u_var_reg[23]_i_2/O[1]
    SLICE_X13Y71         net (fo=1, estimated)        0.364    14.968    u_var00_out[21]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    15.011    u_var[21]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.324    15.335    u_var[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.335    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.925ns  (logic 8.537ns (71.589%)  route 3.388ns (28.411%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 15.442 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.551    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, estimated)        0.503    14.054    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.097    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, estimated)        0.287    14.384    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.667    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, estimated)        0.000    14.667    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.832    u_var_reg[27]_i_2/O[1]
    SLICE_X10Y74         net (fo=1, estimated)        0.365    15.197    u_var00_out[25]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.043    15.240    u_var[25]_i_1/O
    SLICE_X11Y72         net (fo=2, estimated)        0.429    15.669    u_var[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X11Y72         net (fo=203, estimated)      1.137    15.442    clk_IBUF_BUFG
                         clock pessimism              0.249    15.691    
                         clock uncertainty           -0.035    15.656    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.040    15.696    u_var_reg[25]
  -------------------------------------------------------------------
                         required time                         15.696    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 8.360ns (72.532%)  route 3.166ns (27.468%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.521    u_var_reg[23]_i_11/O[2]
    SLICE_X11Y67         net (fo=3, estimated)        0.327    13.848    u_var_reg[23]_i_11_n_5
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.043    13.891    u_var[19]_i_3/O
    SLICE_X10Y69         net (fo=1, estimated)        0.355    14.246    u_var[19]_i_3_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.439    u_var_reg[19]_i_2/CO[3]
    SLICE_X10Y70         net (fo=1, estimated)        0.000    14.439    u_var_reg[19]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    14.547    u_var_reg[23]_i_2/O[0]
    SLICE_X13Y69         net (fo=1, estimated)        0.360    14.907    u_var00_out[20]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.950    u_var[20]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.320    15.270    u_var[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.347ns  (logic 8.225ns (72.486%)  route 3.122ns (27.514%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.521    u_var_reg[23]_i_11/O[2]
    SLICE_X10Y69         net (fo=3, estimated)        0.505    14.026    u_var_reg[23]_i_11_n_5
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.069    u_var[19]_i_8/O
    SLICE_X10Y69         net (fo=1, routed)           0.006    14.075    u_var[19]_i_8_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.166    14.241    u_var_reg[19]_i_2/O[3]
    SLICE_X11Y67         net (fo=1, estimated)        0.343    14.584    u_var00_out[19]
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.043    14.627    u_var[19]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.464    15.091    u_var[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.091    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.650ns  (logic 8.573ns (73.588%)  route 3.077ns (26.412%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 15.462 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    14.838    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, estimated)        0.000    14.838    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    14.950    u_var_reg[31]_i_2/O[2]
    SLICE_X10Y73         net (fo=1, estimated)        0.352    15.302    u_var00_out[30]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.345    u_var[30]_i_1/O
    SLICE_X10Y73         net (fo=2, routed)           0.049    15.394    u_var[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y73         net (fo=203, estimated)      1.157    15.462    clk_IBUF_BUFG
                         clock pessimism              0.249    15.711    
                         clock uncertainty           -0.035    15.676    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.047    15.723    u_var_reg[30]
  -------------------------------------------------------------------
                         required time                         15.723    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 8.626ns (74.215%)  route 2.997ns (25.785%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 15.462 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    14.838    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, estimated)        0.000    14.838    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.003    u_var_reg[31]_i_2/O[1]
    SLICE_X10Y73         net (fo=1, estimated)        0.271    15.274    u_var00_out[29]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.317    u_var[29]_i_1/O
    SLICE_X10Y73         net (fo=2, routed)           0.050    15.367    u_var[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y73         net (fo=203, estimated)      1.157    15.462    clk_IBUF_BUFG
                         clock pessimism              0.249    15.711    
                         clock uncertainty           -0.035    15.676    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.047    15.723    u_var_reg[29]
  -------------------------------------------------------------------
                         required time                         15.723    
                         arrival time                         -15.367    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 8.473ns (73.100%)  route 3.118ns (26.900%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 15.443 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.265    14.850    u_var_reg[27]_i_2/O[2]
    SLICE_X13Y71         net (fo=1, estimated)        0.390    15.240    u_var00_out[26]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    15.283    u_var[26]_i_1/O
    SLICE_X13Y71         net (fo=2, routed)           0.052    15.335    u_var[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y71         net (fo=203, estimated)      1.138    15.443    clk_IBUF_BUFG
                         clock pessimism              0.249    15.692    
                         clock uncertainty           -0.035    15.657    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.040    15.697    u_var_reg[26]
  -------------------------------------------------------------------
                         required time                         15.697    
                         arrival time                         -15.335    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.602ns  (logic 8.612ns (74.229%)  route 2.990ns (25.771%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 15.462 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.506    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, estimated)        0.000    13.506    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.559    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, estimated)        0.000    13.559    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.670    u_var_reg[31]_i_12/O[0]
    SLICE_X10Y75         net (fo=3, estimated)        0.577    14.247    u_var_reg[31]_i_12_n_7
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    14.290    u_var[27]_i_5/O
    SLICE_X10Y71         net (fo=1, estimated)        0.295    14.585    u_var[27]_i_5_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    14.838    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, estimated)        0.000    14.838    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.989    u_var_reg[31]_i_2/O[3]
    SLICE_X10Y73         net (fo=1, estimated)        0.266    15.255    u_var00_out[31]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.298    u_var[31]_i_1/O
    SLICE_X10Y73         net (fo=2, routed)           0.048    15.346    u_var[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y73         net (fo=203, estimated)      1.157    15.462    clk_IBUF_BUFG
                         clock pessimism              0.249    15.711    
                         clock uncertainty           -0.035    15.676    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.047    15.723    u_var_reg[31]
  -------------------------------------------------------------------
                         required time                         15.723    
                         arrival time                         -15.346    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 8.167ns (73.044%)  route 3.014ns (26.956%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.521    u_var_reg[23]_i_11/O[2]
    SLICE_X10Y69         net (fo=3, estimated)        0.505    14.026    u_var_reg[23]_i_11_n_5
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.069    u_var[19]_i_8/O
    SLICE_X10Y69         net (fo=1, routed)           0.006    14.075    u_var[19]_i_8_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.108    14.183    u_var_reg[19]_i_2/O[2]
    SLICE_X14Y69         net (fo=1, estimated)        0.371    14.554    u_var00_out[18]
    SLICE_X14Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.597    u_var[18]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.328    14.925    u_var[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.443ns  (logic 8.411ns (73.503%)  route 3.032ns (26.497%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 15.445 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.551    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, estimated)        0.503    14.054    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.097    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, estimated)        0.287    14.384    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.322    14.706    u_var_reg[23]_i_2/O[3]
    SLICE_X13Y70         net (fo=1, estimated)        0.385    15.091    u_var00_out[23]
    SLICE_X13Y70         LUT3 (Prop_lut3_I0_O)        0.043    15.134    u_var[23]_i_1/O
    SLICE_X13Y70         net (fo=2, routed)           0.053    15.187    u_var[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y70         net (fo=203, estimated)      1.140    15.445    clk_IBUF_BUFG
                         clock pessimism              0.249    15.694    
                         clock uncertainty           -0.035    15.659    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.040    15.699    u_var_reg[23]
  -------------------------------------------------------------------
                         required time                         15.699    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.406ns  (logic 8.480ns (74.347%)  route 2.926ns (25.653%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 15.443 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.551    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, estimated)        0.503    14.054    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.097    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, estimated)        0.287    14.384    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.667    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, estimated)        0.000    14.667    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    14.775    u_var_reg[27]_i_2/O[0]
    SLICE_X13Y71         net (fo=1, estimated)        0.279    15.054    u_var00_out[24]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    15.097    u_var[24]_i_1/O
    SLICE_X13Y71         net (fo=2, routed)           0.053    15.150    u_var[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y71         net (fo=203, estimated)      1.138    15.443    clk_IBUF_BUFG
                         clock pessimism              0.249    15.692    
                         clock uncertainty           -0.035    15.657    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.040    15.697    u_var_reg[24]
  -------------------------------------------------------------------
                         required time                         15.697    
                         arrival time                         -15.150    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 8.376ns (73.570%)  route 3.009ns (26.430%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 15.445 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.551    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, estimated)        0.503    14.054    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.097    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, estimated)        0.287    14.384    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.287    14.671    u_var_reg[23]_i_2/O[2]
    SLICE_X13Y70         net (fo=1, estimated)        0.363    15.034    u_var00_out[22]
    SLICE_X13Y70         LUT3 (Prop_lut3_I0_O)        0.043    15.077    u_var[22]_i_1/O
    SLICE_X13Y70         net (fo=2, routed)           0.052    15.129    u_var[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y70         net (fo=203, estimated)      1.140    15.445    clk_IBUF_BUFG
                         clock pessimism              0.249    15.694    
                         clock uncertainty           -0.035    15.659    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.040    15.699    u_var_reg[22]
  -------------------------------------------------------------------
                         required time                         15.699    
                         arrival time                         -15.129    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.319ns  (logic 8.417ns (74.362%)  route 2.902ns (25.638%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 15.443 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.521    u_var_reg[23]_i_11/O[2]
    SLICE_X11Y67         net (fo=3, estimated)        0.327    13.848    u_var_reg[23]_i_11_n_5
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.043    13.891    u_var[19]_i_3/O
    SLICE_X10Y69         net (fo=1, estimated)        0.355    14.246    u_var[19]_i_3_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.439    u_var_reg[19]_i_2/CO[3]
    SLICE_X10Y70         net (fo=1, estimated)        0.000    14.439    u_var_reg[19]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.604    u_var_reg[23]_i_2/O[1]
    SLICE_X13Y71         net (fo=1, estimated)        0.364    14.968    u_var00_out[21]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    15.011    u_var[21]_i_1/O
    SLICE_X13Y71         net (fo=2, routed)           0.052    15.063    u_var[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y71         net (fo=203, estimated)      1.138    15.443    clk_IBUF_BUFG
                         clock pessimism              0.249    15.692    
                         clock uncertainty           -0.035    15.657    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.040    15.697    u_var_reg[21]
  -------------------------------------------------------------------
                         required time                         15.697    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 8.225ns (72.717%)  route 3.086ns (27.283%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 15.447 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.521    u_var_reg[23]_i_11/O[2]
    SLICE_X10Y69         net (fo=3, estimated)        0.505    14.026    u_var_reg[23]_i_11_n_5
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.069    u_var[19]_i_8/O
    SLICE_X10Y69         net (fo=1, routed)           0.006    14.075    u_var[19]_i_8_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.166    14.241    u_var_reg[19]_i_2/O[3]
    SLICE_X11Y67         net (fo=1, estimated)        0.343    14.584    u_var00_out[19]
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.043    14.627    u_var[19]_i_1/O
    SLICE_X11Y67         net (fo=2, estimated)        0.428    15.055    u_var[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X11Y67         net (fo=203, estimated)      1.142    15.447    clk_IBUF_BUFG
                         clock pessimism              0.249    15.696    
                         clock uncertainty           -0.035    15.661    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.040    15.701    u_var_reg[19]
  -------------------------------------------------------------------
                         required time                         15.701    
                         arrival time                         -15.055    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 7.989ns (72.959%)  route 2.961ns (27.041%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    13.348    u_var_reg[23]_i_11/O[1]
    SLICE_X10Y69         net (fo=3, estimated)        0.368    13.716    u_var_reg[23]_i_11_n_6
    SLICE_X10Y69         LUT4 (Prop_lut4_I1_O)        0.043    13.759    u_var[19]_i_9/O
    SLICE_X10Y69         net (fo=1, routed)           0.007    13.766    u_var[19]_i_9_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.103    13.869    u_var_reg[19]_i_2/O[1]
    SLICE_X14Y69         net (fo=1, estimated)        0.370    14.239    u_var00_out[17]
    SLICE_X14Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.282    u_var[17]_i_1/O
    DSP48_X0Y29          net (fo=2, estimated)        0.412    14.694    u_var[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, estimated)      1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -14.694    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.315ns  (logic 8.167ns (72.179%)  route 3.148ns (27.821%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 15.467 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.521    u_var_reg[23]_i_11/O[2]
    SLICE_X10Y69         net (fo=3, estimated)        0.505    14.026    u_var_reg[23]_i_11_n_5
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.069    u_var[19]_i_8/O
    SLICE_X10Y69         net (fo=1, routed)           0.006    14.075    u_var[19]_i_8_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.108    14.183    u_var_reg[19]_i_2/O[2]
    SLICE_X14Y69         net (fo=1, estimated)        0.371    14.554    u_var00_out[18]
    SLICE_X14Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.597    u_var[18]_i_1/O
    SLICE_X12Y69         net (fo=2, estimated)        0.462    15.059    u_var[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X12Y69         net (fo=203, estimated)      1.162    15.467    clk_IBUF_BUFG
                         clock pessimism              0.249    15.716    
                         clock uncertainty           -0.035    15.681    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.047    15.728    u_var_reg[18]
  -------------------------------------------------------------------
                         required time                         15.728    
                         arrival time                         -15.059    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.259ns  (logic 8.360ns (74.252%)  route 2.899ns (25.748%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 15.446 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.521    u_var_reg[23]_i_11/O[2]
    SLICE_X11Y67         net (fo=3, estimated)        0.327    13.848    u_var_reg[23]_i_11_n_5
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.043    13.891    u_var[19]_i_3/O
    SLICE_X10Y69         net (fo=1, estimated)        0.355    14.246    u_var[19]_i_3_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.439    u_var_reg[19]_i_2/CO[3]
    SLICE_X10Y70         net (fo=1, estimated)        0.000    14.439    u_var_reg[19]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    14.547    u_var_reg[23]_i_2/O[0]
    SLICE_X13Y69         net (fo=1, estimated)        0.360    14.907    u_var00_out[20]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.950    u_var[20]_i_1/O
    SLICE_X13Y69         net (fo=2, routed)           0.053    15.003    u_var[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y69         net (fo=203, estimated)      1.141    15.446    clk_IBUF_BUFG
                         clock pessimism              0.249    15.695    
                         clock uncertainty           -0.035    15.660    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.040    15.700    u_var_reg[20]
  -------------------------------------------------------------------
                         required time                         15.700    
                         arrival time                         -15.003    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.089ns  (logic 7.989ns (72.044%)  route 3.100ns (27.956%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 15.467 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, estimated)      1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, estimated)        0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, estimated)        0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, routed)           0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, estimated)        0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.786    u_var2_i_29/O[1]
    SLICE_X12Y71         net (fo=6, estimated)        0.477     9.263    in[21]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.043     9.306    u_var2_i_37/O
    SLICE_X12Y71         net (fo=1, routed)           0.007     9.313    u_var2_i_37_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.562    u_var2_i_4/CO[3]
    SLICE_X12Y72         net (fo=1, estimated)        0.000     9.562    u_var2_i_4_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.616    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, estimated)        0.000     9.616    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.781    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, estimated)        0.424    10.205    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.812    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, estimated)        0.384    13.196    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.239    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, routed)           0.012    13.251    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    13.348    u_var_reg[23]_i_11/O[1]
    SLICE_X10Y69         net (fo=3, estimated)        0.368    13.716    u_var_reg[23]_i_11_n_6
    SLICE_X10Y69         LUT4 (Prop_lut4_I1_O)        0.043    13.759    u_var[19]_i_9/O
    SLICE_X10Y69         net (fo=1, routed)           0.007    13.766    u_var[19]_i_9_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.103    13.869    u_var_reg[19]_i_2/O[1]
    SLICE_X14Y69         net (fo=1, estimated)        0.370    14.239    u_var00_out[17]
    SLICE_X14Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.282    u_var[17]_i_1/O
    SLICE_X12Y69         net (fo=2, estimated)        0.551    14.833    u_var[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X12Y69         net (fo=203, estimated)      1.162    15.467    clk_IBUF_BUFG
                         clock pessimism              0.249    15.716    
                         clock uncertainty           -0.035    15.681    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.047    15.728    u_var_reg[17]
  -------------------------------------------------------------------
                         required time                         15.728    
                         arrival time                         -14.833    
  -------------------------------------------------------------------
                         slack                                  0.895    




