Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 30 19:13:06 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_driver_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Genesys_DAC_driver_0_0 (xilinx.com:user:DAC_driver:1.0) from (Rev. 6) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Genesys_DAC_driver_0_0'. These changes may impact your design.


-Upgrade has added port 'resetdac'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 30 19:13:06 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_1'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_PSI_0_1 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 30 18:12:56 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_driver_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_driver_0_0 (xilinx.com:user:DAC_driver:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 30 17:40:14 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_driver_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Genesys_DAC_driver_0_0 (xilinx.com:user:DAC_driver:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Genesys_DAC_driver_0_0'. These changes may impact your design.


-Upgrade has removed port 'resetin'

-Upgrade has added port 'rst'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 30 17:28:40 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_driver_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Genesys_DAC_driver_0_0 (xilinx.com:user:DAC_driver:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'Genesys_DAC_driver_0_0'.


-Upgrade has removed interface 'resetin'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'Genesys_DAC_driver_0_0'. These changes may impact your design.


-Upgrade has added port 'clk'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 30 17:09:46 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_driver_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_driver_0_0 (xilinx.com:user:DAC_driver:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 21:29:15 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 10) to (Rev. 14)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Genesys_DAC_PSI_0_0'. These changes may impact your design.


-Upgrade has removed port 'sync'

-Upgrade has added port 'dac_sync'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 20:15:54 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 8) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 20:06:23 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 19:47:22 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the conversion of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 19:22:37 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 18:43:59 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 18:08:06 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 18:03:02 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 17:55:43 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the upgrade of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 17:28:17 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_DAC_PSI_0_0'

1. Summary
----------

SUCCESS in the conversion of Genesys_DAC_PSI_0_0 (xilinx.com:user:DAC_PSI:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 12:50:57 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_pingpong_clk_0_3'

1. Summary
----------

SUCCESS in the conversion of Genesys_pingpong_clk_0_3 (xilinx.com:user:pingpong_clk:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 12:48:36 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_pingpong_clk_0_3'

1. Summary
----------

SUCCESS in the upgrade of Genesys_pingpong_clk_0_3 (xilinx.com:user:pingpong_clk:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 12:38:58 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_pingpong_clk_0_3'

1. Summary
----------

SUCCESS in the conversion of Genesys_pingpong_clk_0_3 (xilinx.com:user:pingpong_clk:1.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 12:36:37 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_pingpong_clk_0_3'

1. Summary
----------

SUCCESS in the upgrade of Genesys_pingpong_clk_0_3 (xilinx.com:user:pingpong_clk:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 12:16:00 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_pingpong_clk_0_3'

1. Summary
----------

SUCCESS in the upgrade of Genesys_pingpong_clk_0_3 (xilinx.com:user:pingpong_clk:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 12:13:51 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_pingpong_clk_0_3'

1. Summary
----------

SUCCESS in the conversion of Genesys_pingpong_clk_0_3 (xilinx.com:user:pingpong_clk:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 12:10:43 2021
| Host         : LAPTOP-OFG8SEHU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'Genesys_pingpong_clk_0_3'

1. Summary
----------

SUCCESS in the upgrade of Genesys_pingpong_clk_0_3 (xilinx.com:user:pingpong_clk:1.0) from (Rev. 6) to (Rev. 8)

