# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v2/Development/Testbench/comm_v2_testbench.mpf
# Loading project comm_v2_testbench
# Compile of comm_timecode_manager_ent.vhd was successful.
