19:53:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\temp_xsdb_launch_script.tcl
19:53:23 INFO  : XSCT server has started successfully.
19:53:23 INFO  : plnx-install-location is set to ''
19:53:23 INFO  : Successfully done setting XSCT server connection channel  
19:53:23 INFO  : Successfully done query RDI_DATADIR 
19:53:23 INFO  : Successfully done setting workspace for the tool. 
19:53:24 INFO  : Registering command handlers for Vitis TCF services
19:56:57 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
19:57:22 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
19:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:40 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
19:57:40 INFO  : 'jtag frequency' command is executed.
19:57:40 INFO  : Context for 'APU' is selected.
19:57:40 INFO  : System reset is completed.
19:57:43 INFO  : 'after 3000' command is executed.
19:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
19:57:47 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
19:57:47 INFO  : Context for 'APU' is selected.
19:57:47 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
19:57:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:47 INFO  : Context for 'APU' is selected.
19:57:47 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
19:57:47 INFO  : 'ps7_init' command is executed.
19:57:47 INFO  : 'ps7_post_config' command is executed.
19:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:48 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:48 INFO  : Memory regions updated for context APU
19:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:48 INFO  : 'con' command is executed.
19:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:48 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
19:59:49 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
19:59:50 INFO  : Disconnected from the channel tcfchan#2.
19:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:54 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
19:59:54 INFO  : 'jtag frequency' command is executed.
19:59:54 INFO  : Context for 'APU' is selected.
19:59:54 INFO  : System reset is completed.
19:59:57 INFO  : 'after 3000' command is executed.
19:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:00:01 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:00:01 INFO  : Context for 'APU' is selected.
20:00:01 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:01 INFO  : Context for 'APU' is selected.
20:00:01 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:00:01 INFO  : 'ps7_init' command is executed.
20:00:01 INFO  : 'ps7_post_config' command is executed.
20:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:02 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:02 INFO  : Memory regions updated for context APU
20:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:02 INFO  : 'con' command is executed.
20:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:02 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:01:29 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:01:46 INFO  : Disconnected from the channel tcfchan#3.
20:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:47 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:01:47 INFO  : 'jtag frequency' command is executed.
20:01:47 INFO  : Context for 'APU' is selected.
20:01:47 INFO  : System reset is completed.
20:01:50 INFO  : 'after 3000' command is executed.
20:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:01:53 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:01:53 INFO  : Context for 'APU' is selected.
20:01:53 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:53 INFO  : Context for 'APU' is selected.
20:01:53 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:01:54 INFO  : 'ps7_init' command is executed.
20:01:54 INFO  : 'ps7_post_config' command is executed.
20:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:54 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:54 INFO  : Memory regions updated for context APU
20:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:55 INFO  : 'con' command is executed.
20:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:01:55 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:09:30 INFO  : Disconnected from the channel tcfchan#4.
20:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:31 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:09:31 INFO  : 'jtag frequency' command is executed.
20:09:31 INFO  : Context for 'APU' is selected.
20:09:31 INFO  : System reset is completed.
20:09:34 INFO  : 'after 3000' command is executed.
20:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:09:38 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:09:38 INFO  : Context for 'APU' is selected.
20:09:38 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:09:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:38 INFO  : Context for 'APU' is selected.
20:09:38 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:09:38 INFO  : 'ps7_init' command is executed.
20:09:38 INFO  : 'ps7_post_config' command is executed.
20:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:39 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:39 INFO  : Memory regions updated for context APU
20:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:39 INFO  : 'con' command is executed.
20:09:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:39 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:10:37 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:10:53 INFO  : Disconnected from the channel tcfchan#5.
20:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:54 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:10:54 INFO  : 'jtag frequency' command is executed.
20:10:54 INFO  : Context for 'APU' is selected.
20:10:54 INFO  : System reset is completed.
20:10:57 INFO  : 'after 3000' command is executed.
20:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:11:01 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:11:01 INFO  : Context for 'APU' is selected.
20:11:01 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:01 INFO  : Context for 'APU' is selected.
20:11:01 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:11:01 INFO  : 'ps7_init' command is executed.
20:11:01 INFO  : 'ps7_post_config' command is executed.
20:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:02 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:02 INFO  : Memory regions updated for context APU
20:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:02 INFO  : 'con' command is executed.
20:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:02 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:11:42 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:11:49 INFO  : Disconnected from the channel tcfchan#6.
20:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:50 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:11:50 INFO  : 'jtag frequency' command is executed.
20:11:50 INFO  : Context for 'APU' is selected.
20:11:50 INFO  : System reset is completed.
20:11:53 INFO  : 'after 3000' command is executed.
20:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:11:57 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:11:57 INFO  : Context for 'APU' is selected.
20:11:57 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:57 INFO  : Context for 'APU' is selected.
20:11:57 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:11:57 INFO  : 'ps7_init' command is executed.
20:11:57 INFO  : 'ps7_post_config' command is executed.
20:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:58 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:58 INFO  : Memory regions updated for context APU
20:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:58 INFO  : 'con' command is executed.
20:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:58 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:12:32 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:12:35 INFO  : Disconnected from the channel tcfchan#7.
20:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:40 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:12:40 INFO  : 'jtag frequency' command is executed.
20:12:40 INFO  : Context for 'APU' is selected.
20:12:40 INFO  : System reset is completed.
20:12:43 INFO  : 'after 3000' command is executed.
20:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:12:46 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:12:46 INFO  : Context for 'APU' is selected.
20:12:46 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:12:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:46 INFO  : Context for 'APU' is selected.
20:12:46 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:12:47 INFO  : 'ps7_init' command is executed.
20:12:47 INFO  : 'ps7_post_config' command is executed.
20:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:47 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:47 INFO  : Memory regions updated for context APU
20:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:47 INFO  : 'con' command is executed.
20:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:47 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:13:21 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:13:24 INFO  : Disconnected from the channel tcfchan#8.
20:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:28 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:13:28 INFO  : 'jtag frequency' command is executed.
20:13:28 INFO  : Context for 'APU' is selected.
20:13:28 INFO  : System reset is completed.
20:13:31 INFO  : 'after 3000' command is executed.
20:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:13:35 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:13:35 INFO  : Context for 'APU' is selected.
20:13:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:35 INFO  : Context for 'APU' is selected.
20:13:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:13:35 INFO  : 'ps7_init' command is executed.
20:13:35 INFO  : 'ps7_post_config' command is executed.
20:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:36 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:36 INFO  : Memory regions updated for context APU
20:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:36 INFO  : 'con' command is executed.
20:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:13:36 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:14:07 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:14:10 INFO  : Disconnected from the channel tcfchan#9.
20:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:13 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:14:13 INFO  : 'jtag frequency' command is executed.
20:14:13 INFO  : Context for 'APU' is selected.
20:14:14 INFO  : System reset is completed.
20:14:17 INFO  : 'after 3000' command is executed.
20:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:14:20 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:14:20 INFO  : Context for 'APU' is selected.
20:14:20 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:14:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:20 INFO  : Context for 'APU' is selected.
20:14:20 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:14:20 INFO  : 'ps7_init' command is executed.
20:14:20 INFO  : 'ps7_post_config' command is executed.
20:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:21 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:21 INFO  : Memory regions updated for context APU
20:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:21 INFO  : 'con' command is executed.
20:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:21 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:14:49 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:14:53 INFO  : Disconnected from the channel tcfchan#10.
20:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:57 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:14:57 INFO  : 'jtag frequency' command is executed.
20:14:57 INFO  : Context for 'APU' is selected.
20:14:57 INFO  : System reset is completed.
20:15:00 INFO  : 'after 3000' command is executed.
20:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:15:03 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:15:03 INFO  : Context for 'APU' is selected.
20:15:03 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:03 INFO  : Context for 'APU' is selected.
20:15:03 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:15:04 INFO  : 'ps7_init' command is executed.
20:15:04 INFO  : 'ps7_post_config' command is executed.
20:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:04 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:04 INFO  : Memory regions updated for context APU
20:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:05 INFO  : 'con' command is executed.
20:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:05 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:15:30 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:15:33 INFO  : Disconnected from the channel tcfchan#11.
20:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:39 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:15:39 INFO  : 'jtag frequency' command is executed.
20:15:39 INFO  : Context for 'APU' is selected.
20:15:39 INFO  : System reset is completed.
20:15:42 INFO  : 'after 3000' command is executed.
20:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:15:45 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:15:45 INFO  : Context for 'APU' is selected.
20:15:45 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:45 INFO  : Context for 'APU' is selected.
20:15:45 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:15:46 INFO  : 'ps7_init' command is executed.
20:15:46 INFO  : 'ps7_post_config' command is executed.
20:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:46 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:47 INFO  : Memory regions updated for context APU
20:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:47 INFO  : 'con' command is executed.
20:15:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:47 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:16:21 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:16:30 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:16:33 INFO  : Disconnected from the channel tcfchan#12.
20:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:37 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:16:37 INFO  : 'jtag frequency' command is executed.
20:16:37 INFO  : Context for 'APU' is selected.
20:16:37 INFO  : System reset is completed.
20:16:40 INFO  : 'after 3000' command is executed.
20:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:16:43 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:16:43 INFO  : Context for 'APU' is selected.
20:16:43 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:43 INFO  : Context for 'APU' is selected.
20:16:43 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:16:43 INFO  : 'ps7_init' command is executed.
20:16:43 INFO  : 'ps7_post_config' command is executed.
20:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:44 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:44 INFO  : Memory regions updated for context APU
20:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:44 INFO  : 'con' command is executed.
20:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:44 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:17:23 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:17:26 INFO  : Disconnected from the channel tcfchan#13.
20:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:17:29 INFO  : 'jtag frequency' command is executed.
20:17:29 INFO  : Context for 'APU' is selected.
20:17:29 INFO  : System reset is completed.
20:17:32 INFO  : 'after 3000' command is executed.
20:17:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:17:35 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:17:35 INFO  : Context for 'APU' is selected.
20:17:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:35 INFO  : Context for 'APU' is selected.
20:17:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:17:36 INFO  : 'ps7_init' command is executed.
20:17:36 INFO  : 'ps7_post_config' command is executed.
20:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:36 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:36 INFO  : Memory regions updated for context APU
20:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:37 INFO  : 'con' command is executed.
20:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:37 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:18:11 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:18:15 INFO  : Disconnected from the channel tcfchan#14.
20:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:18:18 INFO  : 'jtag frequency' command is executed.
20:18:18 INFO  : Context for 'APU' is selected.
20:18:18 INFO  : System reset is completed.
20:18:21 INFO  : 'after 3000' command is executed.
20:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:18:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:18:25 INFO  : Context for 'APU' is selected.
20:18:25 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:25 INFO  : Context for 'APU' is selected.
20:18:25 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:18:25 INFO  : 'ps7_init' command is executed.
20:18:25 INFO  : 'ps7_post_config' command is executed.
20:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:26 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:26 INFO  : Memory regions updated for context APU
20:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:26 INFO  : 'con' command is executed.
20:18:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:26 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:18:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:18:53 INFO  : Disconnected from the channel tcfchan#15.
20:18:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:57 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:18:57 INFO  : 'jtag frequency' command is executed.
20:18:57 INFO  : Context for 'APU' is selected.
20:18:57 INFO  : System reset is completed.
20:19:00 INFO  : 'after 3000' command is executed.
20:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:19:04 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:19:04 INFO  : Context for 'APU' is selected.
20:19:04 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:19:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:04 INFO  : Context for 'APU' is selected.
20:19:04 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:19:04 INFO  : 'ps7_init' command is executed.
20:19:04 INFO  : 'ps7_post_config' command is executed.
20:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:05 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:05 INFO  : Memory regions updated for context APU
20:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:05 INFO  : 'con' command is executed.
20:19:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:05 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:19:33 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:19:35 INFO  : Disconnected from the channel tcfchan#16.
20:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:37 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:19:37 INFO  : 'jtag frequency' command is executed.
20:19:37 INFO  : Context for 'APU' is selected.
20:19:37 INFO  : System reset is completed.
20:19:40 INFO  : 'after 3000' command is executed.
20:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:19:44 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:19:44 INFO  : Context for 'APU' is selected.
20:19:44 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:19:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:44 INFO  : Context for 'APU' is selected.
20:19:44 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:19:44 INFO  : 'ps7_init' command is executed.
20:19:44 INFO  : 'ps7_post_config' command is executed.
20:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:45 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:45 INFO  : Memory regions updated for context APU
20:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:45 INFO  : 'con' command is executed.
20:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:45 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:20:21 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:20:25 INFO  : Disconnected from the channel tcfchan#17.
20:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:20:29 INFO  : 'jtag frequency' command is executed.
20:20:29 INFO  : Context for 'APU' is selected.
20:20:29 INFO  : System reset is completed.
20:20:32 INFO  : 'after 3000' command is executed.
20:20:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:20:35 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:20:35 INFO  : Context for 'APU' is selected.
20:20:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:20:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:35 INFO  : Context for 'APU' is selected.
20:20:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:20:36 INFO  : 'ps7_init' command is executed.
20:20:36 INFO  : 'ps7_post_config' command is executed.
20:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:36 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:36 INFO  : Memory regions updated for context APU
20:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:36 INFO  : 'con' command is executed.
20:20:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:36 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:21:46 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:21:51 INFO  : Disconnected from the channel tcfchan#18.
20:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:21:55 INFO  : 'jtag frequency' command is executed.
20:21:55 INFO  : Context for 'APU' is selected.
20:21:55 INFO  : System reset is completed.
20:21:58 INFO  : 'after 3000' command is executed.
20:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:22:01 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:22:01 INFO  : Context for 'APU' is selected.
20:22:01 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:02 INFO  : Context for 'APU' is selected.
20:22:02 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:22:02 INFO  : 'ps7_init' command is executed.
20:22:02 INFO  : 'ps7_post_config' command is executed.
20:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:02 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:03 INFO  : Memory regions updated for context APU
20:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:03 INFO  : 'con' command is executed.
20:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:03 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:26:26 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:26:37 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:27:56 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:28:56 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:28:59 INFO  : Disconnected from the channel tcfchan#19.
20:29:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:01 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:29:01 INFO  : 'jtag frequency' command is executed.
20:29:01 INFO  : Context for 'APU' is selected.
20:29:01 INFO  : System reset is completed.
20:29:04 INFO  : 'after 3000' command is executed.
20:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:29:08 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:29:08 INFO  : Context for 'APU' is selected.
20:29:08 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:29:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:08 INFO  : Context for 'APU' is selected.
20:29:08 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:29:08 INFO  : 'ps7_init' command is executed.
20:29:08 INFO  : 'ps7_post_config' command is executed.
20:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:09 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:09 INFO  : Memory regions updated for context APU
20:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:09 INFO  : 'con' command is executed.
20:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:09 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:29:40 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:29:45 INFO  : Disconnected from the channel tcfchan#20.
20:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:46 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:29:46 INFO  : 'jtag frequency' command is executed.
20:29:46 INFO  : Context for 'APU' is selected.
20:29:46 INFO  : System reset is completed.
20:29:49 INFO  : 'after 3000' command is executed.
20:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:29:52 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:29:52 INFO  : Context for 'APU' is selected.
20:29:52 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:52 INFO  : Context for 'APU' is selected.
20:29:52 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:29:53 INFO  : 'ps7_init' command is executed.
20:29:53 INFO  : 'ps7_post_config' command is executed.
20:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:53 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:54 INFO  : Memory regions updated for context APU
20:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:54 INFO  : 'con' command is executed.
20:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:54 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:30:30 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:30:43 INFO  : Disconnected from the channel tcfchan#21.
20:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:30:45 INFO  : 'jtag frequency' command is executed.
20:30:45 INFO  : Context for 'APU' is selected.
20:30:46 INFO  : System reset is completed.
20:30:49 INFO  : 'after 3000' command is executed.
20:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:30:52 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:30:52 INFO  : Context for 'APU' is selected.
20:30:52 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:52 INFO  : Context for 'APU' is selected.
20:30:52 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:30:52 INFO  : 'ps7_init' command is executed.
20:30:52 INFO  : 'ps7_post_config' command is executed.
20:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:53 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:53 INFO  : Memory regions updated for context APU
20:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:53 INFO  : 'con' command is executed.
20:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:30:53 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:31:38 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:31:57 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
20:32:04 INFO  : Disconnected from the channel tcfchan#22.
20:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:05 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:32:05 INFO  : 'jtag frequency' command is executed.
20:32:05 INFO  : Context for 'APU' is selected.
20:32:05 INFO  : System reset is completed.
20:32:08 INFO  : 'after 3000' command is executed.
20:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:32:11 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
20:32:11 INFO  : Context for 'APU' is selected.
20:32:11 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
20:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:11 INFO  : Context for 'APU' is selected.
20:32:11 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
20:32:12 INFO  : 'ps7_init' command is executed.
20:32:12 INFO  : 'ps7_post_config' command is executed.
20:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:12 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:13 INFO  : Memory regions updated for context APU
20:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:13 INFO  : 'con' command is executed.
20:32:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:13 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
20:33:21 INFO  : Disconnected from the channel tcfchan#23.
09:10:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\temp_xsdb_launch_script.tcl
09:10:24 INFO  : XSCT server has started successfully.
09:10:24 INFO  : Successfully done setting XSCT server connection channel  
09:10:24 INFO  : plnx-install-location is set to ''
09:10:24 INFO  : Successfully done setting workspace for the tool. 
09:10:24 INFO  : Registering command handlers for Vitis TCF services
09:10:28 INFO  : Successfully done query RDI_DATADIR 
09:56:14 INFO  : Hardware specification for platform project 'ad936x_lvds_if_top' is updated.
09:56:40 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
09:57:22 INFO  : The hardware specfication used by project 'ad936x_lvds_if_loop' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:57:22 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream\ad936x_lvds_if_top.bit' stored in project is removed.
09:57:22 INFO  : The updated bitstream files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream' in project 'ad936x_lvds_if_loop'.
09:57:22 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
09:57:28 INFO  : The updated ps init files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit' in project 'ad936x_lvds_if_loop'.
09:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:30 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
09:57:30 INFO  : 'jtag frequency' command is executed.
09:57:30 INFO  : Context for 'APU' is selected.
09:57:30 INFO  : System reset is completed.
09:57:33 INFO  : 'after 3000' command is executed.
09:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
09:57:37 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
09:57:37 INFO  : Context for 'APU' is selected.
09:57:37 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
09:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:37 INFO  : Context for 'APU' is selected.
09:57:37 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
09:57:37 INFO  : 'ps7_init' command is executed.
09:57:37 INFO  : 'ps7_post_config' command is executed.
09:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:38 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:38 INFO  : Memory regions updated for context APU
09:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:38 INFO  : 'con' command is executed.
09:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:38 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:01:59 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:02:03 INFO  : Disconnected from the channel tcfchan#2.
10:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:09 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:02:09 INFO  : 'jtag frequency' command is executed.
10:02:09 INFO  : Context for 'APU' is selected.
10:02:09 INFO  : System reset is completed.
10:02:12 INFO  : 'after 3000' command is executed.
10:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:02:16 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:02:16 INFO  : Context for 'APU' is selected.
10:02:16 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:02:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:16 INFO  : Context for 'APU' is selected.
10:02:16 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:02:16 INFO  : 'ps7_init' command is executed.
10:02:16 INFO  : 'ps7_post_config' command is executed.
10:02:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:17 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:17 INFO  : Memory regions updated for context APU
10:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:17 INFO  : 'con' command is executed.
10:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:02:17 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:02:45 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:02:48 INFO  : Disconnected from the channel tcfchan#3.
10:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:02:51 INFO  : 'jtag frequency' command is executed.
10:02:52 INFO  : Context for 'APU' is selected.
10:02:52 INFO  : System reset is completed.
10:02:55 INFO  : 'after 3000' command is executed.
10:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:02:58 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:02:58 INFO  : Context for 'APU' is selected.
10:02:58 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:58 INFO  : Context for 'APU' is selected.
10:02:58 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:02:58 INFO  : 'ps7_init' command is executed.
10:02:58 INFO  : 'ps7_post_config' command is executed.
10:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:59 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:59 INFO  : Memory regions updated for context APU
10:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:59 INFO  : 'con' command is executed.
10:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:02:59 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:05:15 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:05:19 INFO  : Disconnected from the channel tcfchan#4.
10:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:20 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:05:20 INFO  : 'jtag frequency' command is executed.
10:05:20 INFO  : Context for 'APU' is selected.
10:05:20 INFO  : System reset is completed.
10:05:23 INFO  : 'after 3000' command is executed.
10:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:05:27 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:05:27 INFO  : Context for 'APU' is selected.
10:05:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:05:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:27 INFO  : Context for 'APU' is selected.
10:05:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:05:27 INFO  : 'ps7_init' command is executed.
10:05:27 INFO  : 'ps7_post_config' command is executed.
10:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:28 INFO  : Memory regions updated for context APU
10:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:28 INFO  : 'con' command is executed.
10:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:28 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:06:12 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:06:15 INFO  : Disconnected from the channel tcfchan#5.
10:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:19 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:06:19 INFO  : 'jtag frequency' command is executed.
10:06:19 INFO  : Context for 'APU' is selected.
10:06:19 INFO  : System reset is completed.
10:06:22 INFO  : 'after 3000' command is executed.
10:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:06:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:06:25 INFO  : Context for 'APU' is selected.
10:06:25 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:25 INFO  : Context for 'APU' is selected.
10:06:25 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:06:26 INFO  : 'ps7_init' command is executed.
10:06:26 INFO  : 'ps7_post_config' command is executed.
10:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:26 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:27 INFO  : Memory regions updated for context APU
10:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:27 INFO  : 'con' command is executed.
10:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:06:27 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:07:04 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:07:07 INFO  : Disconnected from the channel tcfchan#6.
10:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:08 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:07:08 INFO  : 'jtag frequency' command is executed.
10:07:08 INFO  : Context for 'APU' is selected.
10:07:09 INFO  : System reset is completed.
10:07:12 INFO  : 'after 3000' command is executed.
10:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:07:15 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:07:15 INFO  : Context for 'APU' is selected.
10:07:15 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:15 INFO  : Context for 'APU' is selected.
10:07:15 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:07:15 INFO  : 'ps7_init' command is executed.
10:07:15 INFO  : 'ps7_post_config' command is executed.
10:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:16 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:16 INFO  : Memory regions updated for context APU
10:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:16 INFO  : 'con' command is executed.
10:07:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:16 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:07:41 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:07:44 INFO  : Disconnected from the channel tcfchan#7.
10:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:07:45 INFO  : 'jtag frequency' command is executed.
10:07:45 INFO  : Context for 'APU' is selected.
10:07:45 INFO  : System reset is completed.
10:07:48 INFO  : 'after 3000' command is executed.
10:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:07:52 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:07:52 INFO  : Context for 'APU' is selected.
10:07:52 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:52 INFO  : Context for 'APU' is selected.
10:07:52 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:07:52 INFO  : 'ps7_init' command is executed.
10:07:52 INFO  : 'ps7_post_config' command is executed.
10:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:53 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:53 INFO  : Memory regions updated for context APU
10:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:53 INFO  : 'con' command is executed.
10:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:53 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:09:29 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:09:32 INFO  : Disconnected from the channel tcfchan#8.
10:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:36 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:09:36 INFO  : 'jtag frequency' command is executed.
10:09:36 INFO  : Context for 'APU' is selected.
10:09:37 INFO  : System reset is completed.
10:09:40 INFO  : 'after 3000' command is executed.
10:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:09:43 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:09:43 INFO  : Context for 'APU' is selected.
10:09:43 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:43 INFO  : Context for 'APU' is selected.
10:09:43 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:09:44 INFO  : 'ps7_init' command is executed.
10:09:44 INFO  : 'ps7_post_config' command is executed.
10:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:44 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:44 INFO  : Memory regions updated for context APU
10:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:44 INFO  : 'con' command is executed.
10:09:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:09:44 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:10:14 INFO  : Disconnected from the channel tcfchan#9.
10:10:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:20 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:10:20 INFO  : 'jtag frequency' command is executed.
10:10:20 INFO  : Context for 'APU' is selected.
10:10:20 INFO  : System reset is completed.
10:10:23 INFO  : 'after 3000' command is executed.
10:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:10:26 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:10:27 INFO  : Context for 'APU' is selected.
10:10:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:27 INFO  : Context for 'APU' is selected.
10:10:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:10:27 INFO  : 'ps7_init' command is executed.
10:10:27 INFO  : 'ps7_post_config' command is executed.
10:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:28 INFO  : Memory regions updated for context APU
10:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:28 INFO  : 'con' command is executed.
10:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:10:28 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:10:53 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:10:55 INFO  : Disconnected from the channel tcfchan#10.
10:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:57 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:10:57 INFO  : 'jtag frequency' command is executed.
10:10:57 INFO  : Context for 'APU' is selected.
10:10:57 INFO  : System reset is completed.
10:11:00 INFO  : 'after 3000' command is executed.
10:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:11:04 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:11:04 INFO  : Context for 'APU' is selected.
10:11:04 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:11:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:04 INFO  : Context for 'APU' is selected.
10:11:04 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:11:04 INFO  : 'ps7_init' command is executed.
10:11:04 INFO  : 'ps7_post_config' command is executed.
10:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:05 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:05 INFO  : Memory regions updated for context APU
10:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:05 INFO  : 'con' command is executed.
10:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:11:05 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:11:36 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:11:40 INFO  : Disconnected from the channel tcfchan#11.
10:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:43 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:11:43 INFO  : 'jtag frequency' command is executed.
10:11:43 INFO  : Context for 'APU' is selected.
10:11:43 INFO  : System reset is completed.
10:11:46 INFO  : 'after 3000' command is executed.
10:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:11:49 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:11:49 INFO  : Context for 'APU' is selected.
10:11:49 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:11:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:49 INFO  : Context for 'APU' is selected.
10:11:49 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:11:49 INFO  : 'ps7_init' command is executed.
10:11:49 INFO  : 'ps7_post_config' command is executed.
10:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:50 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:50 INFO  : Memory regions updated for context APU
10:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:50 INFO  : 'con' command is executed.
10:11:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:11:50 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:12:09 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:12:11 INFO  : Disconnected from the channel tcfchan#12.
10:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:17 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:12:17 INFO  : 'jtag frequency' command is executed.
10:12:17 INFO  : Context for 'APU' is selected.
10:12:17 INFO  : System reset is completed.
10:12:20 INFO  : 'after 3000' command is executed.
10:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:12:23 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:12:23 INFO  : Context for 'APU' is selected.
10:12:23 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:12:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:23 INFO  : Context for 'APU' is selected.
10:12:23 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:12:24 INFO  : 'ps7_init' command is executed.
10:12:24 INFO  : 'ps7_post_config' command is executed.
10:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:24 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:24 INFO  : Memory regions updated for context APU
10:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:24 INFO  : 'con' command is executed.
10:12:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:12:24 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:13:10 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:13:13 INFO  : Disconnected from the channel tcfchan#13.
10:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:13:21 INFO  : 'jtag frequency' command is executed.
10:13:21 INFO  : Context for 'APU' is selected.
10:13:21 INFO  : System reset is completed.
10:13:24 INFO  : 'after 3000' command is executed.
10:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:13:27 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:13:27 INFO  : Context for 'APU' is selected.
10:13:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:27 INFO  : Context for 'APU' is selected.
10:13:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:13:28 INFO  : 'ps7_init' command is executed.
10:13:28 INFO  : 'ps7_post_config' command is executed.
10:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:28 INFO  : Memory regions updated for context APU
10:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:28 INFO  : 'con' command is executed.
10:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:13:28 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:13:58 INFO  : Disconnected from the channel tcfchan#14.
10:13:59 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:14:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:04 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:14:04 INFO  : 'jtag frequency' command is executed.
10:14:04 INFO  : Context for 'APU' is selected.
10:14:04 INFO  : System reset is completed.
10:14:07 INFO  : 'after 3000' command is executed.
10:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:14:11 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:14:11 INFO  : Context for 'APU' is selected.
10:14:11 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:11 INFO  : Context for 'APU' is selected.
10:14:11 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:14:11 INFO  : 'ps7_init' command is executed.
10:14:11 INFO  : 'ps7_post_config' command is executed.
10:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:12 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:12 INFO  : Memory regions updated for context APU
10:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:12 INFO  : 'con' command is executed.
10:14:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:14:12 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:17:23 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:17:26 INFO  : Disconnected from the channel tcfchan#15.
10:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:30 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:17:30 INFO  : 'jtag frequency' command is executed.
10:17:30 INFO  : Context for 'APU' is selected.
10:17:30 INFO  : System reset is completed.
10:17:33 INFO  : 'after 3000' command is executed.
10:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:17:37 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:17:37 INFO  : Context for 'APU' is selected.
10:17:37 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:17:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:37 INFO  : Context for 'APU' is selected.
10:17:37 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:17:37 INFO  : 'ps7_init' command is executed.
10:17:37 INFO  : 'ps7_post_config' command is executed.
10:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:38 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:38 INFO  : Memory regions updated for context APU
10:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:38 INFO  : 'con' command is executed.
10:17:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:17:38 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:18:09 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:18:12 INFO  : Disconnected from the channel tcfchan#16.
10:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:18:25 INFO  : 'jtag frequency' command is executed.
10:18:25 INFO  : Context for 'APU' is selected.
10:18:25 INFO  : System reset is completed.
10:18:28 INFO  : 'after 3000' command is executed.
10:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:18:31 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:18:31 INFO  : Context for 'APU' is selected.
10:18:31 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:31 INFO  : Context for 'APU' is selected.
10:18:31 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:18:32 INFO  : 'ps7_init' command is executed.
10:18:32 INFO  : 'ps7_post_config' command is executed.
10:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:32 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:32 INFO  : Memory regions updated for context APU
10:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:33 INFO  : 'con' command is executed.
10:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:18:33 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:19:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:19:17 INFO  : Disconnected from the channel tcfchan#17.
10:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:19:21 INFO  : 'jtag frequency' command is executed.
10:19:21 INFO  : Context for 'APU' is selected.
10:19:21 INFO  : System reset is completed.
10:19:24 INFO  : 'after 3000' command is executed.
10:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:19:28 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:19:28 INFO  : Context for 'APU' is selected.
10:19:28 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:28 INFO  : Context for 'APU' is selected.
10:19:28 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:19:28 INFO  : 'ps7_init' command is executed.
10:19:28 INFO  : 'ps7_post_config' command is executed.
10:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:29 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:29 INFO  : Memory regions updated for context APU
10:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:29 INFO  : 'con' command is executed.
10:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:19:29 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:20:22 INFO  : Disconnected from the channel tcfchan#18.
10:20:23 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:30 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:20:30 INFO  : 'jtag frequency' command is executed.
10:20:30 INFO  : Context for 'APU' is selected.
10:20:31 INFO  : System reset is completed.
10:20:34 INFO  : 'after 3000' command is executed.
10:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:20:37 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:20:37 INFO  : Context for 'APU' is selected.
10:20:37 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:20:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:37 INFO  : Context for 'APU' is selected.
10:20:37 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:20:37 INFO  : 'ps7_init' command is executed.
10:20:37 INFO  : 'ps7_post_config' command is executed.
10:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:38 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:38 INFO  : Memory regions updated for context APU
10:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:38 INFO  : 'con' command is executed.
10:20:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:20:38 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:22:22 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:22:24 INFO  : Disconnected from the channel tcfchan#19.
10:22:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:22:29 INFO  : 'jtag frequency' command is executed.
10:22:29 INFO  : Context for 'APU' is selected.
10:22:29 INFO  : System reset is completed.
10:22:32 INFO  : 'after 3000' command is executed.
10:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:22:35 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:22:35 INFO  : Context for 'APU' is selected.
10:22:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:35 INFO  : Context for 'APU' is selected.
10:22:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:22:36 INFO  : 'ps7_init' command is executed.
10:22:36 INFO  : 'ps7_post_config' command is executed.
10:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:36 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:36 INFO  : Memory regions updated for context APU
10:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:36 INFO  : 'con' command is executed.
10:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:36 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:23:38 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:23:41 INFO  : Disconnected from the channel tcfchan#20.
10:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:23:45 INFO  : 'jtag frequency' command is executed.
10:23:45 INFO  : Context for 'APU' is selected.
10:23:45 INFO  : System reset is completed.
10:23:48 INFO  : 'after 3000' command is executed.
10:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:23:52 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:23:52 INFO  : Context for 'APU' is selected.
10:23:52 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:52 INFO  : Context for 'APU' is selected.
10:23:52 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:23:52 INFO  : 'ps7_init' command is executed.
10:23:52 INFO  : 'ps7_post_config' command is executed.
10:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:53 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:53 INFO  : Memory regions updated for context APU
10:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:53 INFO  : 'con' command is executed.
10:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:23:53 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:24:25 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:24:28 INFO  : Disconnected from the channel tcfchan#21.
10:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:24:33 INFO  : 'jtag frequency' command is executed.
10:24:33 INFO  : Context for 'APU' is selected.
10:24:33 INFO  : System reset is completed.
10:24:36 INFO  : 'after 3000' command is executed.
10:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:24:39 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:24:39 INFO  : Context for 'APU' is selected.
10:24:39 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:39 INFO  : Context for 'APU' is selected.
10:24:39 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:24:40 INFO  : 'ps7_init' command is executed.
10:24:40 INFO  : 'ps7_post_config' command is executed.
10:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:40 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:24:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:40 INFO  : Memory regions updated for context APU
10:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:40 INFO  : 'con' command is executed.
10:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:24:40 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:27:20 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:27:23 INFO  : Disconnected from the channel tcfchan#22.
10:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:28 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:27:28 INFO  : 'jtag frequency' command is executed.
10:27:28 INFO  : Context for 'APU' is selected.
10:27:28 INFO  : System reset is completed.
10:27:31 INFO  : 'after 3000' command is executed.
10:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:27:34 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:27:34 INFO  : Context for 'APU' is selected.
10:27:34 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:27:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:34 INFO  : Context for 'APU' is selected.
10:27:34 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:27:35 INFO  : 'ps7_init' command is executed.
10:27:35 INFO  : 'ps7_post_config' command is executed.
10:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:35 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:35 INFO  : Memory regions updated for context APU
10:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:36 INFO  : 'con' command is executed.
10:27:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:27:36 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:32:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:32:26 INFO  : Disconnected from the channel tcfchan#23.
10:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:27 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:32:27 INFO  : 'jtag frequency' command is executed.
10:32:27 INFO  : Context for 'APU' is selected.
10:32:27 INFO  : System reset is completed.
10:32:30 INFO  : 'after 3000' command is executed.
10:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:32:34 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:32:34 INFO  : Context for 'APU' is selected.
10:32:34 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:34 INFO  : Context for 'APU' is selected.
10:32:34 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:32:34 INFO  : 'ps7_init' command is executed.
10:32:34 INFO  : 'ps7_post_config' command is executed.
10:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:35 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:35 INFO  : Memory regions updated for context APU
10:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:35 INFO  : 'con' command is executed.
10:32:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:32:35 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:34:47 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
10:34:49 INFO  : Disconnected from the channel tcfchan#24.
10:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:34:51 INFO  : 'jtag frequency' command is executed.
10:34:51 INFO  : Context for 'APU' is selected.
10:34:51 INFO  : System reset is completed.
10:34:54 INFO  : 'after 3000' command is executed.
10:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:34:58 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
10:34:58 INFO  : Context for 'APU' is selected.
10:34:58 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
10:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:58 INFO  : Context for 'APU' is selected.
10:34:58 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
10:34:58 INFO  : 'ps7_init' command is executed.
10:34:58 INFO  : 'ps7_post_config' command is executed.
10:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:59 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:59 INFO  : Memory regions updated for context APU
10:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:59 INFO  : 'con' command is executed.
10:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:34:59 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
10:49:29 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
11:01:25 INFO  : Hardware specification for platform project 'ad936x_lvds_if_top' is updated.
11:01:39 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
11:02:04 INFO  : Disconnected from the channel tcfchan#25.
11:02:05 INFO  : The hardware specfication used by project 'ad936x_lvds_if_loop' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:02:05 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream\ad936x_lvds_if_top.bit' stored in project is removed.
11:02:05 INFO  : The updated bitstream files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream' in project 'ad936x_lvds_if_loop'.
11:02:05 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:02:12 INFO  : The updated ps init files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit' in project 'ad936x_lvds_if_loop'.
11:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:12 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
11:02:12 INFO  : 'jtag frequency' command is executed.
11:02:12 INFO  : Context for 'APU' is selected.
11:02:12 INFO  : System reset is completed.
11:02:15 INFO  : 'after 3000' command is executed.
11:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
11:02:18 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
11:02:18 INFO  : Context for 'APU' is selected.
11:02:18 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
11:02:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:18 INFO  : Context for 'APU' is selected.
11:02:18 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
11:02:19 INFO  : 'ps7_init' command is executed.
11:02:19 INFO  : 'ps7_post_config' command is executed.
11:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:19 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:20 INFO  : Memory regions updated for context APU
11:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:20 INFO  : 'con' command is executed.
11:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:20 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
11:14:27 INFO  : Hardware specification for platform project 'ad936x_lvds_if_top' is updated.
11:14:39 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
11:14:41 INFO  : Disconnected from the channel tcfchan#27.
11:14:48 INFO  : The hardware specfication used by project 'ad936x_lvds_if_loop' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:14:48 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream\ad936x_lvds_if_top.bit' stored in project is removed.
11:14:48 INFO  : The updated bitstream files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream' in project 'ad936x_lvds_if_loop'.
11:14:48 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:14:54 INFO  : The updated ps init files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit' in project 'ad936x_lvds_if_loop'.
11:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:54 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
11:14:54 INFO  : 'jtag frequency' command is executed.
11:14:54 INFO  : Context for 'APU' is selected.
11:14:54 INFO  : System reset is completed.
11:14:57 INFO  : 'after 3000' command is executed.
11:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
11:15:01 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
11:15:01 INFO  : Context for 'APU' is selected.
11:15:01 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
11:15:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:01 INFO  : Context for 'APU' is selected.
11:15:01 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
11:15:01 INFO  : 'ps7_init' command is executed.
11:15:01 INFO  : 'ps7_post_config' command is executed.
11:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:02 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:02 INFO  : Memory regions updated for context APU
11:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:02 INFO  : 'con' command is executed.
11:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:02 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
11:15:33 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
11:15:35 INFO  : Disconnected from the channel tcfchan#29.
11:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:37 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
11:15:37 INFO  : 'jtag frequency' command is executed.
11:15:37 INFO  : Context for 'APU' is selected.
11:15:37 INFO  : System reset is completed.
11:15:40 INFO  : 'after 3000' command is executed.
11:15:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
11:15:44 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
11:15:44 INFO  : Context for 'APU' is selected.
11:15:44 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
11:15:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:44 INFO  : Context for 'APU' is selected.
11:15:44 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
11:15:44 INFO  : 'ps7_init' command is executed.
11:15:44 INFO  : 'ps7_post_config' command is executed.
11:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:45 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:45 INFO  : Memory regions updated for context APU
11:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:45 INFO  : 'con' command is executed.
11:15:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:45 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:06:57 INFO  : Disconnected from the channel tcfchan#30.
13:06:58 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:01 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:07:01 INFO  : 'jtag frequency' command is executed.
13:07:01 INFO  : Context for 'APU' is selected.
13:07:01 INFO  : System reset is completed.
13:07:04 INFO  : 'after 3000' command is executed.
13:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:07:08 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:07:08 INFO  : Context for 'APU' is selected.
13:07:08 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:08 INFO  : Context for 'APU' is selected.
13:07:08 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:07:08 INFO  : 'ps7_init' command is executed.
13:07:08 INFO  : 'ps7_post_config' command is executed.
13:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:09 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:09 INFO  : Memory regions updated for context APU
13:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:09 INFO  : 'con' command is executed.
13:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:07:09 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:08:21 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:08:23 INFO  : Disconnected from the channel tcfchan#31.
13:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:08:26 INFO  : 'jtag frequency' command is executed.
13:08:26 INFO  : Context for 'APU' is selected.
13:08:26 INFO  : System reset is completed.
13:08:29 INFO  : 'after 3000' command is executed.
13:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:08:32 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:08:32 INFO  : Context for 'APU' is selected.
13:08:32 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:32 INFO  : Context for 'APU' is selected.
13:08:32 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:08:33 INFO  : 'ps7_init' command is executed.
13:08:33 INFO  : 'ps7_post_config' command is executed.
13:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:33 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:33 INFO  : Memory regions updated for context APU
13:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:33 INFO  : 'con' command is executed.
13:08:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:33 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:09:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:09:16 INFO  : Disconnected from the channel tcfchan#32.
13:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:20 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:09:20 INFO  : 'jtag frequency' command is executed.
13:09:20 INFO  : Context for 'APU' is selected.
13:09:21 INFO  : System reset is completed.
13:09:24 INFO  : 'after 3000' command is executed.
13:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:09:27 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:09:27 INFO  : Context for 'APU' is selected.
13:09:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:27 INFO  : Context for 'APU' is selected.
13:09:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:09:27 INFO  : 'ps7_init' command is executed.
13:09:27 INFO  : 'ps7_post_config' command is executed.
13:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:28 INFO  : Memory regions updated for context APU
13:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:28 INFO  : 'con' command is executed.
13:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:28 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:09:52 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:09:55 INFO  : Disconnected from the channel tcfchan#33.
13:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:57 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:09:57 INFO  : 'jtag frequency' command is executed.
13:09:57 INFO  : Context for 'APU' is selected.
13:09:57 INFO  : System reset is completed.
13:10:00 INFO  : 'after 3000' command is executed.
13:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:10:03 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:10:03 INFO  : Context for 'APU' is selected.
13:10:03 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:03 INFO  : Context for 'APU' is selected.
13:10:03 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:10:04 INFO  : 'ps7_init' command is executed.
13:10:04 INFO  : 'ps7_post_config' command is executed.
13:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:04 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:04 INFO  : Memory regions updated for context APU
13:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:04 INFO  : 'con' command is executed.
13:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:10:04 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:11:22 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:11:24 INFO  : Disconnected from the channel tcfchan#34.
13:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:11:26 INFO  : 'jtag frequency' command is executed.
13:11:26 INFO  : Context for 'APU' is selected.
13:11:26 INFO  : System reset is completed.
13:11:29 INFO  : 'after 3000' command is executed.
13:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:11:33 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:11:33 INFO  : Context for 'APU' is selected.
13:11:33 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:11:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:33 INFO  : Context for 'APU' is selected.
13:11:33 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:11:33 INFO  : 'ps7_init' command is executed.
13:11:33 INFO  : 'ps7_post_config' command is executed.
13:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:34 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:34 INFO  : Memory regions updated for context APU
13:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:34 INFO  : 'con' command is executed.
13:11:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:34 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:13:39 INFO  : Disconnected from the channel tcfchan#35.
13:26:43 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:46 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:26:46 INFO  : 'jtag frequency' command is executed.
13:26:46 INFO  : Context for 'APU' is selected.
13:26:46 INFO  : System reset is completed.
13:26:49 INFO  : 'after 3000' command is executed.
13:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:26:52 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:26:52 INFO  : Context for 'APU' is selected.
13:26:52 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:52 INFO  : Context for 'APU' is selected.
13:26:52 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:26:53 INFO  : 'ps7_init' command is executed.
13:26:53 INFO  : 'ps7_post_config' command is executed.
13:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:53 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:54 INFO  : Memory regions updated for context APU
13:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:54 INFO  : 'con' command is executed.
13:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:54 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:32:44 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:32:46 INFO  : Disconnected from the channel tcfchan#36.
13:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:48 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:32:48 INFO  : 'jtag frequency' command is executed.
13:32:48 INFO  : Context for 'APU' is selected.
13:32:48 INFO  : System reset is completed.
13:32:51 INFO  : 'after 3000' command is executed.
13:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:32:55 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:32:55 INFO  : Context for 'APU' is selected.
13:32:55 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:55 INFO  : Context for 'APU' is selected.
13:32:55 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:32:55 INFO  : 'ps7_init' command is executed.
13:32:55 INFO  : 'ps7_post_config' command is executed.
13:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:56 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:56 INFO  : Memory regions updated for context APU
13:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:56 INFO  : 'con' command is executed.
13:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:56 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:33:18 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:33:21 INFO  : Disconnected from the channel tcfchan#37.
13:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:22 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:33:22 INFO  : 'jtag frequency' command is executed.
13:33:22 INFO  : Context for 'APU' is selected.
13:33:22 INFO  : System reset is completed.
13:33:25 INFO  : 'after 3000' command is executed.
13:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:33:29 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:33:29 INFO  : Context for 'APU' is selected.
13:33:29 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:29 INFO  : Context for 'APU' is selected.
13:33:29 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:33:29 INFO  : 'ps7_init' command is executed.
13:33:29 INFO  : 'ps7_post_config' command is executed.
13:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:30 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:30 INFO  : Memory regions updated for context APU
13:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:30 INFO  : 'con' command is executed.
13:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:30 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:36:17 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:36:19 INFO  : Disconnected from the channel tcfchan#38.
13:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:36:21 INFO  : 'jtag frequency' command is executed.
13:36:21 INFO  : Context for 'APU' is selected.
13:36:21 INFO  : System reset is completed.
13:36:24 INFO  : 'after 3000' command is executed.
13:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:36:27 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:36:27 INFO  : Context for 'APU' is selected.
13:36:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:36:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:27 INFO  : Context for 'APU' is selected.
13:36:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:36:28 INFO  : 'ps7_init' command is executed.
13:36:28 INFO  : 'ps7_post_config' command is executed.
13:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:28 INFO  : Memory regions updated for context APU
13:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:28 INFO  : 'con' command is executed.
13:36:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:36:28 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:39:17 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:39:23 INFO  : Disconnected from the channel tcfchan#39.
13:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:24 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:39:24 INFO  : 'jtag frequency' command is executed.
13:39:24 INFO  : Context for 'APU' is selected.
13:39:24 INFO  : System reset is completed.
13:39:27 INFO  : 'after 3000' command is executed.
13:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:39:31 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:39:31 INFO  : Context for 'APU' is selected.
13:39:31 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:39:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:31 INFO  : Context for 'APU' is selected.
13:39:31 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:39:31 INFO  : 'ps7_init' command is executed.
13:39:31 INFO  : 'ps7_post_config' command is executed.
13:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:32 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:32 INFO  : Memory regions updated for context APU
13:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:32 INFO  : 'con' command is executed.
13:39:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:32 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:40:22 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:40:24 INFO  : Disconnected from the channel tcfchan#40.
13:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:40:26 INFO  : 'jtag frequency' command is executed.
13:40:26 INFO  : Context for 'APU' is selected.
13:40:26 INFO  : System reset is completed.
13:40:29 INFO  : 'after 3000' command is executed.
13:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:40:32 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:40:32 INFO  : Context for 'APU' is selected.
13:40:32 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:32 INFO  : Context for 'APU' is selected.
13:40:32 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:40:33 INFO  : 'ps7_init' command is executed.
13:40:33 INFO  : 'ps7_post_config' command is executed.
13:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:33 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:33 INFO  : Memory regions updated for context APU
13:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:34 INFO  : 'con' command is executed.
13:40:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:40:34 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:43:11 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:43:14 INFO  : Disconnected from the channel tcfchan#41.
13:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:16 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:43:16 INFO  : 'jtag frequency' command is executed.
13:43:16 INFO  : Context for 'APU' is selected.
13:43:16 INFO  : System reset is completed.
13:43:19 INFO  : 'after 3000' command is executed.
13:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:43:23 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:43:23 INFO  : Context for 'APU' is selected.
13:43:23 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:23 INFO  : Context for 'APU' is selected.
13:43:23 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:43:23 INFO  : 'ps7_init' command is executed.
13:43:23 INFO  : 'ps7_post_config' command is executed.
13:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:24 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:24 INFO  : Memory regions updated for context APU
13:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:24 INFO  : 'con' command is executed.
13:43:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:43:24 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:44:03 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:44:05 INFO  : Disconnected from the channel tcfchan#42.
13:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:07 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:44:07 INFO  : 'jtag frequency' command is executed.
13:44:07 INFO  : Context for 'APU' is selected.
13:44:07 INFO  : System reset is completed.
13:44:10 INFO  : 'after 3000' command is executed.
13:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:44:14 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:44:14 INFO  : Context for 'APU' is selected.
13:44:14 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:14 INFO  : Context for 'APU' is selected.
13:44:14 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:44:14 INFO  : 'ps7_init' command is executed.
13:44:14 INFO  : 'ps7_post_config' command is executed.
13:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:15 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:15 INFO  : Memory regions updated for context APU
13:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:15 INFO  : 'con' command is executed.
13:44:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:44:15 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:44:33 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:44:34 INFO  : Disconnected from the channel tcfchan#43.
13:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:36 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:44:36 INFO  : 'jtag frequency' command is executed.
13:44:36 INFO  : Context for 'APU' is selected.
13:44:36 INFO  : System reset is completed.
13:44:39 INFO  : 'after 3000' command is executed.
13:44:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:44:42 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:44:42 INFO  : Context for 'APU' is selected.
13:44:42 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:42 INFO  : Context for 'APU' is selected.
13:44:42 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:44:43 INFO  : 'ps7_init' command is executed.
13:44:43 INFO  : 'ps7_post_config' command is executed.
13:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:43 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:43 INFO  : Memory regions updated for context APU
13:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:43 INFO  : 'con' command is executed.
13:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:44:43 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:45:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:45:17 INFO  : Disconnected from the channel tcfchan#44.
13:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:19 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:45:19 INFO  : 'jtag frequency' command is executed.
13:45:19 INFO  : Context for 'APU' is selected.
13:45:19 INFO  : System reset is completed.
13:45:22 INFO  : 'after 3000' command is executed.
13:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:45:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:45:25 INFO  : Context for 'APU' is selected.
13:45:25 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:45:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:25 INFO  : Context for 'APU' is selected.
13:45:25 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:45:26 INFO  : 'ps7_init' command is executed.
13:45:26 INFO  : 'ps7_post_config' command is executed.
13:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:26 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:26 INFO  : Memory regions updated for context APU
13:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:26 INFO  : 'con' command is executed.
13:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:45:26 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:45:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:45:51 INFO  : Disconnected from the channel tcfchan#45.
13:45:56 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:58 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:45:58 INFO  : 'jtag frequency' command is executed.
13:45:58 INFO  : Context for 'APU' is selected.
13:45:58 INFO  : System reset is completed.
13:46:01 INFO  : 'after 3000' command is executed.
13:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:46:04 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:46:05 INFO  : Context for 'APU' is selected.
13:46:05 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:05 INFO  : Context for 'APU' is selected.
13:46:05 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:46:05 INFO  : 'ps7_init' command is executed.
13:46:05 INFO  : 'ps7_post_config' command is executed.
13:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:06 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:06 INFO  : Memory regions updated for context APU
13:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:06 INFO  : 'con' command is executed.
13:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:06 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:47:03 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:47:06 INFO  : Disconnected from the channel tcfchan#46.
13:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:08 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:47:08 INFO  : 'jtag frequency' command is executed.
13:47:08 INFO  : Context for 'APU' is selected.
13:47:08 INFO  : System reset is completed.
13:47:11 INFO  : 'after 3000' command is executed.
13:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:47:14 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:47:14 INFO  : Context for 'APU' is selected.
13:47:14 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:14 INFO  : Context for 'APU' is selected.
13:47:14 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:47:14 INFO  : 'ps7_init' command is executed.
13:47:15 INFO  : 'ps7_post_config' command is executed.
13:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:15 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:15 INFO  : Memory regions updated for context APU
13:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:15 INFO  : 'con' command is executed.
13:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:47:15 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:53:00 INFO  : Disconnected from the channel tcfchan#47.
13:53:58 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:03 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:54:03 INFO  : 'jtag frequency' command is executed.
13:54:03 INFO  : Context for 'APU' is selected.
13:54:03 INFO  : System reset is completed.
13:54:06 INFO  : 'after 3000' command is executed.
13:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:54:09 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:54:10 INFO  : Context for 'APU' is selected.
13:54:10 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:54:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:10 INFO  : Context for 'APU' is selected.
13:54:10 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:54:10 INFO  : 'ps7_init' command is executed.
13:54:10 INFO  : 'ps7_post_config' command is executed.
13:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:11 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:11 INFO  : Memory regions updated for context APU
13:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:11 INFO  : 'con' command is executed.
13:54:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:11 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:55:28 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:56:00 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:56:01 INFO  : Disconnected from the channel tcfchan#48.
13:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:03 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:56:03 INFO  : 'jtag frequency' command is executed.
13:56:03 INFO  : Context for 'APU' is selected.
13:56:03 INFO  : System reset is completed.
13:56:06 INFO  : 'after 3000' command is executed.
13:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:56:09 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:56:09 INFO  : Context for 'APU' is selected.
13:56:09 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:09 INFO  : Context for 'APU' is selected.
13:56:09 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:56:10 INFO  : 'ps7_init' command is executed.
13:56:10 INFO  : 'ps7_post_config' command is executed.
13:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:10 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:10 INFO  : Memory regions updated for context APU
13:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:10 INFO  : 'con' command is executed.
13:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:10 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:56:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:56:50 INFO  : Disconnected from the channel tcfchan#49.
13:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:52 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:56:52 INFO  : 'jtag frequency' command is executed.
13:56:52 INFO  : Context for 'APU' is selected.
13:56:52 INFO  : System reset is completed.
13:56:55 INFO  : 'after 3000' command is executed.
13:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:56:59 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:56:59 INFO  : Context for 'APU' is selected.
13:56:59 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:59 INFO  : Context for 'APU' is selected.
13:56:59 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:56:59 INFO  : 'ps7_init' command is executed.
13:56:59 INFO  : 'ps7_post_config' command is executed.
13:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:00 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:00 INFO  : Memory regions updated for context APU
13:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:00 INFO  : 'con' command is executed.
13:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:00 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
13:58:09 INFO  : Disconnected from the channel tcfchan#50.
13:58:20 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
13:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:23 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:58:23 INFO  : 'jtag frequency' command is executed.
13:58:23 INFO  : Context for 'APU' is selected.
13:58:23 INFO  : System reset is completed.
13:58:26 INFO  : 'after 3000' command is executed.
13:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:58:30 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
13:58:30 INFO  : Context for 'APU' is selected.
13:58:30 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
13:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:30 INFO  : Context for 'APU' is selected.
13:58:30 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
13:58:30 INFO  : 'ps7_init' command is executed.
13:58:30 INFO  : 'ps7_post_config' command is executed.
13:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:31 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:31 INFO  : Memory regions updated for context APU
13:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:31 INFO  : 'con' command is executed.
13:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:31 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
14:03:29 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
14:03:31 INFO  : Disconnected from the channel tcfchan#51.
14:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:03:33 INFO  : 'jtag frequency' command is executed.
14:03:33 INFO  : Context for 'APU' is selected.
14:03:33 INFO  : System reset is completed.
14:03:36 INFO  : 'after 3000' command is executed.
14:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:03:40 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
14:03:40 INFO  : Context for 'APU' is selected.
14:03:40 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
14:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:40 INFO  : Context for 'APU' is selected.
14:03:40 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
14:03:40 INFO  : 'ps7_init' command is executed.
14:03:40 INFO  : 'ps7_post_config' command is executed.
14:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:41 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:41 INFO  : Memory regions updated for context APU
14:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:41 INFO  : 'con' command is executed.
14:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:41 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
14:11:19 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
14:11:25 INFO  : Disconnected from the channel tcfchan#52.
14:11:27 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
14:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:11:29 INFO  : 'jtag frequency' command is executed.
14:11:29 INFO  : Context for 'APU' is selected.
14:11:29 INFO  : System reset is completed.
14:11:32 INFO  : 'after 3000' command is executed.
14:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:11:36 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
14:11:36 INFO  : Context for 'APU' is selected.
14:11:36 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
14:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:36 INFO  : Context for 'APU' is selected.
14:11:36 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
14:11:36 INFO  : 'ps7_init' command is executed.
14:11:36 INFO  : 'ps7_post_config' command is executed.
14:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:37 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:37 INFO  : Memory regions updated for context APU
14:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:37 INFO  : 'con' command is executed.
14:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:11:37 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
14:12:13 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
14:12:15 INFO  : Disconnected from the channel tcfchan#53.
14:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:12:18 INFO  : 'jtag frequency' command is executed.
14:12:18 INFO  : Context for 'APU' is selected.
14:12:18 INFO  : System reset is completed.
14:12:21 INFO  : 'after 3000' command is executed.
14:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:12:24 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
14:12:24 INFO  : Context for 'APU' is selected.
14:12:24 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
14:12:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:24 INFO  : Context for 'APU' is selected.
14:12:24 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
14:12:25 INFO  : 'ps7_init' command is executed.
14:12:25 INFO  : 'ps7_post_config' command is executed.
14:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:25 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:25 INFO  : Memory regions updated for context APU
14:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:25 INFO  : 'con' command is executed.
14:12:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:25 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
14:20:47 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
14:20:50 INFO  : Disconnected from the channel tcfchan#54.
14:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:20:51 INFO  : 'jtag frequency' command is executed.
14:20:51 INFO  : Context for 'APU' is selected.
14:20:51 INFO  : System reset is completed.
14:20:54 INFO  : 'after 3000' command is executed.
14:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:20:58 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
14:20:58 INFO  : Context for 'APU' is selected.
14:20:58 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
14:20:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:58 INFO  : Context for 'APU' is selected.
14:20:58 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
14:20:58 INFO  : 'ps7_init' command is executed.
14:20:58 INFO  : 'ps7_post_config' command is executed.
14:20:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:59 INFO  : Memory regions updated for context APU
14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : 'con' command is executed.
14:20:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:59 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
14:21:17 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
14:21:19 INFO  : Disconnected from the channel tcfchan#55.
14:21:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:21:21 INFO  : 'jtag frequency' command is executed.
14:21:21 INFO  : Context for 'APU' is selected.
14:21:21 INFO  : System reset is completed.
14:21:24 INFO  : 'after 3000' command is executed.
14:21:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:21:28 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
14:21:28 INFO  : Context for 'APU' is selected.
14:21:28 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
14:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:28 INFO  : Context for 'APU' is selected.
14:21:28 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
14:21:28 INFO  : 'ps7_init' command is executed.
14:21:28 INFO  : 'ps7_post_config' command is executed.
14:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:29 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:29 INFO  : Memory regions updated for context APU
14:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:29 INFO  : 'con' command is executed.
14:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:29 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
14:22:49 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
14:22:51 INFO  : Disconnected from the channel tcfchan#56.
14:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:53 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:22:53 INFO  : 'jtag frequency' command is executed.
14:22:53 INFO  : Context for 'APU' is selected.
14:22:53 INFO  : System reset is completed.
14:22:56 INFO  : 'after 3000' command is executed.
14:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:22:59 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
14:22:59 INFO  : Context for 'APU' is selected.
14:22:59 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
14:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:59 INFO  : Context for 'APU' is selected.
14:22:59 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
14:23:00 INFO  : 'ps7_init' command is executed.
14:23:00 INFO  : 'ps7_post_config' command is executed.
14:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:00 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:01 INFO  : Memory regions updated for context APU
14:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:01 INFO  : 'con' command is executed.
14:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:01 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
14:23:27 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
14:23:30 INFO  : Disconnected from the channel tcfchan#57.
14:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:32 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:23:32 INFO  : 'jtag frequency' command is executed.
14:23:32 INFO  : Context for 'APU' is selected.
14:23:32 INFO  : System reset is completed.
14:23:35 INFO  : 'after 3000' command is executed.
14:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:23:38 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
14:23:38 INFO  : Context for 'APU' is selected.
14:23:38 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
14:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:38 INFO  : Context for 'APU' is selected.
14:23:38 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
14:23:39 INFO  : 'ps7_init' command is executed.
14:23:39 INFO  : 'ps7_post_config' command is executed.
14:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:40 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:40 INFO  : Memory regions updated for context APU
14:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:40 INFO  : 'con' command is executed.
14:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:40 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
14:24:50 INFO  : Disconnected from the channel tcfchan#58.
15:10:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\temp_xsdb_launch_script.tcl
15:10:49 INFO  : XSCT server has started successfully.
15:10:49 INFO  : plnx-install-location is set to ''
15:10:49 INFO  : Successfully done setting XSCT server connection channel  
15:10:49 INFO  : Successfully done setting workspace for the tool. 
15:10:51 INFO  : Registering command handlers for Vitis TCF services
15:10:55 INFO  : Successfully done query RDI_DATADIR 
15:11:00 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:35 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:11:35 INFO  : 'jtag frequency' command is executed.
15:11:35 INFO  : Context for 'APU' is selected.
15:11:35 INFO  : System reset is completed.
15:11:38 INFO  : 'after 3000' command is executed.
15:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:11:41 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:11:41 INFO  : Context for 'APU' is selected.
15:11:41 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:11:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:41 INFO  : Context for 'APU' is selected.
15:11:41 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:11:42 INFO  : 'ps7_init' command is executed.
15:11:42 INFO  : 'ps7_post_config' command is executed.
15:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:43 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:43 INFO  : Memory regions updated for context APU
15:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:43 INFO  : 'con' command is executed.
15:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:43 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:13:40 INFO  : Disconnected from the channel tcfchan#1.
15:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:41 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:13:41 INFO  : 'jtag frequency' command is executed.
15:13:41 INFO  : Context for 'APU' is selected.
15:13:41 INFO  : System reset is completed.
15:13:44 INFO  : 'after 3000' command is executed.
15:13:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:13:48 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:13:48 INFO  : Context for 'APU' is selected.
15:13:50 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:13:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:50 INFO  : Context for 'APU' is selected.
15:13:50 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:13:50 INFO  : 'ps7_init' command is executed.
15:13:50 INFO  : 'ps7_post_config' command is executed.
15:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:51 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:51 INFO  : Memory regions updated for context APU
15:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:51 INFO  : 'con' command is executed.
15:13:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:51 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:28:24 INFO  : Hardware specification for platform project 'ad936x_lvds_if_top' is updated.
15:28:29 INFO  : Disconnected from the channel tcfchan#2.
15:28:41 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:29:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:29:21 INFO  : 'jtag frequency' command is executed.
15:29:21 INFO  : Context for 'APU' is selected.
15:29:21 INFO  : System reset is completed.
15:29:24 INFO  : 'after 3000' command is executed.
15:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:29:28 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:29:28 INFO  : Context for 'APU' is selected.
15:29:28 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:29:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:28 INFO  : Context for 'APU' is selected.
15:29:28 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:29:28 INFO  : 'ps7_init' command is executed.
15:29:28 INFO  : 'ps7_post_config' command is executed.
15:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:29 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:29 INFO  : Memory regions updated for context APU
15:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:29 INFO  : 'con' command is executed.
15:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:29 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:30:10 INFO  : Disconnected from the channel tcfchan#4.
15:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:12 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:30:12 INFO  : 'jtag frequency' command is executed.
15:30:12 INFO  : Context for 'APU' is selected.
15:30:12 INFO  : System reset is completed.
15:30:15 INFO  : 'after 3000' command is executed.
15:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:30:18 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:30:18 INFO  : Context for 'APU' is selected.
15:30:18 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:18 INFO  : Context for 'APU' is selected.
15:30:18 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:30:19 INFO  : 'ps7_init' command is executed.
15:30:19 INFO  : 'ps7_post_config' command is executed.
15:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:19 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:19 INFO  : Memory regions updated for context APU
15:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:19 INFO  : 'con' command is executed.
15:30:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:19 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:30:52 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:31:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:31:50 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:31:55 INFO  : Disconnected from the channel tcfchan#5.
15:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:56 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:31:56 INFO  : 'jtag frequency' command is executed.
15:31:56 INFO  : Context for 'APU' is selected.
15:31:56 INFO  : System reset is completed.
15:31:59 INFO  : 'after 3000' command is executed.
15:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:32:03 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:32:03 INFO  : Context for 'APU' is selected.
15:32:03 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:03 INFO  : Context for 'APU' is selected.
15:32:03 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:32:03 INFO  : 'ps7_init' command is executed.
15:32:03 INFO  : 'ps7_post_config' command is executed.
15:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:04 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:04 INFO  : Memory regions updated for context APU
15:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:04 INFO  : 'con' command is executed.
15:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:04 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:44:39 INFO  : Disconnected from the channel tcfchan#6.
15:44:40 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:44:45 INFO  : 'jtag frequency' command is executed.
15:44:45 INFO  : Context for 'APU' is selected.
15:44:45 INFO  : System reset is completed.
15:44:48 INFO  : 'after 3000' command is executed.
15:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:44:52 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:44:52 INFO  : Context for 'APU' is selected.
15:44:52 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:52 INFO  : Context for 'APU' is selected.
15:44:52 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:44:52 INFO  : 'ps7_init' command is executed.
15:44:52 INFO  : 'ps7_post_config' command is executed.
15:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:53 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:53 INFO  : Memory regions updated for context APU
15:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:53 INFO  : 'con' command is executed.
15:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:53 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:48:44 INFO  : Disconnected from the channel tcfchan#7.
15:48:44 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:47 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:48:47 INFO  : 'jtag frequency' command is executed.
15:48:47 INFO  : Context for 'APU' is selected.
15:48:47 INFO  : System reset is completed.
15:48:50 INFO  : 'after 3000' command is executed.
15:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:48:54 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:48:54 INFO  : Context for 'APU' is selected.
15:48:54 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:48:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:54 INFO  : Context for 'APU' is selected.
15:48:54 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:48:54 INFO  : 'ps7_init' command is executed.
15:48:54 INFO  : 'ps7_post_config' command is executed.
15:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:55 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:55 INFO  : Memory regions updated for context APU
15:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:55 INFO  : 'con' command is executed.
15:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:55 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:03:38 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:03:41 INFO  : Disconnected from the channel tcfchan#8.
16:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:01 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:04:01 INFO  : 'jtag frequency' command is executed.
16:04:01 INFO  : Context for 'APU' is selected.
16:04:01 INFO  : System reset is completed.
16:04:04 INFO  : 'after 3000' command is executed.
16:04:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:04:08 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:04:08 INFO  : Context for 'APU' is selected.
16:04:08 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:08 INFO  : Context for 'APU' is selected.
16:04:08 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:04:08 INFO  : 'ps7_init' command is executed.
16:04:08 INFO  : 'ps7_post_config' command is executed.
16:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:09 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:09 INFO  : Memory regions updated for context APU
16:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:09 INFO  : 'con' command is executed.
16:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:09 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:04:22 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:04:25 INFO  : Disconnected from the channel tcfchan#9.
16:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:04:26 INFO  : 'jtag frequency' command is executed.
16:04:26 INFO  : Context for 'APU' is selected.
16:04:26 INFO  : System reset is completed.
16:04:29 INFO  : 'after 3000' command is executed.
16:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:04:32 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:04:32 INFO  : Context for 'APU' is selected.
16:04:32 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:04:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:32 INFO  : Context for 'APU' is selected.
16:04:32 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:04:33 INFO  : 'ps7_init' command is executed.
16:04:33 INFO  : 'ps7_post_config' command is executed.
16:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:33 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:33 INFO  : Memory regions updated for context APU
16:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:33 INFO  : 'con' command is executed.
16:04:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:33 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:05:59 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:06:15 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:06:15 INFO  : Disconnected from the channel tcfchan#10.
16:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:20 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:07:20 INFO  : 'jtag frequency' command is executed.
16:07:20 INFO  : Context for 'APU' is selected.
16:07:20 INFO  : System reset is completed.
16:07:23 INFO  : 'after 3000' command is executed.
16:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:07:25 ERROR : 'fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit' is cancelled.
16:07:25 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit' is cancelled.
16:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:07:25 ERROR : 'fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit' is cancelled.
16:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:28 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:07:28 INFO  : 'jtag frequency' command is executed.
16:07:28 INFO  : Context for 'APU' is selected.
16:07:28 INFO  : System reset is completed.
16:07:31 INFO  : 'after 3000' command is executed.
16:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:07:35 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:07:35 INFO  : Context for 'APU' is selected.
16:07:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:07:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:35 INFO  : Context for 'APU' is selected.
16:07:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:07:35 INFO  : 'ps7_init' command is executed.
16:07:35 INFO  : 'ps7_post_config' command is executed.
16:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:36 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:36 INFO  : Memory regions updated for context APU
16:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:36 INFO  : 'con' command is executed.
16:07:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:36 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:07:58 INFO  : Disconnected from the channel tcfchan#11.
16:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:08:00 INFO  : 'jtag frequency' command is executed.
16:08:00 INFO  : Context for 'APU' is selected.
16:08:00 INFO  : System reset is completed.
16:08:03 INFO  : 'after 3000' command is executed.
16:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:08:07 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:08:07 INFO  : Context for 'APU' is selected.
16:08:07 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:08:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:07 INFO  : Context for 'APU' is selected.
16:08:07 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:08:07 INFO  : 'ps7_init' command is executed.
16:08:07 INFO  : 'ps7_post_config' command is executed.
16:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:08 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:08 INFO  : Memory regions updated for context APU
16:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:08 INFO  : 'con' command is executed.
16:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:08:08 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:09:23 INFO  : Disconnected from the channel tcfchan#12.
16:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:24 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:09:24 INFO  : 'jtag frequency' command is executed.
16:09:24 INFO  : Context for 'APU' is selected.
16:09:24 INFO  : System reset is completed.
16:09:27 INFO  : 'after 3000' command is executed.
16:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:09:30 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:09:30 INFO  : Context for 'APU' is selected.
16:09:30 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:30 INFO  : Context for 'APU' is selected.
16:09:30 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:09:31 INFO  : 'ps7_init' command is executed.
16:09:31 INFO  : 'ps7_post_config' command is executed.
16:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:31 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:32 INFO  : Memory regions updated for context APU
16:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:32 INFO  : 'con' command is executed.
16:09:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:32 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:09:35 INFO  : Disconnected from the channel tcfchan#13.
16:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:36 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:09:36 INFO  : 'jtag frequency' command is executed.
16:09:36 INFO  : Context for 'APU' is selected.
16:09:36 INFO  : System reset is completed.
16:09:39 INFO  : 'after 3000' command is executed.
16:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:09:43 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:09:43 INFO  : Context for 'APU' is selected.
16:09:43 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:43 INFO  : Context for 'APU' is selected.
16:09:43 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:09:43 INFO  : 'ps7_init' command is executed.
16:09:43 INFO  : 'ps7_post_config' command is executed.
16:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:44 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:44 INFO  : Memory regions updated for context APU
16:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:44 INFO  : 'con' command is executed.
16:09:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:44 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:11:03 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:11:08 INFO  : Disconnected from the channel tcfchan#14.
16:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:09 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:11:09 INFO  : 'jtag frequency' command is executed.
16:11:09 INFO  : Context for 'APU' is selected.
16:11:09 INFO  : System reset is completed.
16:11:12 INFO  : 'after 3000' command is executed.
16:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:11:15 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:11:15 INFO  : Context for 'APU' is selected.
16:11:15 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:15 INFO  : Context for 'APU' is selected.
16:11:15 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:11:16 INFO  : 'ps7_init' command is executed.
16:11:16 INFO  : 'ps7_post_config' command is executed.
16:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:16 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:16 INFO  : Memory regions updated for context APU
16:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:17 INFO  : 'con' command is executed.
16:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:17 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:14:20 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:14:23 INFO  : Disconnected from the channel tcfchan#15.
16:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:24 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:14:24 INFO  : 'jtag frequency' command is executed.
16:14:25 INFO  : Context for 'APU' is selected.
16:14:25 INFO  : System reset is completed.
16:14:28 INFO  : 'after 3000' command is executed.
16:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:14:31 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:14:31 INFO  : Context for 'APU' is selected.
16:14:31 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:31 INFO  : Context for 'APU' is selected.
16:14:31 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:14:31 INFO  : 'ps7_init' command is executed.
16:14:31 INFO  : 'ps7_post_config' command is executed.
16:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:32 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:32 INFO  : Memory regions updated for context APU
16:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:32 INFO  : 'con' command is executed.
16:14:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:32 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:15:06 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:15:08 INFO  : Disconnected from the channel tcfchan#16.
16:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:10 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:15:10 INFO  : 'jtag frequency' command is executed.
16:15:10 INFO  : Context for 'APU' is selected.
16:15:10 INFO  : System reset is completed.
16:15:13 INFO  : 'after 3000' command is executed.
16:15:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:15:16 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:15:16 INFO  : Context for 'APU' is selected.
16:15:16 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:15:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:16 INFO  : Context for 'APU' is selected.
16:15:16 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:15:17 INFO  : 'ps7_init' command is executed.
16:15:17 INFO  : 'ps7_post_config' command is executed.
16:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:17 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:17 INFO  : Memory regions updated for context APU
16:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:18 INFO  : 'con' command is executed.
16:15:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:18 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:16:42 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:16:44 INFO  : Disconnected from the channel tcfchan#17.
16:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:16:55 INFO  : 'jtag frequency' command is executed.
16:16:55 INFO  : Context for 'APU' is selected.
16:16:55 INFO  : System reset is completed.
16:16:58 INFO  : 'after 3000' command is executed.
16:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:17:01 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:17:01 INFO  : Context for 'APU' is selected.
16:17:01 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:01 INFO  : Context for 'APU' is selected.
16:17:01 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:17:02 INFO  : 'ps7_init' command is executed.
16:17:02 INFO  : 'ps7_post_config' command is executed.
16:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:02 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:02 INFO  : Memory regions updated for context APU
16:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:03 INFO  : 'con' command is executed.
16:17:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:03 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:21:07 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:21:09 INFO  : Disconnected from the channel tcfchan#18.
16:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:11 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:21:11 INFO  : 'jtag frequency' command is executed.
16:21:11 INFO  : Context for 'APU' is selected.
16:21:11 INFO  : System reset is completed.
16:21:14 INFO  : 'after 3000' command is executed.
16:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:21:17 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:21:17 INFO  : Context for 'APU' is selected.
16:21:17 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:17 INFO  : Context for 'APU' is selected.
16:21:17 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:21:18 INFO  : 'ps7_init' command is executed.
16:21:18 INFO  : 'ps7_post_config' command is executed.
16:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:18 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:18 INFO  : Memory regions updated for context APU
16:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:19 INFO  : 'con' command is executed.
16:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:19 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:21:20 INFO  : Disconnected from the channel tcfchan#19.
16:21:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:21:21 INFO  : 'jtag frequency' command is executed.
16:21:21 INFO  : Context for 'APU' is selected.
16:21:21 INFO  : System reset is completed.
16:21:24 INFO  : 'after 3000' command is executed.
16:21:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:21:28 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:28 INFO  : Context for 'APU' is selected.
16:21:28 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:28 INFO  : Context for 'APU' is selected.
16:21:28 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:21:28 INFO  : 'ps7_init' command is executed.
16:21:28 INFO  : 'ps7_post_config' command is executed.
16:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:29 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:29 INFO  : Memory regions updated for context APU
16:21:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:29 INFO  : 'jtag frequency' command is executed.
16:21:29 INFO  : 'con' command is executed.
16:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:29 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:21:29 INFO  : Context for 'APU' is selected.
16:21:29 INFO  : System reset is completed.
16:21:32 INFO  : 'after 3000' command is executed.
16:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:21:36 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:21:36 INFO  : Context for 'APU' is selected.
16:21:36 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:36 INFO  : Context for 'APU' is selected.
16:21:36 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:21:36 INFO  : 'ps7_init' command is executed.
16:21:36 INFO  : 'ps7_post_config' command is executed.
16:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:37 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:37 INFO  : Memory regions updated for context APU
16:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:37 INFO  : 'con' command is executed.
16:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:37 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:23:20 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:23:24 INFO  : Disconnected from the channel tcfchan#20.
16:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:23:26 INFO  : 'jtag frequency' command is executed.
16:23:26 INFO  : Context for 'APU' is selected.
16:23:26 INFO  : System reset is completed.
16:23:29 INFO  : 'after 3000' command is executed.
16:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:23:32 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:23:32 INFO  : Context for 'APU' is selected.
16:23:32 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:23:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:32 INFO  : Context for 'APU' is selected.
16:23:32 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:23:32 INFO  : 'ps7_init' command is executed.
16:23:33 INFO  : 'ps7_post_config' command is executed.
16:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:33 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:33 INFO  : Memory regions updated for context APU
16:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:33 INFO  : 'con' command is executed.
16:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:33 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:25:03 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:25:06 INFO  : Disconnected from the channel tcfchan#21.
16:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:08 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:25:08 INFO  : 'jtag frequency' command is executed.
16:25:08 INFO  : Context for 'APU' is selected.
16:25:08 INFO  : System reset is completed.
16:25:11 INFO  : 'after 3000' command is executed.
16:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:25:14 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:25:14 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:14 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:25:15 INFO  : 'ps7_init' command is executed.
16:25:15 INFO  : 'ps7_post_config' command is executed.
16:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:15 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:16 INFO  : Memory regions updated for context APU
16:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:16 INFO  : 'con' command is executed.
16:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:16 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:28:00 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:28:03 INFO  : Disconnected from the channel tcfchan#22.
16:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:04 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:28:04 INFO  : 'jtag frequency' command is executed.
16:28:04 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : System reset is completed.
16:28:08 INFO  : 'after 3000' command is executed.
16:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:28:11 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:28:11 INFO  : Context for 'APU' is selected.
16:28:11 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:11 INFO  : Context for 'APU' is selected.
16:28:11 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:28:11 INFO  : 'ps7_init' command is executed.
16:28:11 INFO  : 'ps7_post_config' command is executed.
16:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:12 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:12 INFO  : Memory regions updated for context APU
16:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:12 INFO  : 'con' command is executed.
16:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:12 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:29:32 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:29:34 INFO  : Disconnected from the channel tcfchan#23.
16:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:36 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:29:36 INFO  : 'jtag frequency' command is executed.
16:29:36 INFO  : Context for 'APU' is selected.
16:29:36 INFO  : System reset is completed.
16:29:39 INFO  : 'after 3000' command is executed.
16:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:29:43 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:29:43 INFO  : Context for 'APU' is selected.
16:29:43 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:43 INFO  : Context for 'APU' is selected.
16:29:43 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:29:43 INFO  : 'ps7_init' command is executed.
16:29:43 INFO  : 'ps7_post_config' command is executed.
16:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:44 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:44 INFO  : Memory regions updated for context APU
16:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:44 INFO  : 'con' command is executed.
16:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:29:44 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:30:29 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:30:31 INFO  : Disconnected from the channel tcfchan#24.
16:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:30:33 INFO  : 'jtag frequency' command is executed.
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : System reset is completed.
16:30:36 INFO  : 'after 3000' command is executed.
16:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:30:39 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:30:39 INFO  : Context for 'APU' is selected.
16:30:39 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:39 INFO  : Context for 'APU' is selected.
16:30:39 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:30:40 INFO  : 'ps7_init' command is executed.
16:30:40 INFO  : 'ps7_post_config' command is executed.
16:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:41 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:41 INFO  : Memory regions updated for context APU
16:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:41 INFO  : 'con' command is executed.
16:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:41 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:32:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:32:17 INFO  : Disconnected from the channel tcfchan#25.
16:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:20 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:32:20 INFO  : 'jtag frequency' command is executed.
16:32:20 INFO  : Context for 'APU' is selected.
16:32:20 INFO  : System reset is completed.
16:32:23 INFO  : 'after 3000' command is executed.
16:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:32:26 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:32:26 INFO  : Context for 'APU' is selected.
16:32:26 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:26 INFO  : Context for 'APU' is selected.
16:32:26 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:32:26 INFO  : 'ps7_init' command is executed.
16:32:27 INFO  : 'ps7_post_config' command is executed.
16:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:27 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:27 INFO  : Memory regions updated for context APU
16:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:27 INFO  : 'con' command is executed.
16:32:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:27 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:33:17 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:33:21 INFO  : Disconnected from the channel tcfchan#26.
16:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:23 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:33:23 INFO  : 'jtag frequency' command is executed.
16:33:23 INFO  : Context for 'APU' is selected.
16:33:23 INFO  : System reset is completed.
16:33:26 INFO  : 'after 3000' command is executed.
16:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:33:30 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:33:30 INFO  : Context for 'APU' is selected.
16:33:30 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:30 INFO  : Context for 'APU' is selected.
16:33:30 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:33:30 INFO  : 'ps7_init' command is executed.
16:33:30 INFO  : 'ps7_post_config' command is executed.
16:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:31 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:31 INFO  : Memory regions updated for context APU
16:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:31 INFO  : 'con' command is executed.
16:33:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:31 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:34:18 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:34:20 INFO  : Disconnected from the channel tcfchan#27.
16:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:34:21 INFO  : 'jtag frequency' command is executed.
16:34:21 INFO  : Context for 'APU' is selected.
16:34:22 INFO  : System reset is completed.
16:34:25 INFO  : 'after 3000' command is executed.
16:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:34:28 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:34:28 INFO  : Context for 'APU' is selected.
16:34:28 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:28 INFO  : Context for 'APU' is selected.
16:34:28 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:34:28 INFO  : 'ps7_init' command is executed.
16:34:28 INFO  : 'ps7_post_config' command is executed.
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:29 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:29 INFO  : Memory regions updated for context APU
16:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:29 INFO  : 'con' command is executed.
16:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:29 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:37:06 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:37:08 INFO  : Disconnected from the channel tcfchan#28.
16:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:10 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:37:10 INFO  : 'jtag frequency' command is executed.
16:37:10 INFO  : Context for 'APU' is selected.
16:37:10 INFO  : System reset is completed.
16:37:13 INFO  : 'after 3000' command is executed.
16:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:37:16 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:37:16 INFO  : Context for 'APU' is selected.
16:37:16 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:16 INFO  : Context for 'APU' is selected.
16:37:16 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:37:17 INFO  : 'ps7_init' command is executed.
16:37:17 INFO  : 'ps7_post_config' command is executed.
16:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:17 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:17 INFO  : Memory regions updated for context APU
16:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:17 INFO  : 'con' command is executed.
16:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:17 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:43:01 INFO  : Disconnected from the channel tcfchan#29.
16:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:43:02 INFO  : 'jtag frequency' command is executed.
16:43:02 INFO  : Context for 'APU' is selected.
16:43:02 INFO  : System reset is completed.
16:43:05 INFO  : 'after 3000' command is executed.
16:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:43:09 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:43:09 INFO  : Context for 'APU' is selected.
16:43:09 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:09 INFO  : Context for 'APU' is selected.
16:43:09 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:43:09 INFO  : 'ps7_init' command is executed.
16:43:09 INFO  : 'ps7_post_config' command is executed.
16:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:10 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:10 INFO  : Memory regions updated for context APU
16:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:10 INFO  : 'con' command is executed.
16:43:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:10 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:44:58 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:45:01 INFO  : Disconnected from the channel tcfchan#30.
16:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:45:02 INFO  : 'jtag frequency' command is executed.
16:45:02 INFO  : Context for 'APU' is selected.
16:45:02 INFO  : System reset is completed.
16:45:05 INFO  : 'after 3000' command is executed.
16:45:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:45:09 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:45:09 INFO  : Context for 'APU' is selected.
16:45:09 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:09 INFO  : Context for 'APU' is selected.
16:45:09 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:45:09 INFO  : 'ps7_init' command is executed.
16:45:09 INFO  : 'ps7_post_config' command is executed.
16:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:10 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:10 INFO  : Memory regions updated for context APU
16:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:10 INFO  : 'con' command is executed.
16:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:10 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:46:55 INFO  : Disconnected from the channel tcfchan#31.
16:46:55 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:58 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:46:58 INFO  : 'jtag frequency' command is executed.
16:46:58 INFO  : Context for 'APU' is selected.
16:46:58 INFO  : System reset is completed.
16:47:01 INFO  : 'after 3000' command is executed.
16:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:47:05 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:47:05 INFO  : Context for 'APU' is selected.
16:47:05 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:05 INFO  : Context for 'APU' is selected.
16:47:05 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:47:05 INFO  : 'ps7_init' command is executed.
16:47:05 INFO  : 'ps7_post_config' command is executed.
16:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:06 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:06 INFO  : Memory regions updated for context APU
16:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:06 INFO  : 'con' command is executed.
16:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:06 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:49:46 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:49:48 INFO  : Disconnected from the channel tcfchan#32.
16:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:50 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:49:50 INFO  : 'jtag frequency' command is executed.
16:49:50 INFO  : Context for 'APU' is selected.
16:49:50 INFO  : System reset is completed.
16:49:53 INFO  : 'after 3000' command is executed.
16:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:49:57 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:49:57 INFO  : Context for 'APU' is selected.
16:49:57 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:49:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:57 INFO  : Context for 'APU' is selected.
16:49:57 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:49:57 INFO  : 'ps7_init' command is executed.
16:49:57 INFO  : 'ps7_post_config' command is executed.
16:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:58 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:58 INFO  : Memory regions updated for context APU
16:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:58 INFO  : 'con' command is executed.
16:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:58 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:52:56 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:52:59 INFO  : Disconnected from the channel tcfchan#33.
16:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:03 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:53:03 INFO  : 'jtag frequency' command is executed.
16:53:03 INFO  : Context for 'APU' is selected.
16:53:03 INFO  : System reset is completed.
16:53:06 INFO  : 'after 3000' command is executed.
16:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:53:10 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:53:10 INFO  : Context for 'APU' is selected.
16:53:10 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:10 INFO  : Context for 'APU' is selected.
16:53:10 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:53:10 INFO  : 'ps7_init' command is executed.
16:53:10 INFO  : 'ps7_post_config' command is executed.
16:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:11 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:11 INFO  : Memory regions updated for context APU
16:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:11 INFO  : 'con' command is executed.
16:53:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:11 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:53:33 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:53:35 INFO  : Disconnected from the channel tcfchan#34.
16:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:38 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:53:38 INFO  : 'jtag frequency' command is executed.
16:53:38 INFO  : Context for 'APU' is selected.
16:53:38 INFO  : System reset is completed.
16:53:41 INFO  : 'after 3000' command is executed.
16:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:53:44 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:53:44 INFO  : Context for 'APU' is selected.
16:53:44 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:53:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:44 INFO  : Context for 'APU' is selected.
16:53:44 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:53:45 INFO  : 'ps7_init' command is executed.
16:53:45 INFO  : 'ps7_post_config' command is executed.
16:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:45 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:45 INFO  : Memory regions updated for context APU
16:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:45 INFO  : 'con' command is executed.
16:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:45 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:54:13 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:54:16 INFO  : Disconnected from the channel tcfchan#35.
16:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:17 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:54:17 INFO  : 'jtag frequency' command is executed.
16:54:17 INFO  : Context for 'APU' is selected.
16:54:18 INFO  : System reset is completed.
16:54:21 INFO  : 'after 3000' command is executed.
16:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:54:24 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:54:24 INFO  : 'ps7_init' command is executed.
16:54:25 INFO  : 'ps7_post_config' command is executed.
16:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:25 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:25 INFO  : Memory regions updated for context APU
16:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:25 INFO  : 'con' command is executed.
16:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:25 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:54:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:54:50 INFO  : Disconnected from the channel tcfchan#36.
16:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:52 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:54:52 INFO  : 'jtag frequency' command is executed.
16:54:52 INFO  : Context for 'APU' is selected.
16:54:52 INFO  : System reset is completed.
16:54:55 INFO  : 'after 3000' command is executed.
16:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:54:58 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:54:58 INFO  : Context for 'APU' is selected.
16:54:58 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:58 INFO  : Context for 'APU' is selected.
16:54:58 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:54:59 INFO  : 'ps7_init' command is executed.
16:54:59 INFO  : 'ps7_post_config' command is executed.
16:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:59 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:59 INFO  : Memory regions updated for context APU
16:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:59 INFO  : 'con' command is executed.
16:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:59 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:55:28 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:55:30 INFO  : Disconnected from the channel tcfchan#37.
16:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:32 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:55:32 INFO  : 'jtag frequency' command is executed.
16:55:32 INFO  : Context for 'APU' is selected.
16:55:32 INFO  : System reset is completed.
16:55:35 INFO  : 'after 3000' command is executed.
16:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:55:38 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:55:38 INFO  : Context for 'APU' is selected.
16:55:38 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:55:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:38 INFO  : Context for 'APU' is selected.
16:55:38 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:55:39 INFO  : 'ps7_init' command is executed.
16:55:39 INFO  : 'ps7_post_config' command is executed.
16:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:39 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:39 INFO  : Memory regions updated for context APU
16:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:39 INFO  : 'con' command is executed.
16:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:39 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:56:13 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:56:16 INFO  : Disconnected from the channel tcfchan#38.
16:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:56:18 INFO  : 'jtag frequency' command is executed.
16:56:18 INFO  : Context for 'APU' is selected.
16:56:18 INFO  : System reset is completed.
16:56:21 INFO  : 'after 3000' command is executed.
16:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:56:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:56:25 INFO  : Context for 'APU' is selected.
16:56:25 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:25 INFO  : Context for 'APU' is selected.
16:56:25 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:56:25 INFO  : 'ps7_init' command is executed.
16:56:25 INFO  : 'ps7_post_config' command is executed.
16:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:26 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:26 INFO  : Memory regions updated for context APU
16:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:26 INFO  : 'con' command is executed.
16:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:26 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:57:04 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:57:06 INFO  : Disconnected from the channel tcfchan#39.
16:57:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:08 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:57:08 INFO  : 'jtag frequency' command is executed.
16:57:08 INFO  : Context for 'APU' is selected.
16:57:08 INFO  : System reset is completed.
16:57:11 INFO  : 'after 3000' command is executed.
16:57:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:57:14 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:57:14 INFO  : Context for 'APU' is selected.
16:57:14 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:57:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:15 INFO  : Context for 'APU' is selected.
16:57:15 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:57:15 INFO  : 'ps7_init' command is executed.
16:57:15 INFO  : 'ps7_post_config' command is executed.
16:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:16 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:16 INFO  : Memory regions updated for context APU
16:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:16 INFO  : 'con' command is executed.
16:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:16 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:57:40 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:57:45 INFO  : Disconnected from the channel tcfchan#40.
16:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:46 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:57:46 INFO  : 'jtag frequency' command is executed.
16:57:46 INFO  : Context for 'APU' is selected.
16:57:46 INFO  : System reset is completed.
16:57:49 INFO  : 'after 3000' command is executed.
16:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:57:53 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:57:53 INFO  : Context for 'APU' is selected.
16:57:53 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:53 INFO  : Context for 'APU' is selected.
16:57:53 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:57:53 INFO  : 'ps7_init' command is executed.
16:57:53 INFO  : 'ps7_post_config' command is executed.
16:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:54 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:54 INFO  : Memory regions updated for context APU
16:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:54 INFO  : 'con' command is executed.
16:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:54 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:58:32 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:58:35 INFO  : Disconnected from the channel tcfchan#41.
16:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:37 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:58:37 INFO  : 'jtag frequency' command is executed.
16:58:37 INFO  : Context for 'APU' is selected.
16:58:37 INFO  : System reset is completed.
16:58:40 INFO  : 'after 3000' command is executed.
16:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:58:43 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:58:43 INFO  : Context for 'APU' is selected.
16:58:43 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:43 INFO  : Context for 'APU' is selected.
16:58:43 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:58:43 INFO  : 'ps7_init' command is executed.
16:58:43 INFO  : 'ps7_post_config' command is executed.
16:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:44 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:44 INFO  : Memory regions updated for context APU
16:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:44 INFO  : 'con' command is executed.
16:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:44 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:59:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:59:17 INFO  : Disconnected from the channel tcfchan#42.
16:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:59:18 INFO  : 'jtag frequency' command is executed.
16:59:18 INFO  : Context for 'APU' is selected.
16:59:18 INFO  : System reset is completed.
16:59:21 INFO  : 'after 3000' command is executed.
16:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:59:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:59:25 INFO  : Context for 'APU' is selected.
16:59:25 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:59:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:25 INFO  : Context for 'APU' is selected.
16:59:25 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:59:25 INFO  : 'ps7_init' command is executed.
16:59:25 INFO  : 'ps7_post_config' command is executed.
16:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:26 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:26 INFO  : Memory regions updated for context APU
16:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:26 INFO  : 'con' command is executed.
16:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:26 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:59:49 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:59:51 INFO  : Disconnected from the channel tcfchan#43.
16:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:53 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:59:53 INFO  : 'jtag frequency' command is executed.
16:59:53 INFO  : Context for 'APU' is selected.
16:59:53 INFO  : System reset is completed.
16:59:56 INFO  : 'after 3000' command is executed.
16:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:59:59 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:59:59 INFO  : Context for 'APU' is selected.
17:00:00 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:00 INFO  : Context for 'APU' is selected.
17:00:00 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:00:00 INFO  : 'ps7_init' command is executed.
17:00:00 INFO  : 'ps7_post_config' command is executed.
17:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:01 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:01 INFO  : Memory regions updated for context APU
17:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:01 INFO  : 'con' command is executed.
17:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:01 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:00:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:00:50 INFO  : Disconnected from the channel tcfchan#44.
17:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:52 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:00:52 INFO  : 'jtag frequency' command is executed.
17:00:52 INFO  : Context for 'APU' is selected.
17:00:52 INFO  : System reset is completed.
17:00:55 INFO  : 'after 3000' command is executed.
17:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:00:58 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:00:58 INFO  : Context for 'APU' is selected.
17:00:58 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:58 INFO  : Context for 'APU' is selected.
17:00:58 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:00:59 INFO  : 'ps7_init' command is executed.
17:00:59 INFO  : 'ps7_post_config' command is executed.
17:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:59 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:59 INFO  : Memory regions updated for context APU
17:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:59 INFO  : 'con' command is executed.
17:00:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:59 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:02:12 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:02:14 INFO  : Disconnected from the channel tcfchan#45.
17:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:16 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:02:16 INFO  : 'jtag frequency' command is executed.
17:02:16 INFO  : Context for 'APU' is selected.
17:02:16 INFO  : System reset is completed.
17:02:19 INFO  : 'after 3000' command is executed.
17:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:02:22 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:02:22 INFO  : Context for 'APU' is selected.
17:02:23 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:02:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:23 INFO  : Context for 'APU' is selected.
17:02:23 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:02:23 INFO  : 'ps7_init' command is executed.
17:02:23 INFO  : 'ps7_post_config' command is executed.
17:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:24 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:24 INFO  : Memory regions updated for context APU
17:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:24 INFO  : 'con' command is executed.
17:02:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:24 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:03:26 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:03:28 INFO  : Disconnected from the channel tcfchan#46.
17:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:30 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:03:30 INFO  : 'jtag frequency' command is executed.
17:03:30 INFO  : Context for 'APU' is selected.
17:03:30 INFO  : System reset is completed.
17:03:33 INFO  : 'after 3000' command is executed.
17:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:03:36 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:03:36 INFO  : Context for 'APU' is selected.
17:03:36 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:36 INFO  : Context for 'APU' is selected.
17:03:36 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:03:37 INFO  : 'ps7_init' command is executed.
17:03:37 INFO  : 'ps7_post_config' command is executed.
17:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:37 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:37 INFO  : Memory regions updated for context APU
17:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:37 INFO  : 'con' command is executed.
17:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:37 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:04:18 INFO  : Disconnected from the channel tcfchan#47.
17:09:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\temp_xsdb_launch_script.tcl
17:09:16 INFO  : XSCT server has started successfully.
17:09:16 INFO  : plnx-install-location is set to ''
17:09:16 INFO  : Successfully done setting XSCT server connection channel  
17:09:16 INFO  : Successfully done setting workspace for the tool. 
17:09:17 INFO  : Registering command handlers for Vitis TCF services
17:09:17 INFO  : Successfully done query RDI_DATADIR 
17:12:20 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:12:25 INFO  : 'jtag frequency' command is executed.
17:12:25 INFO  : Context for 'APU' is selected.
17:12:25 INFO  : System reset is completed.
17:12:28 INFO  : 'after 3000' command is executed.
17:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:12:32 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:12:32 INFO  : Context for 'APU' is selected.
17:12:32 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:12:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:32 INFO  : Context for 'APU' is selected.
17:12:32 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:12:32 INFO  : 'ps7_init' command is executed.
17:12:32 INFO  : 'ps7_post_config' command is executed.
17:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:33 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:33 INFO  : Memory regions updated for context APU
17:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:33 INFO  : 'con' command is executed.
17:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:33 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:13:39 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:13:41 INFO  : Disconnected from the channel tcfchan#1.
17:13:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:44 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:13:44 INFO  : 'jtag frequency' command is executed.
17:13:44 INFO  : Context for 'APU' is selected.
17:13:44 INFO  : System reset is completed.
17:13:47 INFO  : 'after 3000' command is executed.
17:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:13:50 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:13:50 INFO  : Context for 'APU' is selected.
17:13:52 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:13:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:52 INFO  : Context for 'APU' is selected.
17:13:52 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:13:52 INFO  : 'ps7_init' command is executed.
17:13:52 INFO  : 'ps7_post_config' command is executed.
17:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:53 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:53 INFO  : Memory regions updated for context APU
17:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:53 INFO  : 'con' command is executed.
17:13:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:53 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:14:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:14:16 INFO  : Disconnected from the channel tcfchan#2.
17:14:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:19 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:14:19 INFO  : 'jtag frequency' command is executed.
17:14:19 INFO  : Context for 'APU' is selected.
17:14:19 INFO  : System reset is completed.
17:14:22 INFO  : 'after 3000' command is executed.
17:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:14:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:14:25 INFO  : Context for 'APU' is selected.
17:14:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:27 INFO  : Context for 'APU' is selected.
17:14:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:14:28 INFO  : 'ps7_init' command is executed.
17:14:28 INFO  : 'ps7_post_config' command is executed.
17:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:28 INFO  : Memory regions updated for context APU
17:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:29 INFO  : 'con' command is executed.
17:14:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:29 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:14:53 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:14:56 INFO  : Disconnected from the channel tcfchan#3.
17:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:58 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:14:58 INFO  : 'jtag frequency' command is executed.
17:14:58 INFO  : Context for 'APU' is selected.
17:14:58 INFO  : System reset is completed.
17:15:01 INFO  : 'after 3000' command is executed.
17:15:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:15:04 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:15:04 INFO  : Context for 'APU' is selected.
17:15:06 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:06 INFO  : Context for 'APU' is selected.
17:15:06 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:15:06 INFO  : 'ps7_init' command is executed.
17:15:06 INFO  : 'ps7_post_config' command is executed.
17:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:07 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:07 INFO  : Memory regions updated for context APU
17:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:07 INFO  : 'con' command is executed.
17:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:07 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:15:27 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:15:31 INFO  : Disconnected from the channel tcfchan#4.
17:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:32 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:15:32 INFO  : 'jtag frequency' command is executed.
17:15:32 INFO  : Context for 'APU' is selected.
17:15:32 INFO  : System reset is completed.
17:15:35 INFO  : 'after 3000' command is executed.
17:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:15:38 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:15:38 INFO  : Context for 'APU' is selected.
17:15:40 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:15:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:40 INFO  : Context for 'APU' is selected.
17:15:40 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:15:40 INFO  : 'ps7_init' command is executed.
17:15:40 INFO  : 'ps7_post_config' command is executed.
17:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:41 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:41 INFO  : Memory regions updated for context APU
17:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:41 INFO  : 'con' command is executed.
17:15:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:41 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:26:31 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:26:45 INFO  : Disconnected from the channel tcfchan#5.
17:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:01 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:27:01 INFO  : 'jtag frequency' command is executed.
17:27:01 INFO  : Context for 'APU' is selected.
17:27:01 INFO  : System reset is completed.
17:27:04 INFO  : 'after 3000' command is executed.
17:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:27:08 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:27:08 INFO  : Context for 'APU' is selected.
17:27:09 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:27:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:10 INFO  : Context for 'APU' is selected.
17:27:10 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:27:10 INFO  : 'ps7_init' command is executed.
17:27:10 INFO  : 'ps7_post_config' command is executed.
17:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:11 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:11 INFO  : Memory regions updated for context APU
17:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:11 INFO  : 'con' command is executed.
17:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:11 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:28:23 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:28:25 INFO  : Disconnected from the channel tcfchan#6.
17:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:27 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:28:27 INFO  : 'jtag frequency' command is executed.
17:28:27 INFO  : Context for 'APU' is selected.
17:28:27 INFO  : System reset is completed.
17:28:30 INFO  : 'after 3000' command is executed.
17:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:28:34 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:28:34 INFO  : Context for 'APU' is selected.
17:28:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:28:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:35 INFO  : Context for 'APU' is selected.
17:28:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:28:36 INFO  : 'ps7_init' command is executed.
17:28:36 INFO  : 'ps7_post_config' command is executed.
17:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:37 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:37 INFO  : Memory regions updated for context APU
17:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:37 INFO  : 'con' command is executed.
17:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:37 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:29:00 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:29:04 INFO  : Disconnected from the channel tcfchan#7.
17:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:05 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:29:05 INFO  : 'jtag frequency' command is executed.
17:29:05 INFO  : Context for 'APU' is selected.
17:29:05 INFO  : System reset is completed.
17:29:08 INFO  : 'after 3000' command is executed.
17:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:29:12 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:29:12 INFO  : Context for 'APU' is selected.
17:29:13 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:13 INFO  : Context for 'APU' is selected.
17:29:13 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:29:13 INFO  : 'ps7_init' command is executed.
17:29:13 INFO  : 'ps7_post_config' command is executed.
17:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:14 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:14 INFO  : Memory regions updated for context APU
17:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:14 INFO  : 'con' command is executed.
17:29:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:14 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:29:50 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:29:53 INFO  : Disconnected from the channel tcfchan#8.
17:29:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:54 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:29:54 INFO  : 'jtag frequency' command is executed.
17:29:54 INFO  : Context for 'APU' is selected.
17:29:54 INFO  : System reset is completed.
17:29:57 INFO  : 'after 3000' command is executed.
17:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:30:00 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:30:01 INFO  : Context for 'APU' is selected.
17:30:02 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:02 INFO  : Context for 'APU' is selected.
17:30:02 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:30:02 INFO  : 'ps7_init' command is executed.
17:30:02 INFO  : 'ps7_post_config' command is executed.
17:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:03 INFO  : Memory regions updated for context APU
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : 'con' command is executed.
17:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:03 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:30:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:30:50 INFO  : Disconnected from the channel tcfchan#9.
17:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:30:51 INFO  : 'jtag frequency' command is executed.
17:30:51 INFO  : Context for 'APU' is selected.
17:30:51 INFO  : System reset is completed.
17:30:54 INFO  : 'after 3000' command is executed.
17:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:30:58 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:58 INFO  : Context for 'APU' is selected.
17:30:59 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:59 INFO  : Context for 'APU' is selected.
17:30:59 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:31:00 INFO  : 'ps7_init' command is executed.
17:31:00 INFO  : 'ps7_post_config' command is executed.
17:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:00 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:31:00 INFO  : Memory regions updated for context APU
17:31:00 INFO  : 'jtag frequency' command is executed.
17:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:00 INFO  : Context for 'APU' is selected.
17:31:00 INFO  : 'con' command is executed.
17:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:00 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:31:01 INFO  : System reset is completed.
17:31:04 INFO  : 'after 3000' command is executed.
17:31:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:31:07 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:31:07 INFO  : Context for 'APU' is selected.
17:31:07 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:31:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:07 INFO  : Context for 'APU' is selected.
17:31:07 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:31:07 INFO  : 'ps7_init' command is executed.
17:31:07 INFO  : 'ps7_post_config' command is executed.
17:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:08 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:08 INFO  : Memory regions updated for context APU
17:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:08 INFO  : 'con' command is executed.
17:31:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:08 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:32:05 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:32:08 INFO  : Disconnected from the channel tcfchan#10.
17:32:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:09 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:32:09 INFO  : 'jtag frequency' command is executed.
17:32:09 INFO  : Context for 'APU' is selected.
17:32:09 INFO  : System reset is completed.
17:32:12 INFO  : 'after 3000' command is executed.
17:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:32:16 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:32:16 INFO  : Context for 'APU' is selected.
17:32:17 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:17 INFO  : Context for 'APU' is selected.
17:32:17 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:32:18 INFO  : 'ps7_init' command is executed.
17:32:18 INFO  : 'ps7_post_config' command is executed.
17:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:18 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:18 INFO  : Memory regions updated for context APU
17:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:18 INFO  : 'con' command is executed.
17:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:18 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:33:25 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:33:27 INFO  : Disconnected from the channel tcfchan#11.
17:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:33:29 INFO  : 'jtag frequency' command is executed.
17:33:29 INFO  : Context for 'APU' is selected.
17:33:29 INFO  : System reset is completed.
17:33:32 INFO  : 'after 3000' command is executed.
17:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:33:35 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:33:36 INFO  : Context for 'APU' is selected.
17:33:37 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:37 INFO  : Context for 'APU' is selected.
17:33:37 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:33:37 INFO  : 'ps7_init' command is executed.
17:33:37 INFO  : 'ps7_post_config' command is executed.
17:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:38 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:38 INFO  : Memory regions updated for context APU
17:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:38 INFO  : 'con' command is executed.
17:33:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:38 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:34:07 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:34:09 INFO  : Disconnected from the channel tcfchan#12.
17:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:11 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:34:11 INFO  : 'jtag frequency' command is executed.
17:34:11 INFO  : Context for 'APU' is selected.
17:34:11 INFO  : System reset is completed.
17:34:14 INFO  : 'after 3000' command is executed.
17:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:34:17 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:34:17 INFO  : Context for 'APU' is selected.
17:34:19 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:34:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:19 INFO  : Context for 'APU' is selected.
17:34:19 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:34:19 INFO  : 'ps7_init' command is executed.
17:34:19 INFO  : 'ps7_post_config' command is executed.
17:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:20 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:20 INFO  : Memory regions updated for context APU
17:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:20 INFO  : 'con' command is executed.
17:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:20 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:34:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:34:50 INFO  : Disconnected from the channel tcfchan#13.
17:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:52 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:34:52 INFO  : 'jtag frequency' command is executed.
17:34:52 INFO  : Context for 'APU' is selected.
17:34:52 INFO  : System reset is completed.
17:34:55 INFO  : 'after 3000' command is executed.
17:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:34:58 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:34:58 INFO  : Context for 'APU' is selected.
17:35:00 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:35:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:00 INFO  : Context for 'APU' is selected.
17:35:00 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:35:00 INFO  : 'ps7_init' command is executed.
17:35:00 INFO  : 'ps7_post_config' command is executed.
17:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:01 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:01 INFO  : Memory regions updated for context APU
17:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:01 INFO  : 'con' command is executed.
17:35:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:01 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:35:49 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:35:52 INFO  : Disconnected from the channel tcfchan#14.
17:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:54 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:35:54 INFO  : 'jtag frequency' command is executed.
17:35:54 INFO  : Context for 'APU' is selected.
17:35:54 INFO  : System reset is completed.
17:35:57 INFO  : 'after 3000' command is executed.
17:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:36:00 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:36:00 INFO  : Context for 'APU' is selected.
17:36:02 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:02 INFO  : Context for 'APU' is selected.
17:36:02 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:36:02 INFO  : 'ps7_init' command is executed.
17:36:02 INFO  : 'ps7_post_config' command is executed.
17:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:03 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:03 INFO  : Memory regions updated for context APU
17:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:03 INFO  : 'con' command is executed.
17:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:36:03 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:37:01 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:37:06 INFO  : Disconnected from the channel tcfchan#15.
17:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:07 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:37:07 INFO  : 'jtag frequency' command is executed.
17:37:07 INFO  : Context for 'APU' is selected.
17:37:07 INFO  : System reset is completed.
17:37:10 INFO  : 'after 3000' command is executed.
17:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:37:14 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:37:14 INFO  : Context for 'APU' is selected.
17:37:15 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:15 INFO  : Context for 'APU' is selected.
17:37:15 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:37:16 INFO  : 'ps7_init' command is executed.
17:37:16 INFO  : 'ps7_post_config' command is executed.
17:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:16 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:16 INFO  : Memory regions updated for context APU
17:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:17 INFO  : 'con' command is executed.
17:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:17 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:38:15 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:38:22 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:38:24 INFO  : Disconnected from the channel tcfchan#16.
17:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:27 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:38:27 INFO  : 'jtag frequency' command is executed.
17:38:27 INFO  : Context for 'APU' is selected.
17:38:27 INFO  : System reset is completed.
17:38:30 INFO  : 'after 3000' command is executed.
17:38:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:38:33 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:38:33 INFO  : Context for 'APU' is selected.
17:38:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:35 INFO  : Context for 'APU' is selected.
17:38:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:38:35 INFO  : 'ps7_init' command is executed.
17:38:35 INFO  : 'ps7_post_config' command is executed.
17:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:36 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:36 INFO  : Memory regions updated for context APU
17:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:36 INFO  : 'con' command is executed.
17:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:36 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:39:21 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:39:24 INFO  : Disconnected from the channel tcfchan#17.
17:39:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:39:26 INFO  : 'jtag frequency' command is executed.
17:39:26 INFO  : Context for 'APU' is selected.
17:39:26 INFO  : System reset is completed.
17:39:29 INFO  : 'after 3000' command is executed.
17:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:39:33 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:39:33 INFO  : Context for 'APU' is selected.
17:39:34 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:39:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:34 INFO  : Context for 'APU' is selected.
17:39:34 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:39:34 INFO  : 'ps7_init' command is executed.
17:39:34 INFO  : 'ps7_post_config' command is executed.
17:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:35 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:35 INFO  : Memory regions updated for context APU
17:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:35 INFO  : 'con' command is executed.
17:39:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:35 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:40:10 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:40:12 INFO  : Disconnected from the channel tcfchan#18.
17:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:14 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:40:14 INFO  : 'jtag frequency' command is executed.
17:40:14 INFO  : Context for 'APU' is selected.
17:40:14 INFO  : System reset is completed.
17:40:17 INFO  : 'after 3000' command is executed.
17:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:40:20 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:40:20 INFO  : Context for 'APU' is selected.
17:40:22 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:40:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:22 INFO  : Context for 'APU' is selected.
17:40:22 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:40:22 INFO  : 'ps7_init' command is executed.
17:40:22 INFO  : 'ps7_post_config' command is executed.
17:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:23 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:23 INFO  : Memory regions updated for context APU
17:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:23 INFO  : 'con' command is executed.
17:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:23 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:40:44 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:40:51 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:40:53 INFO  : Disconnected from the channel tcfchan#19.
17:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:40:55 INFO  : 'jtag frequency' command is executed.
17:40:55 INFO  : Context for 'APU' is selected.
17:40:55 INFO  : System reset is completed.
17:40:58 INFO  : 'after 3000' command is executed.
17:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:41:01 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:41:01 INFO  : Context for 'APU' is selected.
17:41:03 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:03 INFO  : Context for 'APU' is selected.
17:41:03 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:41:03 INFO  : 'ps7_init' command is executed.
17:41:03 INFO  : 'ps7_post_config' command is executed.
17:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:04 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:04 INFO  : Memory regions updated for context APU
17:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:04 INFO  : 'con' command is executed.
17:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:04 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:41:37 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:41:40 INFO  : Disconnected from the channel tcfchan#20.
17:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:41 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:41:41 INFO  : 'jtag frequency' command is executed.
17:41:41 INFO  : Context for 'APU' is selected.
17:41:41 INFO  : System reset is completed.
17:41:44 INFO  : 'after 3000' command is executed.
17:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:41:48 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:41:48 INFO  : Context for 'APU' is selected.
17:41:49 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:49 INFO  : Context for 'APU' is selected.
17:41:49 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:41:50 INFO  : 'ps7_init' command is executed.
17:41:50 INFO  : 'ps7_post_config' command is executed.
17:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:50 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:50 INFO  : Memory regions updated for context APU
17:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:50 INFO  : 'con' command is executed.
17:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:50 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:42:15 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:42:18 INFO  : Disconnected from the channel tcfchan#21.
17:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:20 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:42:20 INFO  : 'jtag frequency' command is executed.
17:42:20 INFO  : Context for 'APU' is selected.
17:42:20 INFO  : System reset is completed.
17:42:23 INFO  : 'after 3000' command is executed.
17:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:42:26 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:42:26 INFO  : Context for 'APU' is selected.
17:42:28 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:28 INFO  : Context for 'APU' is selected.
17:42:28 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:42:28 INFO  : 'ps7_init' command is executed.
17:42:28 INFO  : 'ps7_post_config' command is executed.
17:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:29 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:29 INFO  : Memory regions updated for context APU
17:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:29 INFO  : 'con' command is executed.
17:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:29 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:42:55 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:42:58 INFO  : Disconnected from the channel tcfchan#22.
17:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:43:00 INFO  : 'jtag frequency' command is executed.
17:43:00 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : System reset is completed.
17:43:03 INFO  : 'after 3000' command is executed.
17:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:43:06 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:43:06 INFO  : Context for 'APU' is selected.
17:43:08 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:08 INFO  : Context for 'APU' is selected.
17:43:08 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:43:08 INFO  : 'ps7_init' command is executed.
17:43:08 INFO  : 'ps7_post_config' command is executed.
17:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:09 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:09 INFO  : Memory regions updated for context APU
17:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:09 INFO  : 'con' command is executed.
17:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:09 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:43:47 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:43:50 INFO  : Disconnected from the channel tcfchan#23.
17:43:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:43:51 INFO  : 'jtag frequency' command is executed.
17:43:51 INFO  : Context for 'APU' is selected.
17:43:51 INFO  : System reset is completed.
17:43:54 INFO  : 'after 3000' command is executed.
17:43:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:43:58 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:43:58 INFO  : Context for 'APU' is selected.
17:43:59 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:59 INFO  : Context for 'APU' is selected.
17:43:59 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:44:00 INFO  : 'ps7_init' command is executed.
17:44:00 INFO  : 'ps7_post_config' command is executed.
17:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:00 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:00 INFO  : Memory regions updated for context APU
17:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:01 INFO  : 'con' command is executed.
17:44:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:01 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:44:32 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:44:36 INFO  : Disconnected from the channel tcfchan#24.
17:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:37 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:44:37 INFO  : 'jtag frequency' command is executed.
17:44:37 INFO  : Context for 'APU' is selected.
17:44:38 INFO  : System reset is completed.
17:44:41 INFO  : 'after 3000' command is executed.
17:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:44:44 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:44:44 INFO  : Context for 'APU' is selected.
17:44:46 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:44:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:46 INFO  : Context for 'APU' is selected.
17:44:46 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:44:46 INFO  : 'ps7_init' command is executed.
17:44:46 INFO  : 'ps7_post_config' command is executed.
17:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:47 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:47 INFO  : Memory regions updated for context APU
17:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:47 INFO  : 'con' command is executed.
17:44:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:47 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:54:42 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:54:58 INFO  : Disconnected from the channel tcfchan#25.
17:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:59 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:54:59 INFO  : 'jtag frequency' command is executed.
17:54:59 INFO  : Context for 'APU' is selected.
17:54:59 INFO  : System reset is completed.
17:55:02 INFO  : 'after 3000' command is executed.
17:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:55:06 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:55:06 INFO  : Context for 'APU' is selected.
17:55:07 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:07 INFO  : Context for 'APU' is selected.
17:55:07 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:55:08 INFO  : 'ps7_init' command is executed.
17:55:08 INFO  : 'ps7_post_config' command is executed.
17:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:08 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:08 INFO  : Memory regions updated for context APU
17:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:09 INFO  : 'con' command is executed.
17:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:09 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:55:47 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:55:51 INFO  : Disconnected from the channel tcfchan#26.
17:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:52 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:55:52 INFO  : 'jtag frequency' command is executed.
17:55:53 INFO  : Context for 'APU' is selected.
17:55:53 INFO  : System reset is completed.
17:55:56 INFO  : 'after 3000' command is executed.
17:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:55:59 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:55:59 INFO  : Context for 'APU' is selected.
17:56:01 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:01 INFO  : Context for 'APU' is selected.
17:56:01 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:56:01 INFO  : 'ps7_init' command is executed.
17:56:01 INFO  : 'ps7_post_config' command is executed.
17:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:02 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:02 INFO  : Memory regions updated for context APU
17:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:02 INFO  : 'con' command is executed.
17:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:02 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:57:17 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:57:20 INFO  : Disconnected from the channel tcfchan#27.
17:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:57:21 INFO  : 'jtag frequency' command is executed.
17:57:21 INFO  : Context for 'APU' is selected.
17:57:21 INFO  : System reset is completed.
17:57:24 INFO  : 'after 3000' command is executed.
17:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:57:28 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:57:28 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:30 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:57:30 INFO  : 'ps7_init' command is executed.
17:57:30 INFO  : 'ps7_post_config' command is executed.
17:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:31 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:31 INFO  : Memory regions updated for context APU
17:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:31 INFO  : 'con' command is executed.
17:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:31 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:57:55 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:57:58 INFO  : Disconnected from the channel tcfchan#28.
17:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:58:00 INFO  : 'jtag frequency' command is executed.
17:58:00 INFO  : Context for 'APU' is selected.
17:58:00 INFO  : System reset is completed.
17:58:03 INFO  : 'after 3000' command is executed.
17:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:58:06 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:58:06 INFO  : Context for 'APU' is selected.
17:58:08 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:08 INFO  : Context for 'APU' is selected.
17:58:08 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:58:08 INFO  : 'ps7_init' command is executed.
17:58:08 INFO  : 'ps7_post_config' command is executed.
17:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:09 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:09 INFO  : Memory regions updated for context APU
17:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:09 INFO  : 'con' command is executed.
17:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:09 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:58:29 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:58:37 INFO  : Disconnected from the channel tcfchan#29.
17:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:39 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:58:39 INFO  : 'jtag frequency' command is executed.
17:58:39 INFO  : Context for 'APU' is selected.
17:58:39 INFO  : System reset is completed.
17:58:42 INFO  : 'after 3000' command is executed.
17:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:58:45 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:58:45 INFO  : Context for 'APU' is selected.
17:58:47 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:47 INFO  : Context for 'APU' is selected.
17:58:47 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:58:48 INFO  : 'ps7_init' command is executed.
17:58:48 INFO  : 'ps7_post_config' command is executed.
17:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:48 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:48 INFO  : Memory regions updated for context APU
17:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:48 INFO  : 'con' command is executed.
17:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:48 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:59:19 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:59:21 INFO  : Disconnected from the channel tcfchan#30.
17:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:23 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:59:23 INFO  : 'jtag frequency' command is executed.
17:59:23 INFO  : Context for 'APU' is selected.
17:59:23 INFO  : System reset is completed.
17:59:26 INFO  : 'after 3000' command is executed.
17:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:59:30 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:59:30 INFO  : Context for 'APU' is selected.
17:59:31 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:31 INFO  : Context for 'APU' is selected.
17:59:31 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:59:32 INFO  : 'ps7_init' command is executed.
17:59:32 INFO  : 'ps7_post_config' command is executed.
17:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:32 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:33 INFO  : Memory regions updated for context APU
17:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:33 INFO  : 'con' command is executed.
17:59:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:33 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:38:04 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:38:07 INFO  : Disconnected from the channel tcfchan#31.
18:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:09 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:38:09 INFO  : 'jtag frequency' command is executed.
18:38:09 INFO  : Context for 'APU' is selected.
18:38:09 INFO  : System reset is completed.
18:38:12 INFO  : 'after 3000' command is executed.
18:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:38:16 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:38:16 INFO  : Context for 'APU' is selected.
18:38:18 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:18 INFO  : Context for 'APU' is selected.
18:38:18 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:38:18 INFO  : 'ps7_init' command is executed.
18:38:18 INFO  : 'ps7_post_config' command is executed.
18:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:19 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:19 INFO  : Memory regions updated for context APU
18:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:19 INFO  : 'con' command is executed.
18:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:19 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:41:10 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:41:14 INFO  : Disconnected from the channel tcfchan#32.
18:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:16 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:41:16 INFO  : 'jtag frequency' command is executed.
18:41:16 INFO  : Context for 'APU' is selected.
18:41:16 INFO  : System reset is completed.
18:41:19 INFO  : 'after 3000' command is executed.
18:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:41:23 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:41:23 INFO  : Context for 'APU' is selected.
18:41:24 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:41:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:24 INFO  : Context for 'APU' is selected.
18:41:24 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:41:25 INFO  : 'ps7_init' command is executed.
18:41:25 INFO  : 'ps7_post_config' command is executed.
18:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:25 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:25 INFO  : Memory regions updated for context APU
18:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:25 INFO  : 'con' command is executed.
18:41:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:25 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:46:23 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:46:25 INFO  : Disconnected from the channel tcfchan#33.
18:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:27 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:46:27 INFO  : 'jtag frequency' command is executed.
18:46:27 INFO  : Context for 'APU' is selected.
18:46:27 INFO  : System reset is completed.
18:46:30 INFO  : 'after 3000' command is executed.
18:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:46:34 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:46:34 INFO  : Context for 'APU' is selected.
18:46:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:46:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:35 INFO  : Context for 'APU' is selected.
18:46:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:46:35 INFO  : 'ps7_init' command is executed.
18:46:35 INFO  : 'ps7_post_config' command is executed.
18:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:36 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:36 INFO  : Memory regions updated for context APU
18:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:36 INFO  : 'con' command is executed.
18:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:36 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:47:07 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:47:08 INFO  : Disconnected from the channel tcfchan#34.
18:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:10 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:47:10 INFO  : 'jtag frequency' command is executed.
18:47:10 INFO  : Context for 'APU' is selected.
18:47:11 INFO  : System reset is completed.
18:47:14 INFO  : 'after 3000' command is executed.
18:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:47:17 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:47:17 INFO  : Context for 'APU' is selected.
18:47:19 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:47:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:19 INFO  : Context for 'APU' is selected.
18:47:19 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:47:19 INFO  : 'ps7_init' command is executed.
18:47:19 INFO  : 'ps7_post_config' command is executed.
18:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:20 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:20 INFO  : Memory regions updated for context APU
18:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:20 INFO  : 'con' command is executed.
18:47:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:20 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:47:43 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:47:45 INFO  : Disconnected from the channel tcfchan#35.
18:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:46 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:47:46 INFO  : 'jtag frequency' command is executed.
18:47:46 INFO  : Context for 'APU' is selected.
18:47:47 INFO  : System reset is completed.
18:47:50 INFO  : 'after 3000' command is executed.
18:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:47:53 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:47:53 INFO  : Context for 'APU' is selected.
18:47:55 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:55 INFO  : Context for 'APU' is selected.
18:47:55 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:47:55 INFO  : 'ps7_init' command is executed.
18:47:55 INFO  : 'ps7_post_config' command is executed.
18:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:56 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:56 INFO  : Memory regions updated for context APU
18:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:56 INFO  : 'con' command is executed.
18:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:56 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:48:21 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:48:24 INFO  : Disconnected from the channel tcfchan#36.
18:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:48:26 INFO  : 'jtag frequency' command is executed.
18:48:26 INFO  : Context for 'APU' is selected.
18:48:26 INFO  : System reset is completed.
18:48:29 INFO  : 'after 3000' command is executed.
18:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:48:32 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:48:32 INFO  : Context for 'APU' is selected.
18:48:34 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:34 INFO  : Context for 'APU' is selected.
18:48:34 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:48:34 INFO  : 'ps7_init' command is executed.
18:48:34 INFO  : 'ps7_post_config' command is executed.
18:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:35 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:35 INFO  : Memory regions updated for context APU
18:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:35 INFO  : 'con' command is executed.
18:48:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:35 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:48:50 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:48:52 INFO  : Disconnected from the channel tcfchan#37.
18:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:54 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:48:54 INFO  : 'jtag frequency' command is executed.
18:48:54 INFO  : Context for 'APU' is selected.
18:48:54 INFO  : System reset is completed.
18:48:57 INFO  : 'after 3000' command is executed.
18:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:49:01 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:49:01 INFO  : Context for 'APU' is selected.
18:49:02 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:49:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:02 INFO  : Context for 'APU' is selected.
18:49:02 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:49:03 INFO  : 'ps7_init' command is executed.
18:49:03 INFO  : 'ps7_post_config' command is executed.
18:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:03 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:04 INFO  : Memory regions updated for context APU
18:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:04 INFO  : 'con' command is executed.
18:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:04 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:49:25 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:49:26 INFO  : Disconnected from the channel tcfchan#38.
18:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:28 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:49:28 INFO  : 'jtag frequency' command is executed.
18:49:28 INFO  : Context for 'APU' is selected.
18:49:28 INFO  : System reset is completed.
18:49:31 INFO  : 'after 3000' command is executed.
18:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:49:34 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:49:34 INFO  : Context for 'APU' is selected.
18:49:36 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:49:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:36 INFO  : Context for 'APU' is selected.
18:49:36 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:49:37 INFO  : 'ps7_init' command is executed.
18:49:37 INFO  : 'ps7_post_config' command is executed.
18:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:37 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:37 INFO  : Memory regions updated for context APU
18:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:37 INFO  : 'con' command is executed.
18:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:37 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:50:02 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:50:04 INFO  : Disconnected from the channel tcfchan#39.
18:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:06 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:50:06 INFO  : 'jtag frequency' command is executed.
18:50:06 INFO  : Context for 'APU' is selected.
18:50:06 INFO  : System reset is completed.
18:50:09 INFO  : 'after 3000' command is executed.
18:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:50:13 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:50:13 INFO  : Context for 'APU' is selected.
18:50:15 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:15 INFO  : Context for 'APU' is selected.
18:50:15 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:50:15 INFO  : 'ps7_init' command is executed.
18:50:15 INFO  : 'ps7_post_config' command is executed.
18:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:16 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:16 INFO  : Memory regions updated for context APU
18:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:16 INFO  : 'con' command is executed.
18:50:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:16 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:51:34 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:51:36 INFO  : Disconnected from the channel tcfchan#40.
18:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:38 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:51:38 INFO  : 'jtag frequency' command is executed.
18:51:38 INFO  : Context for 'APU' is selected.
18:51:38 INFO  : System reset is completed.
18:51:41 INFO  : 'after 3000' command is executed.
18:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:51:45 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:51:45 INFO  : Context for 'APU' is selected.
18:51:47 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:51:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:47 INFO  : Context for 'APU' is selected.
18:51:47 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:51:47 INFO  : 'ps7_init' command is executed.
18:51:47 INFO  : 'ps7_post_config' command is executed.
18:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:48 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:48 INFO  : Memory regions updated for context APU
18:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:48 INFO  : 'con' command is executed.
18:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:48 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:52:56 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
18:52:59 INFO  : Disconnected from the channel tcfchan#41.
18:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:53:00 INFO  : 'jtag frequency' command is executed.
18:53:00 INFO  : Context for 'APU' is selected.
18:53:00 INFO  : System reset is completed.
18:53:03 INFO  : 'after 3000' command is executed.
18:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:53:07 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
18:53:07 INFO  : Context for 'APU' is selected.
18:53:08 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
18:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:08 INFO  : Context for 'APU' is selected.
18:53:08 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
18:53:09 INFO  : 'ps7_init' command is executed.
18:53:09 INFO  : 'ps7_post_config' command is executed.
18:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:09 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:10 INFO  : Memory regions updated for context APU
18:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:10 INFO  : 'con' command is executed.
18:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:10 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
18:54:59 INFO  : Disconnected from the channel tcfchan#42.
09:30:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\temp_xsdb_launch_script.tcl
09:30:47 INFO  : XSCT server has started successfully.
09:30:47 INFO  : plnx-install-location is set to ''
09:30:47 INFO  : Successfully done setting XSCT server connection channel  
09:30:47 INFO  : Successfully done setting workspace for the tool. 
09:30:48 INFO  : Registering command handlers for Vitis TCF services
09:30:51 INFO  : Successfully done query RDI_DATADIR 
15:14:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\temp_xsdb_launch_script.tcl
15:14:45 INFO  : XSCT server has started successfully.
15:14:45 INFO  : plnx-install-location is set to ''
15:14:45 INFO  : Successfully done setting XSCT server connection channel  
15:14:45 INFO  : Successfully done setting workspace for the tool. 
15:14:46 INFO  : Registering command handlers for Vitis TCF services
15:14:47 INFO  : Successfully done query RDI_DATADIR 
15:18:18 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:19:17 INFO  : Hardware specification for platform project 'ad936x_lvds_if_top' is updated.
15:20:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:20:18 INFO  : The hardware specfication used by project 'ad936x_lvds_if_loop' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:20:18 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream\ad936x_lvds_if_top.bit' stored in project is removed.
15:20:19 INFO  : The updated bitstream files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream' in project 'ad936x_lvds_if_loop'.
15:20:19 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:20:24 INFO  : The updated ps init files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit' in project 'ad936x_lvds_if_loop'.
15:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:20:26 INFO  : 'jtag frequency' command is executed.
15:20:26 INFO  : Context for 'APU' is selected.
15:20:26 INFO  : System reset is completed.
15:20:29 INFO  : 'after 3000' command is executed.
15:20:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:20:33 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:20:33 INFO  : Context for 'APU' is selected.
15:20:33 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:33 INFO  : Context for 'APU' is selected.
15:20:33 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:20:33 INFO  : 'ps7_init' command is executed.
15:20:33 INFO  : 'ps7_post_config' command is executed.
15:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:34 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:34 INFO  : Memory regions updated for context APU
15:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:34 INFO  : 'con' command is executed.
15:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:20:34 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:22:57 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:23:00 INFO  : Disconnected from the channel tcfchan#3.
15:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:23:02 INFO  : 'jtag frequency' command is executed.
15:23:02 INFO  : Context for 'APU' is selected.
15:23:02 INFO  : System reset is completed.
15:23:05 INFO  : 'after 3000' command is executed.
15:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:23:08 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:23:08 INFO  : Context for 'APU' is selected.
15:23:08 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:23:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:08 INFO  : Context for 'APU' is selected.
15:23:08 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:23:09 INFO  : 'ps7_init' command is executed.
15:23:09 INFO  : 'ps7_post_config' command is executed.
15:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:09 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:10 INFO  : Memory regions updated for context APU
15:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:10 INFO  : 'con' command is executed.
15:23:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:10 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:23:43 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:23:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:23:56 INFO  : Disconnected from the channel tcfchan#4.
15:32:43 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:48 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:32:48 INFO  : 'jtag frequency' command is executed.
15:32:48 INFO  : Context for 'APU' is selected.
15:32:48 INFO  : System reset is completed.
15:32:51 INFO  : 'after 3000' command is executed.
15:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:32:54 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:32:54 INFO  : Context for 'APU' is selected.
15:32:54 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:32:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:54 INFO  : Context for 'APU' is selected.
15:32:54 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:32:55 INFO  : 'ps7_init' command is executed.
15:32:55 INFO  : 'ps7_post_config' command is executed.
15:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:55 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:55 INFO  : Memory regions updated for context APU
15:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:56 INFO  : 'con' command is executed.
15:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:56 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:35:56 INFO  : Hardware specification for platform project 'ad936x_lvds_if_top' is updated.
15:36:06 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:36:10 INFO  : Disconnected from the channel tcfchan#5.
15:36:13 INFO  : The hardware specfication used by project 'ad936x_lvds_if_loop' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:36:13 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream\ad936x_lvds_if_top.bit' stored in project is removed.
15:36:13 INFO  : The updated bitstream files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream' in project 'ad936x_lvds_if_loop'.
15:36:13 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:36:18 INFO  : The updated ps init files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit' in project 'ad936x_lvds_if_loop'.
15:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:36:18 INFO  : 'jtag frequency' command is executed.
15:36:18 INFO  : Context for 'APU' is selected.
15:36:18 INFO  : System reset is completed.
15:36:21 INFO  : 'after 3000' command is executed.
15:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:36:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:36:25 INFO  : Context for 'APU' is selected.
15:36:25 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:25 INFO  : Context for 'APU' is selected.
15:36:25 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:36:25 INFO  : 'ps7_init' command is executed.
15:36:25 INFO  : 'ps7_post_config' command is executed.
15:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:26 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:26 INFO  : Memory regions updated for context APU
15:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:26 INFO  : 'con' command is executed.
15:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:36:26 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:48:31 INFO  : Hardware specification for platform project 'ad936x_lvds_if_top' is updated.
15:48:49 INFO  : The hardware specfication used by project 'ad936x_lvds_if_loop' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:48:49 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream\ad936x_lvds_if_top.bit' stored in project is removed.
15:48:49 INFO  : The updated bitstream files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\bitstream' in project 'ad936x_lvds_if_loop'.
15:48:51 INFO  : The file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:48:56 INFO  : The updated ps init files are copied from platform to folder 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\ad936x_lvds_if_loop\_ide\psinit' in project 'ad936x_lvds_if_loop'.
15:49:00 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:49:07 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:49:11 INFO  : Disconnected from the channel tcfchan#7.
15:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:13 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:49:13 INFO  : 'jtag frequency' command is executed.
15:49:13 INFO  : Context for 'APU' is selected.
15:49:13 INFO  : System reset is completed.
15:49:16 INFO  : 'after 3000' command is executed.
15:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:49:19 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:49:19 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:20 INFO  : Context for 'APU' is selected.
15:49:20 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:49:20 INFO  : 'ps7_init' command is executed.
15:49:20 INFO  : 'ps7_post_config' command is executed.
15:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:20 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:21 INFO  : Memory regions updated for context APU
15:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:21 INFO  : 'con' command is executed.
15:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:21 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:50:23 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:50:26 INFO  : Disconnected from the channel tcfchan#9.
15:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:27 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:50:27 INFO  : 'jtag frequency' command is executed.
15:50:27 INFO  : Context for 'APU' is selected.
15:50:28 INFO  : System reset is completed.
15:50:31 INFO  : 'after 3000' command is executed.
15:50:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:50:34 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:50:34 INFO  : Context for 'APU' is selected.
15:50:34 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:50:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:34 INFO  : Context for 'APU' is selected.
15:50:34 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:50:34 INFO  : 'ps7_init' command is executed.
15:50:34 INFO  : 'ps7_post_config' command is executed.
15:50:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:35 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:35 INFO  : Memory regions updated for context APU
15:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:35 INFO  : 'con' command is executed.
15:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:35 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:50:56 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:50:57 INFO  : Disconnected from the channel tcfchan#10.
15:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:59 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:50:59 INFO  : 'jtag frequency' command is executed.
15:50:59 INFO  : Context for 'APU' is selected.
15:50:59 INFO  : System reset is completed.
15:51:02 INFO  : 'after 3000' command is executed.
15:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:51:05 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:51:06 INFO  : Context for 'APU' is selected.
15:51:06 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:06 INFO  : Context for 'APU' is selected.
15:51:06 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:51:06 INFO  : 'ps7_init' command is executed.
15:51:06 INFO  : 'ps7_post_config' command is executed.
15:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:07 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:07 INFO  : Memory regions updated for context APU
15:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:07 INFO  : 'con' command is executed.
15:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:07 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:52:31 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:52:32 INFO  : Disconnected from the channel tcfchan#11.
15:52:38 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:52:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:40 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:52:40 INFO  : 'jtag frequency' command is executed.
15:52:40 INFO  : Context for 'APU' is selected.
15:52:40 INFO  : System reset is completed.
15:52:43 INFO  : 'after 3000' command is executed.
15:52:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:52:46 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:52:46 INFO  : Context for 'APU' is selected.
15:52:46 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:52:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:46 INFO  : Context for 'APU' is selected.
15:52:46 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:52:47 INFO  : 'ps7_init' command is executed.
15:52:47 INFO  : 'ps7_post_config' command is executed.
15:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:47 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:47 INFO  : Memory regions updated for context APU
15:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:48 INFO  : 'con' command is executed.
15:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:48 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:53:11 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:53:13 INFO  : Disconnected from the channel tcfchan#12.
15:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:15 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:53:15 INFO  : 'jtag frequency' command is executed.
15:53:15 INFO  : Context for 'APU' is selected.
15:53:15 INFO  : System reset is completed.
15:53:18 INFO  : 'after 3000' command is executed.
15:53:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:53:22 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:53:22 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:22 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:53:22 INFO  : 'ps7_init' command is executed.
15:53:22 INFO  : 'ps7_post_config' command is executed.
15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:23 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:23 INFO  : Memory regions updated for context APU
15:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:23 INFO  : 'con' command is executed.
15:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:23 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:53:52 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:53:54 INFO  : Disconnected from the channel tcfchan#13.
15:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:56 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:53:56 INFO  : 'jtag frequency' command is executed.
15:53:56 INFO  : Context for 'APU' is selected.
15:53:56 INFO  : System reset is completed.
15:53:59 INFO  : 'after 3000' command is executed.
15:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:54:02 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:54:02 INFO  : Context for 'APU' is selected.
15:54:02 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:02 INFO  : Context for 'APU' is selected.
15:54:02 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:54:03 INFO  : 'ps7_init' command is executed.
15:54:03 INFO  : 'ps7_post_config' command is executed.
15:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:03 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:04 INFO  : Memory regions updated for context APU
15:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:04 INFO  : 'con' command is executed.
15:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:04 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:54:28 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:54:30 INFO  : Disconnected from the channel tcfchan#14.
15:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:32 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:54:32 INFO  : 'jtag frequency' command is executed.
15:54:32 INFO  : Context for 'APU' is selected.
15:54:32 INFO  : System reset is completed.
15:54:35 INFO  : 'after 3000' command is executed.
15:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:54:38 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:54:38 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:38 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:54:39 INFO  : 'ps7_init' command is executed.
15:54:39 INFO  : 'ps7_post_config' command is executed.
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:40 INFO  : Memory regions updated for context APU
15:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:40 INFO  : 'con' command is executed.
15:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:40 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:55:02 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:55:04 INFO  : Disconnected from the channel tcfchan#15.
15:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:06 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:55:06 INFO  : 'jtag frequency' command is executed.
15:55:06 INFO  : Context for 'APU' is selected.
15:55:06 INFO  : System reset is completed.
15:55:09 INFO  : 'after 3000' command is executed.
15:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:55:12 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:55:12 INFO  : Context for 'APU' is selected.
15:55:12 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:12 INFO  : Context for 'APU' is selected.
15:55:12 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:55:13 INFO  : 'ps7_init' command is executed.
15:55:13 INFO  : 'ps7_post_config' command is executed.
15:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:13 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:14 INFO  : Memory regions updated for context APU
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : 'con' command is executed.
15:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:14 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:55:33 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:55:34 INFO  : Disconnected from the channel tcfchan#16.
15:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:36 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:55:36 INFO  : 'jtag frequency' command is executed.
15:55:36 INFO  : Context for 'APU' is selected.
15:55:36 INFO  : System reset is completed.
15:55:39 INFO  : 'after 3000' command is executed.
15:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:55:43 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:55:43 INFO  : Context for 'APU' is selected.
15:55:43 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:55:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:43 INFO  : Context for 'APU' is selected.
15:55:43 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:55:43 INFO  : 'ps7_init' command is executed.
15:55:43 INFO  : 'ps7_post_config' command is executed.
15:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:44 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:44 INFO  : Memory regions updated for context APU
15:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:44 INFO  : 'con' command is executed.
15:55:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:44 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:56:22 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:56:25 INFO  : Disconnected from the channel tcfchan#17.
15:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:28 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:56:28 INFO  : 'jtag frequency' command is executed.
15:56:28 INFO  : Context for 'APU' is selected.
15:56:28 INFO  : System reset is completed.
15:56:31 INFO  : 'after 3000' command is executed.
15:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:56:34 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:56:34 INFO  : Context for 'APU' is selected.
15:56:34 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:34 INFO  : Context for 'APU' is selected.
15:56:34 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:56:35 INFO  : 'ps7_init' command is executed.
15:56:35 INFO  : 'ps7_post_config' command is executed.
15:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:35 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:35 INFO  : Memory regions updated for context APU
15:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:35 INFO  : 'con' command is executed.
15:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:35 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:57:08 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:57:10 INFO  : Disconnected from the channel tcfchan#18.
15:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:12 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:57:12 INFO  : 'jtag frequency' command is executed.
15:57:12 INFO  : Context for 'APU' is selected.
15:57:12 INFO  : System reset is completed.
15:57:15 INFO  : 'after 3000' command is executed.
15:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:57:18 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:57:18 INFO  : Context for 'APU' is selected.
15:57:18 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:18 INFO  : Context for 'APU' is selected.
15:57:18 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:57:19 INFO  : 'ps7_init' command is executed.
15:57:19 INFO  : 'ps7_post_config' command is executed.
15:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:19 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:19 INFO  : Memory regions updated for context APU
15:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:19 INFO  : 'con' command is executed.
15:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:19 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:57:46 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:57:49 INFO  : Disconnected from the channel tcfchan#19.
15:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:57:51 INFO  : 'jtag frequency' command is executed.
15:57:51 INFO  : Context for 'APU' is selected.
15:57:51 INFO  : System reset is completed.
15:57:54 INFO  : 'after 3000' command is executed.
15:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:57:57 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:57:57 INFO  : Context for 'APU' is selected.
15:57:57 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:57 INFO  : Context for 'APU' is selected.
15:57:57 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:57:58 INFO  : 'ps7_init' command is executed.
15:57:58 INFO  : 'ps7_post_config' command is executed.
15:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:58 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:58 INFO  : Memory regions updated for context APU
15:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:58 INFO  : 'con' command is executed.
15:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:58 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:58:21 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:58:23 INFO  : Disconnected from the channel tcfchan#20.
15:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:58:25 INFO  : 'jtag frequency' command is executed.
15:58:25 INFO  : Context for 'APU' is selected.
15:58:25 INFO  : System reset is completed.
15:58:28 INFO  : 'after 3000' command is executed.
15:58:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:58:32 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:58:32 INFO  : Context for 'APU' is selected.
15:58:32 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:58:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:32 INFO  : Context for 'APU' is selected.
15:58:32 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:58:32 INFO  : 'ps7_init' command is executed.
15:58:32 INFO  : 'ps7_post_config' command is executed.
15:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:33 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:33 INFO  : Memory regions updated for context APU
15:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:33 INFO  : 'con' command is executed.
15:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:33 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
15:58:50 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
15:58:52 INFO  : Disconnected from the channel tcfchan#21.
15:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:54 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:58:54 INFO  : 'jtag frequency' command is executed.
15:58:54 INFO  : Context for 'APU' is selected.
15:58:54 INFO  : System reset is completed.
15:58:57 INFO  : 'after 3000' command is executed.
15:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:59:00 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
15:59:01 INFO  : Context for 'APU' is selected.
15:59:01 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
15:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:01 INFO  : Context for 'APU' is selected.
15:59:01 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
15:59:01 INFO  : 'ps7_init' command is executed.
15:59:01 INFO  : 'ps7_post_config' command is executed.
15:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:02 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:02 INFO  : Memory regions updated for context APU
15:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:02 INFO  : 'con' command is executed.
15:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:02 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:07:58 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:08:08 INFO  : Disconnected from the channel tcfchan#22.
16:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:09 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:08:09 INFO  : 'jtag frequency' command is executed.
16:08:09 INFO  : Context for 'APU' is selected.
16:08:10 INFO  : System reset is completed.
16:08:13 INFO  : 'after 3000' command is executed.
16:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:08:16 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:08:16 INFO  : Context for 'APU' is selected.
16:08:16 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:08:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:16 INFO  : Context for 'APU' is selected.
16:08:16 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:08:16 INFO  : 'ps7_init' command is executed.
16:08:16 INFO  : 'ps7_post_config' command is executed.
16:08:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:17 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:17 INFO  : Memory regions updated for context APU
16:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:17 INFO  : 'con' command is executed.
16:08:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:08:17 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:10:34 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:10:37 INFO  : Disconnected from the channel tcfchan#23.
16:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:39 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:10:39 INFO  : 'jtag frequency' command is executed.
16:10:39 INFO  : Context for 'APU' is selected.
16:10:39 INFO  : System reset is completed.
16:10:42 INFO  : 'after 3000' command is executed.
16:10:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:10:45 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:10:45 INFO  : Context for 'APU' is selected.
16:10:45 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:10:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:45 INFO  : Context for 'APU' is selected.
16:10:45 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:10:46 INFO  : 'ps7_init' command is executed.
16:10:46 INFO  : 'ps7_post_config' command is executed.
16:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:46 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:47 INFO  : Memory regions updated for context APU
16:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:47 INFO  : 'con' command is executed.
16:10:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:47 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:11:07 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:11:09 INFO  : Disconnected from the channel tcfchan#24.
16:11:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:11 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:11:11 INFO  : 'jtag frequency' command is executed.
16:11:11 INFO  : Context for 'APU' is selected.
16:11:11 INFO  : System reset is completed.
16:11:14 INFO  : 'after 3000' command is executed.
16:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:11:17 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:11:17 INFO  : Context for 'APU' is selected.
16:11:17 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:11:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:17 INFO  : Context for 'APU' is selected.
16:11:17 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:11:18 INFO  : 'ps7_init' command is executed.
16:11:18 INFO  : 'ps7_post_config' command is executed.
16:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:18 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:18 INFO  : Memory regions updated for context APU
16:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:18 INFO  : 'con' command is executed.
16:11:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:18 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:12:33 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:12:36 INFO  : Disconnected from the channel tcfchan#25.
16:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:38 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:12:38 INFO  : 'jtag frequency' command is executed.
16:12:38 INFO  : Context for 'APU' is selected.
16:12:38 INFO  : System reset is completed.
16:12:41 INFO  : 'after 3000' command is executed.
16:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:12:44 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:12:44 INFO  : Context for 'APU' is selected.
16:12:44 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:12:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:44 INFO  : Context for 'APU' is selected.
16:12:44 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:12:45 INFO  : 'ps7_init' command is executed.
16:12:45 INFO  : 'ps7_post_config' command is executed.
16:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:45 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:45 INFO  : Memory regions updated for context APU
16:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:45 INFO  : 'con' command is executed.
16:12:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:45 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:13:05 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:13:07 INFO  : Disconnected from the channel tcfchan#26.
16:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:09 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:13:09 INFO  : 'jtag frequency' command is executed.
16:13:09 INFO  : Context for 'APU' is selected.
16:13:09 INFO  : System reset is completed.
16:13:12 INFO  : 'after 3000' command is executed.
16:13:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:13:15 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:13:15 INFO  : Context for 'APU' is selected.
16:13:15 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:13:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:15 INFO  : Context for 'APU' is selected.
16:13:15 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:13:16 INFO  : 'ps7_init' command is executed.
16:13:16 INFO  : 'ps7_post_config' command is executed.
16:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:16 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:16 INFO  : Memory regions updated for context APU
16:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:16 INFO  : 'con' command is executed.
16:13:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:16 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:14:33 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:14:34 INFO  : Disconnected from the channel tcfchan#27.
16:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:36 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:14:36 INFO  : 'jtag frequency' command is executed.
16:14:36 INFO  : Context for 'APU' is selected.
16:14:36 INFO  : System reset is completed.
16:14:39 INFO  : 'after 3000' command is executed.
16:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:14:42 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:14:42 INFO  : Context for 'APU' is selected.
16:14:42 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:42 INFO  : Context for 'APU' is selected.
16:14:42 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:14:43 INFO  : 'ps7_init' command is executed.
16:14:43 INFO  : 'ps7_post_config' command is executed.
16:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:43 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:43 INFO  : Memory regions updated for context APU
16:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:43 INFO  : 'con' command is executed.
16:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:43 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:15:10 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:15:12 INFO  : Disconnected from the channel tcfchan#28.
16:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:14 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:15:14 INFO  : 'jtag frequency' command is executed.
16:15:14 INFO  : Context for 'APU' is selected.
16:15:14 INFO  : System reset is completed.
16:15:17 INFO  : 'after 3000' command is executed.
16:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:15:20 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:15:20 INFO  : Context for 'APU' is selected.
16:15:20 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:20 INFO  : Context for 'APU' is selected.
16:15:20 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:15:21 INFO  : 'ps7_init' command is executed.
16:15:21 INFO  : 'ps7_post_config' command is executed.
16:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:21 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:21 INFO  : Memory regions updated for context APU
16:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:21 INFO  : 'con' command is executed.
16:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:21 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:15:46 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:15:48 INFO  : Disconnected from the channel tcfchan#29.
16:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:50 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:15:50 INFO  : 'jtag frequency' command is executed.
16:15:50 INFO  : Context for 'APU' is selected.
16:15:50 INFO  : System reset is completed.
16:15:53 INFO  : 'after 3000' command is executed.
16:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:15:56 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:15:56 INFO  : Context for 'APU' is selected.
16:15:56 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:15:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:56 INFO  : Context for 'APU' is selected.
16:15:56 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:15:57 INFO  : 'ps7_init' command is executed.
16:15:57 INFO  : 'ps7_post_config' command is executed.
16:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:57 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:58 INFO  : Memory regions updated for context APU
16:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:58 INFO  : 'con' command is executed.
16:15:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:58 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:16:17 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:16:19 INFO  : Disconnected from the channel tcfchan#30.
16:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:16:21 INFO  : 'jtag frequency' command is executed.
16:16:21 INFO  : Context for 'APU' is selected.
16:16:21 INFO  : System reset is completed.
16:16:24 INFO  : 'after 3000' command is executed.
16:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:16:27 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:16:28 INFO  : Context for 'APU' is selected.
16:16:28 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:28 INFO  : Context for 'APU' is selected.
16:16:28 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:16:28 INFO  : 'ps7_init' command is executed.
16:16:28 INFO  : 'ps7_post_config' command is executed.
16:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:29 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:29 INFO  : Memory regions updated for context APU
16:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:29 INFO  : 'con' command is executed.
16:16:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:29 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:17:11 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:17:13 INFO  : Disconnected from the channel tcfchan#31.
16:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:15 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:17:15 INFO  : 'jtag frequency' command is executed.
16:17:15 INFO  : Context for 'APU' is selected.
16:17:15 INFO  : System reset is completed.
16:17:18 INFO  : 'after 3000' command is executed.
16:17:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:17:22 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:17:22 INFO  : Context for 'APU' is selected.
16:17:22 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:22 INFO  : Context for 'APU' is selected.
16:17:22 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:17:22 INFO  : 'ps7_init' command is executed.
16:17:22 INFO  : 'ps7_post_config' command is executed.
16:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:23 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:23 INFO  : Memory regions updated for context APU
16:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:23 INFO  : 'con' command is executed.
16:17:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:23 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:17:44 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:17:46 INFO  : Disconnected from the channel tcfchan#32.
16:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:48 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:17:48 INFO  : 'jtag frequency' command is executed.
16:17:48 INFO  : Context for 'APU' is selected.
16:17:48 INFO  : System reset is completed.
16:17:51 INFO  : 'after 3000' command is executed.
16:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:17:55 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:17:55 INFO  : 'ps7_init' command is executed.
16:17:55 INFO  : 'ps7_post_config' command is executed.
16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:56 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:56 INFO  : Memory regions updated for context APU
16:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:56 INFO  : 'con' command is executed.
16:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:56 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:18:18 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:18:22 INFO  : Disconnected from the channel tcfchan#33.
16:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:23 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:18:23 INFO  : 'jtag frequency' command is executed.
16:18:23 INFO  : Context for 'APU' is selected.
16:18:23 INFO  : System reset is completed.
16:18:26 INFO  : 'after 3000' command is executed.
16:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:18:30 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:18:30 INFO  : Context for 'APU' is selected.
16:18:30 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:30 INFO  : Context for 'APU' is selected.
16:18:30 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:18:30 INFO  : 'ps7_init' command is executed.
16:18:30 INFO  : 'ps7_post_config' command is executed.
16:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:31 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:31 INFO  : Memory regions updated for context APU
16:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:31 INFO  : 'con' command is executed.
16:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:31 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:18:48 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:18:50 INFO  : Disconnected from the channel tcfchan#34.
16:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:52 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:18:52 INFO  : 'jtag frequency' command is executed.
16:18:52 INFO  : Context for 'APU' is selected.
16:18:52 INFO  : System reset is completed.
16:18:55 INFO  : 'after 3000' command is executed.
16:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:18:59 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:18:59 INFO  : Context for 'APU' is selected.
16:18:59 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:18:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:59 INFO  : Context for 'APU' is selected.
16:18:59 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:18:59 INFO  : 'ps7_init' command is executed.
16:18:59 INFO  : 'ps7_post_config' command is executed.
16:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:00 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:00 INFO  : Memory regions updated for context APU
16:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:00 INFO  : 'con' command is executed.
16:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:00 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:19:28 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:19:30 INFO  : Disconnected from the channel tcfchan#35.
16:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:32 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:19:32 INFO  : 'jtag frequency' command is executed.
16:19:32 INFO  : Context for 'APU' is selected.
16:19:32 INFO  : System reset is completed.
16:19:35 INFO  : 'after 3000' command is executed.
16:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:19:39 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:19:39 INFO  : Context for 'APU' is selected.
16:19:39 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:19:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:39 INFO  : Context for 'APU' is selected.
16:19:39 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:19:39 INFO  : 'ps7_init' command is executed.
16:19:39 INFO  : 'ps7_post_config' command is executed.
16:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:40 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:40 INFO  : Memory regions updated for context APU
16:19:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:40 INFO  : 'con' command is executed.
16:19:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:40 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:21:56 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:21:59 INFO  : Disconnected from the channel tcfchan#36.
16:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:01 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:22:01 INFO  : 'jtag frequency' command is executed.
16:22:01 INFO  : Context for 'APU' is selected.
16:22:01 INFO  : System reset is completed.
16:22:04 INFO  : 'after 3000' command is executed.
16:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:22:07 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:22:08 INFO  : Context for 'APU' is selected.
16:22:08 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:22:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:08 INFO  : Context for 'APU' is selected.
16:22:08 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:22:08 INFO  : 'ps7_init' command is executed.
16:22:08 INFO  : 'ps7_post_config' command is executed.
16:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:09 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:09 INFO  : Memory regions updated for context APU
16:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:09 INFO  : 'con' command is executed.
16:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:09 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:34:16 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:34:18 INFO  : Disconnected from the channel tcfchan#37.
16:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:20 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:34:20 INFO  : 'jtag frequency' command is executed.
16:34:20 INFO  : Context for 'APU' is selected.
16:34:20 INFO  : System reset is completed.
16:34:23 INFO  : 'after 3000' command is executed.
16:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:34:27 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:34:27 INFO  : Context for 'APU' is selected.
16:34:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:27 INFO  : Context for 'APU' is selected.
16:34:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:34:27 INFO  : 'ps7_init' command is executed.
16:34:27 INFO  : 'ps7_post_config' command is executed.
16:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:28 INFO  : Memory regions updated for context APU
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : 'con' command is executed.
16:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:28 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:34:53 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:34:56 INFO  : Disconnected from the channel tcfchan#38.
16:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:58 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:34:58 INFO  : 'jtag frequency' command is executed.
16:34:58 INFO  : Context for 'APU' is selected.
16:34:58 INFO  : System reset is completed.
16:35:01 INFO  : 'after 3000' command is executed.
16:35:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:35:04 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:35:04 INFO  : Context for 'APU' is selected.
16:35:04 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:04 INFO  : Context for 'APU' is selected.
16:35:04 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:35:05 INFO  : 'ps7_init' command is executed.
16:35:05 INFO  : 'ps7_post_config' command is executed.
16:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:05 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:05 INFO  : Memory regions updated for context APU
16:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:05 INFO  : 'con' command is executed.
16:35:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:05 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:35:25 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:35:27 INFO  : Disconnected from the channel tcfchan#39.
16:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:35:29 INFO  : 'jtag frequency' command is executed.
16:35:29 INFO  : Context for 'APU' is selected.
16:35:29 INFO  : System reset is completed.
16:35:32 INFO  : 'after 3000' command is executed.
16:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:35:35 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:35:35 INFO  : Context for 'APU' is selected.
16:35:35 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:35:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:35 INFO  : Context for 'APU' is selected.
16:35:35 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:35:36 INFO  : 'ps7_init' command is executed.
16:35:36 INFO  : 'ps7_post_config' command is executed.
16:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:36 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:36 INFO  : Memory regions updated for context APU
16:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:36 INFO  : 'con' command is executed.
16:35:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:36 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:36:09 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:36:12 INFO  : Disconnected from the channel tcfchan#40.
16:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:14 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:36:14 INFO  : 'jtag frequency' command is executed.
16:36:14 INFO  : Context for 'APU' is selected.
16:36:14 INFO  : System reset is completed.
16:36:17 INFO  : 'after 3000' command is executed.
16:36:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:36:20 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:36:20 INFO  : Context for 'APU' is selected.
16:36:20 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:20 INFO  : Context for 'APU' is selected.
16:36:20 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:36:21 INFO  : 'ps7_init' command is executed.
16:36:21 INFO  : 'ps7_post_config' command is executed.
16:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:21 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:22 INFO  : Memory regions updated for context APU
16:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:22 INFO  : 'con' command is executed.
16:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:22 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:36:44 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:36:46 INFO  : Disconnected from the channel tcfchan#41.
16:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:48 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:36:48 INFO  : 'jtag frequency' command is executed.
16:36:48 INFO  : Context for 'APU' is selected.
16:36:49 INFO  : System reset is completed.
16:36:52 INFO  : 'after 3000' command is executed.
16:36:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:36:55 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:36:55 INFO  : Context for 'APU' is selected.
16:36:55 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:55 INFO  : Context for 'APU' is selected.
16:36:55 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:36:55 INFO  : 'ps7_init' command is executed.
16:36:55 INFO  : 'ps7_post_config' command is executed.
16:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:56 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:56 INFO  : Memory regions updated for context APU
16:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:56 INFO  : 'con' command is executed.
16:36:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:56 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:37:11 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:37:13 INFO  : Disconnected from the channel tcfchan#42.
16:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:15 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:37:15 INFO  : 'jtag frequency' command is executed.
16:37:15 INFO  : Context for 'APU' is selected.
16:37:15 INFO  : System reset is completed.
16:37:18 INFO  : 'after 3000' command is executed.
16:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:37:21 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:37:22 INFO  : Context for 'APU' is selected.
16:37:22 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:37:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:22 INFO  : Context for 'APU' is selected.
16:37:22 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:37:22 INFO  : 'ps7_init' command is executed.
16:37:22 INFO  : 'ps7_post_config' command is executed.
16:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:23 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:23 INFO  : Memory regions updated for context APU
16:37:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:23 INFO  : 'con' command is executed.
16:37:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:23 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:37:40 INFO  : Disconnected from the channel tcfchan#43.
16:40:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\temp_xsdb_launch_script.tcl
16:40:41 INFO  : XSCT server has started successfully.
16:40:41 INFO  : plnx-install-location is set to ''
16:40:41 INFO  : Successfully done setting XSCT server connection channel  
16:40:41 INFO  : Successfully done setting workspace for the tool. 
16:40:43 INFO  : Registering command handlers for Vitis TCF services
16:40:44 INFO  : Successfully done query RDI_DATADIR 
16:44:12 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:44:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:44:33 INFO  : 'jtag frequency' command is executed.
16:44:33 INFO  : Context for 'APU' is selected.
16:44:34 INFO  : System reset is completed.
16:44:37 INFO  : 'after 3000' command is executed.
16:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:44:40 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:44:40 INFO  : Context for 'APU' is selected.
16:44:40 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:44:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:40 INFO  : Context for 'APU' is selected.
16:44:40 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:44:40 INFO  : 'ps7_init' command is executed.
16:44:41 INFO  : 'ps7_post_config' command is executed.
16:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:41 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:41 INFO  : Memory regions updated for context APU
16:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:41 INFO  : 'con' command is executed.
16:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:41 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:45:32 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:45:35 INFO  : Disconnected from the channel tcfchan#1.
16:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:37 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:45:37 INFO  : 'jtag frequency' command is executed.
16:45:37 INFO  : Context for 'APU' is selected.
16:45:37 INFO  : System reset is completed.
16:45:40 INFO  : 'after 3000' command is executed.
16:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:45:43 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:45:43 INFO  : Context for 'APU' is selected.
16:45:45 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:45:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:45 INFO  : Context for 'APU' is selected.
16:45:45 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:45:45 INFO  : 'ps7_init' command is executed.
16:45:45 INFO  : 'ps7_post_config' command is executed.
16:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:46 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:46 INFO  : Memory regions updated for context APU
16:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:46 INFO  : 'con' command is executed.
16:45:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:46 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:46:25 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:46:28 INFO  : Disconnected from the channel tcfchan#2.
16:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:46:29 INFO  : 'jtag frequency' command is executed.
16:46:29 INFO  : Context for 'APU' is selected.
16:46:30 INFO  : System reset is completed.
16:46:33 INFO  : 'after 3000' command is executed.
16:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:46:36 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:46:36 INFO  : Context for 'APU' is selected.
16:46:38 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:38 INFO  : Context for 'APU' is selected.
16:46:38 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:46:38 INFO  : 'ps7_init' command is executed.
16:46:38 INFO  : 'ps7_post_config' command is executed.
16:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:39 INFO  : Memory regions updated for context APU
16:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : 'con' command is executed.
16:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:39 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:47:03 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:47:05 INFO  : Disconnected from the channel tcfchan#3.
16:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:07 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:47:07 INFO  : 'jtag frequency' command is executed.
16:47:07 INFO  : Context for 'APU' is selected.
16:47:07 INFO  : System reset is completed.
16:47:10 INFO  : 'after 3000' command is executed.
16:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:47:14 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:47:14 INFO  : Context for 'APU' is selected.
16:47:15 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:15 INFO  : Context for 'APU' is selected.
16:47:15 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:47:16 INFO  : 'ps7_init' command is executed.
16:47:16 INFO  : 'ps7_post_config' command is executed.
16:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:16 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:16 INFO  : Memory regions updated for context APU
16:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:17 INFO  : 'con' command is executed.
16:47:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:17 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:47:41 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:47:44 INFO  : Disconnected from the channel tcfchan#4.
16:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:46 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:47:46 INFO  : 'jtag frequency' command is executed.
16:47:46 INFO  : Context for 'APU' is selected.
16:47:46 INFO  : System reset is completed.
16:47:49 INFO  : 'after 3000' command is executed.
16:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:47:52 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:47:52 INFO  : Context for 'APU' is selected.
16:47:54 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:47:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:54 INFO  : Context for 'APU' is selected.
16:47:54 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:47:54 INFO  : 'ps7_init' command is executed.
16:47:54 INFO  : 'ps7_post_config' command is executed.
16:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:55 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:55 INFO  : Memory regions updated for context APU
16:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:55 INFO  : 'con' command is executed.
16:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:55 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:48:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:48:16 INFO  : Disconnected from the channel tcfchan#5.
16:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:48:18 INFO  : 'jtag frequency' command is executed.
16:48:18 INFO  : Context for 'APU' is selected.
16:48:18 INFO  : System reset is completed.
16:48:21 INFO  : 'after 3000' command is executed.
16:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:48:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:48:25 INFO  : Context for 'APU' is selected.
16:48:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:48:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:27 INFO  : Context for 'APU' is selected.
16:48:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:48:27 INFO  : 'ps7_init' command is executed.
16:48:27 INFO  : 'ps7_post_config' command is executed.
16:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:28 INFO  : Memory regions updated for context APU
16:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:28 INFO  : 'con' command is executed.
16:48:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:28 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:48:51 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:48:53 INFO  : Disconnected from the channel tcfchan#6.
16:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:48:55 INFO  : 'jtag frequency' command is executed.
16:48:55 INFO  : Context for 'APU' is selected.
16:48:55 INFO  : System reset is completed.
16:48:58 INFO  : 'after 3000' command is executed.
16:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:49:02 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:49:02 INFO  : Context for 'APU' is selected.
16:49:03 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:49:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:03 INFO  : Context for 'APU' is selected.
16:49:03 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:49:04 INFO  : 'ps7_init' command is executed.
16:49:04 INFO  : 'ps7_post_config' command is executed.
16:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:04 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:04 INFO  : Memory regions updated for context APU
16:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:04 INFO  : 'con' command is executed.
16:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:04 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:49:27 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:49:29 INFO  : Disconnected from the channel tcfchan#7.
16:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:31 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:49:31 INFO  : 'jtag frequency' command is executed.
16:49:31 INFO  : Context for 'APU' is selected.
16:49:31 INFO  : System reset is completed.
16:49:34 INFO  : 'after 3000' command is executed.
16:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:49:37 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:49:37 INFO  : Context for 'APU' is selected.
16:49:39 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:39 INFO  : Context for 'APU' is selected.
16:49:39 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:49:39 INFO  : 'ps7_init' command is executed.
16:49:39 INFO  : 'ps7_post_config' command is executed.
16:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:40 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:40 INFO  : Memory regions updated for context APU
16:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:40 INFO  : 'con' command is executed.
16:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:40 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:50:20 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:50:22 INFO  : Disconnected from the channel tcfchan#8.
16:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:24 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:50:24 INFO  : 'jtag frequency' command is executed.
16:50:24 INFO  : Context for 'APU' is selected.
16:50:24 INFO  : System reset is completed.
16:50:27 INFO  : 'after 3000' command is executed.
16:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:50:31 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:50:31 INFO  : Context for 'APU' is selected.
16:50:32 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:32 INFO  : Context for 'APU' is selected.
16:50:32 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:50:33 INFO  : 'ps7_init' command is executed.
16:50:33 INFO  : 'ps7_post_config' command is executed.
16:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:33 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:33 INFO  : Memory regions updated for context APU
16:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:33 INFO  : 'con' command is executed.
16:50:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:33 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:53:50 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:53:53 INFO  : Disconnected from the channel tcfchan#9.
16:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:53:55 INFO  : 'jtag frequency' command is executed.
16:53:55 INFO  : Context for 'APU' is selected.
16:53:55 INFO  : System reset is completed.
16:53:58 INFO  : 'after 3000' command is executed.
16:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:54:01 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:54:01 INFO  : Context for 'APU' is selected.
16:54:03 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:54:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:03 INFO  : Context for 'APU' is selected.
16:54:03 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:54:03 INFO  : 'ps7_init' command is executed.
16:54:03 INFO  : 'ps7_post_config' command is executed.
16:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:04 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:04 INFO  : Memory regions updated for context APU
16:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:04 INFO  : 'con' command is executed.
16:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:04 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:54:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:54:17 INFO  : Disconnected from the channel tcfchan#10.
16:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:54:18 INFO  : 'jtag frequency' command is executed.
16:54:18 INFO  : Context for 'APU' is selected.
16:54:18 INFO  : System reset is completed.
16:54:21 INFO  : 'after 3000' command is executed.
16:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:54:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:54:25 INFO  : Context for 'APU' is selected.
16:54:27 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:27 INFO  : Context for 'APU' is selected.
16:54:27 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:54:27 INFO  : 'ps7_init' command is executed.
16:54:27 INFO  : 'ps7_post_config' command is executed.
16:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:28 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:28 INFO  : Memory regions updated for context APU
16:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:28 INFO  : 'con' command is executed.
16:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:28 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:54:54 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:54:56 INFO  : Disconnected from the channel tcfchan#11.
16:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:58 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:54:58 INFO  : 'jtag frequency' command is executed.
16:54:58 INFO  : Context for 'APU' is selected.
16:54:58 INFO  : System reset is completed.
16:55:01 INFO  : 'after 3000' command is executed.
16:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:55:04 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:55:04 INFO  : Context for 'APU' is selected.
16:55:06 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:06 INFO  : Context for 'APU' is selected.
16:55:06 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:55:07 INFO  : 'ps7_init' command is executed.
16:55:07 INFO  : 'ps7_post_config' command is executed.
16:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:07 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:07 INFO  : Memory regions updated for context APU
16:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:07 INFO  : 'con' command is executed.
16:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:07 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:56:18 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:56:21 INFO  : Disconnected from the channel tcfchan#12.
16:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:22 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:56:22 INFO  : 'jtag frequency' command is executed.
16:56:22 INFO  : Context for 'APU' is selected.
16:56:22 INFO  : System reset is completed.
16:56:25 INFO  : 'after 3000' command is executed.
16:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:56:29 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:56:29 INFO  : Context for 'APU' is selected.
16:56:31 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:31 INFO  : Context for 'APU' is selected.
16:56:31 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:56:31 INFO  : 'ps7_init' command is executed.
16:56:31 INFO  : 'ps7_post_config' command is executed.
16:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:32 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:32 INFO  : Memory regions updated for context APU
16:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:32 INFO  : 'con' command is executed.
16:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:32 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:56:57 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:56:59 INFO  : Disconnected from the channel tcfchan#13.
16:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:57:00 INFO  : 'jtag frequency' command is executed.
16:57:00 INFO  : Context for 'APU' is selected.
16:57:00 INFO  : System reset is completed.
16:57:03 INFO  : 'after 3000' command is executed.
16:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:57:07 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:57:07 INFO  : Context for 'APU' is selected.
16:57:09 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:09 INFO  : Context for 'APU' is selected.
16:57:09 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:57:09 INFO  : 'ps7_init' command is executed.
16:57:09 INFO  : 'ps7_post_config' command is executed.
16:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:10 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:10 INFO  : Memory regions updated for context APU
16:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:10 INFO  : 'con' command is executed.
16:57:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:10 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:57:39 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:57:41 INFO  : Disconnected from the channel tcfchan#14.
16:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:43 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:57:43 INFO  : 'jtag frequency' command is executed.
16:57:43 INFO  : Context for 'APU' is selected.
16:57:43 INFO  : System reset is completed.
16:57:46 INFO  : 'after 3000' command is executed.
16:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:57:49 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:57:49 INFO  : Context for 'APU' is selected.
16:57:51 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:51 INFO  : Context for 'APU' is selected.
16:57:51 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:57:52 INFO  : 'ps7_init' command is executed.
16:57:52 INFO  : 'ps7_post_config' command is executed.
16:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:52 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:52 INFO  : Memory regions updated for context APU
16:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:52 INFO  : 'con' command is executed.
16:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:52 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:58:14 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:58:16 INFO  : Disconnected from the channel tcfchan#15.
16:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:58:18 INFO  : 'jtag frequency' command is executed.
16:58:18 INFO  : Context for 'APU' is selected.
16:58:18 INFO  : System reset is completed.
16:58:21 INFO  : 'after 3000' command is executed.
16:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:58:25 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:58:25 INFO  : Context for 'APU' is selected.
16:58:26 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:58:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:26 INFO  : Context for 'APU' is selected.
16:58:26 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:58:27 INFO  : 'ps7_init' command is executed.
16:58:27 INFO  : 'ps7_post_config' command is executed.
16:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:27 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:27 INFO  : Memory regions updated for context APU
16:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:27 INFO  : 'con' command is executed.
16:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:27 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:58:47 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:58:49 INFO  : Disconnected from the channel tcfchan#16.
16:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:58:51 INFO  : 'jtag frequency' command is executed.
16:58:51 INFO  : Context for 'APU' is selected.
16:58:51 INFO  : System reset is completed.
16:58:54 INFO  : 'after 3000' command is executed.
16:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:58:57 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:58:57 INFO  : Context for 'APU' is selected.
16:58:59 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:58:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:59 INFO  : Context for 'APU' is selected.
16:58:59 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:58:59 INFO  : 'ps7_init' command is executed.
16:58:59 INFO  : 'ps7_post_config' command is executed.
16:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:00 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:00 INFO  : Memory regions updated for context APU
16:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:00 INFO  : 'con' command is executed.
16:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:00 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
16:59:39 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
16:59:42 INFO  : Disconnected from the channel tcfchan#17.
16:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:43 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:59:43 INFO  : 'jtag frequency' command is executed.
16:59:43 INFO  : Context for 'APU' is selected.
16:59:43 INFO  : System reset is completed.
16:59:46 INFO  : 'after 3000' command is executed.
16:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:59:49 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
16:59:49 INFO  : Context for 'APU' is selected.
16:59:51 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
16:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:51 INFO  : Context for 'APU' is selected.
16:59:51 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
16:59:51 INFO  : 'ps7_init' command is executed.
16:59:51 INFO  : 'ps7_post_config' command is executed.
16:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:52 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:52 INFO  : Memory regions updated for context APU
16:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:52 INFO  : 'con' command is executed.
16:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:52 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:00:26 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:00:28 INFO  : Disconnected from the channel tcfchan#18.
17:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:30 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:00:30 INFO  : 'jtag frequency' command is executed.
17:00:30 INFO  : Context for 'APU' is selected.
17:00:30 INFO  : System reset is completed.
17:00:33 INFO  : 'after 3000' command is executed.
17:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:00:36 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:00:36 INFO  : Context for 'APU' is selected.
17:00:38 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:00:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:38 INFO  : Context for 'APU' is selected.
17:00:38 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:00:38 INFO  : 'ps7_init' command is executed.
17:00:38 INFO  : 'ps7_post_config' command is executed.
17:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:39 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:39 INFO  : Memory regions updated for context APU
17:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:39 INFO  : 'con' command is executed.
17:00:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:39 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:01:02 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:01:04 INFO  : Disconnected from the channel tcfchan#19.
17:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:06 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:01:06 INFO  : 'jtag frequency' command is executed.
17:01:06 INFO  : Context for 'APU' is selected.
17:01:06 INFO  : System reset is completed.
17:01:09 INFO  : 'after 3000' command is executed.
17:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:01:12 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:01:12 INFO  : Context for 'APU' is selected.
17:01:14 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:14 INFO  : Context for 'APU' is selected.
17:01:14 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:01:14 INFO  : 'ps7_init' command is executed.
17:01:14 INFO  : 'ps7_post_config' command is executed.
17:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:15 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:15 INFO  : Memory regions updated for context APU
17:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:15 INFO  : 'con' command is executed.
17:01:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:15 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:01:39 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:01:41 INFO  : Disconnected from the channel tcfchan#20.
17:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:43 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:01:43 INFO  : 'jtag frequency' command is executed.
17:01:43 INFO  : Context for 'APU' is selected.
17:01:43 INFO  : System reset is completed.
17:01:46 INFO  : 'after 3000' command is executed.
17:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:01:49 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:01:49 INFO  : Context for 'APU' is selected.
17:01:51 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:01:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:51 INFO  : Context for 'APU' is selected.
17:01:51 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:01:51 INFO  : 'ps7_init' command is executed.
17:01:51 INFO  : 'ps7_post_config' command is executed.
17:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:52 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:52 INFO  : Memory regions updated for context APU
17:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:52 INFO  : 'con' command is executed.
17:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:52 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:02:45 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:02:48 INFO  : Disconnected from the channel tcfchan#21.
17:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:49 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:02:49 INFO  : 'jtag frequency' command is executed.
17:02:49 INFO  : Context for 'APU' is selected.
17:02:49 INFO  : System reset is completed.
17:02:52 INFO  : 'after 3000' command is executed.
17:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:02:56 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:02:56 INFO  : Context for 'APU' is selected.
17:02:57 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:02:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:57 INFO  : Context for 'APU' is selected.
17:02:57 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:02:58 INFO  : 'ps7_init' command is executed.
17:02:58 INFO  : 'ps7_post_config' command is executed.
17:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:58 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:58 INFO  : Memory regions updated for context APU
17:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:58 INFO  : 'con' command is executed.
17:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:58 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:03:27 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:03:30 INFO  : Disconnected from the channel tcfchan#22.
17:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:31 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:03:32 INFO  : 'jtag frequency' command is executed.
17:03:32 INFO  : Context for 'APU' is selected.
17:03:32 INFO  : System reset is completed.
17:03:35 INFO  : 'after 3000' command is executed.
17:03:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:03:38 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:03:38 INFO  : Context for 'APU' is selected.
17:03:40 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:40 INFO  : Context for 'APU' is selected.
17:03:40 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:03:40 INFO  : 'ps7_init' command is executed.
17:03:40 INFO  : 'ps7_post_config' command is executed.
17:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:41 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:41 INFO  : Memory regions updated for context APU
17:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:41 INFO  : 'con' command is executed.
17:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:41 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:04:55 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:04:57 INFO  : Disconnected from the channel tcfchan#23.
17:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:59 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:04:59 INFO  : 'jtag frequency' command is executed.
17:04:59 INFO  : Context for 'APU' is selected.
17:04:59 INFO  : System reset is completed.
17:05:02 INFO  : 'after 3000' command is executed.
17:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:05:06 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:05:06 INFO  : Context for 'APU' is selected.
17:05:07 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:07 INFO  : Context for 'APU' is selected.
17:05:07 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:05:08 INFO  : 'ps7_init' command is executed.
17:05:08 INFO  : 'ps7_post_config' command is executed.
17:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:08 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:08 INFO  : Memory regions updated for context APU
17:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:09 INFO  : 'con' command is executed.
17:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:09 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:05:27 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:05:31 INFO  : Disconnected from the channel tcfchan#24.
17:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:05:33 INFO  : 'jtag frequency' command is executed.
17:05:33 INFO  : Context for 'APU' is selected.
17:05:33 INFO  : System reset is completed.
17:05:36 INFO  : 'after 3000' command is executed.
17:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:05:39 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:05:39 INFO  : Context for 'APU' is selected.
17:05:41 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:41 INFO  : Context for 'APU' is selected.
17:05:41 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:05:41 INFO  : 'ps7_init' command is executed.
17:05:41 INFO  : 'ps7_post_config' command is executed.
17:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:42 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:42 INFO  : Memory regions updated for context APU
17:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:42 INFO  : 'con' command is executed.
17:05:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:42 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:06:23 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:06:25 INFO  : Disconnected from the channel tcfchan#25.
17:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:27 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:06:27 INFO  : 'jtag frequency' command is executed.
17:06:27 INFO  : Context for 'APU' is selected.
17:06:27 INFO  : System reset is completed.
17:06:30 INFO  : 'after 3000' command is executed.
17:06:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:06:34 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:06:34 INFO  : Context for 'APU' is selected.
17:06:36 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:06:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:36 INFO  : Context for 'APU' is selected.
17:06:36 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:06:36 INFO  : 'ps7_init' command is executed.
17:06:36 INFO  : 'ps7_post_config' command is executed.
17:06:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:37 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:37 INFO  : Memory regions updated for context APU
17:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:37 INFO  : 'con' command is executed.
17:06:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:37 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:07:03 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:07:05 INFO  : Disconnected from the channel tcfchan#26.
17:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:07 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:07:07 INFO  : 'jtag frequency' command is executed.
17:07:07 INFO  : Context for 'APU' is selected.
17:07:07 INFO  : System reset is completed.
17:07:10 INFO  : 'after 3000' command is executed.
17:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:07:13 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:07:14 INFO  : Context for 'APU' is selected.
17:07:15 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:15 INFO  : Context for 'APU' is selected.
17:07:15 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:07:15 INFO  : 'ps7_init' command is executed.
17:07:15 INFO  : 'ps7_post_config' command is executed.
17:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:16 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:16 INFO  : Memory regions updated for context APU
17:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:16 INFO  : 'con' command is executed.
17:07:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:16 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:07:36 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:07:39 INFO  : Disconnected from the channel tcfchan#27.
17:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:41 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:07:41 INFO  : 'jtag frequency' command is executed.
17:07:41 INFO  : Context for 'APU' is selected.
17:07:41 INFO  : System reset is completed.
17:07:44 INFO  : 'after 3000' command is executed.
17:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:07:48 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:07:48 INFO  : Context for 'APU' is selected.
17:07:50 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:07:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:50 INFO  : Context for 'APU' is selected.
17:07:50 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:07:50 INFO  : 'ps7_init' command is executed.
17:07:50 INFO  : 'ps7_post_config' command is executed.
17:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:51 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:51 INFO  : Memory regions updated for context APU
17:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:51 INFO  : 'con' command is executed.
17:07:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:51 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:08:40 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:08:42 INFO  : Disconnected from the channel tcfchan#28.
17:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:44 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:08:44 INFO  : 'jtag frequency' command is executed.
17:08:44 INFO  : Context for 'APU' is selected.
17:08:44 INFO  : System reset is completed.
17:08:47 INFO  : 'after 3000' command is executed.
17:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:08:51 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:08:51 INFO  : Context for 'APU' is selected.
17:08:52 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:52 INFO  : Context for 'APU' is selected.
17:08:52 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:08:53 INFO  : 'ps7_init' command is executed.
17:08:53 INFO  : 'ps7_post_config' command is executed.
17:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:53 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:53 INFO  : Memory regions updated for context APU
17:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:54 INFO  : 'con' command is executed.
17:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:08:54 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:10:30 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:10:33 INFO  : Disconnected from the channel tcfchan#29.
17:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:35 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:10:35 INFO  : 'jtag frequency' command is executed.
17:10:35 INFO  : Context for 'APU' is selected.
17:10:35 INFO  : System reset is completed.
17:10:38 INFO  : 'after 3000' command is executed.
17:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:10:41 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:10:41 INFO  : Context for 'APU' is selected.
17:10:43 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:43 INFO  : Context for 'APU' is selected.
17:10:43 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:10:43 INFO  : 'ps7_init' command is executed.
17:10:43 INFO  : 'ps7_post_config' command is executed.
17:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:44 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:44 INFO  : Memory regions updated for context APU
17:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:44 INFO  : 'con' command is executed.
17:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:44 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:16:52 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:16:54 INFO  : Disconnected from the channel tcfchan#30.
17:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:16:55 INFO  : 'jtag frequency' command is executed.
17:16:55 INFO  : Context for 'APU' is selected.
17:16:56 INFO  : System reset is completed.
17:16:59 INFO  : 'after 3000' command is executed.
17:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:17:02 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:17:02 INFO  : Context for 'APU' is selected.
17:17:04 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:17:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:04 INFO  : Context for 'APU' is selected.
17:17:04 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:17:04 INFO  : 'ps7_init' command is executed.
17:17:04 INFO  : 'ps7_post_config' command is executed.
17:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:05 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:05 INFO  : Memory regions updated for context APU
17:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:05 INFO  : 'con' command is executed.
17:17:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:05 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:17:27 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:17:30 INFO  : Disconnected from the channel tcfchan#31.
17:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:31 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:17:31 INFO  : 'jtag frequency' command is executed.
17:17:31 INFO  : Context for 'APU' is selected.
17:17:32 INFO  : System reset is completed.
17:17:35 INFO  : 'after 3000' command is executed.
17:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:17:38 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:17:38 INFO  : Context for 'APU' is selected.
17:17:40 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:40 INFO  : Context for 'APU' is selected.
17:17:40 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:17:40 INFO  : 'ps7_init' command is executed.
17:17:40 INFO  : 'ps7_post_config' command is executed.
17:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:40 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:41 INFO  : Memory regions updated for context APU
17:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:41 INFO  : 'con' command is executed.
17:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:41 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:18:21 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:18:23 INFO  : Disconnected from the channel tcfchan#32.
17:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:18:25 INFO  : 'jtag frequency' command is executed.
17:18:25 INFO  : Context for 'APU' is selected.
17:18:25 INFO  : System reset is completed.
17:18:28 INFO  : 'after 3000' command is executed.
17:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:18:32 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:18:32 INFO  : Context for 'APU' is selected.
17:18:33 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:33 INFO  : Context for 'APU' is selected.
17:18:33 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:18:33 INFO  : 'ps7_init' command is executed.
17:18:33 INFO  : 'ps7_post_config' command is executed.
17:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:34 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:34 INFO  : Memory regions updated for context APU
17:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:34 INFO  : 'con' command is executed.
17:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:34 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:18:54 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:18:57 INFO  : Disconnected from the channel tcfchan#33.
17:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:58 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:18:58 INFO  : 'jtag frequency' command is executed.
17:18:58 INFO  : Context for 'APU' is selected.
17:18:58 INFO  : System reset is completed.
17:19:01 INFO  : 'after 3000' command is executed.
17:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:19:05 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:19:05 INFO  : Context for 'APU' is selected.
17:19:06 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:06 INFO  : Context for 'APU' is selected.
17:19:06 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:19:07 INFO  : 'ps7_init' command is executed.
17:19:07 INFO  : 'ps7_post_config' command is executed.
17:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:07 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:07 INFO  : Memory regions updated for context APU
17:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:07 INFO  : 'con' command is executed.
17:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:07 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:21:52 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:21:53 INFO  : Disconnected from the channel tcfchan#34.
17:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:56 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:21:56 INFO  : 'jtag frequency' command is executed.
17:21:56 INFO  : Context for 'APU' is selected.
17:21:56 INFO  : System reset is completed.
17:21:59 INFO  : 'after 3000' command is executed.
17:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:22:02 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:22:02 INFO  : Context for 'APU' is selected.
17:22:04 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:04 INFO  : Context for 'APU' is selected.
17:22:04 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:22:04 INFO  : 'ps7_init' command is executed.
17:22:04 INFO  : 'ps7_post_config' command is executed.
17:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:05 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:05 INFO  : Memory regions updated for context APU
17:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:05 INFO  : 'con' command is executed.
17:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:05 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:22:40 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:22:43 INFO  : Disconnected from the channel tcfchan#35.
17:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:22:45 INFO  : 'jtag frequency' command is executed.
17:22:45 INFO  : Context for 'APU' is selected.
17:22:45 INFO  : System reset is completed.
17:22:48 INFO  : 'after 3000' command is executed.
17:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:22:51 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:22:51 INFO  : Context for 'APU' is selected.
17:22:53 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:22:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:53 INFO  : Context for 'APU' is selected.
17:22:53 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:22:53 INFO  : 'ps7_init' command is executed.
17:22:53 INFO  : 'ps7_post_config' command is executed.
17:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:54 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:54 INFO  : Memory regions updated for context APU
17:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:54 INFO  : 'con' command is executed.
17:22:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:54 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:23:17 INFO  : Checking for BSP changes to sync application flags for project 'ad936x_lvds_if_loop'...
17:23:19 INFO  : Disconnected from the channel tcfchan#36.
17:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:22 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:23:22 INFO  : 'jtag frequency' command is executed.
17:23:22 INFO  : Context for 'APU' is selected.
17:23:22 INFO  : System reset is completed.
17:23:25 INFO  : 'after 3000' command is executed.
17:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:23:28 INFO  : FPGA configured successfully with bitstream "E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit"
17:23:28 INFO  : Context for 'APU' is selected.
17:23:30 INFO  : Hardware design information is loaded from 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa'.
17:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:30 INFO  : Context for 'APU' is selected.
17:23:30 INFO  : Sourcing of 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl' is done.
17:23:30 INFO  : 'ps7_init' command is executed.
17:23:30 INFO  : 'ps7_post_config' command is executed.
17:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:31 INFO  : The application 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/bitstream/ad936x_lvds_if_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_loop/Debug/ad936x_lvds_if_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:31 INFO  : Memory regions updated for context APU
17:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:31 INFO  : 'con' command is executed.
17:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:31 INFO  : Launch script is exported to file 'E:\Wcc\DSP\FPGA_SDR\AntSDR_B220\ad936x_lvds_if\vitis\.sdk\launch_scripts\single_application_debug\debugger_ad936x_lvds_if_loop-default.tcl'
17:32:41 INFO  : Disconnected from the channel tcfchan#37.
