// Seed: 3604631304
module module_0 (
    output tri0 id_0,
    input supply0 id_1
);
  reg id_3 = 1;
  reg id_4;
  always @(*)
    if (id_4) begin : LABEL_0
      id_4 = 1;
    end else begin : LABEL_0
      if (id_1.id_3) id_4 <= {1{1}};
      else id_3 <= 1'h0;
    end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    output tri0 id_5
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  wire id_7, id_8;
endmodule
