// license:BSD-3-Clause
// copyright-holders:Pierpaolo Prazzoli

template <hyperstone_device::reg_bank DstGlobal>
uint64_t hyperstone_device::get_double_word(uint8_t dst_code, uint8_t dstf_code) const
{
	if (DstGlobal)
		return (uint64_t)m_core->global_regs[dst_code] << 32 | m_core->global_regs[dstf_code];
	else
		return (uint64_t)m_core->local_regs[dst_code] << 32 | m_core->local_regs[dstf_code];
}

template <hyperstone_device::reg_bank DstGlobal>
void hyperstone_device::set_double_word(uint8_t dst_code, uint8_t dstf_code, uint64_t val)
{
	if (DstGlobal)
	{
		m_core->global_regs[dst_code] = (uint32_t)(val >> 32);
		m_core->global_regs[dstf_code] = (uint32_t)val;
	}
	else
	{
		m_core->local_regs[dst_code] = (uint32_t)(val >> 32);
		m_core->local_regs[dstf_code] = (uint32_t)val;
	}
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_chk()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dreg = DstGlobal ? m_core->global_regs[DST_CODE] : m_core->local_regs[(DST_CODE + fp) & 0x3f];

	if (SrcGlobal && (src_code == SR_REGISTER))
	{
		if (dreg == 0)
			execute_exception(TRAPNO_RANGE_ERROR);
	}
	else
	{
		const uint32_t sreg = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
		if ((SrcGlobal && (src_code == PC_REGISTER)) ? (dreg >= sreg) : (dreg > sreg))
			execute_exception(TRAPNO_RANGE_ERROR);
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_movd()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t srcf_code = SrcGlobal ? (src_code + 1) : ((src_code + 1) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);
	const uint32_t dstf_code = DstGlobal ? (dst_code + 1) : ((dst_code + 1) & 0x3f);

	const uint32_t sreg = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint32_t sregf = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[srcf_code];

	if (DstGlobal && (dst_code == PC_REGISTER))
	{
		// RET instruction
		if (SrcGlobal && src_code < 2)
		{
			LOG("Denoted PC or SR in RET instruction. PC = %08X\n", PC);
			m_core->icount -= m_core->clock_cycles_1;
			return;
		}

		const uint32_t old_s = SR & S_MASK;
		const uint32_t old_l = SR & L_MASK;
		PC = sreg & ~1;
		SR = (sregf & ~(ILC_MASK | S_MASK)) | ((sreg & 0x01) << S_SHIFT);

		const uint32_t new_s = SR & S_MASK;
		const uint32_t new_l = SR & L_MASK;
		if ((!old_s && new_s) || (!new_s && !old_l && new_l))
			execute_exception(TRAPNO_PRIVILEGE_ERROR);

		for (int difference = util::sext(GET_FP - ((SP & 0x1fc) >> 2), 7); difference < 0; difference++)
		{
			SP -= 4;
			m_core->local_regs[(SP & 0xfc) >> 2] = READ_W(SP);
		}

		//TODO: not 2!
		m_core->icount -= m_core->clock_cycles_2;
	}
	else if (SrcGlobal && (src_code == SR_REGISTER)) // Rd doesn't denote PC and Rs denotes SR
	{
		SR |= Z_MASK;
		SR &= ~N_MASK;
		if (DstGlobal)
		{
			set_global_register(dst_code, 0);
			set_global_register(dstf_code, 0);
		}
		else
		{
			m_core->local_regs[dst_code] = 0;
			m_core->local_regs[dstf_code] = 0;
		}

		m_core->icount -= m_core->clock_cycles_2;
	}
	else // Rd doesn't denote PC and Rs doesn't denote SR
	{
		SR &= ~(Z_MASK | N_MASK);
		if (sreg == 0 && sregf == 0)
			SR |= Z_MASK;
		SR |= SIGN_TO_N(sreg);

		if (DstGlobal)
		{
			set_global_register(dst_code, sreg);
			set_global_register(dstf_code, sregf);
		}
		else
		{
			m_core->local_regs[dst_code] = sreg;
			m_core->local_regs[dstf_code] = sregf;
		}

		m_core->icount -= m_core->clock_cycles_2;
	}
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal, hyperstone_device::sign_mode SIGNED>
void hyperstone_device::hyperstone_divsu()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);
	const uint32_t dstf_code = DstGlobal ? (dst_code + 1) : ((dst_code + 1) & 0x3f);
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);

	if ((SrcGlobal == DstGlobal && (src_code == dst_code || src_code == dstf_code)) || (SrcGlobal && src_code < 2))
	{
		LOG("Denoted the same register code or PC/SR as source in hyperstone_divu instruction. PC = %08X\n", PC);
		m_core->icount -= 36 << m_core->clck_scale;
		return;
	}

	const uint32_t sreg = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint64_t dividend = get_double_word<DstGlobal>(dst_code, dstf_code);

	if (sreg == 0 || (SIGNED && (dividend & 0x8000000000000000U)))
	{
		//Rd//Rdf -> undefined
		//Z -> undefined
		//N -> undefined
		SR |= V_MASK;
		execute_exception(TRAPNO_RANGE_ERROR);
	}
	else
	{
		/* TODO: add quotient overflow */
		const uint32_t quotient = SIGNED ? (uint32_t)((int64_t)dividend / (int32_t)sreg) : (dividend / sreg);
		SR &= ~(V_MASK | Z_MASK | N_MASK);
		if (quotient == 0)
			SR |= Z_MASK;
		SR |= SIGN_TO_N(quotient);
		(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] = SIGNED ? (uint32_t)((int64_t)dividend % (int32_t)sreg) : (dividend % sreg);
		(DstGlobal ? m_core->global_regs : m_core->local_regs)[dstf_code] = (uint32_t)quotient;
	}

	m_core->icount -= m_core->clock_cycles_36;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_xm()
{
	const uint32_t next = m_pr16(PC);
	PC += 2;

	const uint8_t sub_type = (next & 0x7000) >> 12;

	uint32_t extra_u = next & 0xfff;
	if (next & 0x8000)
	{
		extra_u = ((extra_u & 0xfff) << 16) | m_pr16(PC);
		PC += 2;
		m_instruction_length = (3<<19);
	}
	else
	{
		m_instruction_length = (2<<19);
	}

	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	if ((SrcGlobal && (src_code == SR_REGISTER)) || (DstGlobal && (dst_code < 2)))
	{
		LOG("Denoted PC or SR in hyperstone_xm. PC = %08X\n", PC);
		m_core->icount -= m_core->clock_cycles_1;
		return;
	}

	uint32_t sreg = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];

	(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] = sreg << (sub_type & 3);

	if (sub_type < 4)
	{
		if ((SrcGlobal && ((src_code == PC_REGISTER)) ? (sreg >= extra_u) : (sreg > extra_u)))
			execute_exception(TRAPNO_RANGE_ERROR);
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_mask()
{
	const uint32_t extra_u = decode_const();
	check_delay_PC();
	const uint32_t dreg = (SrcGlobal ? m_core->global_regs[SRC_CODE] : m_core->local_regs[(SRC_CODE + GET_FP) & 0x3f]) & extra_u;

	if (dreg == 0)
		SR |= Z_MASK;
	else
		SR &= ~Z_MASK;

	if (DstGlobal)
		set_global_register(DST_CODE, dreg);
	else
		m_core->local_regs[(DST_CODE + GET_FP) & 0x3f] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_sum()
{
	const uint32_t extra_u = decode_const();
	check_delay_PC();
	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t sreg = SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code];

	const uint64_t tmp = uint64_t(sreg) + uint64_t(extra_u);

	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);
	SR |= (tmp & 0x100000000) >> 32;
	SR |= ((sreg ^ tmp) & (extra_u ^ tmp) & 0x80000000) >> 28;

	const uint32_t dreg = uint32_t(tmp);

	if (dreg == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	if (DstGlobal)
		set_global_register(DST_CODE, dreg);
	else
		m_core->local_regs[(DST_CODE + fp) & 0x3f] = dreg;


	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_sums()
{
	const int32_t extra_s = decode_const();

	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const int32_t sreg = int32_t(SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code]);

	const int64_t tmp = int64_t(sreg) + int64_t(extra_s);

	SR &= ~(Z_MASK | N_MASK | V_MASK);
	SR |= ((sreg ^ tmp) & (extra_s ^ tmp) & 0x80000000) >> 28;

//#if SETCARRYS
//  SR |= (tmp & 0x100000000) >> 32;
//#endif

	const int32_t res = sreg + extra_s;

	if (res == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(res);

	if (DstGlobal)
		set_global_register(DST_CODE, res);
	else
		m_core->local_regs[(DST_CODE + fp) & 0x3f] = res;

	m_core->icount -= m_core->clock_cycles_1;

	if ((SR & V_MASK) && src_code != SR_REGISTER)
		execute_exception(TRAPNO_RANGE_ERROR);
}


template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_cmp()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	const uint32_t sreg = SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code];
	uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	const uint64_t tmp = uint64_t(dreg) - uint64_t(sreg);

	SR &= ~(Z_MASK | N_MASK | V_MASK | C_MASK);
	SR |= ((tmp ^ dreg) & (dreg ^ sreg) & 0x80000000) >> 28;

	if (dreg < sreg)
		SR |= C_MASK;
	else if (dreg == sreg)
		SR |= Z_MASK;

	if (int32_t(dreg) < int32_t(sreg))
		SR |= N_MASK;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_mov()
{
	m_core->icount -= m_core->clock_cycles_1;

	check_delay_PC();

	const bool h = (SR & H_MASK) != 0;
	SR &= ~H_MASK;
	if (DstGlobal && h && !(SR & S_MASK))
	{
		execute_exception(TRAPNO_PRIVILEGE_ERROR);
	}
	else
	{
		const uint32_t fp = GET_FP;
		const uint32_t src_code = SrcGlobal ? (SRC_CODE + (h ? 16 : 0)) : ((SRC_CODE + fp) & 0x3f);
		const uint32_t sreg = SrcGlobal ? ((WRITE_ONLY_REGMASK & (1 << src_code)) ? 0 : get_global_register(src_code)) : m_core->local_regs[src_code];

		SR &= ~(Z_MASK | N_MASK);
		if (sreg == 0)
			SR |= Z_MASK;
		SR |= SIGN_TO_N(sreg);

		if (DstGlobal)
		{
			const uint32_t dst_code = DST_CODE + (h ? 16 : 0);
			set_global_register(dst_code, sreg);

			if (dst_code == PC_REGISTER)
				SR &= ~M_MASK;
		}
		else
		{
			m_core->local_regs[(DST_CODE + fp) & 0x3f] = sreg;
		}
	}
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_add()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	const uint32_t sreg = SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code];
	uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	const uint64_t tmp = uint64_t(sreg) + uint64_t(dreg);
	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);

	SR |= (tmp & 0x100000000) >> 32;
	SR |= ((sreg ^ tmp) & (dreg ^ tmp) & 0x80000000) >> 28;

	dreg = uint32_t(tmp);

	if (dreg == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	if (DstGlobal)
	{
		set_global_register(dst_code, dreg);

		if (dst_code == 0)
			SR &= ~M_MASK;
	}
	else
	{
		m_core->local_regs[dst_code] = dreg;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_adds()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	const int32_t sreg = int32_t(SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code]);
	int32_t dreg = int32_t((DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code]);
	const int64_t tmp = int64_t(sreg) + int64_t(dreg);

	SR &= ~(V_MASK | Z_MASK | N_MASK);
	SR |= ((sreg ^ tmp) & (dreg ^ tmp) & 0x80000000) >> 28;

//#if SETCARRYS
//  SR |= (tmp & 0x100000000) >> 32;
//#endif

	const int32_t res = sreg + dreg;

	if (res == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(res);

	if (DstGlobal)
		set_global_register(dst_code, res);
	else
		m_core->local_regs[dst_code] = res;

	m_core->icount -= m_core->clock_cycles_1;

	if (SR & V_MASK)
		execute_exception(TRAPNO_RANGE_ERROR);
}



template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_cmpb()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	const uint32_t sreg = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	if (dreg & sreg)
		SR &= ~Z_MASK;
	else
		SR |= Z_MASK;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_andn()
{
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	const uint32_t sreg = SrcGlobal ? m_core->global_regs[SRC_CODE] : m_core->local_regs[(SRC_CODE + GET_FP) & 0x3f];
	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] & ~sreg;

	if (dreg == 0)
		SR |= Z_MASK;
	else
		SR &= ~Z_MASK;

	if (DstGlobal)
		set_global_register(dst_code, dreg);
	else
		m_core->local_regs[dst_code] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_or()
{
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	const uint32_t sreg = SrcGlobal ? m_core->global_regs[SRC_CODE] : m_core->local_regs[(SRC_CODE + GET_FP) & 0x3f];
	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] | sreg;

	if (dreg == 0)
		SR |= Z_MASK;
	else
		SR &= ~Z_MASK;

	if (DstGlobal)
		set_global_register(dst_code, dreg);
	else
		m_core->local_regs[dst_code] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_xor()
{
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	const uint32_t sreg = SrcGlobal ? m_core->global_regs[SRC_CODE] : m_core->local_regs[(SRC_CODE + GET_FP) & 0x3f];
	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] ^ sreg;

	if (dreg == 0)
		SR |= Z_MASK;
	else
		SR &= ~Z_MASK;

	if (DstGlobal)
		set_global_register(dst_code, dreg);
	else
		m_core->local_regs[dst_code] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}



template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_subc()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	const uint32_t sreg = SrcGlobal ? ((src_code == SR_REGISTER) ? 0 : m_core->global_regs[src_code]) : m_core->local_regs[src_code];
	uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];
	const uint32_t c = GET_C;

	const uint64_t tmp = uint64_t(dreg) - (uint64_t(sreg) + uint64_t(c));

	uint32_t old_z = SR & Z_MASK;
	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);

	const uint32_t sreg_c = sreg + c;
	SR |= ((tmp ^ dreg) & (dreg ^ sreg_c) & 0x80000000) >> 28;
	SR |= (tmp & 0x100000000) >> 32;
	dreg -= sreg + c;

	if (old_z && dreg == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	if (DstGlobal)
		set_global_register(DST_CODE, dreg);
	else
		m_core->local_regs[dst_code] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_not()
{
	check_delay_PC();

	const uint32_t dreg = ~(SrcGlobal ? m_core->global_regs[SRC_CODE] : m_core->local_regs[(SRC_CODE + GET_FP) & 0x3f]);

	if (dreg == 0)
		SR |= Z_MASK;
	else
		SR &= ~Z_MASK;

	if (DstGlobal)
		set_global_register(DST_CODE, dreg);
	else
		m_core->local_regs[(DST_CODE + GET_FP) & 0x3f] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_sub()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	const uint32_t sreg = SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code];
	uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	const uint64_t tmp = uint64_t(dreg) - uint64_t(sreg);

	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);
	SR |= (tmp & 0x100000000) >> 32;
	SR |= ((tmp ^ dreg) & (dreg ^ sreg) & 0x80000000) >> 28;

	dreg -= sreg;

	if (dreg == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	if (DstGlobal)
	{
		set_global_register(dst_code, dreg);

		if (dst_code == PC_REGISTER)
			SR &= ~M_MASK;
	}
	else
	{
		m_core->local_regs[dst_code] = dreg;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_subs()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	const int32_t sreg = int32_t(SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code]);
	int32_t dreg = int32_t((DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code]);
	const int64_t tmp = int64_t(dreg) - int64_t(sreg);

	SR &= ~(V_MASK | Z_MASK | N_MASK);

	SR |= ((tmp ^ dreg) & (dreg ^ sreg) & 0x80000000) >> 28;

	dreg -= sreg;

	if (dreg == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	if (DstGlobal)
		set_global_register(dst_code, dreg);
	else
		m_core->local_regs[dst_code] = dreg;

	m_core->icount -= m_core->clock_cycles_1;

	if (SR & V_MASK)
		execute_exception(TRAPNO_RANGE_ERROR);
}



template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_addc()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	const uint32_t sreg = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	const bool old_z = (SR & Z_MASK) != 0;
	const uint32_t c = GET_C;

	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);

	uint64_t tmp;
	if (SrcGlobal && (src_code == SR_REGISTER))
	{
		tmp = uint64_t(dreg) + uint64_t(c);
		SR |= ((dreg ^ tmp) & tmp & 0x80000000) >> 28;
		dreg += c;
	}
	else
	{
		tmp = uint64_t(sreg) + uint64_t(dreg) + uint64_t(c);
		SR |= ((sreg ^ tmp) & (dreg ^ tmp) & tmp & 0x80000000) >> 28;
		dreg += sreg + c;
	}

	SR |= (tmp & 0x100000000) >> 32;

	if (dreg == 0 && old_z)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	if (DstGlobal)
		set_global_register(dst_code, dreg);
	else
		m_core->local_regs[dst_code] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_and()
{
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	const uint32_t sreg = SrcGlobal ? m_core->global_regs[SRC_CODE] : m_core->local_regs[(SRC_CODE + GET_FP) & 0x3f];
	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] & sreg;

	if (dreg == 0)
		SR |= Z_MASK;
	else
		SR &= ~Z_MASK;

	if (DstGlobal)
		set_global_register(dst_code, dreg);
	else
		m_core->local_regs[dst_code] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_neg()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);

	const uint32_t sreg = SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code];
	const uint64_t tmp = -uint64_t(sreg);

	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);
	SR |= (tmp & 0x100000000) >> 32;
	SR |= (tmp & sreg & 0x80000000) >> 28;

	const uint32_t dreg = -sreg;

	if (dreg == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	if (DstGlobal)
		set_global_register(DST_CODE, dreg);
	else
		m_core->local_regs[(DST_CODE + fp) & 0x3f] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_negs()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);

	const int32_t sreg = int32_t(SrcGlobal ? ((src_code == SR_REGISTER) ? GET_C : m_core->global_regs[src_code]) : m_core->local_regs[src_code]);
	const int64_t tmp = -int64_t(sreg);

	SR &= ~(V_MASK | Z_MASK | N_MASK);

	if (tmp & sreg & 0x80000000)
		SR |= V_MASK;

//#if SETCARRYS
//  SR |= (tmp & 0x100000000) >> 32;
//#endif

	const int32_t res = -sreg;

	if (res == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(res);

	if (DstGlobal)
		set_global_register(DST_CODE, res);
	else
		m_core->local_regs[(DST_CODE + fp) & 0x3f] = res;

	m_core->icount -= m_core->clock_cycles_1;

	if (GET_V)
		execute_exception(TRAPNO_RANGE_ERROR);
}



template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::imm_size ImmLong>
void hyperstone_device::hyperstone_cmpi()
{
	uint32_t imm;
	if (ImmLong)
		imm = decode_immediate_s();

	check_delay_PC();

	if (!ImmLong)
		imm = m_op & 0x0f;
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	SR &= ~(V_MASK | Z_MASK | N_MASK | C_MASK);

	uint64_t tmp = (uint64_t)dreg - (uint64_t)imm;
	SR |= ((tmp ^ dreg) & (dreg ^ imm) & 0x80000000) >> 28;

	if (dreg < imm)
		SR |= C_MASK;
	else if (dreg == imm)
		SR |= Z_MASK;

	if ((int32_t)dreg < (int32_t)imm)
		SR |= N_MASK;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::imm_size ImmLong>
void hyperstone_device::hyperstone_movi()
{
	m_core->icount -= m_core->clock_cycles_1;

	uint32_t imm;
	if (ImmLong)
		imm = decode_immediate_s();
	check_delay_PC();

	if (!ImmLong)
		imm = m_op & 0x0f;

	const bool h = (SR & H_MASK) != 0;
	SR &= ~H_MASK;
	if (DstGlobal && h && !(SR & S_MASK))
	{
		execute_exception(TRAPNO_PRIVILEGE_ERROR);
	}
	else
	{
		SR &= ~(Z_MASK | N_MASK);
		if (imm == 0)
			SR |= Z_MASK;
		SR |= SIGN_TO_N(imm);

#if MISSIONCRAFT_FLAGS
		SR &= ~V_MASK; // or V undefined ?
#endif

		if (DstGlobal)
		{
			const uint32_t dst_code = DST_CODE + (h ? 16 : 0);
			set_global_register(dst_code, imm);

			if (dst_code == PC_REGISTER)
				SR &= ~M_MASK;
		}
		else
		{
			m_core->local_regs[(DST_CODE + GET_FP) & 0x3f] = imm;
		}
	}
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::imm_size ImmLong>
void hyperstone_device::hyperstone_addi()
{
	uint32_t imm;
	if (ImmLong)
		imm = decode_immediate_s();
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	if (!N_OP_MASK)
		imm = GET_C & (((SR & Z_MASK) ? 0 : 1) | (dreg & 0x01));
	else if (!ImmLong)
		imm = m_op & 0x0f;

	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);

	const uint64_t tmp = (uint64_t)imm + (uint64_t)dreg;

	SR |= (tmp & 0x100000000) >> 32;
	SR |= ((imm ^ tmp) & (dreg ^ tmp) & 0x80000000) >> 28;

	dreg = uint32_t(tmp);

	if (dreg == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	if (DstGlobal)
	{
		set_global_register(dst_code, dreg);

		if (dst_code == 0)
			SR &= ~M_MASK;
	}
	else
	{
		m_core->local_regs[dst_code] = dreg;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::imm_size ImmLong>
void hyperstone_device::hyperstone_addsi()
{
	if (!ImmLong)
		check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	const int32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	int32_t imm;
	if (N_OP_MASK)
	{
		if (ImmLong)
		{
			imm = decode_immediate_s();
			check_delay_PC();
		}
		else
		{
			imm = m_op & 0x0f;
		}
	}
	else
	{
		if (ImmLong)
		{
			ignore_immediate_s();
			check_delay_PC();
		}
		imm = SR & (((SR & Z_MASK) ? 0 : 1) | (dreg & 0x01));
	}

	SR &= ~(V_MASK | Z_MASK | N_MASK);

	const int64_t tmp = (int64_t)imm + (int64_t)(int32_t)dreg;
	SR |= ((imm ^ tmp) & (dreg ^ tmp) & 0x80000000) >> 28;

//#if SETCARRYS
//  SR |= (tmp & 0x100000000) >> 32;
//#endif

	const int32_t res = imm + (int32_t)dreg;

	if (res == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(res);

	if (DstGlobal)
		set_global_register(dst_code, res);
	else
		m_core->local_regs[dst_code] = res;

	m_core->icount -= m_core->clock_cycles_1;

	if (SR & V_MASK)
		execute_exception(TRAPNO_RANGE_ERROR);
}



template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::imm_size ImmLong>
void hyperstone_device::hyperstone_cmpbi()
{
	if (!ImmLong)
		check_delay_PC();

	const uint32_t dreg = DstGlobal ? m_core->global_regs[DST_CODE] : m_core->local_regs[(DST_CODE + GET_FP) & 0x3f];

	const uint32_t n = N_VALUE;
	if (n)
	{
		uint32_t imm;
		if (n == 31)
		{
			if (ImmLong)
			{
				ignore_immediate_s();
				check_delay_PC();
			}
			imm = 0x7fffffff; // bit 31 = 0, others = 1
		}
		else
		{
			if (ImmLong)
			{
				imm = decode_immediate_s();
				check_delay_PC();
			}
			else
			{
				imm = m_op & 0x0f;
			}
		}

		if (dreg & imm)
			SR &= ~Z_MASK;
		else
			SR |= Z_MASK;
	}
	else
	{
		if (ImmLong)
		{
			ignore_immediate_s();
			check_delay_PC();
		}
		if ((dreg & 0xff000000) == 0 || (dreg & 0x00ff0000) == 0 || (dreg & 0x0000ff00) == 0 || (dreg & 0x000000ff) == 0)
			SR |= Z_MASK;
		else
			SR &= ~Z_MASK;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::imm_size ImmLong>
void hyperstone_device::hyperstone_andni()
{
	uint32_t imm;
	if (ImmLong)
		imm = decode_immediate_s();

	check_delay_PC();

	if (N_OP_MASK == 0x10f)
		imm = 0x7fffffff; // bit 31 = 0, others = 1
	else if (!ImmLong)
		imm = m_op & 0x0f;

	uint32_t dreg;
	if (DstGlobal)
	{
		const uint32_t dst_code = DST_CODE;
		dreg = m_core->global_regs[dst_code] & ~imm;

		if (dreg == 0)
			SR |= Z_MASK;
		else
			SR &= ~Z_MASK;

		set_global_register(dst_code, dreg);
	}
	else
	{
		const uint32_t dst_code = (DST_CODE + GET_FP) & 0x3f;
		dreg = m_core->local_regs[dst_code] & ~imm;
		m_core->local_regs[dst_code] = dreg;

		if (dreg == 0)
			SR |= Z_MASK;
		else
			SR &= ~Z_MASK;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::imm_size ImmLong>
void hyperstone_device::hyperstone_ori()
{
	uint32_t imm;
	if (ImmLong)
		imm = decode_immediate_s();

	check_delay_PC();

	if (!ImmLong)
		imm = m_op & 0x0f;

	if (DstGlobal)
	{
		const uint32_t dst_code = DST_CODE;
		const uint32_t dreg = m_core->global_regs[dst_code] | imm;

		if (dreg)
			SR &= ~Z_MASK;
		else
			SR |= Z_MASK;

		set_global_register(dst_code, dreg);
	}
	else
	{
		const uint32_t dst_code = (DST_CODE + GET_FP) & 0x3f;
		const uint32_t dreg = m_core->local_regs[dst_code] |= imm;

		if (dreg)
			SR &= ~Z_MASK;
		else
			SR |= Z_MASK;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::imm_size ImmLong>
void hyperstone_device::hyperstone_xori()
{
	uint32_t imm;
	if (ImmLong)
		imm = decode_immediate_s();

	check_delay_PC();

	if (!ImmLong)
		imm = m_op & 0x0f;
	uint32_t dreg;
	if (DstGlobal)
	{
		const uint32_t dst_code = DST_CODE;
		dreg = m_core->global_regs[dst_code] ^ imm;

		if (dreg)
			SR &= ~Z_MASK;
		else
			SR |= Z_MASK;

		set_global_register(dst_code, dreg);
	}
	else
	{
		const uint32_t dst_code = (DST_CODE + GET_FP) & 0x3f;
		dreg = m_core->local_regs[dst_code] ^= imm;

		if (dreg)
			SR &= ~Z_MASK;
		else
			SR |= Z_MASK;
	}

	m_core->icount -= m_core->clock_cycles_1;
}


template <hyperstone_device::shift_type HiN>
void hyperstone_device::hyperstone_shrdi()
{
	check_delay_PC();

	const uint32_t dst_code = (DST_CODE + GET_FP) & 0x3f;
	const uint32_t dstf_code = (dst_code + 1) & 0x3f;

	uint64_t val = get_double_word<LOCAL>(dst_code, dstf_code);

	SR &= ~(C_MASK | Z_MASK | N_MASK);

	const uint32_t n = HiN ? HI_N_VALUE : LO_N_VALUE;
	if (HiN || n)
	{
		SR |= (val >> (n - 1)) & 1;

		val >>= n;
	}

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN64_TO_N(val);

	set_double_word<LOCAL>(dst_code, dstf_code, val);

	m_core->icount -= m_core->clock_cycles_2;
}


void hyperstone_device::hyperstone_shrd()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = (SRC_CODE + fp) & 0x3f;
	const uint32_t dst_code = (DST_CODE + fp) & 0x3f;
	const uint32_t dstf_code = (dst_code + 1) & 0x3f;

	if (src_code == dst_code || src_code == dstf_code)
	{
		m_core->icount -= m_core->clock_cycles_2;
		return;
	}

	uint64_t val = get_double_word<LOCAL>(dst_code, dstf_code);

	SR &= ~(C_MASK | Z_MASK | N_MASK);

	const uint32_t n = m_core->local_regs[src_code] & 0x1f;

	if (n)
	{
		SR |= (val >> (n - 1)) & 1;
		val >>= n;
	}

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN64_TO_N(val);

	set_double_word<LOCAL>(dst_code, dstf_code, val);

	m_core->icount -= m_core->clock_cycles_2;
}

void hyperstone_device::hyperstone_shr()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t dst_code = (DST_CODE + fp) & 0x3f;
	const uint32_t n = m_core->local_regs[(SRC_CODE + fp) & 0x3f] & 0x1f;
	uint32_t dreg = m_core->local_regs[dst_code];

	SR &= ~(C_MASK | Z_MASK | N_MASK);

	if (n && (dreg & (1 << (n - 1))))
		SR |= C_MASK;

	dreg >>= n;

	if (dreg == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(dreg);

	m_core->local_regs[dst_code] = dreg;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::shift_type HiN>
void hyperstone_device::hyperstone_sardi()
{
	check_delay_PC();

	const uint32_t dst_code = (DST_CODE + GET_FP) & 0x3f;
	const uint32_t dstf_code = (dst_code + 1) & 0x3f;

	uint64_t val = get_double_word<LOCAL>(dst_code, dstf_code);

	SR &= ~(C_MASK | Z_MASK | N_MASK);

	const uint32_t n = HiN ? HI_N_VALUE : LO_N_VALUE;
	if (HiN || n)
	{
		SR |= (val >> (n - 1)) & 1;

		const uint64_t sign_bit = val >> 63;
		val >>= n;

		if (sign_bit)
			val |= 0xffffffff00000000U << (32 - n);
	}

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN64_TO_N(val);

	set_double_word<LOCAL>(dst_code, dstf_code, val);

	m_core->icount -= m_core->clock_cycles_2;
}

void hyperstone_device::hyperstone_sard()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = (SRC_CODE + fp) & 0x3f;
	const uint32_t d_code = DST_CODE;
	const uint32_t dst_code = (d_code + fp) & 0x3f;
	const uint32_t dstf_code = (d_code + 1 + fp) & 0x3f;

	if (src_code == dst_code || src_code == dstf_code)
	{
		m_core->icount -= m_core->clock_cycles_2;
		return;
	}

	uint64_t val = get_double_word<LOCAL>(dst_code, dstf_code);

	SR &= ~(C_MASK | Z_MASK | N_MASK);

	const uint32_t n = m_core->local_regs[src_code] & 0x1f;

	if (n)
	{
		SR |= (val >> (n - 1)) & 1;

		const uint64_t sign_bit = val >> 63;
		val >>= n;

		if (sign_bit)
			val |= 0xffffffff00000000L << (32 - n);
	}

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN64_TO_N(val);

	set_double_word<LOCAL>(dst_code, dstf_code, val);

	m_core->icount -= m_core->clock_cycles_2;
}

void hyperstone_device::hyperstone_sar()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t dst_code = (DST_CODE + fp) & 0x3f;

	const uint32_t n = m_core->local_regs[(SRC_CODE + fp) & 0x3f] & 0x1f;
	uint32_t ret = m_core->local_regs[dst_code];

	SR &= ~(C_MASK | Z_MASK | N_MASK);

	if (n)
	{
		const uint32_t sign_bit = ret & 0x80000000;

		SR |= (ret >> (n - 1)) & 1;

		ret >>= n;

		if (sign_bit)
			ret |= 0xffffffff << (32 - n);
	}

	if (ret == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(ret);

	m_core->local_regs[dst_code] = ret;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::shift_type HiN>
void hyperstone_device::hyperstone_shldi()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t code = DST_CODE;
	const uint32_t dst_code = (code + fp) & 0x3f;
	const uint32_t dstf_code = (code + 1 + fp) & 0x3f;
	const uint32_t high_order = m_core->local_regs[dst_code];
	const uint32_t low_order  = m_core->local_regs[dstf_code];

	uint64_t val = (uint64_t)high_order << 32 | low_order;

	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);

	const uint32_t n = HiN ? HI_N_VALUE : LO_N_VALUE;
	SR |= (n)?(((val<<(n-1))&0x8000000000000000ULL)?1:0):0;

	const uint32_t tmp = high_order << n;
	uint32_t mask = (uint32_t)(0xffffffff00000000ULL >> n);

	if (((high_order & mask) && (!(tmp & 0x80000000))) || (((high_order & mask) ^ mask) && (tmp & 0x80000000)))
		SR |= V_MASK;

	val <<= n;

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN64_TO_N(val);

	set_double_word<LOCAL>(dst_code, dstf_code, val);

	m_core->icount -= m_core->clock_cycles_2;
}

void hyperstone_device::hyperstone_shld()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t d_code = DST_CODE;
	uint32_t src_code = (SRC_CODE + fp) & 0x3f;
	uint32_t dst_code = (d_code + fp) & 0x3f;
	uint32_t dstf_code = (d_code + fp + 1) & 0x3f;

	// result undefined if Ls denotes the same register as Ld or Ldf
	if (src_code == dst_code || src_code == dstf_code)
	{
		LOG("Denoted same registers in hyperstone_shld. PC = %08X\n", PC);
		m_core->icount -= m_core->clock_cycles_2;
		return;
	}

	const uint32_t high_order = m_core->local_regs[dst_code];
	const uint32_t low_order  = m_core->local_regs[dstf_code];

	uint64_t val = (uint64_t)high_order << 32 | low_order;

	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);

	const uint32_t n = m_core->local_regs[src_code] & 0x1f;
	SR |= (n)?(((val<<(n-1))&0x8000000000000000ULL)?1:0):0;

	const uint32_t tmp = high_order << n;
	const uint32_t mask = (uint32_t)(0xffffffff00000000ULL >> n);

	if (((high_order & mask) && (!(tmp & 0x80000000))) || (((high_order & mask) ^ mask) && (tmp & 0x80000000)))
		SR |= V_MASK;

	val <<= n;

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN64_TO_N(val);

	set_double_word<LOCAL>(dst_code, dstf_code, val);

	m_core->icount -= m_core->clock_cycles_2;
}

void hyperstone_device::hyperstone_shl()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	uint32_t src_code = SRC_CODE + fp;
	uint32_t dst_code = DST_CODE + fp;

	uint32_t n    = m_core->local_regs[src_code & 0x3f] & 0x1f;
	uint32_t base = m_core->local_regs[dst_code & 0x3f]; /* registers offset by frame pointer */
	uint32_t mask = n ? 0xffffffff << (32 - n) : 0;

	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);

	SR |= (n)?(((base<<(n-1))&0x80000000)?1:0):0;
	uint32_t ret  = base << n;

	if (((base & mask) && (!(ret & 0x80000000))) || (((base & mask) ^ mask) && (ret & 0x80000000)))
		SR |= V_MASK;

	if (ret == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(ret);

	m_core->local_regs[dst_code & 0x3f] = ret;

	m_core->icount -= m_core->clock_cycles_1;
}

void hyperstone_device::hyperstone_testlz()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t sreg = m_core->local_regs[(SRC_CODE + fp) & 0x3f];
	const uint32_t zeros = count_leading_zeros_32(sreg);

	m_core->local_regs[(DST_CODE + fp) & 0x3f] = zeros;

	m_core->icount -= m_core->clock_cycles_2;
}

void hyperstone_device::hyperstone_rol()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t dst_code = (DST_CODE + fp) & 0x3f;

	uint32_t n = m_core->local_regs[(SRC_CODE + fp) & 0x3f] & 0x1f;
	uint32_t val = m_core->local_regs[dst_code];

#ifdef MISSIONCRAFT_FLAGS
	const uint32_t base = val;
	const uint32_t mask = (uint32_t)(0xffffffff00000000ULL >> n);
#endif

	val = rotl_32(val, n);

#ifdef MISSIONCRAFT_FLAGS
	SR &= ~(V_MASK | Z_MASK | C_MASK | N_MASK);
	if (((base & mask) && (!(val & 0x80000000))) || (((base & mask) ^ mask) && (val & 0x80000000)))
		SR |= V_MASK;
#else
	SR &= ~(Z_MASK | C_MASK | N_MASK);
#endif

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(val);

	m_core->local_regs[dst_code] = val;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_ldxx1()
{
	uint16_t next_1 = m_pr16(PC);
	PC += 2;

	const uint16_t sub_type = (next_1 & 0x3000) >> 12;

	uint32_t extra_s;
	if (next_1 & 0x8000)
	{
		const uint16_t next_2 = m_pr16(PC);
		PC += 2;
		m_instruction_length = (3<<19);

		extra_s = next_2;
		extra_s |= ((next_1 & 0xfff) << 16);

		if (next_1 & 0x4000)
			extra_s |= 0xf0000000;
	}
	else
	{
		m_instruction_length = (2<<19);
		extra_s = next_1 & 0xfff;

		if (next_1 & 0x4000)
			extra_s |= 0xfffff000;
	}

	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t srcf_code = SrcGlobal ? (src_code + 1) : ((src_code + 1) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);
	const uint32_t dreg = ((DstGlobal && dst_code == SR_REGISTER) ? 0 : (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code]);

	if ((!DstGlobal || (dst_code != SR_REGISTER)) && !dreg)
	{
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	switch (sub_type)
	{
		case 0: // LDBS.D
			if (SrcGlobal)
				set_global_register(src_code, (int32_t)(int8_t)READ_B(dreg + extra_s));
			else
				m_core->local_regs[src_code] = (int32_t)(int8_t)READ_B(dreg + extra_s);
			break;

		case 1: // LDBU.D
			if (SrcGlobal)
				set_global_register(src_code, READ_B(dreg + extra_s));
			else
				m_core->local_regs[src_code] = READ_B(dreg + extra_s);
			break;

		case 2:
			if (SrcGlobal)
			{
				if (extra_s & 1)
					set_global_register(src_code, (int32_t)(int16_t)READ_HW(dreg + (extra_s & ~1)));
				else
					set_global_register(src_code, READ_HW(dreg + (extra_s & ~1)));
			}
			else
			{
				if (extra_s & 1)
					m_core->local_regs[src_code] = (int32_t)(int16_t)READ_HW(dreg + (extra_s & ~1));
				else
					m_core->local_regs[src_code] = READ_HW(dreg + (extra_s & ~1));
			}
			break;

		case 3:
			switch (extra_s & 3)
			{
				case 0: // LDW.D
					if (SrcGlobal)
						set_global_register(src_code, READ_W(dreg + extra_s));
					else
						m_core->local_regs[src_code] = READ_W(dreg + extra_s);
					break;
				case 1: // LDD.D
					if (SrcGlobal)
					{
						set_global_register(src_code, READ_W(dreg + (extra_s & ~1)));
						set_global_register(srcf_code, READ_W(dreg + (extra_s & ~1) + 4));
					}
					else
					{
						m_core->local_regs[src_code] = READ_W(dreg + (extra_s & ~1));
						m_core->local_regs[srcf_code] = READ_W(dreg + (extra_s & ~1) + 4);
					}
					m_core->icount -= m_core->clock_cycles_1; // extra cycle
					break;
				case 2: // LDW.IOD
					if (SrcGlobal)
						set_global_register(src_code, IO_READ_W(dreg + (extra_s & ~3)));
					else
						m_core->local_regs[src_code] = IO_READ_W(dreg + (extra_s & ~3));
					break;
				case 3: // LDD.IOD
					if (SrcGlobal)
					{
						set_global_register(src_code, IO_READ_W(dreg + (extra_s & ~3)));
						set_global_register(srcf_code, IO_READ_W(dreg + (extra_s & ~3) + 4));
					}
					else
					{
						m_core->local_regs[src_code] = IO_READ_W(dreg + (extra_s & ~3));
						m_core->local_regs[srcf_code] = IO_READ_W(dreg + (extra_s & ~3) + 4);
					}
					m_core->icount -= m_core->clock_cycles_1; // extra cycle
					break;
			}
			break;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_ldxx2()
{
	uint16_t next_1 = m_pr16(PC);
	PC += 2;

	const uint16_t sub_type = (next_1 & 0x3000) >> 12;

	uint32_t extra_s;
	if (next_1 & 0x8000)
	{
		const uint16_t next_2 = m_pr16(PC);
		PC += 2;
		m_instruction_length = (3<<19);

		extra_s = next_2;
		extra_s |= ((next_1 & 0xfff) << 16);

		if (next_1 & 0x4000)
			extra_s |= 0xf0000000;
	}
	else
	{
		m_instruction_length = (2<<19);
		extra_s = next_1 & 0xfff;

		if (next_1 & 0x4000)
			extra_s |= 0xfffff000;
	}

	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : (SRC_CODE + fp) & 0x3f;
	const uint32_t srcf_code = SrcGlobal ? (src_code + 1) : ((src_code + 1) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : (DST_CODE + fp) & 0x3f;
	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	if (DstGlobal && (dst_code <= SR_REGISTER))
	{
		m_core->icount -= m_core->clock_cycles_1;
		LOG("Denoted PC or SR in hyperstone_ldxx2. PC = %08X\n", PC);
		return;
	}

	if (!dreg)
	{
		switch (sub_type)
		{
			case 0: // LDBS.N
			case 1: // LDBU.N
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s;
				break;
			case 2: // LDHS.N, LDHU.N
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s & ~1;
				break;
			case 3: // LDW.N, LDD.N, LDW.S
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s & ~3;
				break;
		}
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	switch (sub_type)
	{
		case 0: // LDBS.N
			if (SrcGlobal)
				set_global_register(src_code, (int32_t)(int8_t)READ_B(dreg));
			else
				m_core->local_regs[src_code] = (int32_t)(int8_t)READ_B(dreg);
			if (DstGlobal != SrcGlobal || src_code != dst_code)
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s;
			break;

		case 1: // LDBU.N
			if (SrcGlobal)
				set_global_register(src_code, READ_B(dreg));
			else
				m_core->local_regs[src_code] = READ_B(dreg);
			if(DstGlobal != SrcGlobal || src_code != dst_code)
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s;
			break;

		case 2:
			if (SrcGlobal)
			{
				if (extra_s & 1) // LDHS.N
					set_global_register(src_code, (int32_t)(int16_t)READ_HW(dreg));
				else // LDHU.N
					set_global_register(src_code, READ_HW(dreg));
			}
			else
			{
				if (extra_s & 1) // LDHS.N
					m_core->local_regs[src_code] = (int32_t)(int16_t)READ_HW(dreg);
				else // LDHU.N
					m_core->local_regs[src_code] = READ_HW(dreg);
			}

			if (DstGlobal != SrcGlobal || src_code != dst_code)
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += (extra_s & ~1);
			break;

		case 3:
			switch (extra_s & 3)
			{
				case 0: // LDW.N
					if (SrcGlobal)
						set_global_register(src_code, READ_W(dreg));
					else
						m_core->local_regs[src_code] = READ_W(dreg);
					if(DstGlobal != SrcGlobal || src_code != dst_code)
						(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s;
					break;
				case 1: // LDD.N
					if (SrcGlobal)
					{
						set_global_register(src_code, READ_W(dreg));
						set_global_register(srcf_code, READ_W(dreg + 4));
					}
					else
					{
						m_core->local_regs[src_code] = READ_W(dreg);
						m_core->local_regs[srcf_code] = READ_W(dreg + 4);
					}

					if (DstGlobal != SrcGlobal || (src_code != dst_code && srcf_code != dst_code))
						(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s & ~1;

					m_core->icount -= m_core->clock_cycles_1; // extra cycle
					break;
				case 2: // Reserved
					LOG("Executed Reserved instruction in hyperstone_ldxx2. PC = %08X\n", PC);
					break;
				case 3: // LDW.S
					if (SrcGlobal)
					{
						if (dreg < SP)
							set_global_register(src_code, READ_W(dreg));
						else
							set_global_register(src_code, m_core->local_regs[(dreg & 0xfc) >> 2]);
					}
					else
					{
						if (dreg < SP)
							m_core->local_regs[src_code] = READ_W(dreg);
						else
							m_core->local_regs[src_code] = m_core->local_regs[(dreg & 0xfc) >> 2];
					}

					if (DstGlobal != SrcGlobal || src_code != dst_code)
						(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s & ~3;

					m_core->icount -= m_core->clock_cycles_2; // extra cycles
					break;
			}
			break;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_stxx1()
{
	uint16_t next_1 = m_pr16(PC);
	PC += 2;

	const uint16_t sub_type = (next_1 & 0x3000) >> 12;

	uint32_t extra_s;
	if (next_1 & 0x8000)
	{
		const uint16_t next_2 = m_pr16(PC);
		PC += 2;
		m_instruction_length = (3<<19);

		extra_s = next_2;
		extra_s |= ((next_1 & 0xfff) << 16);

		if (next_1 & 0x4000)
			extra_s |= 0xf0000000;
	}
	else
	{
		m_instruction_length = (2<<19);
		extra_s = next_1 & 0xfff;

		if (next_1 & 0x4000)
			extra_s |= 0xfffff000;
	}

	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);
	const uint32_t dreg = ((DstGlobal && dst_code == SR_REGISTER) ? 0 : (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code]);
	const uint32_t sreg = ((SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code]);

	if ((!DstGlobal || (dst_code != SR_REGISTER)) && !dreg)
	{
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	switch (sub_type)
	{
		case 0: // STBS.D
			WRITE_B(dreg + extra_s, uint8_t(sreg));
			if (int8_t(uint8_t(sreg)) != int32_t(sreg))
				execute_exception(TRAPNO_RANGE_ERROR);
			break;

		case 1: // STBU.D
			WRITE_B(dreg + extra_s, (uint8_t)sreg);
			break;

		case 2: // STHS.D, STHU.D
			WRITE_HW(dreg + (extra_s & ~1), uint16_t(sreg));
			if ((extra_s & 1) && (int16_t(uint16_t(sreg)) != int32_t(sreg)))
				execute_exception(TRAPNO_RANGE_ERROR);
			break;

		case 3:
			switch (extra_s & 3)
			{
				case 0: // STW.D
					WRITE_W(dreg + (extra_s & ~1), sreg);
					break;
				case 1: // STD.D
				{
					const uint32_t srcf_code = SrcGlobal ? (src_code + 1) : ((src_code + 1) & 0x3f);
					const uint32_t sregf = ((SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[srcf_code]);
					extra_s &= ~1;
					WRITE_W(dreg + extra_s, sreg);
					WRITE_W(dreg + extra_s + 4, sregf);
					m_core->icount -= m_core->clock_cycles_1; // extra cycle
					break;
				}
				case 2: // STW.IOD
					IO_WRITE_W(dreg + (extra_s & ~3), sreg);
					break;
				case 3: // STD.IOD
				{
					const uint32_t srcf_code = SrcGlobal ? (src_code + 1) : ((src_code + 1) & 0x3f);
					const uint32_t sregf = ((SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[srcf_code]);
					extra_s &= ~3;
					IO_WRITE_W(dreg + extra_s, sreg);
					IO_WRITE_W(dreg + extra_s + 4, sregf);
					m_core->icount -= m_core->clock_cycles_1; // extra cycle
					break;
				}
			}
			break;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_stxx2()
{
	uint16_t next_1 = m_pr16(PC);
	PC += 2;

	const uint16_t sub_type = (next_1 & 0x3000) >> 12;

	uint32_t extra_s;
	if (next_1 & 0x8000)
	{
		const uint16_t next_2 = m_pr16(PC);
		PC += 2;
		m_instruction_length = (3<<19);

		extra_s = next_2;
		extra_s |= ((next_1 & 0xfff) << 16);

		if (next_1 & 0x4000)
			extra_s |= 0xf0000000;
	}
	else
	{
		m_instruction_length = (2<<19);
		extra_s = next_1 & 0xfff;

		if (next_1 & 0x4000)
			extra_s |= 0xfffff000;
	}

	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t sreg = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);
	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	if (DstGlobal && (dst_code <= SR_REGISTER))
	{
		m_core->icount -= m_core->clock_cycles_1;
		return;
	}

	if (!dreg)
	{
		switch (sub_type)
		{
			case 0: // LDBS.N
			case 1: // LDBU.N
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s;
				break;
			case 2: // LDHS.N, LDHU.N
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s & ~1;
				break;
			case 3: // LDW.N, LDD.N, LDW.S
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s & ~3;
				break;
		}
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	bool range_error;
	switch (sub_type)
	{
		case 0: // STBS.N
			WRITE_B(dreg, (uint8_t)sreg);
			range_error = int8_t(uint8_t(sreg)) != int32_t(sreg);
			(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s;
			if (range_error)
				execute_exception(TRAPNO_RANGE_ERROR);
			break;

		case 1: // STBU.N
			WRITE_B(dreg, (uint8_t)sreg);
			(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s;
			break;

		case 2: // STHS.N, STHU.N
			WRITE_HW(dreg, (uint16_t)sreg);
			range_error = (extra_s & 1) && (int16_t(uint16_t(sreg)) != int32_t(sreg));
			(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s & ~1;
			if (range_error)
				execute_exception(TRAPNO_RANGE_ERROR);
			break;

		case 3:
			switch (extra_s & 3)
			{
				case 0: // STW.N
					WRITE_W(dreg, sreg);
					(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s;
					break;
				case 1: // STD.N
				{
					WRITE_W(dreg, sreg);
					(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += extra_s & ~1;

					const uint32_t srcf_code = SrcGlobal ? (src_code + 1) : ((src_code + 1) & 0x3f);
					const uint32_t sregf = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[srcf_code];
					WRITE_W(dreg + 4, sregf);

					m_core->icount -= m_core->clock_cycles_1; // extra cycle
					break;
				}
				case 2: // Reserved
					LOG("Executed Reserved instruction in hyperstone_stxx2. PC = %08X\n", PC);
					break;
				case 3: // STW.S
					if(dreg < SP)
						WRITE_W(dreg, sreg);
					else
						m_core->local_regs[(dreg & 0xfc) >> 2] = sreg;

					(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] += (extra_s & ~3);

					m_core->icount -= m_core->clock_cycles_2; // extra cycles
					break;
			}
			break;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::shift_type HiN, hyperstone_device::reg_bank DstGlobal>
void hyperstone_device::hyperstone_shri()
{
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	uint32_t val = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	SR &= ~(C_MASK | Z_MASK | N_MASK);

	const uint32_t n = HiN ? HI_N_VALUE : LO_N_VALUE;
	if (HiN || n)
		SR |= (val >> (n - 1)) & 1;

	val >>= n;

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(val);

	if (DstGlobal)
		set_global_register(dst_code, val);
	else
		m_core->local_regs[dst_code] = val;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::shift_type HiN, hyperstone_device::reg_bank DstGlobal>
void hyperstone_device::hyperstone_sari()
{
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);

	const uint32_t n = HiN ? HI_N_VALUE : LO_N_VALUE;
	uint32_t val = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	SR &= ~(C_MASK | Z_MASK | N_MASK);

	if (HiN || n)
	{
		const uint32_t sign_bit = val & 0x80000000;

		SR |= (val >> (n - 1)) & 1;

		val >>= n;

		if (sign_bit)
			val |= 0xffffffff << (32 - n);
	}

	if (val == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(val);

	if (DstGlobal)
		set_global_register(dst_code, val);
	else
		m_core->local_regs[dst_code] = val;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::shift_type HiN, hyperstone_device::reg_bank DstGlobal>
void hyperstone_device::hyperstone_shli()
{
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	uint32_t val = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];

	const uint32_t n = HiN ? HI_N_VALUE : LO_N_VALUE;
	SR &= ~(C_MASK | V_MASK | Z_MASK | N_MASK);

	if (HiN || n)
	{
		SR |= (val & (0x80000000 >> (n - 1))) ? 1 : 0;
	}

	uint32_t mask = n ? 0xffffffff << (32 - n) : 0;
	uint32_t val2 = val << n;

	if (((val & mask) && (!(val2 & 0x80000000))) || (((val & mask) ^ mask) && (val2 & 0x80000000)))
		SR |= V_MASK;

	if (val2 == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(val2);

	if (DstGlobal)
		set_global_register(dst_code, val2);
	else
		m_core->local_regs[dst_code] = val2;

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal, hyperstone_device::sign_mode SIGNED>
void hyperstone_device::hyperstone_mulsu()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);
	const uint32_t dstf_code = DstGlobal ? (dst_code + 1) : ((dst_code + 1) & 0x3f);

	if ((SrcGlobal && src_code < 2) || (DstGlobal && dst_code < 2))
	{
		LOG("Denoted PC or SR in hyperstone_muls/u instruction. PC = %08X\n", PC);
		return;
	}

	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];
	const uint32_t sreg = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint64_t double_word = SIGNED ? (uint64_t)mul_32x32(sreg, dreg) : mulu_32x32(sreg, dreg);

	SR &= ~(Z_MASK | N_MASK);
	if (double_word == 0)
		SR |= Z_MASK;
	SR |= SIGN64_TO_N(double_word);

	set_double_word<DstGlobal>(dst_code, dstf_code, double_word);

	m_core->icount -= m_core->clock_cycles_6;
	if(SIGNED == IS_SIGNED && ((int32_t) sreg >= -0x8000 && (int32_t) sreg <= 0x7fff) && ((int32_t) dreg >= -0x8000 && (int32_t) dreg <= 0x7fff))
		m_core->icount += m_core->clock_cycles_2;
	else if(SIGNED == IS_UNSIGNED && sreg <= 0xffff && dreg <= 0xffff)
		m_core->icount += m_core->clock_cycles_2;
}

template <hyperstone_device::shift_type HiN, hyperstone_device::reg_bank DstGlobal>
void hyperstone_device::hyperstone_set()
{
	check_delay_PC();

	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + GET_FP) & 0x3f);
	const uint32_t n = LO_N_VALUE;

	if (DstGlobal && dst_code < 2)
	{
		m_core->icount -= m_core->clock_cycles_1;
		return;
	}

	if (HiN)
	{
		if (n >= 4 || n == 2)
		{
			static const uint32_t   set_result[16] = { 0, 0, 0,          0, 0xffffffff,  0, 0xffffffff,  0, 0xffffffff,  0, 0xffffffff,  0, 0xffffffff,  0, 0xffffffff,  0 };
			static const uint32_t unset_result[16] = { 0, 0, 0xffffffff, 0,  0, 0xffffffff,  0, 0xffffffff,  0, 0xffffffff,  0, 0xffffffff,  0, 0xffffffff,  0, 0xffffffff };
			static const uint32_t mask[16] = { 0, 0, 0, 0, (N_MASK | Z_MASK), (N_MASK | Z_MASK), N_MASK, N_MASK,
				(C_MASK | Z_MASK), (C_MASK | Z_MASK), C_MASK, C_MASK, Z_MASK, Z_MASK, V_MASK, V_MASK };

			if (SR & mask[n])
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] = set_result[n];
			else
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] = unset_result[n];
		}
		else
		{
			LOG("Used reserved N value (%d) in hyperstone_set. PC = %08X\n", n, PC);
		}
	}
	else
	{
		if (n == 0)
		{
			(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] = (SP & 0xfffffe00) | (GET_FP << 2) | (((SP & 0x100) && (SIGN_BIT(SR) == 0)) ? 1 : 0);
		}
		else if (n >= 2)
		{
			static const uint32_t   set_result[16] = { 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0 };
			static const uint32_t unset_result[16] = { 0, 0, 1, 0, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1 };
			static const uint32_t mask[16] = { 0, 0, 0, 0, (N_MASK | Z_MASK), (N_MASK | Z_MASK), N_MASK, N_MASK,
				(C_MASK | Z_MASK), (C_MASK | Z_MASK), C_MASK, C_MASK, Z_MASK, Z_MASK, V_MASK, V_MASK };

			if (SR & mask[n])
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] = set_result[n];
			else
				(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] = unset_result[n];
		}
		else
		{
			LOG("Used reserved N value (%d) in hyperstone_set. PC = %08X\n", n, PC);
		}
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank DstGlobal, hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_mul()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = DstGlobal ? DST_CODE : ((DST_CODE + fp) & 0x3f);

	if ((SrcGlobal && src_code < 2) || (DstGlobal && dst_code < 2))
	{
		LOG("Denoted PC or SR in hyperstone_mul instruction. PC = %08X\n", PC);
		return;
	}

	const uint32_t dreg = (DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code];
	const uint32_t sreg = (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint32_t result = sreg * dreg;

	SR &= ~(Z_MASK | N_MASK);
	if (result == 0)
		SR |= Z_MASK;
	SR |= SIGN_TO_N(result);

	(DstGlobal ? m_core->global_regs : m_core->local_regs)[dst_code] = result;

	if ((int32_t(sreg) < -0x8000) || (int32_t(sreg) > 0x7fff) || (int32_t(dreg) < -0x8000) || (int32_t(dreg) > 0x7fff))
		m_core->icount -= 5 << m_core->clck_scale;
	else
		m_core->icount -= 3 << m_core->clck_scale;
}

void hyperstone_device::hyperstone_extend()
{
	m_instruction_length = (2<<19);
	const uint32_t func = m_pr16(PC);
	PC += 2;
	check_delay_PC();

	//TODO: add locks, overflow error and other things
	const uint32_t fp = GET_FP;
	const uint32_t vals = m_core->local_regs[(SRC_CODE + fp) & 0x3f];
	const uint32_t vald = m_core->local_regs[(DST_CODE + fp) & 0x3f];

	switch (func) // extended opcode
	{
		// signed or unsigned multiplication, single word product
		case EMUL:
		case EMUL_N: // used in "N" type cpu
			m_core->global_regs[15] = (uint32_t)(vals * vald);
			break;

		// unsigned multiplication, double word product
		case EMULU:
			set_double_word<GLOBAL>(14, 15, mulu_32x32(vals, vald));
			break;

		// signed multiplication, double word product
		case EMULS:
			set_double_word<GLOBAL>(14, 15, mul_32x32(vals, vald));
			break;

		// signed multiply/add, single word product sum
		case EMAC:
			m_core->global_regs[15] += (int32_t)vals * (int32_t)vald;
			break;

		// signed multiply/add, double word product sum
		case EMACD:
			set_double_word<GLOBAL>(14, 15, get_double_word<GLOBAL>(14, 15) + mul_32x32(vals, vald));
			break;

		// signed multiply/subtract, single word product difference
		case EMSUB:
			m_core->global_regs[15] -= (int32_t)vals * (int32_t)vald;
			break;

		// signed multiply/subtract, double word product difference
		case EMSUBD:
			set_double_word<GLOBAL>(14, 15, get_double_word<GLOBAL>(14, 15) - mul_32x32(vals, vald));
			break;

		// signed half-word multiply/add, single word product sum
		case EHMAC:
			m_core->global_regs[15] = m_core->global_regs[15] + get_lhs(vald) * get_lhs(vals) + get_rhs(vald) * get_rhs(vals);
			break;

		// signed half-word multiply/add, double word product sum
		case EHMACD:
		{
			int64_t result = get_double_word<GLOBAL>(14, 15) + int64_t(get_lhs(vald) * get_lhs(vals)) + int64_t(get_rhs(vald) * get_rhs(vals));
			set_double_word<GLOBAL>(14, 15, result);
			break;
		}

		// half-word complex multiply
		case EHCMULD:
			m_core->global_regs[14] = get_lhs(vald) * get_lhs(vals) - get_rhs(vald) * get_rhs(vals);
			m_core->global_regs[15] = get_lhs(vald) * get_rhs(vals) + get_rhs(vald) * get_lhs(vals);
			break;

		// half-word complex multiply/add
		case EHCMACD:
			m_core->global_regs[14] += get_lhs(vald) * get_lhs(vals) - get_rhs(vald) * get_rhs(vals);
			m_core->global_regs[15] += get_lhs(vald) * get_rhs(vals) + get_rhs(vald) * get_lhs(vals);
			break;

		// half-word (complex) add/subtract
		// Ls is not used and should denote the same register as Ld
		case EHCSUMD:
		{
			const uint32_t r14 = m_core->global_regs[14];
			const uint32_t r15 = m_core->global_regs[15];
			m_core->global_regs[14] = (((vals >> 16) + r14) << 16) | (((vals & 0xffff) + r15) & 0xffff);
			m_core->global_regs[15] = (((vals >> 16) - r14) << 16) | (((vals & 0xffff) - r15) & 0xffff);
			break;
		}

		// half-word (complex) add/subtract with fixed point adjustment
		// Ls is not used and should denote the same register as Ld
		case EHCFFTD:
		{
			const uint32_t r14 = m_core->global_regs[14];
			const uint32_t r15 = m_core->global_regs[15];
			m_core->global_regs[14] = (((((vals & 0xffff0000) >> 16) + (r14 >> 15)) << 16) & 0xffff0000) | (((vals & 0xffff) + (r15 >> 15)) & 0xffff);
			m_core->global_regs[15] = (((((vals & 0xffff0000) >> 16) - (r14 >> 15)) << 16) & 0xffff0000) | (((vals & 0xffff) - (r15 >> 15)) & 0xffff);
			break;
		}

		// half-word (complex) add/subtract with fixed point adjustment and shift
		// Ls is not used and should denote the same register as Ld
		case EHCFFTSD:
		{
			const uint32_t r14 = m_core->global_regs[14];
			const uint32_t r15 = m_core->global_regs[15];
			m_core->global_regs[14] = ((((((vals & 0xffff0000) >> 16) + (r14 >> 15)) >> 1) << 16) & 0xffff0000) | (((((vals & 0xffff) + (r15 >> 15)) >> 1) & 0xffff));
			m_core->global_regs[15] = ((((((vals & 0xffff0000) >> 16) - (r14 >> 15)) >> 1) << 16) & 0xffff0000) | (((((vals & 0xffff) - (r15 >> 15)) >> 1) & 0xffff));
			break;
		}

		default:
			LOG("Executed Illegal extended opcode (%X). PC = %08X\n", func, PC);
			break;
	}

	m_core->icount -= m_core->clock_cycles_1; // TODO: with the latency it can change
}


template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_ldwr()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t dreg = m_core->local_regs[(DST_CODE + fp) & 0x3f];

	if (!dreg)
	{
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	if (SrcGlobal)
		set_global_register(SRC_CODE, READ_W(dreg));
	else
		m_core->local_regs[(SRC_CODE + fp) & 0x3f] = READ_W(dreg);
	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_lddr()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dreg = m_core->local_regs[(DST_CODE + fp) & 0x3f];

	if (!dreg)
	{
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	if (SrcGlobal)
	{
		set_global_register(src_code, READ_W(dreg));
		set_global_register(src_code + 1, READ_W(dreg + 4));
	}
	else
	{
		m_core->local_regs[src_code] = READ_W(dreg);
		m_core->local_regs[(src_code + 1) & 0x3f] = READ_W(dreg + 4);
	}

	m_core->icount -= m_core->clock_cycles_2;
}

template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_ldwp()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t dst_code = (DST_CODE + fp) & 0x3f;
	const uint32_t dreg = m_core->local_regs[dst_code];

	if (!dreg)
	{
		m_core->local_regs[dst_code] = dreg + 4;
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	if (SrcGlobal)
	{
		set_global_register(SRC_CODE, READ_W(dreg));
		m_core->local_regs[dst_code] = dreg + 4;
	}
	else
	{
		const uint32_t src_code = (SRC_CODE + fp) & 0x3f;
		m_core->local_regs[src_code] = READ_W(dreg);
		// post increment the destination register if it's different from the source one
		// (needed by Hidden Catch)
		if (src_code != dst_code)
			m_core->local_regs[dst_code] = dreg + 4;
	}

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_lddp()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t dst_code = (DST_CODE + fp) & 0x3f;
	const uint32_t dreg = m_core->local_regs[dst_code];

	if (!dreg)
	{
		m_core->local_regs[dst_code] = dreg + 8;
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	if (SrcGlobal)
	{
		set_global_register(src_code, READ_W(dreg));
		set_global_register(src_code + 1, READ_W(dreg + 4));
		m_core->local_regs[dst_code] = dreg + 8;
	}
	else
	{
		const uint32_t srcf_code = (src_code + 1) & 0x3f;
		m_core->local_regs[src_code] = READ_W(dreg);
		m_core->local_regs[srcf_code] = READ_W(dreg + 4);

		// post increment the destination register if it's different from the source one
		// and from the "next source" one
		if (src_code != dst_code && srcf_code != dst_code)
			m_core->local_regs[dst_code] = dreg + 8;
	}

	m_core->icount -= m_core->clock_cycles_2;
}

template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_stwr()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t sreg = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint32_t dreg = m_core->local_regs[(DST_CODE + fp) & 0x3f];

	if (!dreg)
	{
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	WRITE_W(dreg, sreg);

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_stdr()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t srcf_code = SrcGlobal ? (SRC_CODE + 1) : ((src_code + 1) & 0x3f);
	const uint32_t sreg = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint32_t sregf = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[srcf_code];
	const uint32_t dreg = m_core->local_regs[(DST_CODE + GET_FP) & 0x3f];

	if (!dreg)
	{
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	WRITE_W(dreg, sreg);
	WRITE_W(dreg + 4, sregf);

	m_core->icount -= m_core->clock_cycles_2;
}

template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_stwp()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t sreg = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint32_t dst_code = (DST_CODE + fp) & 0x3f;
	const uint32_t dreg = m_core->local_regs[dst_code];

	m_core->local_regs[dst_code] = dreg + 4;

	if (!dreg)
	{
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	WRITE_W(dreg, sreg);

	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_stdp()
{
	check_delay_PC();

	const uint32_t fp = GET_FP;
	const uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	const uint32_t srcf_code = SrcGlobal ? (src_code + 1) : ((src_code + 1) & 0x3f);
	const uint32_t sreg = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];
	const uint32_t dst_code = (DST_CODE + fp) & 0x3f;
	const uint32_t dreg = m_core->local_regs[dst_code];

	m_core->local_regs[dst_code] = dreg + 8;

	if (!dreg)
	{
		execute_exception(TRAPNO_POINTER_ERROR);
		return;
	}

	WRITE_W(dreg, sreg);

	const uint32_t sregf = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[srcf_code];

	WRITE_W(dreg + 4, sregf);

	m_core->icount -= m_core->clock_cycles_2;
}

template <hyperstone_device::branch_condition Condition, hyperstone_device::condition_set CondSet>
void hyperstone_device::hyperstone_db()
{
	static const uint32_t condition_masks[6] = { V_MASK, Z_MASK, C_MASK, C_MASK | Z_MASK, N_MASK, N_MASK | Z_MASK };
	if (CondSet)
	{
		if (SR & condition_masks[Condition])
		{
			const int32_t offset = decode_pcrel();
			check_delay_PC();
			m_core->delay_slot = 1;
			m_core->delay_pc = PC + offset;
			m_core->intblock = 3;
			m_core->icount -= m_core->clock_cycles_2;
		}
		else
		{
			ignore_pcrel();
			check_delay_PC();
			m_core->icount -= m_core->clock_cycles_1;
		}
	}
	else
	{
		if (SR & condition_masks[Condition])
		{
			ignore_pcrel();
			check_delay_PC();
			m_core->icount -= m_core->clock_cycles_1;
		}
		else
		{
			const int32_t offset = decode_pcrel();
			check_delay_PC();
			m_core->delay_slot = 1;
			m_core->delay_pc = PC + offset;
			m_core->intblock = 3;
			m_core->icount -= m_core->clock_cycles_2;
		}
	}
}

void hyperstone_device::hyperstone_dbr()
{
	const int32_t offset = decode_pcrel();
	check_delay_PC();

	m_core->delay_slot = 1;
	m_core->delay_pc = PC + offset;
	m_core->intblock = 3;

	m_core->icount -= m_core->clock_cycles_2;
}

void hyperstone_device::hyperstone_frame()
{
	check_delay_PC();

	const uint8_t realfp = GET_FP - SRC_CODE;
	const uint8_t dst_code = DST_CODE;

	SET_FP(realfp);
	SET_FL(dst_code);
	SR &= ~M_MASK;

	int difference = util::sext(((SP & 0x1fc) >> 2) + (64 - 10) - (realfp + GET_FL), 7);

	if (difference < 0) // else it's finished
	{
		const bool tmp_flag = SP >= UB;

		do
		{
			WRITE_W(SP, m_core->local_regs[(SP & 0xfc) >> 2]);
			SP += 4;
			difference++;
		}
		while (difference < 0);

		if (tmp_flag)
			execute_exception(TRAPNO_FRAME_ERROR);
	}

	// TODO: More than 1 cycle!
	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::reg_bank SrcGlobal>
void hyperstone_device::hyperstone_call()
{
	uint16_t imm_1 = m_pr16(PC);
	PC += 2;

	int32_t extra_s = 0;

	if (imm_1 & 0x8000)
	{
		uint16_t imm_2 = m_pr16(PC);

		PC += 2;
		SET_ILC(3<<19);
		m_instruction_length = (3<<19);

		extra_s = imm_2;
		extra_s |= ((imm_1 & 0x3fff) << 16);

		if (imm_1 & 0x4000)
			extra_s |= 0xc0000000;
	}
	else
	{
		extra_s = imm_1 & 0x3fff;

		SET_ILC(2<<19);
		m_instruction_length = (2<<19);

		if (imm_1 & 0x4000)
			extra_s |= 0xffffc000;
	}

	check_delay_PC();

	uint32_t fp = GET_FP;
	uint32_t src_code = SrcGlobal ? SRC_CODE : ((SRC_CODE + fp) & 0x3f);
	uint32_t dst_code = DST_CODE;

	uint32_t sreg = (SrcGlobal && src_code == SR_REGISTER) ? 0 : (SrcGlobal ? m_core->global_regs : m_core->local_regs)[src_code];

	if (!DST_CODE)
		dst_code = 16;

	uint32_t dreg_index = dst_code + fp;
	m_core->local_regs[dreg_index & 0x3f] = (PC & ~1) | GET_S;
	m_core->local_regs[(dreg_index + 1) & 0x3f] = SR;

	SET_FP(fp + dst_code);
	SET_FL(6); //default value for call
	SR &= ~M_MASK;

	PC = (extra_s & ~1) + sreg;

	m_core->intblock = 2;

	//TODO: add interrupt locks, errors, ....

	// TODO: More than 1 cycle!
	m_core->icount -= m_core->clock_cycles_1;
}

template <hyperstone_device::branch_condition Condition, hyperstone_device::condition_set CondSet>
void hyperstone_device::hyperstone_b()
{
	static const uint32_t condition_masks[6] = { V_MASK, Z_MASK, C_MASK, C_MASK | Z_MASK, N_MASK, N_MASK | Z_MASK };
	if (CondSet)
	{
		if (SR & condition_masks[Condition])
		{
			hyperstone_br();
		}
		else
		{
			ignore_pcrel();
			check_delay_PC();
			m_core->icount -= m_core->clock_cycles_1;
		}
	}
	else
	{
		if (SR & condition_masks[Condition])
		{
			ignore_pcrel();
			check_delay_PC();
			m_core->icount -= m_core->clock_cycles_1;
		}
		else
		{
			hyperstone_br();
		}
	}
}
