/*==============================================================================
                      Warning: This file is auto-generated
================================================================================
                   Copyright 2016 Qualcomm Technologies Incorporated
                              All Rights Reserved
                     Qualcomm Confidential and Proprietary
==============================================================================*/
/*==============================================================================
                                  INCLUDES
==============================================================================*/
#include "bimc_config.h"
#include "HALhwio.h"
#include "bimc_seq_hwiobase.h"
#include "bimc_seq_hwioreg.h"
#include "bimc.h"
#include "bimc_rpm.h"



/*==============================================================================
                                  DATA
==============================================================================*/
uint32 bimc_global0_config[][2] =
{
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DT_AGG_CGC_CFG), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CFG), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DT_AGG_DBG_CTL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_CTRL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_SET_CTRL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MC_TIMESTAMP_SYNCH_STOP_CTRL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL), 0x00000001},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0), 0x000009C4},
  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL), 0x00000010},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_QOS_MPORT_POLICY_SEL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0, 0), 0x00000014},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_0, 1), 0x00000014},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1, 0), 0x00000100},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_1, 1), 0x00000100},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_2, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3, 0), 0x00000002},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAL_CFG_3, 1), 0x00000002},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND, 0), 0x00000004}, //Prev value 0x00000004 - changed ngamini
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CAPHY_CLK_EXTEND, 1), 0x00000004}, //Prev value 0x00000004 - changed ngamini
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_2X_MODE, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD, 0), 0x10000271},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_CLK_PERIOD, 1), 0x10000271},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND, 0), 0x00000004},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_DDRCC_CLK_EXTEND, 1), 0x00000004},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND, 0), 0x00000004},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_DQPHY_CLK_EXTEND, 1), 0x00000004},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_CFG, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG, 0), 0x00000001},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_DDRCC_REQ_AGGR_CFG, 1), 0x00000001},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_CTRL, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL, 0), 0x0000000F},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL, 1), 0x0000000F},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_CTRL, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL, 0), 0x00000007},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL, 1), 0x00000007},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG, 0), 0x80000004},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_HFSPC_CFG, 1), 0x80000004},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG, 0), 0x8010000F},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_LP_CLK_DIV_CFG, 1), 0x8010000F},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_CLK_SEL, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL, 0), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_PHY_PIPE_CLK_CTRL, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CAL_ENA, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_CAPHY, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DDRCC, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLKEN_DQPHY, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_SW_CLK_READY_OVERRIDE, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG, 0), 0x0000000C},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DFIn_LP_CFG, 1), 0x0000000C},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG, 0), 0x01000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DPEn_CGC_CFG, 1), 0x01000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DPEn_LOCAL_CGC_THRESHOLD, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n, 0), 0x00000500},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n, 2), 0x00000500},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DT_AGG_REQ_CFG_n, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD, 4), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_MPORTn_CLK_LOCAL_CGC_THRESHOLD, 5), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG, 0), 0x01000000},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_SCMOn_CGC_CFG, 1), 0x01000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_SCMOn_LOCAL_CGC_THRESHOLD, 1), 0x00000000},

  // BIMC state switching code from DDRSS DV
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 0, 0), 0x00990055},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 1, 0), 0x00990055},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 0, 1), 0x00990055},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 1, 1), 0x00990055},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 0, 2), 0x00860041},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 1, 2), 0x00860041},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 0, 3), 0x00860041},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 1, 3), 0x00860041},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 0, 4), 0x00990055},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 1, 4), 0x00990055},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 0, 5), 0x00860041},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 1, 5), 0x00860041},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 0, 6), 0x00990088},
  {HWIO_ADDRXI2((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_STATE_FOR_REQm, 1, 6), 0x00990088},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE, 0), 0x0000000F},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_END_STATE, 1), 0x0000000F},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE, 0), 0x00000008},
  {HWIO_ADDRXI((SEQ_BIMC_GLOBAL0_OFFSET), BIMC_MISC_GLOBAL_CSR_DDR_CHn_MCCC_SWITCH_STATE, 1), 0x00000008},
  {0x0, 0x0}
};

uint32 bimc_scmo_config[][2] =
{
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_CLOCK_CTRL), 0x00111111},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_CMD_BUF_CFG), 0x00000001},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_CMD_OPT_CFG0), 0x07021110},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_CMD_OPT_CFG1), 0x010A0B1F},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_CMD_OPT_CFG2), 0x00000804},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_CMD_OPT_CFG3), 0x0004001F},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_CMD_OPT_CFG4), 0x00000011},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FLUSH_CFG), 0x80320F08},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FLUSH_CMD), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSP_STATUS), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_GLOBAL_MON_CFG), 0x00000043},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_INTERRUPT_CLEAR), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_INTERRUPT_ENABLE), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_RCH_BKPR_CFG), 0x30307070},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_RCH_SELECT), 0x00000020},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_SLV_INTERLEAVE_CFG), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_WCH_BUF_CFG), 0x00000001},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_ADDR_BASE_CSn, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_ADDR_BASE_CSn, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_ADDR_MAP_CSn, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_ADDR_MAP_CSn, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_ADDR_MASK_CSn, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_ADDR_MASK_CSn, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG0, 1), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG0, 2), 0x00000000},
  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG0, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG1, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG1, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG1, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG2, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG2, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG2, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG3, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG3, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG3, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG4, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG4, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_CMD_OPT_CFG4, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_RCH_SELECT, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_RCH_SELECT, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_RCH_SELECT, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_THRESHOLD_CFG, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_THRESHOLD_CFG, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_SCMO_OFFSET), SCMO_CFG_FSPm_THRESHOLD_CFG, 3), 0x00000000},
  {0x0, 0x0}
};

uint32 bimc_dpe_config[][2] =
{
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CGC_CTRL), 0x0003FFFF},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_0), 0x23040510},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_1), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_10), 0x00021022},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_11), 0x0A000030},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_12), 0x0000FFFA},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_13), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_2), 0x82020000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_3), 0x00000011},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_4), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_5), 0x0FFFFFFF},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_6), 0x00000050},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_7), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_8), 0x03070307},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_9), 0x00101010},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_CONFIG_DQ_MAP), 0x00003100},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DERATE_TEMP_CTRL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_0), 0x000031A4},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_1), 0x60B440B4},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_10), 0x27532753},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_11), 0x504B504B},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_12), 0x504B504B},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_13), 0x603B6000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_14), 0X01003030},//0x03001027},//0x02001026 //Updated from 0x03001030 to 0X01002030 based on shmoo using SW boot
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_15), 0x000049CC},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_16), 0x0008200E},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_17), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_18), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_19), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_2), 0x40644064},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_20), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_21), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_22), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_23), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_24), 0x00000020},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_25), 0x3500124B},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_26), 0x00001908},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_27), 0x00000008},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_28), 0x0000000A},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_29), 0x00020008},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_3), 0x07080000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_30), 0x0080012C},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_31), 0x000F0023},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_32), 0x00100000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_33), 0x0010000B},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_34), 0x000009C4},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_35), 0x00000008},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_4), 0x0000804B},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_5), 0x40D240B4},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_6), 0x0190404B},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_7), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_8), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_9), 0x00003096},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_LP4_ODTLON_CNTL), 0x00000004},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_LP4_ODT_OFF_CNTL), 0x0023000F},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_DRAM_TIMING_LP4_ODT_ON_CNTL), 0x0023000F},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_RD), 0x40404000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_THRESHOLD_SEL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_WR), 0x80808000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_INTERRUPT_CLR), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_INTERRUPT_ENABLE), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_INTERRUPT_SET), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MASKED_WRITE_CNTL), 0x000000F8},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MPC_CONTROL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MPC_CONTROL_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_0), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_2), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_3), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_4), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_5), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_6), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_7), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TIME_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_AFTER_FREQ_SWITCH_WAIT_TYPE_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_0), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_2), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_3), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_4), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_5), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_6), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_7), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TIME_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_BEFORE_FREQ_SWITCH_WAIT_TYPE_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_DURING_FREQ_SWITCH), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_DURING_FREQ_SWITCH_WAIT_TIME), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_MRW_FREQ_SWITCH), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ODT_1PS_THRESHOLD_CTL), 0x0010044C},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ODT_CONFIG_0), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ODT_CONFIG_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_OE_PAD_DELAY_DEBUG_CTRL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_OPT_CTRL_0), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_OPT_CTRL_1), 0x00001100},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_PAD_PASSIVATION_1PS_THRESHOLD_CTL), 0x0010044C},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_PHY_RDDATA_EN_1PS_THRESHOLD_CTL), 0x0010044C},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_PWR_CTRL_0), 0x00010060},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RANKID_EARLY_OFFSET_CNTL), 0x00200723}, //0x00260023 //0x00200023
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RANKID_OFFSET_CNTL), 0x14400008},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RANK_ID_1PS_THRESHOLD_CTL), 0x00100320},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RCW_CTRL), 0x00010100},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RCW_CTRL_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RCW_RANK1_CTRL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RCW_RANK1_TDQSCK_CTRL0), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RCW_RANK1_TDQSCK_CTRL1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RCW_TDQSCK_CTRL0), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RCW_TDQSCK_CTRL1), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RD_POSTAMBLE_1PS_THRESHOLD_CTL), 0x00100000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_RD_PREAMBLE_1PS_THRESHOLD_CTL), 0x00100320},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_TIMER_0), 0x33A333A3},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_TIMER_1), 0x00007104},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_TIMER_2), 0x00100078},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_TIMER_3), 0x0000046B},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_TIMER_5), 0x03300303},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_WR_POSTAMBLE_1PS_THRESHOLD_CTL), 0x00100271},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_WR_PREAMBLE_1PS_THRESHOLD_CTL), 0x00100000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ZQCAL_FREQ_SWITCH), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_RD_N, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_RD_N, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_RD_N, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_WR_N, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_WR_N, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DPE_OFFSET), DPE_ELEVATE_PRI_WR_N, 3), 0x00000000},
  {0x0, 0x0}
};

uint32 bimc_shke_config[][2] =
{
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_AUTO_REFRESH_CNTL), 0x00000049},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_AUTO_REFRESH_CNTL_1), 0x00000049},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_AUTO_REFRESH_CNTL_2), 0x00080000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_CGC_CNTL), 0x00000001},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_CONFIG), 0x00148001},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_DERATE_REF_RANK0), 0x00000003},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_DERATE_REF_RANK1), 0x00000003},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_DRAM_DEBUG_CMD_0), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_DRAM_DEBUG_CMD_1), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_DRAM_DEBUG_CMD_2), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_DRAM_MANUAL_0), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_DRAM_MANUAL_1), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_INTERVAL_TIMER_CNTL), 0x04000400},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_INTERVAL_TIMER_CNTL_1), 0x01010500},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_INTERVAL_TIMER_CNTL_2), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_INTERVAL_TIMER_CNTL_3), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_INTERVAL_TIMER_CNTL_4), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_MPC_CNTL), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_MPC_RD_DATA_NE), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_MPC_RD_DATA_PE), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_MPC_STOP_TO_MRR_TIMER), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_MPC_WR_DATA_NE), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_MPC_WR_DATA_PE), 0x00000000},
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_MREG_ADDR_WDATA_CNTL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_PERIODIC_MRR), 0x00404000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_PERIODIC_ZQCAL), 0x00000800},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_SAFE_CTRL), 0x00000001},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_SELF_REFRESH_CNTL), 0x00032000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_VREF_TRAINING_CNTL), 0x00040000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_MODE_CTRL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK0_ZQL_END), 0x000001C2},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK0_ZQL_MASK), 0x000001FF},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK0_ZQL_START), 0x0000015E},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK0_ZQS_MASK), 0x000001FF},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK1_ZQL_END), 0x000001C2},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK1_ZQL_MASK), 0x000001FF},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK1_ZQL_START), 0x0000015E},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK1_ZQS_MASK), 0x000001FF},
  {0x0, 0x0}
};

uint32 bimc_dtts_config[][2] =
{
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_DTTS_CGC_CFG), 0x00000A0A},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_DTTS_DDR_BUS_REQ_CTL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_DTTS_PHY_UPDATE_REQ_CTL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_DBG_CTL), 0x00060000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_DBG_RELEASE_CTL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_RELEASE_CFG), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_RELEASE_CTL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_PXI_CTL), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_PXI_DDR_CNTRL), 0x00100000},
  
#if DSF_PXI_TRAINING_EN  
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_PAYLOAD_TABLEn, 0), 0x00100004}, //assert CKE0, wait for a few clock cycles
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_PAYLOAD_TABLEn, 1), 0x01200000}, // Activate - addr0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_PAYLOAD_TABLEn, 2), 0x0010000E}, // wait
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_PAYLOAD_TABLEn, 3), 0x0220601F}, //write/read - addr0 and repeat 31 times
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_PAYLOAD_TABLEn, 4), 0x0010001F}, //hold CKE0 until transaction finishes
  
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 0), 0x00100100}, //assert CKE0 R0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 1), 0x001E8100}, //Activate-1 R0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 2), 0x001F0100}, //Activate-2 R0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 3), 0x001C9100}, // Write-1 R0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 4), 0x001D2100}, //CAS-2 R0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 5), 0x001D1100}, // Read-1 R0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 6), 0x001D2100}, //CAS-2 R0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 8), 0x01100100}, //assert CKE0 R1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 9), 0x011E8100}, //Activate-1 R1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 10), 0x011F0100}, //Activate-2 R1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 11), 0x011C9100}, // Write-1 R1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 12), 0x011D2100}, //CAS-2 R1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 13), 0x011D1100}, // Read-1 R1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 14), 0x011D2100}, //CAS-2 R1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 16), 0x01100100}, //NOP rank 1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_CMD_TABLEn, 18), 0x00100100}, //NOP rank 0
  
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_ADDR_TABLEn, 0), 0x00100000},
  
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_CA_GPREG_TABLEn, 0),  0x00000008},
											
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 0),  0x3322115A},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 1),  0x77665544},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 2),  0xBBAA9988},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 3),  0xFFEEDDCC},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 4),  0x03020100},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 5),  0x07060504},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 6),  0x0B0A0908},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 7),  0x0F0E0D0C},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 8),  0x30201000},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 9),  0x70605040},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 10),  0xB0A09080},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 11),  0xF0E0D0C0},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 12),  0x76543210},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 13),  0xFEDCBA98},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 14),  0x01234567},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 15),  0x89ABCDEF},
												
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 0),  0x00000000},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 1),  0x11111111},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 2),  0x22222222},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 3),  0x33333333},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 4),  0x44444444},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 5),  0x55555555},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 6),  0x66666666},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 7),  0x88888888},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 8),  0x88888888},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 9),  0x99999999},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 10),  0xAAAAAAAA},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 11),  0x44444444},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 12),  0xCCCCCCCC},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 13),  0x22222222},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 14),  0x11111111},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_WDATA_TABLEn, 15),  0x00000000},
											
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_DMDBI_TABLEn, 0),  0x00000000},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_DMDBI_TABLEn, 1),  0x00000000},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_DMDBI_TABLEn, 2),  0x00000000},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_DMDBI_TABLEn, 3),  0x00000000},
												
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_DMDBI_TABLEn, 0),  0x00000000},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_DMDBI_TABLEn, 1),  0x0000F000},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_DMDBI_TABLEn, 2),  0x0000F000},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_DMDBI_TABLEn, 3),  0x0000FFF0},
  
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 0),  0xA5A5A5A5},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 1),  0x11111111},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 2),  0x22222222},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 3),  0x33333333},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 4),  0x44444444},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 5),  0x55555555},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 6),  0x66666666},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 7),  0x77777777},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 8),  0x88888888},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 9),  0x99999999},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 10),  0xAAAAAAAA},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 11),  0xBBBBBBBB},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 12),  0xCCCCCCCC},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 13),  0xDDDDDDDD},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 14),  0xEEEEEEEE},
  //{HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_RDATA_TABLEn, 15),  0xFFFFFFFF},
  
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_ELOG_TABLE_RWn, 0),  0x00000008},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_ELOG_TABLE_RWn, 1),  0x00000001},
			
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_GPREG_TABLEn, 0),  0x12345678},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_GPREG_TABLEn, 1),  0x9abcdef0},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_GPREG_TABLEn, 2),  0x38274837},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_RD_GPREG_TABLEn, 3),  0x94827463},
		
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_GPREG_TABLEn, 0),  0x12345678},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_GPREG_TABLEn, 1),  0x9abcdef0},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_GPREG_TABLEn, 2),  0x38274837},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_WR_GPREG_TABLEn, 3),  0x94827463},
  
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 0),  0x00115000}, //ck_en_r0 - 200MHz
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 1),  0x01101000}, // traffic_wr
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 2),  0x02100000}, // OE
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 3),  0x03100000}, // start DQS (1 BIMC clock for 2 cycle preamble)
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 4),  0x0010701F}, // continue DQS for 8 BIMC clocks and repeat 31 times
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 5),  0x03100000}, // DQS stop
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 6),  0x02103000}, //OE
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 7),  0x01100000}, //traffic_wr
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 8),  0x00000000}, 
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 9),  0x00000000}, 
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 10),  0x07117000}, //clken_rd - 200MHz
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 11),  0x08101000}, // traffic_rd
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 12),  0x09100000}, // ie
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 13),  0x0D100000}, // rcw open
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 14),  0x0E100000}, // rcw open
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 15),  0x0F105000}, //rcw open
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 16),  0x0010701E}, // continue rcw - 8 BIMC clocks, repeat 30 times
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 17),  0x0D100000}, // rcw close
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 18),  0x0E100000}, // rcw close
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 19),  0x0F105000}, // rcw close
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 20),  0x09102000}, // ie
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 21),  0x08100000}, //traffic_rd
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 22),  0x07100000}, //clken_rd
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_PAYLOAD_TABLEn, 23),  0x00000000}, 
  

  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 0),  0x00000100},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 1),  0x00000101},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 2),  0x00000102},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 3),  0x00000103},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 4),  0x00000104},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 5),  0x00000105},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 6),  0x00000106},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 7),  0x00000107},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 8),  0x00000108},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 9),  0x00000109},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 10),  0x0000010A},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 11),  0x0000010B},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 12),  0x0000010C},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 13),  0x0000010D},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 14),  0x00000010E},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_TASK_TABLEn, 15),  0x00000010F},

  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 0),  0x00000000}, //start clock (keep clock active)
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 1),  0x00000100}, // traffic_wr
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 2),  0x0000000C}, //OE
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 3),  0x00000060}, //wdata_en
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 4),  0x00000040}, //wdata_en p1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 5),  0x00000020}, //wdata_en p0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 6),  0x00000000},
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 7),  0x00000400}, //clken_rd (keep clock active)
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 8),  0x00000080}, //traffic_rd
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 9),  0x00000003}, //IE 
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 10),  0x001FE000},   //RCW
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 11),  0x001E0000},   //RCW p1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 12),  0x0001E000},   //RCW p0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 13),  0x00000000},   //RCW cycle 0
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 14),  0x001FE000},   //RCW cycle 1
  {HWIO_ADDRXI (SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET, DTTS_CFG_PXI_PHY_CTRL_CTL_PATTERN_TABLE1_n, 15),  0x00000000},   //RCW cycle 2
#endif
										
//  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_SW_PAYLOAD_START_ADDR), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_SEQN_START_PC, 0), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_SEQN_START_PC, 1), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_SEQN_START_PC, 2), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_SEQN_START_PC, 3), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_SEQN_START_PC, 4), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_SEQN_START_PC, 5), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_SEQN_START_PC, 6), 0x00000000},
//  {HWIO_ADDRXI((SEQ_BIMC_BIMC_S_DDR0_DTTS_CFG_OFFSET), DTTS_CFG_FW_SEQN_START_PC, 7), 0x00000000},
  {0x0, 0x0}
};

uint32 bimc_global0_config_ch_diff[][2] =
{
  {0x0, 0x0}
};

uint32 bimc_scmo_config_ch_diff[][2] =
{
  {0x0, 0x0}
};

uint32 bimc_dpe_config_ch_diff[][2] =
{
  {0x0, 0x0}
};

uint32 bimc_shke_config_ch_diff[][2] =
{
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_PERIODIC_ZQCAL_1), 0x00030034},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK0_ZQS_END), 0x0000003C},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK0_ZQS_START), 0x00000000},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK1_ZQS_END), 0x0000008C},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR0_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK1_ZQS_START), 0x00000050},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR1_SHKE_OFFSET), SHKE_PERIODIC_ZQCAL_1), 0x00020034},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR1_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK0_ZQS_END), 0x000000DC},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR1_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK0_ZQS_START), 0x000000A0},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR1_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK1_ZQS_END), 0x0000012C},
  {HWIO_ADDRX((SEQ_BIMC_BIMC_S_DDR1_SHKE_OFFSET), SHKE_ZQ_SYNCED_RANK1_ZQS_START), 0x000000F0},
  {0x0, 0x0}
};

uint32 bimc_dtts_config_ch_diff[][2] =
{
  {0x0, 0x0}
};


/* BIMC config differences compared to MSM V1 */
uint32 bimc_global0_config_diff[][2] =
{
  {0x0, 0x0}
};

uint32 bimc_scmo_config_diff[][2] =
{
  {0x0, 0x0}
};

uint32 bimc_dpe_config_diff[][2] =
{
  {0x0, 0x0}
};

uint32 bimc_shke_config_diff[][2] =
{
  {0x0, 0x0}
};

uint32 bimc_dtts_config_diff[][2] =
{
  {0x0, 0x0}
};

/* BIMC base config */
uint32 (*bimc_global0_config_base)[2]       = bimc_global0_config;
uint32 (*bimc_scmo_config_base)[2]          = bimc_scmo_config;
uint32 (*bimc_dpe_config_base)[2]           = bimc_dpe_config;
uint32 (*bimc_shke_config_base)[2]          = bimc_shke_config;
uint32 (*bimc_dtts_config_base)[2]          = bimc_dtts_config;

/* BIMC config for diff settings accrose channels*/
uint32 (*bimc_global0_config_ch_delta)[2]      = bimc_global0_config_ch_diff;
uint32 (*bimc_scmo_config_ch_delta)[2]         = bimc_scmo_config_ch_diff;
uint32 (*bimc_dpe_config_ch_delta)[2]          = bimc_dpe_config_ch_diff;
uint32 (*bimc_shke_config_ch_delta)[2]         = bimc_shke_config_ch_diff;
uint32 (*bimc_dtts_config_ch_delta)[2]         = bimc_dtts_config_ch_diff;


/* BIMC delta config compared to base */
uint32 (*bimc_global0_config_delta)[2]      = bimc_global0_config_diff;
uint32 (*bimc_scmo_config_delta)[2]         = bimc_scmo_config_diff;
uint32 (*bimc_dpe_config_delta)[2]          = bimc_dpe_config_diff;
uint32 (*bimc_shke_config_delta)[2]         = bimc_shke_config_diff;
uint32 (*bimc_dtts_config_delta)[2]         = bimc_dtts_config_diff;


/*==============================================================================
                                  FUNCTIONS
==============================================================================*/
void bimc_set_config
(
  DDR_STRUCT *ddr,
  uint32 offset,
  uint32 (*bimc_config_base)[2], uint32 (*bimc_config_ch_delta)[2], uint32 (*bimc_config_delta)[2]
)
{
  uint32 reg = 0;
  uint8  ch = 0;
  uint32 ch_offset = offset;

  /* Populate base config */
  if (bimc_config_base != NULL)
  {
     if (bimc_config_base != bimc_global0_config)
     {
        for (ch=0; ch < 2; ch++)
        {
           ch_offset += BIMC_CH_OFFSET*ch;

           for (reg = 0; bimc_config_base[reg][0] != 0; reg++)
           {
             out_dword(bimc_config_base[reg][0] + ch_offset, bimc_config_base[reg][1]);
           }
        }
        ch_offset = offset;
     }
     else 
     {
        for (reg = 0; bimc_config_base[reg][0] != 0; reg++)
        {
          out_dword(bimc_config_base[reg][0] + offset, bimc_config_base[reg][1]);
        }
     }
  }

  /* Populate channel delta config */
  if (bimc_config_ch_delta != NULL)
  {
    for (reg = 0; bimc_config_ch_delta[reg][0] != 0; reg++)
    {
      out_dword(bimc_config_ch_delta[reg][0] + offset, bimc_config_ch_delta[reg][1]);
    }
  }


  /* Populate version delta config */
    if (((ddr->misc.platform_id == (DDR_SOC_MSM8997_V1 >> 16)) && (ddr->misc.chip_version >= 0x0200))
       || ((ddr->misc.platform_id == (DDR_SOC_MSM8998_V1 >> 16)) && (ddr->misc.chip_version >= 0x0200)))
    {
        if (bimc_config_delta != bimc_global0_config_delta)
        {
            for (ch=0; ch < 2; ch++)
            {
                ch_offset += BIMC_CH_OFFSET*ch;

                for (reg = 0; bimc_config_delta[reg][0] != 0; reg++)
                {
                    out_dword(bimc_config_delta[reg][0] + ch_offset, bimc_config_delta[reg][1]);
                }
            }
            ch_offset = offset;
        }
        else 
        {
            for (reg = 0; bimc_config_delta[reg][0] != 0; reg++)
            {
                out_dword(bimc_config_delta[reg][0] + offset, bimc_config_delta[reg][1]);
            }
        }
    }


}
