{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742149030268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742149030268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 18:17:10 2025 " "Processing started: Sun Mar 16 18:17:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742149030268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149030268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inner_function -c inner_function " "Command: quartus_map --read_settings_files=on --write_settings_files=off inner_function -c inner_function" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149030268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742149030552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742149030552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_div_128.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_div_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_div_128 " "Found entity 1: fp_div_128" {  } { { "fp_div_128.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_div_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_div_2.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_div_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_div_2 " "Found entity 1: fp_div_2" {  } { { "fp_div_2.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_div_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036564 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cordic_t.v " "Can't analyze file -- file cordic_t.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1742149036565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cordic_cosine.v(48) " "Verilog HDL information at cordic_cosine.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "cordic_cosine.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/cordic_cosine.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742149036566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cosine.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic_cosine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_cosine " "Found entity 1: cordic_cosine" {  } { { "cordic_cosine.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/cordic_cosine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inner_function.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inner_function.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inner_function " "Found entity 1: inner_function" {  } { { "inner_function.bdf" "" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_to_fix.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_to_fix.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_to_fix " "Found entity 1: fp_to_fix" {  } { { "fp_to_fix.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_to_fix/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_to_fix/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_to_fix) " "Found design unit 1: dspba_library_package (fp_to_fix)" {  } { { "fp_to_fix/dspba_library_package.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_to_fix/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_to_fix/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_to_fix/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_to_fix/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_to_fix/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036806 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_to_fix/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036806 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_to_fix/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036806 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_to_fix/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_to_fix/fp_to_fix_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_to_fix/fp_to_fix_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_to_fix_0002-normal " "Found design unit 1: fp_to_fix_0002-normal" {  } { { "fp_to_fix/fp_to_fix_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/fp_to_fix_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036807 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_to_fix_0002 " "Found entity 1: fp_to_fix_0002" {  } { { "fp_to_fix/fp_to_fix_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/fp_to_fix_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix_to_fp.v 1 1 " "Found 1 design units, including 1 entities, in source file fix_to_fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fix_to_fp " "Found entity 1: fix_to_fp" {  } { { "fix_to_fp.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix_to_fp/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fix_to_fp/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fix_to_fp) " "Found design unit 1: dspba_library_package (fix_to_fp)" {  } { { "fix_to_fp/dspba_library_package.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix_to_fp/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fix_to_fp/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fix_to_fp/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036811 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fix_to_fp/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036811 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fix_to_fp/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036811 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fix_to_fp/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036811 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fix_to_fp/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036811 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fix_to_fp/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix_to_fp/fix_to_fp_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fix_to_fp/fix_to_fp_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fix_to_fp_0002-normal " "Found design unit 1: fix_to_fp_0002-normal" {  } { { "fix_to_fp/fix_to_fp_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/fix_to_fp_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036812 ""} { "Info" "ISGN_ENTITY_NAME" "1 fix_to_fp_0002 " "Found entity 1: fix_to_fp_0002" {  } { { "fix_to_fp/fix_to_fp_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/fix_to_fp_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_sub " "Found entity 1: fp_sub" {  } { { "fp_sub.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_sub/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_sub) " "Found design unit 1: dspba_library_package (fp_sub)" {  } { { "fp_sub/dspba_library_package.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_sub/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_sub/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_sub/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_sub/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036816 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_sub/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036816 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_sub/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036816 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_sub/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub/fp_sub_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_sub/fp_sub_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_sub_0002-normal " "Found design unit 1: fp_sub_0002-normal" {  } { { "fp_sub/fp_sub_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036818 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_sub_0002 " "Found entity 1: fp_sub_0002" {  } { { "fp_sub/fp_sub_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_128.v 2 2 " "Found 2 design units, including 2 entities, in source file const_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_128_lpm_constant_319 " "Found entity 1: const_128_lpm_constant_319" {  } { { "const_128.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/const_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036820 ""} { "Info" "ISGN_ENTITY_NAME" "2 const_128 " "Found entity 2: const_128" {  } { { "const_128.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/const_128.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mul " "Found entity 1: fp_mul" {  } { { "fp_mul.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_mul/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_mul) " "Found design unit 1: dspba_library_package (fp_mul)" {  } { { "fp_mul/dspba_library_package.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_mul/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_mul/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_mul/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_mul/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036823 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_mul/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036823 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_mul/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036823 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_mul/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul/fp_mul_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mul/fp_mul_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mul_0002-normal " "Found design unit 1: fp_mul_0002-normal" {  } { { "fp_mul/fp_mul_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/fp_mul_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036825 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mul_0002 " "Found entity 1: fp_mul_0002" {  } { { "fp_mul/fp_mul_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/fp_mul_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "fp_add.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_add/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_add) " "Found design unit 1: dspba_library_package (fp_add)" {  } { { "fp_add/dspba_library_package.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_add/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036829 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036829 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036829 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/fp_add_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_add/fp_add_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_0002-normal " "Found design unit 1: fp_add_0002-normal" {  } { { "fp_add/fp_add_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036832 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_0002 " "Found entity 1: fp_add_0002" {  } { { "fp_add/fp_add_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742149036832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149036832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inner_function " "Elaborating entity \"inner_function\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742149036874 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_en " "Pin \"clk_en\" not connected" {  } { { "inner_function.bdf" "" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 160 24 192 176 "clk_en" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1742149036875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_cosine cordic_cosine:inst " "Elaborating entity \"cordic_cosine\" for hierarchy \"cordic_cosine:inst\"" {  } { { "inner_function.bdf" "inst" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 512 784 976 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_to_fix fp_to_fix:inst4 " "Elaborating entity \"fp_to_fix\" for hierarchy \"fp_to_fix:inst4\"" {  } { { "inner_function.bdf" "inst4" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 472 608 752 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_to_fix_0002 fp_to_fix:inst4\|fp_to_fix_0002:fp_to_fix_inst " "Elaborating entity \"fp_to_fix_0002\" for hierarchy \"fp_to_fix:inst4\|fp_to_fix_0002:fp_to_fix_inst\"" {  } { { "fp_to_fix.v" "fp_to_fix_inst" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fp_to_fix_0002.vhd(51) " "Verilog HDL or VHDL warning at fp_to_fix_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "fp_to_fix/fp_to_fix_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/fp_to_fix_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742149036886 "|inner_function|fp_to_fix:inst4|fp_to_fix_0002:fp_to_fix_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_to_fix:inst4\|fp_to_fix_0002:fp_to_fix_inst\|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_to_fix:inst4\|fp_to_fix_0002:fp_to_fix_inst\|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1\"" {  } { { "fp_to_fix/fp_to_fix_0002.vhd" "redist0_signX_uid25_fpToFxPTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/fp_to_fix_0002.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_to_fix:inst4\|fp_to_fix_0002:fp_to_fix_inst\|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_to_fix:inst4\|fp_to_fix_0002:fp_to_fix_inst\|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1\"" {  } { { "fp_to_fix/fp_to_fix_0002.vhd" "redist1_frac_x_uid10_fpToFxPTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_to_fix/fp_to_fix_0002.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_div_128 fp_div_128:inst2 " "Elaborating entity \"fp_div_128\" for hierarchy \"fp_div_128:inst2\"" {  } { { "inner_function.bdf" "inst2" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 512 384 576 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_div_128.v(7) " "Verilog HDL assignment warning at fp_div_128.v(7): truncated value with size 32 to match size of target (8)" {  } { { "fp_div_128.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_div_128.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742149036889 "|inner_function|fp_div_128:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sub fp_sub:inst3 " "Elaborating entity \"fp_sub\" for hierarchy \"fp_sub:inst3\"" {  } { { "inner_function.bdf" "inst3" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 472 224 368 696 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sub_0002 fp_sub:inst3\|fp_sub_0002:fp_sub_inst " "Elaborating entity \"fp_sub_0002\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\"" {  } { { "fp_sub.v" "fp_sub_inst" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fp_sub_0002.vhd(52) " "Verilog HDL or VHDL warning at fp_sub_0002.vhd(52): object \"VCC_q\" assigned a value but never read" {  } { { "fp_sub/fp_sub_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742149036893 "|inner_function|fp_sub:inst3|fp_sub_0002:fp_sub_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:effSub_uid53_fpSubTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:effSub_uid53_fpSubTest_delay\"" {  } { { "fp_sub/fp_sub_0002.vhd" "effSub_uid53_fpSubTest_delay" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1\"" {  } { { "fp_sub/fp_sub_0002.vhd" "redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1\"" {  } { { "fp_sub/fp_sub_0002.vhd" "redist11_frac_aSig_uid23_fpSubTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1\"" {  } { { "fp_sub/fp_sub_0002.vhd" "redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist6_sigA_uid51_fpSubTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist6_sigA_uid51_fpSubTest_b_2\"" {  } { { "fp_sub/fp_sub_0002.vhd" "redist6_sigA_uid51_fpSubTest_b_2" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1\"" {  } { { "fp_sub/fp_sub_0002.vhd" "redist12_exp_aSig_uid22_fpSubTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1\"" {  } { { "fp_sub/fp_sub_0002.vhd" "redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_sub:inst3\|fp_sub_0002:fp_sub_inst\|dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1\"" {  } { { "fp_sub/fp_sub_0002.vhd" "redist3_fracGRS_uid85_fpSubTest_q_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_sub/fp_sub_0002.vhd" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_128 const_128:inst6 " "Elaborating entity \"const_128\" for hierarchy \"const_128:inst6\"" {  } { { "inner_function.bdf" "inst6" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 640 72 184 688 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_128_lpm_constant_319 const_128:inst6\|const_128_lpm_constant_319:const_128_lpm_constant_319_component " "Elaborating entity \"const_128_lpm_constant_319\" for hierarchy \"const_128:inst6\|const_128_lpm_constant_319:const_128_lpm_constant_319_component\"" {  } { { "const_128.v" "const_128_lpm_constant_319_component" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/const_128.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add fp_add:inst11 " "Elaborating entity \"fp_add\" for hierarchy \"fp_add:inst11\"" {  } { { "inner_function.bdf" "inst11" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 200 768 912 424 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_0002 fp_add:inst11\|fp_add_0002:fp_add_inst " "Elaborating entity \"fp_add_0002\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\"" {  } { { "fp_add.v" "fp_add_inst" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036920 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fp_add_0002.vhd(52) " "Verilog HDL or VHDL warning at fp_add_0002.vhd(52): object \"VCC_q\" assigned a value but never read" {  } { { "fp_add/fp_add_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742149036923 "|inner_function|fp_add:inst11|fp_add_0002:fp_add_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:effSub_uid52_fpAddTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:effSub_uid52_fpAddTest_delay\"" {  } { { "fp_add/fp_add_0002.vhd" "effSub_uid52_fpAddTest_delay" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1\"" {  } { { "fp_add/fp_add_0002.vhd" "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1\"" {  } { { "fp_add/fp_add_0002.vhd" "redist11_frac_aSig_uid22_fpAddTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1\"" {  } { { "fp_add/fp_add_0002.vhd" "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2\"" {  } { { "fp_add/fp_add_0002.vhd" "redist6_sigA_uid50_fpAddTest_b_2" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1\"" {  } { { "fp_add/fp_add_0002.vhd" "redist12_exp_aSig_uid21_fpAddTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1\"" {  } { { "fp_add/fp_add_0002.vhd" "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_add:inst11\|fp_add_0002:fp_add_inst\|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1\"" {  } { { "fp_add/fp_add_0002.vhd" "redist3_fracGRS_uid84_fpAddTest_q_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_add/fp_add_0002.vhd" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_div_2 fp_div_2:inst7 " "Elaborating entity \"fp_div_2\" for hierarchy \"fp_div_2:inst7\"" {  } { { "inner_function.bdf" "inst7" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 88 224 416 168 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_div_2.v(7) " "Verilog HDL assignment warning at fp_div_2.v(7): truncated value with size 32 to match size of target (8)" {  } { { "fp_div_2.v" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_div_2.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742149036952 "|inner_function|fp_div_2:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mul fp_mul:inst10 " "Elaborating entity \"fp_mul\" for hierarchy \"fp_mul:inst10\"" {  } { { "inner_function.bdf" "inst10" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 200 584 728 424 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mul_0002 fp_mul:inst10\|fp_mul_0002:fp_mul_inst " "Elaborating entity \"fp_mul_0002\" for hierarchy \"fp_mul:inst10\|fp_mul_0002:fp_mul_inst\"" {  } { { "fp_mul.v" "fp_mul_inst" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid105_prod_uid47_fpMulTest_cma_reset fp_mul_0002.vhd(164) " "Verilog HDL or VHDL warning at fp_mul_0002.vhd(164): object \"prodXY_uid105_prod_uid47_fpMulTest_cma_reset\" assigned a value but never read" {  } { { "fp_mul/fp_mul_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/fp_mul_0002.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742149036955 "|inner_function|fp_mul:inst10|fp_mul_0002:fp_mul_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mul:inst10\|fp_mul_0002:fp_mul_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mul:inst10\|fp_mul_0002:fp_mul_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "fp_mul/fp_mul_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/fp_mul_0002.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mul:inst10\|fp_mul_0002:fp_mul_inst\|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mul:inst10\|fp_mul_0002:fp_mul_inst\|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay\"" {  } { { "fp_mul/fp_mul_0002.vhd" "prodXY_uid105_prod_uid47_fpMulTest_cma_delay" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/fp_mul_0002.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mul:inst10\|fp_mul_0002:fp_mul_inst\|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mul:inst10\|fp_mul_0002:fp_mul_inst\|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2\"" {  } { { "fp_mul/fp_mul_0002.vhd" "redist1_expSum_uid44_fpMulTest_q_2" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fp_mul/fp_mul_0002.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149036970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fix_to_fp fix_to_fp:inst5 " "Elaborating entity \"fix_to_fp\" for hierarchy \"fix_to_fp:inst5\"" {  } { { "inner_function.bdf" "inst5" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 472 1016 1160 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149037005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fix_to_fp_0002 fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst " "Elaborating entity \"fix_to_fp_0002\" for hierarchy \"fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\"" {  } { { "fix_to_fp.v" "fix_to_fp_inst" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149037007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fix_to_fp_0002.vhd(51) " "Verilog HDL or VHDL warning at fix_to_fp_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "fix_to_fp/fix_to_fp_0002.vhd" "" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/fix_to_fp_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742149037008 "|inner_function|fix_to_fp:inst5|fix_to_fp_0002:fix_to_fp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\|dspba_delay:redist2_signX_uid6_fxpToFPTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\|dspba_delay:redist2_signX_uid6_fxpToFPTest_b_2\"" {  } { { "fix_to_fp/fix_to_fp_0002.vhd" "redist2_signX_uid6_fxpToFPTest_b_2" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/fix_to_fp_0002.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149037009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\|dspba_delay:redist1_y_uid9_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\|dspba_delay:redist1_y_uid9_fxpToFPTest_b_1\"" {  } { { "fix_to_fp/fix_to_fp_0002.vhd" "redist1_y_uid9_fxpToFPTest_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/fix_to_fp_0002.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149037010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay\"" {  } { { "fix_to_fp/fix_to_fp_0002.vhd" "vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/fix_to_fp_0002.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149037012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fix_to_fp:inst5\|fix_to_fp_0002:fix_to_fp_inst\|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1\"" {  } { { "fix_to_fp/fix_to_fp_0002.vhd" "redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1" { Text "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/fix_to_fp/fix_to_fp_0002.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149037014 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742149039385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/output_files/inner_function.map.smsg " "Generated suppressed messages file C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/output_files/inner_function.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149040827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742149041088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742149041088 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_en " "No output dependent on input pin \"clk_en\"" {  } { { "inner_function.bdf" "" { Schematic "C:/Users/Galileo/Projects/ELEC60011-fpga/inner_function/inner_function.bdf" { { 160 24 192 176 "clk_en" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742149041306 "|inner_function|clk_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742149041306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4025 " "Implemented 4025 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742149041315 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742149041315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3953 " "Implemented 3953 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742149041315 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1742149041315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742149041315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742149041336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 18:17:21 2025 " "Processing ended: Sun Mar 16 18:17:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742149041336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742149041336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742149041336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742149041336 ""}
