INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Apple/Desktop/FPGA_AP/pattern/pattern.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Apple/Desktop/FPGA_AP/pattern/pattern.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
