############################################################### 
# Generated by: pathviz (Version: 0.0)
# OS: Linux x86_64(Host: cortustools)
# Generated on: Fri Mar 28 17:03:21 2025
# Design: s382
############################################################### 
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN s382 ;

UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
DESIGN FE_CORE_BOX_UR_X REAL 51.840 ;
DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
DESIGN FE_CORE_BOX_UR_Y REAL 52.920 ;
END PROPERTYDEFINITIONS 

DIEAREA ( 0 0 ) ( 51840 52920 ) ;

ROW COREROW_0 CoreSite 0 0 FS DO 108 BY 1 STEP 480 0 ;
ROW COREROW_1 CoreSite 0 3780 N DO 108 BY 1 STEP 480 0 ;
ROW COREROW_2 CoreSite 0 7560 FS DO 108 BY 1 STEP 480 0 ;
ROW COREROW_3 CoreSite 0 11340 N DO 108 BY 1 STEP 480 0 ;
ROW COREROW_4 CoreSite 0 15120 FS DO 108 BY 1 STEP 480 0 ;
ROW COREROW_5 CoreSite 0 18900 N DO 108 BY 1 STEP 480 0 ;
ROW COREROW_6 CoreSite 0 22680 FS DO 108 BY 1 STEP 480 0 ;
ROW COREROW_7 CoreSite 0 26460 N DO 108 BY 1 STEP 480 0 ;
ROW COREROW_8 CoreSite 0 30240 FS DO 108 BY 1 STEP 480 0 ;
ROW COREROW_9 CoreSite 0 34020 N DO 108 BY 1 STEP 480 0 ;
ROW COREROW_10 CoreSite 0 37800 FS DO 108 BY 1 STEP 480 0 ;
ROW COREROW_11 CoreSite 0 41580 N DO 108 BY 1 STEP 480 0 ;
ROW COREROW_12 CoreSite 0 45360 FS DO 108 BY 1 STEP 480 0 ;
ROW COREROW_13 CoreSite 0 49140 N DO 108 BY 1 STEP 480 0 ;

TRACKS X 0 DO 123 STEP 420 LAYER Metal4 ;
TRACKS Y 0 DO 125 STEP 420 LAYER Metal4 ;
TRACKS X 0 DO 108 STEP 480 LAYER Metal5 ;
TRACKS Y 0 DO 110 STEP 480 LAYER Metal5 ;
TRACKS X 0 DO 108 STEP 480 LAYER Metal1 ;
TRACKS Y 0 DO 110 STEP 480 LAYER Metal1 ;
TRACKS X 0 DO 123 STEP 420 LAYER Metal2 ;
TRACKS Y 0 DO 125 STEP 420 LAYER Metal2 ;
TRACKS X 0 DO 108 STEP 480 LAYER Metal3 ;
TRACKS Y 0 DO 110 STEP 480 LAYER Metal3 ;
TRACKS X 2000 DO 12 STEP 4000 LAYER TopMetal2 ;
TRACKS Y 2000 DO 13 STEP 4000 LAYER TopMetal2 ;
TRACKS X 1640 DO 22 STEP 2280 LAYER TopMetal1 ;
TRACKS Y 1640 DO 23 STEP 2280 LAYER TopMetal1 ;

COMPONENTS 103 ;
- \DFF_11/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 26880 15120 ) FS ;
- U63 sg13g2_and3_1 
  + PLACED ( 16800 22680 ) FS ;
- U62 sg13g2_o21ai_1 
  + PLACED ( 2880 11340 ) N ;
- U61 sg13g2_xnor2_1 
  + PLACED ( 19200 30240 ) FS ;
- U60 sg13g2_nand3_1 
  + PLACED ( 7680 22680 ) FS ;
- \DFF_10/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 23520 11340 ) N ;
- U67 sg13g2_o21ai_1 
  + PLACED ( 9600 18900 ) N ;
- \DFF_4/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 21600 0 ) FS ;
- U66 sg13g2_and3_1 
  + PLACED ( 12480 45360 ) FS ;
- U65 sg13g2_xnor2_1 
  + PLACED ( 12000 0 ) FS ;
- U64 sg13g2_xnor2_1 
  + PLACED ( 11040 26460 ) N ;
- U72 sg13g2_o21ai_1 
  + PLACED ( 1920 45360 ) FS ;
- U73 sg13g2_nand4_1 
  + PLACED ( 4800 34020 ) N ;
- U70 sg13g2_a21o_1 
  + PLACED ( 16800 37800 ) FS ;
- \DFF_5/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 38400 30240 ) FS ;
- U69 sg13g2_a22oi_1 
  + PLACED ( 1920 0 ) FS ;
- U71 sg13g2_o21ai_1 
  + PLACED ( 2400 34020 ) N ;
- U68 sg13g2_o21ai_1 
  + PLACED ( 9600 30240 ) FS ;
- U76 sg13g2_a21o_1 
  + PLACED ( 7200 45360 ) FS ;
- U77 sg13g2_xnor2_1 
  + PLACED ( 20160 37800 ) FS ;
- U74 sg13g2_xnor2_1 
  + PLACED ( 44640 26460 ) N ;
- U75 sg13g2_and3_1 
  + PLACED ( 14880 26460 ) N ;
- U78 sg13g2_nand3_1 
  + PLACED ( 12000 18900 ) N ;
- U79 sg13g2_nand2b_1 
  + PLACED ( 6240 0 ) FS ;
- \DFF_20/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 39360 37800 ) FS ;
- U81 sg13g2_or3_1 
  + PLACED ( 4800 26460 ) N ;
- U80 sg13g2_or3_1 
  + PLACED ( 23520 15120 ) FS ;
- U27 sg13g2_nor2_2 
  + PLACED ( 7680 49140 ) N ;
- U26 sg13g2_nand2_2 
  + PLACED ( 24000 37800 ) FS ;
- \DFF_12/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 24000 41580 ) N ;
- U82 sg13g2_tiehi 
  + PLACED ( 1920 18900 ) N ;
- U25 sg13g2_a21oi_2 
  + PLACED ( 18240 26460 ) N ;
- \DFF_6/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 37920 45360 ) FS ;
- U24 sg13g2_nor2_2 
  + PLACED ( 48480 26460 ) N ;
- U23 sg13g2_nand2_2 
  + PLACED ( 10560 34020 ) N ;
- U22 sg13g2_nor2_2 
  + PLACED ( 4320 45360 ) FS ;
- U21 sg13g2_nor3_2 
  + PLACED ( 25920 34020 ) N ;
- U20 sg13g2_nor2_2 
  + PLACED ( 0 11340 ) N ;
- U36 sg13g2_nand2_2 
  + PLACED ( 6720 18900 ) N ;
- \DFF_7/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 5280 11340 ) N ;
- U37 sg13g2_nand2_2 
  + PLACED ( 12480 15120 ) FS ;
- U34 sg13g2_nand2_2 
  + PLACED ( 4800 30240 ) FS ;
- U35 sg13g2_a21oi_2 
  + PLACED ( 12960 37800 ) FS ;
- \DFF_13/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 26880 18900 ) N ;
- U32 sg13g2_nor2_2 
  + PLACED ( 30240 34020 ) N ;
- \DFF_8/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 26880 37800 ) FS ;
- U33 sg13g2_nand2_2 
  + PLACED ( 8160 26460 ) N ;
- U30 sg13g2_a21oi_2 
  + PLACED ( 13440 34020 ) N ;
- U29 sg13g2_nor3_2 
  + PLACED ( 21600 34020 ) N ;
- U31 sg13g2_nor3_2 
  + PLACED ( 12000 30240 ) FS ;
- U41 sg13g2_inv_2 
  + PLACED ( 22080 26460 ) N ;
- U28 sg13g2_nor3_2 
  + PLACED ( 15360 49140 ) N ;
- U40 sg13g2_inv_2 
  + PLACED ( 0 26460 ) N ;
- U43 sg13g2_inv_2 
  + PLACED ( 8640 0 ) FS ;
- \DFF_9/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 14400 18900 ) N ;
- U42 sg13g2_inv_2 
  + PLACED ( 0 0 ) FS ;
- U45 sg13g2_inv_2 
  + PLACED ( 0 18900 ) N ;
- U44 sg13g2_inv_2 
  + PLACED ( 36000 34020 ) N ;
- U47 sg13g2_inv_2 
  + PLACED ( 0 45360 ) FS ;
- U38 sg13g2_inv_2 
  + PLACED ( 8160 37800 ) FS ;
- U46 sg13g2_inv_2 
  + PLACED ( 7680 30240 ) FS ;
- U50 sg13g2_inv_2 
  + PLACED ( 0 30240 ) FS ;
- U39 sg13g2_inv_2 
  + PLACED ( 6240 37800 ) FS ;
- U49 sg13g2_inv_2 
  + PLACED ( 5760 22680 ) FS ;
- U51 sg13g2_inv_2 
  + PLACED ( 1920 22680 ) FS ;
- U48 sg13g2_inv_2 
  + PLACED ( 3840 22680 ) FS ;
- U52 sg13g2_inv_2 
  + PLACED ( 4320 37800 ) FS ;
- U53 sg13g2_inv_2 
  + PLACED ( 0 22680 ) FS ;
- U54 sg13g2_inv_2 
  + PLACED ( 2400 37800 ) FS ;
- \DFF_0/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 38400 0 ) FS ;
- U55 sg13g2_inv_2 
  + PLACED ( 24000 26460 ) N ;
- U56 sg13g2_o21ai_1 
  + PLACED ( 29760 26460 ) N ;
- U5 sg13g2_nor3_2 
  + PLACED ( 15360 15120 ) FS ;
- U57 sg13g2_o21ai_1 
  + PLACED ( 0 37800 ) FS ;
- U4 sg13g2_nor2_2 
  + PLACED ( 3840 18900 ) N ;
- U58 sg13g2_o21ai_1 
  + PLACED ( 0 34020 ) N ;
- U7 sg13g2_a21oi_2 
  + PLACED ( 19680 15120 ) FS ;
- U59 sg13g2_a22oi_1 
  + PLACED ( 1920 30240 ) FS ;
- \DFF_1/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 39360 22680 ) FS ;
- U6 sg13g2_a21oi_2 
  + PLACED ( 20160 22680 ) FS ;
- \DFF_15/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 39360 18900 ) N ;
- U1 sg13g2_nand2_2 
  + PLACED ( 28320 45360 ) FS ;
- U3 sg13g2_nor2_2 
  + PLACED ( 16320 30240 ) FS ;
- U2 sg13g2_a21oi_2 
  + PLACED ( 25920 26460 ) N ;
- \DFF_14/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 25920 30240 ) FS ;
- U9 sg13g2_nor3_2 
  + PLACED ( 17280 34020 ) N ;
- U8 sg13g2_nor2_2 
  + PLACED ( 24000 22680 ) FS ;
- U14 sg13g2_nand2_2 
  + PLACED ( 10080 37800 ) FS ;
- U15 sg13g2_nor2_2 
  + PLACED ( 33120 34020 ) N ;
- U16 sg13g2_nor2_2 
  + PLACED ( 23040 30240 ) FS ;
- \DFF_2/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 15840 45360 ) FS ;
- U17 sg13g2_nand2_2 
  + PLACED ( 7680 34020 ) N ;
- U10 sg13g2_a21oi_2 
  + PLACED ( 16800 0 ) FS ;
- U11 sg13g2_nor2_2 
  + PLACED ( 1920 26460 ) N ;
- U12 sg13g2_a21oi_2 
  + PLACED ( 10080 22680 ) FS ;
- U13 sg13g2_nand2_2 
  + PLACED ( 13920 22680 ) FS ;
- \DFF_3/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 0 15120 ) FS ;
- U18 sg13g2_nor2_2 
  + PLACED ( 35520 0 ) FS ;
- \DFF_16/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 32160 26460 ) N ;
- U19 sg13g2_nor4_2 
  + PLACED ( 33600 49140 ) N ;
- \DFF_19/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 39360 15120 ) FS ;
- \DFF_18/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 26880 22680 ) FS ;
- \DFF_17/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 37920 34020 ) N ;
END COMPONENTS

PINS 10 ;
- CK + NET CK + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 26400 ) E ;
- CLR + NET CLR + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 25620 52920 ) N ;
- FM + NET FM + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 51840 26400 ) W ;
- TEST + NET TEST + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 25620 0 ) S ;
- GRN1 + NET GRN1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 26880 ) E ;
- GRN2 + NET GRN2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 25200 52920 ) N ;
- RED1 + NET RED1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 51840 26880 ) W ;
- RED2 + NET RED2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 25200 0 ) S ;
- YLW1 + NET YLW1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 25920 ) E ;
- YLW2 + NET YLW2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 26040 52920 ) N ;
END PINS

END DESIGN
