// Seed: 413274452
module module_0;
  assign id_1 = id_1;
  reg id_3 = id_2 - 1;
  always @(1 - 1) begin : LABEL_0
    id_2 <= id_3 % 1 == 1 <= 1;
    id_1 <= id_3;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0]
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  assign id_10 = id_18;
  wire id_23;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_8[1] = 1;
endmodule
