- status: 0 - openlane design prep
  runtime_s: 10.8
  runtime_ts: 0h0m10s803ms
- status: 1 - synthesis - yosys
  runtime_s: 15.02
  runtime_ts: 0h0m15s23ms
- status: 2 - sta - openroad
  runtime_s: 1.13
  runtime_ts: 0h0m1s125ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.45
  runtime_ts: 0h0m1s447ms
- status: 4 - ioplace - openroad
  runtime_s: 0.67
  runtime_ts: 0h0m0s669ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.89
  runtime_ts: 0h0m0s885ms
- status: 6 - pdn generation - openroad
  runtime_s: 21.2
  runtime_ts: 0h0m21s204ms
- status: 7 - global placement - openroad
  runtime_s: 9.24
  runtime_ts: 0h0m9s237ms
- status: 8 - sta - openroad
  runtime_s: 1.31
  runtime_ts: 0h0m1s308ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 5.4
  runtime_ts: 0h0m5s397ms
- status: 10 - detailed placement - openroad
  runtime_s: 3.58
  runtime_ts: 0h0m3s577ms
- status: 11 - sta - openroad
  runtime_s: 2.66
  runtime_ts: 0h0m2s655ms
- status: 12 - cts - openroad
  runtime_s: 79.13
  runtime_ts: 0h1m19s128ms
- status: 13 - sta - openroad
  runtime_s: 2.87
  runtime_ts: 0h0m2s871ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 6.89
  runtime_ts: 0h0m6s894ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 9.28
  runtime_ts: 0h0m9s278ms
- status: 16 - sta - openroad
  runtime_s: 3.22
  runtime_ts: 0h0m3s217ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 7.92
  runtime_ts: 0h0m7s916ms
- status: 18 - sta - openroad
  runtime_s: 3.23
  runtime_ts: 0h0m3s229ms
- status: 20 - write verilog - openroad
  runtime_s: 1.95
  runtime_ts: 0h0m1s948ms
- status: 21 - sta - openroad
  runtime_s: 2.44
  runtime_ts: 0h0m2s436ms
- status: 21 - global routing - openroad
  runtime_s: 2.44
  runtime_ts: 0h0m2s436ms
- status: 22 - fill insertion - openroad
  runtime_s: 18.18
  runtime_ts: 0h0m18s178ms
- status: 23 - detailed_routing - openroad
  runtime_s: 327.19
  runtime_ts: 0h5m27s189ms
- status: 24 - wire lengths - openlane
  runtime_s: 10.39
  runtime_ts: 0h0m10s390ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 9.81
  runtime_ts: 0h0m9s810ms
- status: 26 - sta - openroad
  runtime_s: 11.31
  runtime_ts: 0h0m11s305ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 9.76
  runtime_ts: 0h0m9s763ms
- status: 28 - sta - openroad
  runtime_s: 11.54
  runtime_ts: 0h0m11s538ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 9.8
  runtime_ts: 0h0m9s798ms
- status: 30 - sta - openroad
  runtime_s: 11.39
  runtime_ts: 0h0m11s385ms
- status: 31 - sta - openroad
  runtime_s: 5.42
  runtime_ts: 0h0m5s424ms
- status: 32 - ir drop report - openroad
  runtime_s: 48.84
  runtime_ts: 0h0m48s841ms
- status: 33 - gdsii - magic
  runtime_s: 34.3
  runtime_ts: 0h0m34s298ms
- status: 33 - lef - magic
  runtime_s: 320.69
  runtime_ts: 0h5m20s694ms
- status: 34 - gdsii - klayout
  runtime_s: 11.97
  runtime_ts: 0h0m11s973ms
- status: 35 - xor - klayout
  runtime_s: 339.06
  runtime_ts: 0h5m39s55ms
- status: 36 - spice extraction - magic
  runtime_s: 298.95
  runtime_ts: 0h4m58s954ms
- status: 38 - write verilog - openroad
  runtime_s: 10.66
  runtime_ts: 0h0m10s663ms
- status: 38 - write powered verilog - openlane
  runtime_s: 10.88
  runtime_ts: 0h0m10s882ms
- status: 39 - lvs - netgen
  runtime_s: 76.06
  runtime_ts: 0h1m16s61ms
- status: 40 - drc - magic
  runtime_s: 13.97
  runtime_ts: 0h0m13s965ms
- status: 41 - antenna check - openroad
  runtime_s: 14.7
  runtime_ts: 0h0m14s699ms
- status: 42 - erc - circuit validity checker
  runtime_s: 4.27
  runtime_ts: 0h0m4s267ms
---
- status: routed
  runtime_s: 558.0
  runtime_ts: 0h9m18s0ms
- status: flow completed
  runtime_s: 1814.0
  runtime_ts: 0h30m14s0ms
