// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_get_cell_addr_and_size (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        query_num_dout,
        query_num_num_data_valid,
        query_num_fifo_cap,
        query_num_empty_n,
        query_num_read,
        nlist_dout,
        nlist_num_data_valid,
        nlist_fifo_cap,
        nlist_empty_n,
        nlist_read,
        nprobe_dout,
        nprobe_num_data_valid,
        nprobe_fifo_cap,
        nprobe_empty_n,
        nprobe_read,
        s_nlist_PQ_codes_start_addr69_dout,
        s_nlist_PQ_codes_start_addr69_num_data_valid,
        s_nlist_PQ_codes_start_addr69_fifo_cap,
        s_nlist_PQ_codes_start_addr69_empty_n,
        s_nlist_PQ_codes_start_addr69_read,
        s_nlist_num_vecs71_dout,
        s_nlist_num_vecs71_num_data_valid,
        s_nlist_num_vecs71_fifo_cap,
        s_nlist_num_vecs71_empty_n,
        s_nlist_num_vecs71_read,
        s_cell_ID_get_cell_addr_and_size73_dout,
        s_cell_ID_get_cell_addr_and_size73_num_data_valid,
        s_cell_ID_get_cell_addr_and_size73_fifo_cap,
        s_cell_ID_get_cell_addr_and_size73_empty_n,
        s_cell_ID_get_cell_addr_and_size73_read,
        s_scanned_entries_every_cell75_din,
        s_scanned_entries_every_cell75_num_data_valid,
        s_scanned_entries_every_cell75_fifo_cap,
        s_scanned_entries_every_cell75_full_n,
        s_scanned_entries_every_cell75_write,
        s_last_valid_PE_ID76_din,
        s_last_valid_PE_ID76_num_data_valid,
        s_last_valid_PE_ID76_fifo_cap,
        s_last_valid_PE_ID76_full_n,
        s_last_valid_PE_ID76_write,
        s_start_addr_every_cell77_din,
        s_start_addr_every_cell77_num_data_valid,
        s_start_addr_every_cell77_fifo_cap,
        s_start_addr_every_cell77_full_n,
        s_start_addr_every_cell77_write,
        s_control_iter_num_per_query78_din,
        s_control_iter_num_per_query78_num_data_valid,
        s_control_iter_num_per_query78_fifo_cap,
        s_control_iter_num_per_query78_full_n,
        s_control_iter_num_per_query78_write,
        query_num_c131_din,
        query_num_c131_num_data_valid,
        query_num_c131_fifo_cap,
        query_num_c131_full_n,
        query_num_c131_write,
        query_num_c137_din,
        query_num_c137_num_data_valid,
        query_num_c137_fifo_cap,
        query_num_c137_full_n,
        query_num_c137_write,
        nlist_c_din,
        nlist_c_num_data_valid,
        nlist_c_fifo_cap,
        nlist_c_full_n,
        nlist_c_write,
        nprobe_c165_din,
        nprobe_c165_num_data_valid,
        nprobe_c165_fifo_cap,
        nprobe_c165_full_n,
        nprobe_c165_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] query_num_dout;
input  [1:0] query_num_num_data_valid;
input  [1:0] query_num_fifo_cap;
input   query_num_empty_n;
output   query_num_read;
input  [31:0] nlist_dout;
input  [2:0] nlist_num_data_valid;
input  [2:0] nlist_fifo_cap;
input   nlist_empty_n;
output   nlist_read;
input  [31:0] nprobe_dout;
input  [1:0] nprobe_num_data_valid;
input  [1:0] nprobe_fifo_cap;
input   nprobe_empty_n;
output   nprobe_read;
input  [31:0] s_nlist_PQ_codes_start_addr69_dout;
input  [8:0] s_nlist_PQ_codes_start_addr69_num_data_valid;
input  [8:0] s_nlist_PQ_codes_start_addr69_fifo_cap;
input   s_nlist_PQ_codes_start_addr69_empty_n;
output   s_nlist_PQ_codes_start_addr69_read;
input  [31:0] s_nlist_num_vecs71_dout;
input  [8:0] s_nlist_num_vecs71_num_data_valid;
input  [8:0] s_nlist_num_vecs71_fifo_cap;
input   s_nlist_num_vecs71_empty_n;
output   s_nlist_num_vecs71_read;
input  [31:0] s_cell_ID_get_cell_addr_and_size73_dout;
input  [8:0] s_cell_ID_get_cell_addr_and_size73_num_data_valid;
input  [8:0] s_cell_ID_get_cell_addr_and_size73_fifo_cap;
input   s_cell_ID_get_cell_addr_and_size73_empty_n;
output   s_cell_ID_get_cell_addr_and_size73_read;
output  [31:0] s_scanned_entries_every_cell75_din;
input  [8:0] s_scanned_entries_every_cell75_num_data_valid;
input  [8:0] s_scanned_entries_every_cell75_fifo_cap;
input   s_scanned_entries_every_cell75_full_n;
output   s_scanned_entries_every_cell75_write;
output  [31:0] s_last_valid_PE_ID76_din;
input  [8:0] s_last_valid_PE_ID76_num_data_valid;
input  [8:0] s_last_valid_PE_ID76_fifo_cap;
input   s_last_valid_PE_ID76_full_n;
output   s_last_valid_PE_ID76_write;
output  [31:0] s_start_addr_every_cell77_din;
input  [8:0] s_start_addr_every_cell77_num_data_valid;
input  [8:0] s_start_addr_every_cell77_fifo_cap;
input   s_start_addr_every_cell77_full_n;
output   s_start_addr_every_cell77_write;
output  [31:0] s_control_iter_num_per_query78_din;
input  [8:0] s_control_iter_num_per_query78_num_data_valid;
input  [8:0] s_control_iter_num_per_query78_fifo_cap;
input   s_control_iter_num_per_query78_full_n;
output   s_control_iter_num_per_query78_write;
output  [31:0] query_num_c131_din;
input  [1:0] query_num_c131_num_data_valid;
input  [1:0] query_num_c131_fifo_cap;
input   query_num_c131_full_n;
output   query_num_c131_write;
output  [31:0] query_num_c137_din;
input  [1:0] query_num_c137_num_data_valid;
input  [1:0] query_num_c137_fifo_cap;
input   query_num_c137_full_n;
output   query_num_c137_write;
output  [31:0] nlist_c_din;
input  [4:0] nlist_c_num_data_valid;
input  [4:0] nlist_c_fifo_cap;
input   nlist_c_full_n;
output   nlist_c_write;
output  [31:0] nprobe_c165_din;
input  [1:0] nprobe_c165_num_data_valid;
input  [1:0] nprobe_c165_fifo_cap;
input   nprobe_c165_full_n;
output   nprobe_c165_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg start_write;
reg query_num_read;
reg nlist_read;
reg nprobe_read;
reg s_nlist_PQ_codes_start_addr69_read;
reg s_nlist_num_vecs71_read;
reg s_cell_ID_get_cell_addr_and_size73_read;
reg s_scanned_entries_every_cell75_write;
reg s_last_valid_PE_ID76_write;
reg s_start_addr_every_cell77_write;
reg s_control_iter_num_per_query78_write;
reg query_num_c131_write;
reg query_num_c137_write;
reg nlist_c_write;
reg nprobe_c165_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    query_num_blk_n;
reg    nlist_blk_n;
reg    nprobe_blk_n;
reg    s_control_iter_num_per_query78_blk_n;
wire    ap_CS_fsm_state7;
reg    query_num_c131_blk_n;
reg    query_num_c137_blk_n;
reg    nlist_c_blk_n;
reg    nprobe_c165_blk_n;
reg   [31:0] nprobe_read_reg_225;
reg   [31:0] nlist_read_reg_230;
reg   [31:0] query_num_read_reg_235;
reg    cell_ID_to_addr_ce0;
wire   [31:0] cell_ID_to_addr_q0;
reg    cell_ID_to_addr_ce1;
reg    cell_ID_to_addr_we1;
reg    cell_ID_to_num_vecs_ce0;
wire   [31:0] cell_ID_to_num_vecs_q0;
reg    cell_ID_to_num_vecs_ce1;
reg    cell_ID_to_num_vecs_we1;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_done;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_idle;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_ready;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_s_nlist_PQ_codes_start_addr69_read;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_s_nlist_num_vecs71_read;
wire   [15:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_address1;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_ce1;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_we1;
wire   [31:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_d1;
wire   [15:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_address1;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_ce1;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_we1;
wire   [31:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_d1;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_ext_blocking_n;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_str_blocking_n;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_int_blocking_n;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_done;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_idle;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_ready;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_cell_ID_get_cell_addr_and_size73_read;
wire   [31:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_scanned_entries_every_cell75_din;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_scanned_entries_every_cell75_write;
wire   [31:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_last_valid_PE_ID76_din;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_last_valid_PE_ID76_write;
wire   [31:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_start_addr_every_cell77_din;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_start_addr_every_cell77_write;
wire   [15:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_num_vecs_address0;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_num_vecs_ce0;
wire   [15:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_addr_address0;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_addr_ce0;
wire   [31:0] grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_iter_num_per_query_out;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_iter_num_per_query_out_ap_vld;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_ext_blocking_n;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_str_blocking_n;
wire    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_int_blocking_n;
reg    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start_reg;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln73_fu_192_p2;
wire    ap_CS_fsm_state6;
reg   [30:0] query_id_fu_80;
wire   [30:0] add_ln73_fu_197_p2;
reg    ap_block_state1;
wire   [31:0] query_id_cast_fu_188_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_int_blocking_cur_n;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_wait_1;
reg    ap_sub_ext_blocking_1;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_sub_str_blocking_1;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
reg    ap_sub_int_blocking_1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start_reg = 1'b0;
#0 grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start_reg = 1'b0;
end

vadd_get_cell_addr_and_size_cell_ID_to_addr_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
cell_ID_to_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_addr_address0),
    .ce0(cell_ID_to_addr_ce0),
    .q0(cell_ID_to_addr_q0),
    .address1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_address1),
    .ce1(cell_ID_to_addr_ce1),
    .we1(cell_ID_to_addr_we1),
    .d1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_d1)
);

vadd_get_cell_addr_and_size_cell_ID_to_addr_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
cell_ID_to_num_vecs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_num_vecs_address0),
    .ce0(cell_ID_to_num_vecs_ce0),
    .q0(cell_ID_to_num_vecs_q0),
    .address1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_address1),
    .ce1(cell_ID_to_num_vecs_ce1),
    .we1(cell_ID_to_num_vecs_we1),
    .d1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_d1)
);

vadd_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1 grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start),
    .ap_done(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_done),
    .ap_idle(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_idle),
    .ap_ready(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_ready),
    .s_nlist_PQ_codes_start_addr69_dout(s_nlist_PQ_codes_start_addr69_dout),
    .s_nlist_PQ_codes_start_addr69_num_data_valid(9'd0),
    .s_nlist_PQ_codes_start_addr69_fifo_cap(9'd0),
    .s_nlist_PQ_codes_start_addr69_empty_n(s_nlist_PQ_codes_start_addr69_empty_n),
    .s_nlist_PQ_codes_start_addr69_read(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_s_nlist_PQ_codes_start_addr69_read),
    .s_nlist_num_vecs71_dout(s_nlist_num_vecs71_dout),
    .s_nlist_num_vecs71_num_data_valid(9'd0),
    .s_nlist_num_vecs71_fifo_cap(9'd0),
    .s_nlist_num_vecs71_empty_n(s_nlist_num_vecs71_empty_n),
    .s_nlist_num_vecs71_read(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_s_nlist_num_vecs71_read),
    .nlist_load(nlist_read_reg_230),
    .cell_ID_to_addr_address1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_address1),
    .cell_ID_to_addr_ce1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_ce1),
    .cell_ID_to_addr_we1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_we1),
    .cell_ID_to_addr_d1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_d1),
    .cell_ID_to_num_vecs_address1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_address1),
    .cell_ID_to_num_vecs_ce1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_ce1),
    .cell_ID_to_num_vecs_we1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_we1),
    .cell_ID_to_num_vecs_d1(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_d1),
    .ap_ext_blocking_n(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_str_blocking_n),
    .ap_int_blocking_n(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_int_blocking_n)
);

vadd_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3 grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start),
    .ap_done(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_done),
    .ap_idle(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_idle),
    .ap_ready(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_ready),
    .s_cell_ID_get_cell_addr_and_size73_dout(s_cell_ID_get_cell_addr_and_size73_dout),
    .s_cell_ID_get_cell_addr_and_size73_num_data_valid(9'd0),
    .s_cell_ID_get_cell_addr_and_size73_fifo_cap(9'd0),
    .s_cell_ID_get_cell_addr_and_size73_empty_n(s_cell_ID_get_cell_addr_and_size73_empty_n),
    .s_cell_ID_get_cell_addr_and_size73_read(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_cell_ID_get_cell_addr_and_size73_read),
    .s_scanned_entries_every_cell75_din(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_scanned_entries_every_cell75_din),
    .s_scanned_entries_every_cell75_num_data_valid(9'd0),
    .s_scanned_entries_every_cell75_fifo_cap(9'd0),
    .s_scanned_entries_every_cell75_full_n(s_scanned_entries_every_cell75_full_n),
    .s_scanned_entries_every_cell75_write(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_scanned_entries_every_cell75_write),
    .s_last_valid_PE_ID76_din(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_last_valid_PE_ID76_din),
    .s_last_valid_PE_ID76_num_data_valid(9'd0),
    .s_last_valid_PE_ID76_fifo_cap(9'd0),
    .s_last_valid_PE_ID76_full_n(s_last_valid_PE_ID76_full_n),
    .s_last_valid_PE_ID76_write(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_last_valid_PE_ID76_write),
    .s_start_addr_every_cell77_din(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_start_addr_every_cell77_din),
    .s_start_addr_every_cell77_num_data_valid(9'd0),
    .s_start_addr_every_cell77_fifo_cap(9'd0),
    .s_start_addr_every_cell77_full_n(s_start_addr_every_cell77_full_n),
    .s_start_addr_every_cell77_write(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_start_addr_every_cell77_write),
    .nprobe_load(nprobe_read_reg_225),
    .cell_ID_to_num_vecs_address0(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_num_vecs_address0),
    .cell_ID_to_num_vecs_ce0(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_num_vecs_ce0),
    .cell_ID_to_num_vecs_q0(cell_ID_to_num_vecs_q0),
    .cell_ID_to_addr_address0(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_addr_address0),
    .cell_ID_to_addr_ce0(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_addr_ce0),
    .cell_ID_to_addr_q0(cell_ID_to_addr_q0),
    .iter_num_per_query_out(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_iter_num_per_query_out),
    .iter_num_per_query_out_ap_vld(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_iter_num_per_query_out_ap_vld),
    .ap_ext_blocking_n(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_str_blocking_n),
    .ap_int_blocking_n(grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_int_blocking_n)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln73_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start_reg <= 1'b1;
        end else if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_ready == 1'b1)) begin
            grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln73_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start_reg <= 1'b1;
        end else if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_ready == 1'b1)) begin
            grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_id_fu_80 <= 31'd0;
    end else if (((icmp_ln73_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        query_id_fu_80 <= add_ln73_fu_197_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        nlist_read_reg_230 <= nlist_dout;
        nprobe_read_reg_225 <= nprobe_dout;
        query_num_read_reg_235 <= query_num_dout;
    end
end

always @ (*) begin
    if (((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((s_control_iter_num_per_query78_full_n == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln73_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_ext_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1))) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_int_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1))) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_str_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1))) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_1 = 1'b1;
    end else begin
        ap_sub_ext_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_1 = 1'b1;
    end else begin
        ap_sub_int_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_1 = 1'b1;
    end else begin
        ap_sub_str_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state3 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state6 == ap_CS_fsm)) begin
        ap_wait_1 = 1'b1;
    end else begin
        ap_wait_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        cell_ID_to_addr_ce0 = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_addr_ce0;
    end else begin
        cell_ID_to_addr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cell_ID_to_addr_ce1 = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_ce1;
    end else begin
        cell_ID_to_addr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cell_ID_to_addr_we1 = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_addr_we1;
    end else begin
        cell_ID_to_addr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        cell_ID_to_num_vecs_ce0 = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_cell_ID_to_num_vecs_ce0;
    end else begin
        cell_ID_to_num_vecs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cell_ID_to_num_vecs_ce1 = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_ce1;
    end else begin
        cell_ID_to_num_vecs_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cell_ID_to_num_vecs_we1 = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_cell_ID_to_num_vecs_we1;
    end else begin
        cell_ID_to_num_vecs_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln73_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nlist_blk_n = nlist_empty_n;
    end else begin
        nlist_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nlist_c_blk_n = nlist_c_full_n;
    end else begin
        nlist_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nlist_c_write = 1'b1;
    end else begin
        nlist_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nlist_read = 1'b1;
    end else begin
        nlist_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nprobe_blk_n = nprobe_empty_n;
    end else begin
        nprobe_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nprobe_c165_blk_n = nprobe_c165_full_n;
    end else begin
        nprobe_c165_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nprobe_c165_write = 1'b1;
    end else begin
        nprobe_c165_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nprobe_read = 1'b1;
    end else begin
        nprobe_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_blk_n = query_num_empty_n;
    end else begin
        query_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_c131_blk_n = query_num_c131_full_n;
    end else begin
        query_num_c131_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_c131_write = 1'b1;
    end else begin
        query_num_c131_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_c137_blk_n = query_num_c137_full_n;
    end else begin
        query_num_c137_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_c137_write = 1'b1;
    end else begin
        query_num_c137_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_read = 1'b1;
    end else begin
        query_num_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_cell_ID_get_cell_addr_and_size73_read = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_cell_ID_get_cell_addr_and_size73_read;
    end else begin
        s_cell_ID_get_cell_addr_and_size73_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        s_control_iter_num_per_query78_blk_n = s_control_iter_num_per_query78_full_n;
    end else begin
        s_control_iter_num_per_query78_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (s_control_iter_num_per_query78_full_n == 1'b1))) begin
        s_control_iter_num_per_query78_write = 1'b1;
    end else begin
        s_control_iter_num_per_query78_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_last_valid_PE_ID76_write = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_last_valid_PE_ID76_write;
    end else begin
        s_last_valid_PE_ID76_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_nlist_PQ_codes_start_addr69_read = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_s_nlist_PQ_codes_start_addr69_read;
    end else begin
        s_nlist_PQ_codes_start_addr69_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_nlist_num_vecs71_read = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_s_nlist_num_vecs71_read;
    end else begin
        s_nlist_num_vecs71_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_scanned_entries_every_cell75_write = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_scanned_entries_every_cell75_write;
    end else begin
        s_scanned_entries_every_cell75_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_start_addr_every_cell77_write = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_start_addr_every_cell77_write;
    end else begin
        s_start_addr_every_cell77_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln73_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (s_control_iter_num_per_query78_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln73_fu_197_p2 = (query_id_fu_80 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((nprobe_empty_n == 1'b0) | (nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c165_full_n == 1'b0) | (nlist_c_full_n == 1'b0) | (query_num_c137_full_n == 1'b0) | (query_num_c131_full_n == 1'b0));
end

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_cur_n = (s_control_iter_num_per_query78_blk_n & query_num_c137_blk_n & query_num_c131_blk_n & query_num_blk_n & nprobe_c165_blk_n & nprobe_blk_n & nlist_c_blk_n & nlist_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_ready = internal_ap_ready;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_68_1_fu_153_ap_start_reg;

assign grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_ap_start_reg;

assign icmp_ln73_fu_192_p2 = (($signed(query_id_cast_fu_188_p1) < $signed(query_num_read_reg_235)) ? 1'b1 : 1'b0);

assign nlist_c_din = nlist_dout;

assign nprobe_c165_din = nprobe_dout;

assign query_id_cast_fu_188_p1 = query_id_fu_80;

assign query_num_c131_din = query_num_dout;

assign query_num_c137_din = query_num_dout;

assign s_control_iter_num_per_query78_din = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_iter_num_per_query_out;

assign s_last_valid_PE_ID76_din = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_last_valid_PE_ID76_din;

assign s_scanned_entries_every_cell75_din = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_scanned_entries_every_cell75_din;

assign s_start_addr_every_cell77_din = grp_get_cell_addr_and_size_Pipeline_VITIS_LOOP_76_3_fu_164_s_start_addr_every_cell77_din;

assign start_out = real_start;

endmodule //vadd_get_cell_addr_and_size
