// Seed: 2197392401
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2
);
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wor id_7,
    output tri1 id_8,
    output wor id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input tri id_15,
    output tri1 id_16,
    input supply0 id_17,
    input supply0 id_18,
    output wire id_19,
    input wor id_20,
    input supply0 id_21,
    input supply1 id_22,
    output tri id_23,
    input supply1 id_24,
    output wor id_25,
    input tri id_26,
    input uwire id_27,
    output tri0 id_28,
    output wand id_29,
    input tri0 id_30,
    input wand id_31,
    output wire id_32,
    output wor id_33,
    input tri0 id_34,
    input supply1 id_35
    , id_37
);
  xor primCall (
      id_19,
      id_26,
      id_20,
      id_37,
      id_17,
      id_2,
      id_4,
      id_14,
      id_34,
      id_35,
      id_0,
      id_21,
      id_12,
      id_27,
      id_15
  );
  module_0 modCall_1 (
      id_35,
      id_34,
      id_24
  );
  assign modCall_1.type_1 = 0;
endmodule
