library IEEE; 
use IEEE.STD_LOGIC_1164.all;
use ieee.numeric_std.all;
use IEEE.std_logic_unsigned.all;
--Bitshifter det laveste tallet til � ha like mange bit som det h�yeste
entity shiftmant is

 port(alessb: in STD_LOGIC;
	manta: in STD_LOGIC_VECTOR(23 downto 0);
	mantb: in STD_LOGIC_VECTOR(23 downto 0);
	shamt: in STD_LOGIC_VECTOR(7 downto 0);
 	shmant: out STD_LOGIC_VECTOR(23 downto 0));
end;

architecture synth of shiftmant is
 signal shiftedval: unsigned (23 downto 0);
 signal shiftamt_vector: STD_LOGIC_VECTOR (7 downto 0);

begin
 shiftedval <= SHIFT_RIGHT( unsigned(manta), to_integer(unsigned(shamt))) when alessb = '1' 
else SHIFT_RIGHT( unsigned(mantb), to_integer(unsigned(shamt)));
 shmant <= X"000000" when (shamt > 22) else STD_LOGIC_VECTOR(shiftedval);
end;


