{
    "CMSSW_7_1_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-01-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-30-1600": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-1200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-28-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-27-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_THREADED_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_THREADED_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-02-1500": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-28-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-26-0800": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-27-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-28-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-1000": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-28-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-01-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-09-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-30-1600": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-03-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_1_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-28-0200": "slc5_amd64_gcc462", 
    "CMSSW_5_3_X_2014-10-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_ROOT6_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-01-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-09-26-0800": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-26-0800": "slc5_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-29-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_THREADED_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_5_3_X_2014-09-30-1600": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_GEANT10_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-26-0800": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_GEANT10_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-02-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-26-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-25-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-02-1400": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-03-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_0_X_2014-09-28-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-29-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-26-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-01-1400": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_6_2_X_SLHC_2014-09-29-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-02-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-02-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-10-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-10-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-01-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-29-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-03-0200": "slc5_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-30-1200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-29-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-30-1600": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-26-0800": "slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_ROOT6_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-30-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-30-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-01-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-10-02-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-26-0800": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-30-1600": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-28-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_2_X_2014-09-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-27-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-30-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-10-01-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-02-1400": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2014-10-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-09-28-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-10-01-1400": "slc6_amd64_gcc481"
}