
XploreAvionics_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ac38  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003390  0801aed8  0801aed8  0002aed8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e268  0801e268  0002e268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0801e270  0801e270  0002e270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801e278  0801e278  0002e278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000208  24000000  0801e27c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00008378  24000208  0801e484  00030208  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24008580  0801e484  00038580  2**0
                  ALLOC
  9 .lwip_sec     000419d0  30000000  0801e484  00040000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 11 .debug_info   0006ba76  00000000  00000000  00030236  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b913  00000000  00000000  0009bcac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00002a10  00000000  00000000  000a75c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002738  00000000  00000000  000a9fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00052f00  00000000  00000000  000ac708  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0003f0ce  00000000  00000000  000ff608  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    001b3c19  00000000  00000000  0013e6d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  002f22ef  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000bc74  00000000  00000000  002f236c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000208 	.word	0x24000208
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801aec0 	.word	0x0801aec0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400020c 	.word	0x2400020c
 80002dc:	0801aec0 	.word	0x0801aec0

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003c4:	f000 b972 	b.w	80006ac <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9e08      	ldr	r6, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	4688      	mov	r8, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d14b      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003ee:	428a      	cmp	r2, r1
 80003f0:	4615      	mov	r5, r2
 80003f2:	d967      	bls.n	80004c4 <__udivmoddi4+0xe4>
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	b14a      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fa:	f1c2 0720 	rsb	r7, r2, #32
 80003fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000402:	fa20 f707 	lsr.w	r7, r0, r7
 8000406:	4095      	lsls	r5, r2
 8000408:	ea47 0803 	orr.w	r8, r7, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fbb8 f7fe 	udiv	r7, r8, lr
 8000418:	fa1f fc85 	uxth.w	ip, r5
 800041c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000420:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000424:	fb07 f10c 	mul.w	r1, r7, ip
 8000428:	4299      	cmp	r1, r3
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x60>
 800042c:	18eb      	adds	r3, r5, r3
 800042e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000432:	f080 811b 	bcs.w	800066c <__udivmoddi4+0x28c>
 8000436:	4299      	cmp	r1, r3
 8000438:	f240 8118 	bls.w	800066c <__udivmoddi4+0x28c>
 800043c:	3f02      	subs	r7, #2
 800043e:	442b      	add	r3, r5
 8000440:	1a5b      	subs	r3, r3, r1
 8000442:	b2a4      	uxth	r4, r4
 8000444:	fbb3 f0fe 	udiv	r0, r3, lr
 8000448:	fb0e 3310 	mls	r3, lr, r0, r3
 800044c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000450:	fb00 fc0c 	mul.w	ip, r0, ip
 8000454:	45a4      	cmp	ip, r4
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x8c>
 8000458:	192c      	adds	r4, r5, r4
 800045a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800045e:	f080 8107 	bcs.w	8000670 <__udivmoddi4+0x290>
 8000462:	45a4      	cmp	ip, r4
 8000464:	f240 8104 	bls.w	8000670 <__udivmoddi4+0x290>
 8000468:	3802      	subs	r0, #2
 800046a:	442c      	add	r4, r5
 800046c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000470:	eba4 040c 	sub.w	r4, r4, ip
 8000474:	2700      	movs	r7, #0
 8000476:	b11e      	cbz	r6, 8000480 <__udivmoddi4+0xa0>
 8000478:	40d4      	lsrs	r4, r2
 800047a:	2300      	movs	r3, #0
 800047c:	e9c6 4300 	strd	r4, r3, [r6]
 8000480:	4639      	mov	r1, r7
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d909      	bls.n	800049e <__udivmoddi4+0xbe>
 800048a:	2e00      	cmp	r6, #0
 800048c:	f000 80eb 	beq.w	8000666 <__udivmoddi4+0x286>
 8000490:	2700      	movs	r7, #0
 8000492:	e9c6 0100 	strd	r0, r1, [r6]
 8000496:	4638      	mov	r0, r7
 8000498:	4639      	mov	r1, r7
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	fab3 f783 	clz	r7, r3
 80004a2:	2f00      	cmp	r7, #0
 80004a4:	d147      	bne.n	8000536 <__udivmoddi4+0x156>
 80004a6:	428b      	cmp	r3, r1
 80004a8:	d302      	bcc.n	80004b0 <__udivmoddi4+0xd0>
 80004aa:	4282      	cmp	r2, r0
 80004ac:	f200 80fa 	bhi.w	80006a4 <__udivmoddi4+0x2c4>
 80004b0:	1a84      	subs	r4, r0, r2
 80004b2:	eb61 0303 	sbc.w	r3, r1, r3
 80004b6:	2001      	movs	r0, #1
 80004b8:	4698      	mov	r8, r3
 80004ba:	2e00      	cmp	r6, #0
 80004bc:	d0e0      	beq.n	8000480 <__udivmoddi4+0xa0>
 80004be:	e9c6 4800 	strd	r4, r8, [r6]
 80004c2:	e7dd      	b.n	8000480 <__udivmoddi4+0xa0>
 80004c4:	b902      	cbnz	r2, 80004c8 <__udivmoddi4+0xe8>
 80004c6:	deff      	udf	#255	; 0xff
 80004c8:	fab2 f282 	clz	r2, r2
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f040 808f 	bne.w	80005f0 <__udivmoddi4+0x210>
 80004d2:	1b49      	subs	r1, r1, r5
 80004d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d8:	fa1f f885 	uxth.w	r8, r5
 80004dc:	2701      	movs	r7, #1
 80004de:	fbb1 fcfe 	udiv	ip, r1, lr
 80004e2:	0c23      	lsrs	r3, r4, #16
 80004e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ec:	fb08 f10c 	mul.w	r1, r8, ip
 80004f0:	4299      	cmp	r1, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x124>
 80004f4:	18eb      	adds	r3, r5, r3
 80004f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x122>
 80004fc:	4299      	cmp	r1, r3
 80004fe:	f200 80cd 	bhi.w	800069c <__udivmoddi4+0x2bc>
 8000502:	4684      	mov	ip, r0
 8000504:	1a59      	subs	r1, r3, r1
 8000506:	b2a3      	uxth	r3, r4
 8000508:	fbb1 f0fe 	udiv	r0, r1, lr
 800050c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000510:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000514:	fb08 f800 	mul.w	r8, r8, r0
 8000518:	45a0      	cmp	r8, r4
 800051a:	d907      	bls.n	800052c <__udivmoddi4+0x14c>
 800051c:	192c      	adds	r4, r5, r4
 800051e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000522:	d202      	bcs.n	800052a <__udivmoddi4+0x14a>
 8000524:	45a0      	cmp	r8, r4
 8000526:	f200 80b6 	bhi.w	8000696 <__udivmoddi4+0x2b6>
 800052a:	4618      	mov	r0, r3
 800052c:	eba4 0408 	sub.w	r4, r4, r8
 8000530:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000534:	e79f      	b.n	8000476 <__udivmoddi4+0x96>
 8000536:	f1c7 0c20 	rsb	ip, r7, #32
 800053a:	40bb      	lsls	r3, r7
 800053c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000540:	ea4e 0e03 	orr.w	lr, lr, r3
 8000544:	fa01 f407 	lsl.w	r4, r1, r7
 8000548:	fa20 f50c 	lsr.w	r5, r0, ip
 800054c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000550:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000554:	4325      	orrs	r5, r4
 8000556:	fbb3 f9f8 	udiv	r9, r3, r8
 800055a:	0c2c      	lsrs	r4, r5, #16
 800055c:	fb08 3319 	mls	r3, r8, r9, r3
 8000560:	fa1f fa8e 	uxth.w	sl, lr
 8000564:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000568:	fb09 f40a 	mul.w	r4, r9, sl
 800056c:	429c      	cmp	r4, r3
 800056e:	fa02 f207 	lsl.w	r2, r2, r7
 8000572:	fa00 f107 	lsl.w	r1, r0, r7
 8000576:	d90b      	bls.n	8000590 <__udivmoddi4+0x1b0>
 8000578:	eb1e 0303 	adds.w	r3, lr, r3
 800057c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000580:	f080 8087 	bcs.w	8000692 <__udivmoddi4+0x2b2>
 8000584:	429c      	cmp	r4, r3
 8000586:	f240 8084 	bls.w	8000692 <__udivmoddi4+0x2b2>
 800058a:	f1a9 0902 	sub.w	r9, r9, #2
 800058e:	4473      	add	r3, lr
 8000590:	1b1b      	subs	r3, r3, r4
 8000592:	b2ad      	uxth	r5, r5
 8000594:	fbb3 f0f8 	udiv	r0, r3, r8
 8000598:	fb08 3310 	mls	r3, r8, r0, r3
 800059c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80005a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80005a4:	45a2      	cmp	sl, r4
 80005a6:	d908      	bls.n	80005ba <__udivmoddi4+0x1da>
 80005a8:	eb1e 0404 	adds.w	r4, lr, r4
 80005ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80005b0:	d26b      	bcs.n	800068a <__udivmoddi4+0x2aa>
 80005b2:	45a2      	cmp	sl, r4
 80005b4:	d969      	bls.n	800068a <__udivmoddi4+0x2aa>
 80005b6:	3802      	subs	r0, #2
 80005b8:	4474      	add	r4, lr
 80005ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005be:	fba0 8902 	umull	r8, r9, r0, r2
 80005c2:	eba4 040a 	sub.w	r4, r4, sl
 80005c6:	454c      	cmp	r4, r9
 80005c8:	46c2      	mov	sl, r8
 80005ca:	464b      	mov	r3, r9
 80005cc:	d354      	bcc.n	8000678 <__udivmoddi4+0x298>
 80005ce:	d051      	beq.n	8000674 <__udivmoddi4+0x294>
 80005d0:	2e00      	cmp	r6, #0
 80005d2:	d069      	beq.n	80006a8 <__udivmoddi4+0x2c8>
 80005d4:	ebb1 050a 	subs.w	r5, r1, sl
 80005d8:	eb64 0403 	sbc.w	r4, r4, r3
 80005dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005e0:	40fd      	lsrs	r5, r7
 80005e2:	40fc      	lsrs	r4, r7
 80005e4:	ea4c 0505 	orr.w	r5, ip, r5
 80005e8:	e9c6 5400 	strd	r5, r4, [r6]
 80005ec:	2700      	movs	r7, #0
 80005ee:	e747      	b.n	8000480 <__udivmoddi4+0xa0>
 80005f0:	f1c2 0320 	rsb	r3, r2, #32
 80005f4:	fa20 f703 	lsr.w	r7, r0, r3
 80005f8:	4095      	lsls	r5, r2
 80005fa:	fa01 f002 	lsl.w	r0, r1, r2
 80005fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000602:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000606:	4338      	orrs	r0, r7
 8000608:	0c01      	lsrs	r1, r0, #16
 800060a:	fbb3 f7fe 	udiv	r7, r3, lr
 800060e:	fa1f f885 	uxth.w	r8, r5
 8000612:	fb0e 3317 	mls	r3, lr, r7, r3
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb07 f308 	mul.w	r3, r7, r8
 800061e:	428b      	cmp	r3, r1
 8000620:	fa04 f402 	lsl.w	r4, r4, r2
 8000624:	d907      	bls.n	8000636 <__udivmoddi4+0x256>
 8000626:	1869      	adds	r1, r5, r1
 8000628:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800062c:	d22f      	bcs.n	800068e <__udivmoddi4+0x2ae>
 800062e:	428b      	cmp	r3, r1
 8000630:	d92d      	bls.n	800068e <__udivmoddi4+0x2ae>
 8000632:	3f02      	subs	r7, #2
 8000634:	4429      	add	r1, r5
 8000636:	1acb      	subs	r3, r1, r3
 8000638:	b281      	uxth	r1, r0
 800063a:	fbb3 f0fe 	udiv	r0, r3, lr
 800063e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000642:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000646:	fb00 f308 	mul.w	r3, r0, r8
 800064a:	428b      	cmp	r3, r1
 800064c:	d907      	bls.n	800065e <__udivmoddi4+0x27e>
 800064e:	1869      	adds	r1, r5, r1
 8000650:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000654:	d217      	bcs.n	8000686 <__udivmoddi4+0x2a6>
 8000656:	428b      	cmp	r3, r1
 8000658:	d915      	bls.n	8000686 <__udivmoddi4+0x2a6>
 800065a:	3802      	subs	r0, #2
 800065c:	4429      	add	r1, r5
 800065e:	1ac9      	subs	r1, r1, r3
 8000660:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000664:	e73b      	b.n	80004de <__udivmoddi4+0xfe>
 8000666:	4637      	mov	r7, r6
 8000668:	4630      	mov	r0, r6
 800066a:	e709      	b.n	8000480 <__udivmoddi4+0xa0>
 800066c:	4607      	mov	r7, r0
 800066e:	e6e7      	b.n	8000440 <__udivmoddi4+0x60>
 8000670:	4618      	mov	r0, r3
 8000672:	e6fb      	b.n	800046c <__udivmoddi4+0x8c>
 8000674:	4541      	cmp	r1, r8
 8000676:	d2ab      	bcs.n	80005d0 <__udivmoddi4+0x1f0>
 8000678:	ebb8 0a02 	subs.w	sl, r8, r2
 800067c:	eb69 020e 	sbc.w	r2, r9, lr
 8000680:	3801      	subs	r0, #1
 8000682:	4613      	mov	r3, r2
 8000684:	e7a4      	b.n	80005d0 <__udivmoddi4+0x1f0>
 8000686:	4660      	mov	r0, ip
 8000688:	e7e9      	b.n	800065e <__udivmoddi4+0x27e>
 800068a:	4618      	mov	r0, r3
 800068c:	e795      	b.n	80005ba <__udivmoddi4+0x1da>
 800068e:	4667      	mov	r7, ip
 8000690:	e7d1      	b.n	8000636 <__udivmoddi4+0x256>
 8000692:	4681      	mov	r9, r0
 8000694:	e77c      	b.n	8000590 <__udivmoddi4+0x1b0>
 8000696:	3802      	subs	r0, #2
 8000698:	442c      	add	r4, r5
 800069a:	e747      	b.n	800052c <__udivmoddi4+0x14c>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	442b      	add	r3, r5
 80006a2:	e72f      	b.n	8000504 <__udivmoddi4+0x124>
 80006a4:	4638      	mov	r0, r7
 80006a6:	e708      	b.n	80004ba <__udivmoddi4+0xda>
 80006a8:	4637      	mov	r7, r6
 80006aa:	e6e9      	b.n	8000480 <__udivmoddi4+0xa0>

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006b4:	4b3f      	ldr	r3, [pc, #252]	; (80007b4 <SystemInit+0x104>)
 80006b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006ba:	4a3e      	ldr	r2, [pc, #248]	; (80007b4 <SystemInit+0x104>)
 80006bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006c4:	4b3b      	ldr	r3, [pc, #236]	; (80007b4 <SystemInit+0x104>)
 80006c6:	691b      	ldr	r3, [r3, #16]
 80006c8:	4a3a      	ldr	r2, [pc, #232]	; (80007b4 <SystemInit+0x104>)
 80006ca:	f043 0310 	orr.w	r3, r3, #16
 80006ce:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006d0:	4b39      	ldr	r3, [pc, #228]	; (80007b8 <SystemInit+0x108>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	2b06      	cmp	r3, #6
 80006da:	d807      	bhi.n	80006ec <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006dc:	4b36      	ldr	r3, [pc, #216]	; (80007b8 <SystemInit+0x108>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f023 030f 	bic.w	r3, r3, #15
 80006e4:	4a34      	ldr	r2, [pc, #208]	; (80007b8 <SystemInit+0x108>)
 80006e6:	f043 0307 	orr.w	r3, r3, #7
 80006ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006ec:	4b33      	ldr	r3, [pc, #204]	; (80007bc <SystemInit+0x10c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a32      	ldr	r2, [pc, #200]	; (80007bc <SystemInit+0x10c>)
 80006f2:	f043 0301 	orr.w	r3, r3, #1
 80006f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006f8:	4b30      	ldr	r3, [pc, #192]	; (80007bc <SystemInit+0x10c>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006fe:	4b2f      	ldr	r3, [pc, #188]	; (80007bc <SystemInit+0x10c>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	492e      	ldr	r1, [pc, #184]	; (80007bc <SystemInit+0x10c>)
 8000704:	4b2e      	ldr	r3, [pc, #184]	; (80007c0 <SystemInit+0x110>)
 8000706:	4013      	ands	r3, r2
 8000708:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800070a:	4b2b      	ldr	r3, [pc, #172]	; (80007b8 <SystemInit+0x108>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	f003 030f 	and.w	r3, r3, #15
 8000712:	2b07      	cmp	r3, #7
 8000714:	d907      	bls.n	8000726 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000716:	4b28      	ldr	r3, [pc, #160]	; (80007b8 <SystemInit+0x108>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f023 030f 	bic.w	r3, r3, #15
 800071e:	4a26      	ldr	r2, [pc, #152]	; (80007b8 <SystemInit+0x108>)
 8000720:	f043 0307 	orr.w	r3, r3, #7
 8000724:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000726:	4b25      	ldr	r3, [pc, #148]	; (80007bc <SystemInit+0x10c>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800072c:	4b23      	ldr	r3, [pc, #140]	; (80007bc <SystemInit+0x10c>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000732:	4b22      	ldr	r3, [pc, #136]	; (80007bc <SystemInit+0x10c>)
 8000734:	2200      	movs	r2, #0
 8000736:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000738:	4b20      	ldr	r3, [pc, #128]	; (80007bc <SystemInit+0x10c>)
 800073a:	4a22      	ldr	r2, [pc, #136]	; (80007c4 <SystemInit+0x114>)
 800073c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800073e:	4b1f      	ldr	r3, [pc, #124]	; (80007bc <SystemInit+0x10c>)
 8000740:	4a21      	ldr	r2, [pc, #132]	; (80007c8 <SystemInit+0x118>)
 8000742:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000744:	4b1d      	ldr	r3, [pc, #116]	; (80007bc <SystemInit+0x10c>)
 8000746:	4a21      	ldr	r2, [pc, #132]	; (80007cc <SystemInit+0x11c>)
 8000748:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800074a:	4b1c      	ldr	r3, [pc, #112]	; (80007bc <SystemInit+0x10c>)
 800074c:	2200      	movs	r2, #0
 800074e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000750:	4b1a      	ldr	r3, [pc, #104]	; (80007bc <SystemInit+0x10c>)
 8000752:	4a1e      	ldr	r2, [pc, #120]	; (80007cc <SystemInit+0x11c>)
 8000754:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000756:	4b19      	ldr	r3, [pc, #100]	; (80007bc <SystemInit+0x10c>)
 8000758:	2200      	movs	r2, #0
 800075a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800075c:	4b17      	ldr	r3, [pc, #92]	; (80007bc <SystemInit+0x10c>)
 800075e:	4a1b      	ldr	r2, [pc, #108]	; (80007cc <SystemInit+0x11c>)
 8000760:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000762:	4b16      	ldr	r3, [pc, #88]	; (80007bc <SystemInit+0x10c>)
 8000764:	2200      	movs	r2, #0
 8000766:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000768:	4b14      	ldr	r3, [pc, #80]	; (80007bc <SystemInit+0x10c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a13      	ldr	r2, [pc, #76]	; (80007bc <SystemInit+0x10c>)
 800076e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000772:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000774:	4b11      	ldr	r3, [pc, #68]	; (80007bc <SystemInit+0x10c>)
 8000776:	2200      	movs	r2, #0
 8000778:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800077a:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <SystemInit+0x120>)
 800077c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800077e:	4a14      	ldr	r2, [pc, #80]	; (80007d0 <SystemInit+0x120>)
 8000780:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000784:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000786:	4b13      	ldr	r3, [pc, #76]	; (80007d4 <SystemInit+0x124>)
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	4b13      	ldr	r3, [pc, #76]	; (80007d8 <SystemInit+0x128>)
 800078c:	4013      	ands	r3, r2
 800078e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000792:	d202      	bcs.n	800079a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000794:	4b11      	ldr	r3, [pc, #68]	; (80007dc <SystemInit+0x12c>)
 8000796:	2201      	movs	r2, #1
 8000798:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800079a:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <SystemInit+0x130>)
 800079c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80007a0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80007a2:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <SystemInit+0x104>)
 80007a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007a8:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80007aa:	bf00      	nop
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	e000ed00 	.word	0xe000ed00
 80007b8:	52002000 	.word	0x52002000
 80007bc:	58024400 	.word	0x58024400
 80007c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80007c4:	02020200 	.word	0x02020200
 80007c8:	01ff0000 	.word	0x01ff0000
 80007cc:	01010280 	.word	0x01010280
 80007d0:	580000c0 	.word	0x580000c0
 80007d4:	5c001000 	.word	0x5c001000
 80007d8:	ffff0000 	.word	0xffff0000
 80007dc:	51008108 	.word	0x51008108
 80007e0:	52004000 	.word	0x52004000

080007e4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 80007e8:	4b0d      	ldr	r3, [pc, #52]	; (8000820 <MX_CRC_Init+0x3c>)
 80007ea:	4a0e      	ldr	r2, [pc, #56]	; (8000824 <MX_CRC_Init+0x40>)
 80007ec:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80007ee:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <MX_CRC_Init+0x3c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80007f4:	4b0a      	ldr	r3, [pc, #40]	; (8000820 <MX_CRC_Init+0x3c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80007fa:	4b09      	ldr	r3, [pc, #36]	; (8000820 <MX_CRC_Init+0x3c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000800:	4b07      	ldr	r3, [pc, #28]	; (8000820 <MX_CRC_Init+0x3c>)
 8000802:	2200      	movs	r2, #0
 8000804:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000806:	4b06      	ldr	r3, [pc, #24]	; (8000820 <MX_CRC_Init+0x3c>)
 8000808:	2201      	movs	r2, #1
 800080a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800080c:	4804      	ldr	r0, [pc, #16]	; (8000820 <MX_CRC_Init+0x3c>)
 800080e:	f001 fc41 	bl	8002094 <HAL_CRC_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000818:	f000 fb34 	bl	8000e84 <Error_Handler>
  }

}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}
 8000820:	24004c6c 	.word	0x24004c6c
 8000824:	58024c00 	.word	0x58024c00

08000828 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000828:	b480      	push	{r7}
 800082a:	b085      	sub	sp, #20
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a0b      	ldr	r2, [pc, #44]	; (8000864 <HAL_CRC_MspInit+0x3c>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d10e      	bne.n	8000858 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <HAL_CRC_MspInit+0x40>)
 800083c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000840:	4a09      	ldr	r2, [pc, #36]	; (8000868 <HAL_CRC_MspInit+0x40>)
 8000842:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000846:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800084a:	4b07      	ldr	r3, [pc, #28]	; (8000868 <HAL_CRC_MspInit+0x40>)
 800084c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000850:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000858:	bf00      	nop
 800085a:	3714      	adds	r7, #20
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	58024c00 	.word	0x58024c00
 8000868:	58024400 	.word	0x58024400

0800086c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000872:	4b29      	ldr	r3, [pc, #164]	; (8000918 <MX_DMA_Init+0xac>)
 8000874:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000878:	4a27      	ldr	r2, [pc, #156]	; (8000918 <MX_DMA_Init+0xac>)
 800087a:	f043 0301 	orr.w	r3, r3, #1
 800087e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000882:	4b25      	ldr	r3, [pc, #148]	; (8000918 <MX_DMA_Init+0xac>)
 8000884:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000888:	f003 0301 	and.w	r3, r3, #1
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000890:	4b21      	ldr	r3, [pc, #132]	; (8000918 <MX_DMA_Init+0xac>)
 8000892:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000896:	4a20      	ldr	r2, [pc, #128]	; (8000918 <MX_DMA_Init+0xac>)
 8000898:	f043 0302 	orr.w	r3, r3, #2
 800089c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80008a0:	4b1d      	ldr	r3, [pc, #116]	; (8000918 <MX_DMA_Init+0xac>)
 80008a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008a6:	f003 0302 	and.w	r3, r3, #2
 80008aa:	603b      	str	r3, [r7, #0]
 80008ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2105      	movs	r1, #5
 80008b2:	2038      	movs	r0, #56	; 0x38
 80008b4:	f001 fb3a 	bl	8001f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008b8:	2038      	movs	r0, #56	; 0x38
 80008ba:	f001 fb51 	bl	8001f60 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2105      	movs	r1, #5
 80008c2:	2039      	movs	r0, #57	; 0x39
 80008c4:	f001 fb32 	bl	8001f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80008c8:	2039      	movs	r0, #57	; 0x39
 80008ca:	f001 fb49 	bl	8001f60 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2105      	movs	r1, #5
 80008d2:	203c      	movs	r0, #60	; 0x3c
 80008d4:	f001 fb2a 	bl	8001f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80008d8:	203c      	movs	r0, #60	; 0x3c
 80008da:	f001 fb41 	bl	8001f60 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 80008de:	2200      	movs	r2, #0
 80008e0:	2105      	movs	r1, #5
 80008e2:	2044      	movs	r0, #68	; 0x44
 80008e4:	f001 fb22 	bl	8001f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80008e8:	2044      	movs	r0, #68	; 0x44
 80008ea:	f001 fb39 	bl	8001f60 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2105      	movs	r1, #5
 80008f2:	2045      	movs	r0, #69	; 0x45
 80008f4:	f001 fb1a 	bl	8001f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80008f8:	2045      	movs	r0, #69	; 0x45
 80008fa:	f001 fb31 	bl	8001f60 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80008fe:	2200      	movs	r2, #0
 8000900:	2105      	movs	r1, #5
 8000902:	2046      	movs	r0, #70	; 0x46
 8000904:	f001 fb12 	bl	8001f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000908:	2046      	movs	r0, #70	; 0x46
 800090a:	f001 fb29 	bl	8001f60 <HAL_NVIC_EnableIRQ>

}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	58024400 	.word	0x58024400

0800091c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	4a07      	ldr	r2, [pc, #28]	; (8000948 <vApplicationGetIdleTaskMemory+0x2c>)
 800092c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	4a06      	ldr	r2, [pc, #24]	; (800094c <vApplicationGetIdleTaskMemory+0x30>)
 8000932:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f44f 7200 	mov.w	r2, #512	; 0x200
 800093a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800093c:	bf00      	nop
 800093e:	3714      	adds	r7, #20
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	24000224 	.word	0x24000224
 800094c:	24000278 	.word	0x24000278

08000950 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000950:	b5b0      	push	{r4, r5, r7, lr}
 8000952:	b088      	sub	sp, #32
 8000954:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of watchdog */
  osThreadDef(watchdog, watchdogTask, osPriorityNormal, 0, 512);
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <MX_FREERTOS_Init+0x34>)
 8000958:	1d3c      	adds	r4, r7, #4
 800095a:	461d      	mov	r5, r3
 800095c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800095e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000960:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000964:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  watchdogHandle = osThreadCreate(osThread(watchdog), NULL);
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	2100      	movs	r1, #0
 800096c:	4618      	mov	r0, r3
 800096e:	f009 fee8 	bl	800a742 <osThreadCreate>
 8000972:	4602      	mov	r2, r0
 8000974:	4b04      	ldr	r3, [pc, #16]	; (8000988 <MX_FREERTOS_Init+0x38>)
 8000976:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  initCortexM7();
 8000978:	f017 f806 	bl	8017988 <initCortexM7>
  /* USER CODE END RTOS_THREADS */

}
 800097c:	bf00      	nop
 800097e:	3720      	adds	r7, #32
 8000980:	46bd      	mov	sp, r7
 8000982:	bdb0      	pop	{r4, r5, r7, pc}
 8000984:	0801aee4 	.word	0x0801aee4
 8000988:	24004c90 	.word	0x24004c90

0800098c <watchdogTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_watchdogTask */
void watchdogTask(void const * argument)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  /* USER CODE BEGIN watchdogTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000994:	2001      	movs	r0, #1
 8000996:	f009 ff20 	bl	800a7da <osDelay>
 800099a:	e7fb      	b.n	8000994 <watchdogTask+0x8>

0800099c <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 800099c:	b480      	push	{r7}
 800099e:	b087      	sub	sp, #28
 80009a0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009a2:	4b30      	ldr	r3, [pc, #192]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a8:	4a2e      	ldr	r2, [pc, #184]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009b2:	4b2c      	ldr	r3, [pc, #176]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009bc:	617b      	str	r3, [r7, #20]
 80009be:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c0:	4b28      	ldr	r3, [pc, #160]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c6:	4a27      	ldr	r2, [pc, #156]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009c8:	f043 0304 	orr.w	r3, r3, #4
 80009cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009d0:	4b24      	ldr	r3, [pc, #144]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d6:	f003 0304 	and.w	r3, r3, #4
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	4b21      	ldr	r3, [pc, #132]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e4:	4a1f      	ldr	r2, [pc, #124]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009e6:	f043 0301 	orr.w	r3, r3, #1
 80009ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009ee:	4b1d      	ldr	r3, [pc, #116]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	60fb      	str	r3, [r7, #12]
 80009fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fc:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <MX_GPIO_Init+0xc8>)
 80009fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a02:	4a18      	ldr	r2, [pc, #96]	; (8000a64 <MX_GPIO_Init+0xc8>)
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a0c:	4b15      	ldr	r3, [pc, #84]	; (8000a64 <MX_GPIO_Init+0xc8>)
 8000a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a12:	f003 0302 	and.w	r3, r3, #2
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a1a:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <MX_GPIO_Init+0xc8>)
 8000a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a20:	4a10      	ldr	r2, [pc, #64]	; (8000a64 <MX_GPIO_Init+0xc8>)
 8000a22:	f043 0308 	orr.w	r3, r3, #8
 8000a26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <MX_GPIO_Init+0xc8>)
 8000a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a30:	f003 0308 	and.w	r3, r3, #8
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a38:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <MX_GPIO_Init+0xc8>)
 8000a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a3e:	4a09      	ldr	r2, [pc, #36]	; (8000a64 <MX_GPIO_Init+0xc8>)
 8000a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a44:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a48:	4b06      	ldr	r3, [pc, #24]	; (8000a64 <MX_GPIO_Init+0xc8>)
 8000a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	683b      	ldr	r3, [r7, #0]

}
 8000a56:	bf00      	nop
 8000a58:	371c      	adds	r7, #28
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	58024400 	.word	0x58024400

08000a68 <MX_IWDG1_Init>:

IWDG_HandleTypeDef hiwdg1;

/* IWDG1 init function */
void MX_IWDG1_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0

  hiwdg1.Instance = IWDG1;
 8000a6c:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <MX_IWDG1_Init+0x34>)
 8000a6e:	4a0c      	ldr	r2, [pc, #48]	; (8000aa0 <MX_IWDG1_Init+0x38>)
 8000a70:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_4;
 8000a72:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <MX_IWDG1_Init+0x34>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 4095;
 8000a78:	4b08      	ldr	r3, [pc, #32]	; (8000a9c <MX_IWDG1_Init+0x34>)
 8000a7a:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000a7e:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 4095;
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <MX_IWDG1_Init+0x34>)
 8000a82:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000a86:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 8000a88:	4804      	ldr	r0, [pc, #16]	; (8000a9c <MX_IWDG1_Init+0x34>)
 8000a8a:	f005 f957 	bl	8005d3c <HAL_IWDG_Init>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_IWDG1_Init+0x30>
  {
    Error_Handler();
 8000a94:	f000 f9f6 	bl	8000e84 <Error_Handler>
  }

}
 8000a98:	bf00      	nop
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	24004c94 	.word	0x24004c94
 8000aa0:	58004800 	.word	0x58004800

08000aa4 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000aa8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000aac:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	; (8000ae0 <SCB_EnableICache+0x3c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000ab8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000abc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000ac0:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <SCB_EnableICache+0x3c>)
 8000ac2:	695b      	ldr	r3, [r3, #20]
 8000ac4:	4a06      	ldr	r2, [pc, #24]	; (8000ae0 <SCB_EnableICache+0x3c>)
 8000ac6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aca:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000acc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ad0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b085      	sub	sp, #20
 8000ae8:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000aea:	4b1d      	ldr	r3, [pc, #116]	; (8000b60 <SCB_EnableDCache+0x7c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000af2:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000af6:	4b1a      	ldr	r3, [pc, #104]	; (8000b60 <SCB_EnableDCache+0x7c>)
 8000af8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000afc:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	0b5b      	lsrs	r3, r3, #13
 8000b02:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000b06:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	08db      	lsrs	r3, r3, #3
 8000b0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b10:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	015a      	lsls	r2, r3, #5
 8000b16:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000b1a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000b1c:	68ba      	ldr	r2, [r7, #8]
 8000b1e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b20:	490f      	ldr	r1, [pc, #60]	; (8000b60 <SCB_EnableDCache+0x7c>)
 8000b22:	4313      	orrs	r3, r2
 8000b24:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	1e5a      	subs	r2, r3, #1
 8000b2c:	60ba      	str	r2, [r7, #8]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d1ef      	bne.n	8000b12 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	1e5a      	subs	r2, r3, #1
 8000b36:	60fa      	str	r2, [r7, #12]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d1e5      	bne.n	8000b08 <SCB_EnableDCache+0x24>
 8000b3c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <SCB_EnableDCache+0x7c>)
 8000b42:	695b      	ldr	r3, [r3, #20]
 8000b44:	4a06      	ldr	r2, [pc, #24]	; (8000b60 <SCB_EnableDCache+0x7c>)
 8000b46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b4a:	6153      	str	r3, [r2, #20]
 8000b4c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b50:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b6a:	f000 f931 	bl	8000dd0 <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000b6e:	f7ff ff99 	bl	8000aa4 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000b72:	f7ff ffb7 	bl	8000ae4 <SCB_EnableDCache>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000b76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b7a:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000b7c:	bf00      	nop
 8000b7e:	4b2a      	ldr	r3, [pc, #168]	; (8000c28 <main+0xc4>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d004      	beq.n	8000b94 <main+0x30>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	1e5a      	subs	r2, r3, #1
 8000b8e:	607a      	str	r2, [r7, #4]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	dcf4      	bgt.n	8000b7e <main+0x1a>
  if ( timeout < 0 )
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	da01      	bge.n	8000b9e <main+0x3a>
  {
  Error_Handler();
 8000b9a:	f000 f973 	bl	8000e84 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b9e:	f001 f891 	bl	8001cc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba2:	f000 f843 	bl	8000c2c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000ba6:	4b20      	ldr	r3, [pc, #128]	; (8000c28 <main+0xc4>)
 8000ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bac:	4a1e      	ldr	r2, [pc, #120]	; (8000c28 <main+0xc4>)
 8000bae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bb2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bb6:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <main+0xc4>)
 8000bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bc0:	603b      	str	r3, [r7, #0]
 8000bc2:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f005 f875 	bl	8005cb4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000bca:	2100      	movs	r1, #0
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f005 f8a1 	bl	8005d14 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000bd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bd6:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000bd8:	bf00      	nop
 8000bda:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <main+0xc4>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d104      	bne.n	8000bf0 <main+0x8c>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	1e5a      	subs	r2, r3, #1
 8000bea:	607a      	str	r2, [r7, #4]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	dcf4      	bgt.n	8000bda <main+0x76>
if ( timeout < 0 )
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	da01      	bge.n	8000bfa <main+0x96>
{
Error_Handler();
 8000bf6:	f000 f945 	bl	8000e84 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bfa:	f7ff fecf 	bl	800099c <MX_GPIO_Init>
  MX_DMA_Init();
 8000bfe:	f7ff fe35 	bl	800086c <MX_DMA_Init>
  MX_CRC_Init();
 8000c02:	f7ff fdef 	bl	80007e4 <MX_CRC_Init>
  MX_USART1_UART_Init();
 8000c06:	f000 fb3d 	bl	8001284 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000c0a:	f000 fb87 	bl	800131c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000c0e:	f000 fbd1 	bl	80013b4 <MX_USART3_UART_Init>
  MX_IWDG1_Init();
 8000c12:	f7ff ff29 	bl	8000a68 <MX_IWDG1_Init>
  MX_USART6_UART_Init();
 8000c16:	f000 fc19 	bl	800144c <MX_USART6_UART_Init>
  MX_RTC_Init();
 8000c1a:	f000 f937 	bl	8000e8c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000c1e:	f7ff fe97 	bl	8000950 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000c22:	f009 fd77 	bl	800a714 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c26:	e7fe      	b.n	8000c26 <main+0xc2>
 8000c28:	58024400 	.word	0x58024400

08000c2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b0cc      	sub	sp, #304	; 0x130
 8000c30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c32:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000c36:	224c      	movs	r2, #76	; 0x4c
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f017 fc1f 	bl	801847e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c40:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000c44:	2220      	movs	r2, #32
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f017 fc18 	bl	801847e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c4e:	f107 0308 	add.w	r3, r7, #8
 8000c52:	4618      	mov	r0, r3
 8000c54:	23bc      	movs	r3, #188	; 0xbc
 8000c56:	461a      	mov	r2, r3
 8000c58:	2100      	movs	r1, #0
 8000c5a:	f017 fc10 	bl	801847e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c5e:	2004      	movs	r0, #4
 8000c60:	f005 f8c2 	bl	8005de8 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	4b56      	ldr	r3, [pc, #344]	; (8000dc4 <SystemClock_Config+0x198>)
 8000c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c6e:	4a55      	ldr	r2, [pc, #340]	; (8000dc4 <SystemClock_Config+0x198>)
 8000c70:	f023 0301 	bic.w	r3, r3, #1
 8000c74:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000c76:	4b53      	ldr	r3, [pc, #332]	; (8000dc4 <SystemClock_Config+0x198>)
 8000c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c7a:	f003 0201 	and.w	r2, r3, #1
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	4b51      	ldr	r3, [pc, #324]	; (8000dc8 <SystemClock_Config+0x19c>)
 8000c84:	699b      	ldr	r3, [r3, #24]
 8000c86:	4a50      	ldr	r2, [pc, #320]	; (8000dc8 <SystemClock_Config+0x19c>)
 8000c88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c8c:	6193      	str	r3, [r2, #24]
 8000c8e:	4b4e      	ldr	r3, [pc, #312]	; (8000dc8 <SystemClock_Config+0x19c>)
 8000c90:	699b      	ldr	r3, [r3, #24]
 8000c92:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	1d3b      	adds	r3, r7, #4
 8000c9c:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c9e:	bf00      	nop
 8000ca0:	4b49      	ldr	r3, [pc, #292]	; (8000dc8 <SystemClock_Config+0x19c>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cac:	d1f8      	bne.n	8000ca0 <SystemClock_Config+0x74>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000cae:	230b      	movs	r3, #11
 8000cb0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000cb4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000cb8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cc2:	2340      	movs	r3, #64	; 0x40
 8000cc4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000ce0:	2340      	movs	r3, #64	; 0x40
 8000ce2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cec:	2302      	movs	r3, #2
 8000cee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000cf8:	230c      	movs	r3, #12
 8000cfa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f005 f8c4 	bl	8005e9c <HAL_RCC_OscConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000d1a:	f000 f8b3 	bl	8000e84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1e:	233f      	movs	r3, #63	; 0x3f
 8000d20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d24:	2303      	movs	r3, #3
 8000d26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000d30:	2308      	movs	r3, #8
 8000d32:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d36:	2340      	movs	r3, #64	; 0x40
 8000d38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d3c:	2340      	movs	r3, #64	; 0x40
 8000d3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d4a:	2340      	movs	r3, #64	; 0x40
 8000d4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d50:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000d54:	2102      	movs	r1, #2
 8000d56:	4618      	mov	r0, r3
 8000d58:	f005 fcb0 	bl	80066bc <HAL_RCC_ClockConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <SystemClock_Config+0x13a>
  {
    Error_Handler();
 8000d62:	f000 f88f 	bl	8000e84 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART3
 8000d66:	f107 0308 	add.w	r3, r7, #8
 8000d6a:	4a18      	ldr	r2, [pc, #96]	; (8000dcc <SystemClock_Config+0x1a0>)
 8000d6c:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_SPI4
                              |RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000d6e:	f107 0308 	add.w	r3, r7, #8
 8000d72:	2200      	movs	r2, #0
 8000d74:	65da      	str	r2, [r3, #92]	; 0x5c
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8000d76:	f107 0308 	add.w	r3, r7, #8
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	661a      	str	r2, [r3, #96]	; 0x60
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_HSI;
 8000d7e:	f107 0308 	add.w	r3, r7, #8
 8000d82:	2203      	movs	r2, #3
 8000d84:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8000d86:	f107 0308 	add.w	r3, r7, #8
 8000d8a:	2218      	movs	r2, #24
 8000d8c:	679a      	str	r2, [r3, #120]	; 0x78
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000d8e:	f107 0308 	add.w	r3, r7, #8
 8000d92:	2200      	movs	r2, #0
 8000d94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000d98:	f107 0308 	add.w	r3, r7, #8
 8000d9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000da0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000da4:	f107 0308 	add.w	r3, r7, #8
 8000da8:	4618      	mov	r0, r3
 8000daa:	f006 f84d 	bl	8006e48 <HAL_RCCEx_PeriphCLKConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <SystemClock_Config+0x18c>
  {
    Error_Handler();
 8000db4:	f000 f866 	bl	8000e84 <Error_Handler>
  }
}
 8000db8:	bf00      	nop
 8000dba:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	58000400 	.word	0x58000400
 8000dc8:	58024800 	.word	0x58024800
 8000dcc:	0040300b 	.word	0x0040300b

08000dd0 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000dd6:	463b      	mov	r3, r7
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]
 8000de0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000de2:	f001 f8cb 	bl	8001f7c <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000de6:	2301      	movs	r3, #1
 8000de8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8000dee:	4b1b      	ldr	r3, [pc, #108]	; (8000e5c <MPU_Config+0x8c>)
 8000df0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8000df2:	230e      	movs	r3, #14
 8000df4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000e02:	2301      	movs	r3, #1
 8000e04:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000e12:	463b      	mov	r3, r7
 8000e14:	4618      	mov	r0, r3
 8000e16:	f001 f8e5 	bl	8001fe4 <HAL_MPU_ConfigRegion>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8000e22:	4b0e      	ldr	r3, [pc, #56]	; (8000e5c <MPU_Config+0x8c>)
 8000e24:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8000e26:	2307      	movs	r3, #7
 8000e28:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000e32:	2303      	movs	r3, #3
 8000e34:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000e36:	2301      	movs	r3, #1
 8000e38:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000e42:	2301      	movs	r3, #1
 8000e44:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000e46:	463b      	mov	r3, r7
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f001 f8cb 	bl	8001fe4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000e4e:	2004      	movs	r0, #4
 8000e50:	f001 f8aa 	bl	8001fa8 <HAL_MPU_Enable>

}
 8000e54:	bf00      	nop
 8000e56:	3710      	adds	r7, #16
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	30040000 	.word	0x30040000

08000e60 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a04      	ldr	r2, [pc, #16]	; (8000e80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d101      	bne.n	8000e76 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e72:	f000 ff63 	bl	8001d3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40001400 	.word	0x40001400

08000e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000e88:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e8a:	e7fe      	b.n	8000e8a <Error_Handler+0x6>

08000e8c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e90:	4b10      	ldr	r3, [pc, #64]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000e92:	4a11      	ldr	r2, [pc, #68]	; (8000ed8 <MX_RTC_Init+0x4c>)
 8000e94:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e96:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000e9e:	227f      	movs	r2, #127	; 0x7f
 8000ea0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000ea4:	22ff      	movs	r2, #255	; 0xff
 8000ea6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000eae:	4b09      	ldr	r3, [pc, #36]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000eb4:	4b07      	ldr	r3, [pc, #28]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ec0:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <MX_RTC_Init+0x48>)
 8000ec2:	f007 fac1 	bl	8008448 <HAL_RTC_Init>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000ecc:	f7ff ffda 	bl	8000e84 <Error_Handler>
  }

}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	24004ca4 	.word	0x24004ca4
 8000ed8:	58004000 	.word	0x58004000

08000edc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a07      	ldr	r2, [pc, #28]	; (8000f08 <HAL_RTC_MspInit+0x2c>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d105      	bne.n	8000efa <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000eee:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <HAL_RTC_MspInit+0x30>)
 8000ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ef2:	4a06      	ldr	r2, [pc, #24]	; (8000f0c <HAL_RTC_MspInit+0x30>)
 8000ef4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ef8:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	58004000 	.word	0x58004000
 8000f0c:	58024400 	.word	0x58024400

08000f10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f16:	4b0c      	ldr	r3, [pc, #48]	; (8000f48 <HAL_MspInit+0x38>)
 8000f18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f1c:	4a0a      	ldr	r2, [pc, #40]	; (8000f48 <HAL_MspInit+0x38>)
 8000f1e:	f043 0302 	orr.w	r3, r3, #2
 8000f22:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f26:	4b08      	ldr	r3, [pc, #32]	; (8000f48 <HAL_MspInit+0x38>)
 8000f28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	607b      	str	r3, [r7, #4]
 8000f32:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f34:	2200      	movs	r2, #0
 8000f36:	210f      	movs	r1, #15
 8000f38:	f06f 0001 	mvn.w	r0, #1
 8000f3c:	f000 fff6 	bl	8001f2c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	58024400 	.word	0x58024400

08000f4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b090      	sub	sp, #64	; 0x40
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b0f      	cmp	r3, #15
 8000f58:	d827      	bhi.n	8000faa <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0U);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	6879      	ldr	r1, [r7, #4]
 8000f5e:	2037      	movs	r0, #55	; 0x37
 8000f60:	f000 ffe4 	bl	8001f2c <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000f64:	2037      	movs	r0, #55	; 0x37
 8000f66:	f000 fffb 	bl	8001f60 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000f6a:	4a29      	ldr	r2, [pc, #164]	; (8001010 <HAL_InitTick+0xc4>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000f70:	4b28      	ldr	r3, [pc, #160]	; (8001014 <HAL_InitTick+0xc8>)
 8000f72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f76:	4a27      	ldr	r2, [pc, #156]	; (8001014 <HAL_InitTick+0xc8>)
 8000f78:	f043 0320 	orr.w	r3, r3, #32
 8000f7c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000f80:	4b24      	ldr	r3, [pc, #144]	; (8001014 <HAL_InitTick+0xc8>)
 8000f82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f86:	f003 0320 	and.w	r3, r3, #32
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f8e:	f107 0210 	add.w	r2, r7, #16
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	4611      	mov	r1, r2
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f005 ff13 	bl	8006dc4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fa0:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d106      	bne.n	8000fb6 <HAL_InitTick+0x6a>
 8000fa8:	e001      	b.n	8000fae <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e02b      	b.n	8001006 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000fae:	f005 fedd 	bl	8006d6c <HAL_RCC_GetPCLK1Freq>
 8000fb2:	63f8      	str	r0, [r7, #60]	; 0x3c
 8000fb4:	e004      	b.n	8000fc0 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000fb6:	f005 fed9 	bl	8006d6c <HAL_RCC_GetPCLK1Freq>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fc2:	4a15      	ldr	r2, [pc, #84]	; (8001018 <HAL_InitTick+0xcc>)
 8000fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc8:	0c9b      	lsrs	r3, r3, #18
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000fce:	4b13      	ldr	r3, [pc, #76]	; (800101c <HAL_InitTick+0xd0>)
 8000fd0:	4a13      	ldr	r2, [pc, #76]	; (8001020 <HAL_InitTick+0xd4>)
 8000fd2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <HAL_InitTick+0xd0>)
 8000fd6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fda:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000fdc:	4a0f      	ldr	r2, [pc, #60]	; (800101c <HAL_InitTick+0xd0>)
 8000fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fe0:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <HAL_InitTick+0xd0>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <HAL_InitTick+0xd0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8000fee:	480b      	ldr	r0, [pc, #44]	; (800101c <HAL_InitTick+0xd0>)
 8000ff0:	f007 fb36 	bl	8008660 <HAL_TIM_Base_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d104      	bne.n	8001004 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8000ffa:	4808      	ldr	r0, [pc, #32]	; (800101c <HAL_InitTick+0xd0>)
 8000ffc:	f007 fb92 	bl	8008724 <HAL_TIM_Base_Start_IT>
 8001000:	4603      	mov	r3, r0
 8001002:	e000      	b.n	8001006 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001004:	2301      	movs	r3, #1
}
 8001006:	4618      	mov	r0, r3
 8001008:	3740      	adds	r7, #64	; 0x40
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	24000008 	.word	0x24000008
 8001014:	58024400 	.word	0x58024400
 8001018:	431bde83 	.word	0x431bde83
 800101c:	24004cc8 	.word	0x24004cc8
 8001020:	40001400 	.word	0x40001400

08001024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001028:	e7fe      	b.n	8001028 <NMI_Handler+0x4>

0800102a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800102e:	e7fe      	b.n	800102e <HardFault_Handler+0x4>

08001030 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001034:	e7fe      	b.n	8001034 <MemManage_Handler+0x4>

08001036 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001036:	b480      	push	{r7}
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800103a:	e7fe      	b.n	800103a <BusFault_Handler+0x4>

0800103c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001040:	e7fe      	b.n	8001040 <UsageFault_Handler+0x4>

08001042 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001042:	b480      	push	{r7}
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001046:	bf00      	nop
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001054:	4802      	ldr	r0, [pc, #8]	; (8001060 <TIM7_IRQHandler+0x10>)
 8001056:	f007 fb9b 	bl	8008790 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	24004cc8 	.word	0x24004cc8

08001064 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001068:	4802      	ldr	r0, [pc, #8]	; (8001074 <DMA2_Stream0_IRQHandler+0x10>)
 800106a:	f001 fc59 	bl	8002920 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	24005070 	.word	0x24005070

08001078 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800107c:	4802      	ldr	r0, [pc, #8]	; (8001088 <DMA2_Stream1_IRQHandler+0x10>)
 800107e:	f001 fc4f 	bl	8002920 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	24004f80 	.word	0x24004f80

0800108c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001090:	4802      	ldr	r0, [pc, #8]	; (800109c <DMA2_Stream4_IRQHandler+0x10>)
 8001092:	f001 fc45 	bl	8002920 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	24004d14 	.word	0x24004d14

080010a0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80010a4:	4802      	ldr	r0, [pc, #8]	; (80010b0 <ETH_IRQHandler+0x10>)
 80010a6:	f003 fa7b 	bl	80045a0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	240053f4 	.word	0x240053f4

080010b4 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80010b8:	4802      	ldr	r0, [pc, #8]	; (80010c4 <DMA2_Stream5_IRQHandler+0x10>)
 80010ba:	f001 fc31 	bl	8002920 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	240050e8 	.word	0x240050e8

080010c8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <DMA2_Stream6_IRQHandler+0x10>)
 80010ce:	f001 fc27 	bl	8002920 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	24004d8c 	.word	0x24004d8c

080010dc <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80010e0:	4802      	ldr	r0, [pc, #8]	; (80010ec <DMA2_Stream7_IRQHandler+0x10>)
 80010e2:	f001 fc1d 	bl	8002920 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	24004ff8 	.word	0x24004ff8

080010f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
	return 1;
 80010f4:	2301      	movs	r3, #1
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <_kill>:

int _kill(int pid, int sig)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800110a:	4b05      	ldr	r3, [pc, #20]	; (8001120 <_kill+0x20>)
 800110c:	2216      	movs	r2, #22
 800110e:	601a      	str	r2, [r3, #0]
	return -1;
 8001110:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	24008554 	.word	0x24008554

08001124 <_exit>:

void _exit (int status)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800112c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff ffe5 	bl	8001100 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001136:	e7fe      	b.n	8001136 <_exit+0x12>

08001138 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	e00a      	b.n	8001160 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800114a:	f3af 8000 	nop.w
 800114e:	4601      	mov	r1, r0
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	60ba      	str	r2, [r7, #8]
 8001156:	b2ca      	uxtb	r2, r1
 8001158:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	3301      	adds	r3, #1
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	697a      	ldr	r2, [r7, #20]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	429a      	cmp	r2, r3
 8001166:	dbf0      	blt.n	800114a <_read+0x12>
	}

return len;
 8001168:	687b      	ldr	r3, [r7, #4]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b086      	sub	sp, #24
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800117e:	2300      	movs	r3, #0
 8001180:	617b      	str	r3, [r7, #20]
 8001182:	e009      	b.n	8001198 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	1c5a      	adds	r2, r3, #1
 8001188:	60ba      	str	r2, [r7, #8]
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3301      	adds	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	429a      	cmp	r2, r3
 800119e:	dbf1      	blt.n	8001184 <_write+0x12>
	}
	return len;
 80011a0:	687b      	ldr	r3, [r7, #4]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3718      	adds	r7, #24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <_close>:

int _close(int file)
{
 80011aa:	b480      	push	{r7}
 80011ac:	b083      	sub	sp, #12
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
	return -1;
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011d2:	605a      	str	r2, [r3, #4]
	return 0;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <_isatty>:

int _isatty(int file)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
	return 1;
 80011ea:	2301      	movs	r3, #1
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
	return 0;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
	...

08001214 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001214:	b480      	push	{r7}
 8001216:	b087      	sub	sp, #28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800121c:	4a14      	ldr	r2, [pc, #80]	; (8001270 <_sbrk+0x5c>)
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <_sbrk+0x60>)
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <_sbrk+0x64>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d102      	bne.n	8001236 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <_sbrk+0x64>)
 8001232:	4a12      	ldr	r2, [pc, #72]	; (800127c <_sbrk+0x68>)
 8001234:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <_sbrk+0x64>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	429a      	cmp	r2, r3
 8001242:	d205      	bcs.n	8001250 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001244:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <_sbrk+0x6c>)
 8001246:	220c      	movs	r2, #12
 8001248:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800124a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800124e:	e009      	b.n	8001264 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001250:	4b09      	ldr	r3, [pc, #36]	; (8001278 <_sbrk+0x64>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <_sbrk+0x64>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	4a06      	ldr	r2, [pc, #24]	; (8001278 <_sbrk+0x64>)
 8001260:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001262:	68fb      	ldr	r3, [r7, #12]
}
 8001264:	4618      	mov	r0, r3
 8001266:	371c      	adds	r7, #28
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	24080000 	.word	0x24080000
 8001274:	00000400 	.word	0x00000400
 8001278:	24000a78 	.word	0x24000a78
 800127c:	24008580 	.word	0x24008580
 8001280:	24008554 	.word	0x24008554

08001284 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001288:	4b22      	ldr	r3, [pc, #136]	; (8001314 <MX_USART1_UART_Init+0x90>)
 800128a:	4a23      	ldr	r2, [pc, #140]	; (8001318 <MX_USART1_UART_Init+0x94>)
 800128c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800128e:	4b21      	ldr	r3, [pc, #132]	; (8001314 <MX_USART1_UART_Init+0x90>)
 8001290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001294:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001296:	4b1f      	ldr	r3, [pc, #124]	; (8001314 <MX_USART1_UART_Init+0x90>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800129c:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <MX_USART1_UART_Init+0x90>)
 800129e:	2200      	movs	r2, #0
 80012a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012a2:	4b1c      	ldr	r3, [pc, #112]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012a8:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012aa:	220c      	movs	r2, #12
 80012ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ae:	4b19      	ldr	r3, [pc, #100]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b4:	4b17      	ldr	r3, [pc, #92]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ba:	4b16      	ldr	r3, [pc, #88]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012bc:	2200      	movs	r2, #0
 80012be:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012c0:	4b14      	ldr	r3, [pc, #80]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012c6:	4b13      	ldr	r3, [pc, #76]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012cc:	4811      	ldr	r0, [pc, #68]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012ce:	f007 fc5f 	bl	8008b90 <HAL_UART_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80012d8:	f7ff fdd4 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012dc:	2100      	movs	r1, #0
 80012de:	480d      	ldr	r0, [pc, #52]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012e0:	f008 fc8f 	bl	8009c02 <HAL_UARTEx_SetTxFifoThreshold>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012ea:	f7ff fdcb 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ee:	2100      	movs	r1, #0
 80012f0:	4808      	ldr	r0, [pc, #32]	; (8001314 <MX_USART1_UART_Init+0x90>)
 80012f2:	f008 fcc4 	bl	8009c7e <HAL_UARTEx_SetRxFifoThreshold>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012fc:	f7ff fdc2 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001300:	4804      	ldr	r0, [pc, #16]	; (8001314 <MX_USART1_UART_Init+0x90>)
 8001302:	f008 fc45 	bl	8009b90 <HAL_UARTEx_DisableFifoMode>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800130c:	f7ff fdba 	bl	8000e84 <Error_Handler>
  }

}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	24005160 	.word	0x24005160
 8001318:	40011000 	.word	0x40011000

0800131c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001320:	4b22      	ldr	r3, [pc, #136]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001322:	4a23      	ldr	r2, [pc, #140]	; (80013b0 <MX_USART2_UART_Init+0x94>)
 8001324:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001326:	4b21      	ldr	r3, [pc, #132]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800132c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800132e:	4b1f      	ldr	r3, [pc, #124]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001334:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800133a:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <MX_USART2_UART_Init+0x90>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001340:	4b1a      	ldr	r3, [pc, #104]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001342:	220c      	movs	r2, #12
 8001344:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001346:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800134c:	4b17      	ldr	r3, [pc, #92]	; (80013ac <MX_USART2_UART_Init+0x90>)
 800134e:	2200      	movs	r2, #0
 8001350:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001352:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001354:	2200      	movs	r2, #0
 8001356:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001358:	4b14      	ldr	r3, [pc, #80]	; (80013ac <MX_USART2_UART_Init+0x90>)
 800135a:	2200      	movs	r2, #0
 800135c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800135e:	4b13      	ldr	r3, [pc, #76]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001360:	2200      	movs	r2, #0
 8001362:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001364:	4811      	ldr	r0, [pc, #68]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001366:	f007 fc13 	bl	8008b90 <HAL_UART_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001370:	f7ff fd88 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001374:	2100      	movs	r1, #0
 8001376:	480d      	ldr	r0, [pc, #52]	; (80013ac <MX_USART2_UART_Init+0x90>)
 8001378:	f008 fc43 	bl	8009c02 <HAL_UARTEx_SetTxFifoThreshold>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001382:	f7ff fd7f 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001386:	2100      	movs	r1, #0
 8001388:	4808      	ldr	r0, [pc, #32]	; (80013ac <MX_USART2_UART_Init+0x90>)
 800138a:	f008 fc78 	bl	8009c7e <HAL_UARTEx_SetRxFifoThreshold>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001394:	f7ff fd76 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001398:	4804      	ldr	r0, [pc, #16]	; (80013ac <MX_USART2_UART_Init+0x90>)
 800139a:	f008 fbf9 	bl	8009b90 <HAL_UARTEx_DisableFifoMode>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013a4:	f7ff fd6e 	bl	8000e84 <Error_Handler>
  }

}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	24005278 	.word	0x24005278
 80013b0:	40004400 	.word	0x40004400

080013b4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80013b8:	4b22      	ldr	r3, [pc, #136]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013ba:	4a23      	ldr	r2, [pc, #140]	; (8001448 <MX_USART3_UART_Init+0x94>)
 80013bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013be:	4b21      	ldr	r3, [pc, #132]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013c6:	4b1f      	ldr	r3, [pc, #124]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013cc:	4b1d      	ldr	r3, [pc, #116]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013d2:	4b1c      	ldr	r3, [pc, #112]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013d8:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013da:	220c      	movs	r2, #12
 80013dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013de:	4b19      	ldr	r3, [pc, #100]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013e4:	4b17      	ldr	r3, [pc, #92]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ea:	4b16      	ldr	r3, [pc, #88]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013f0:	4b14      	ldr	r3, [pc, #80]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013f6:	4b13      	ldr	r3, [pc, #76]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013fc:	4811      	ldr	r0, [pc, #68]	; (8001444 <MX_USART3_UART_Init+0x90>)
 80013fe:	f007 fbc7 	bl	8008b90 <HAL_UART_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001408:	f7ff fd3c 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800140c:	2100      	movs	r1, #0
 800140e:	480d      	ldr	r0, [pc, #52]	; (8001444 <MX_USART3_UART_Init+0x90>)
 8001410:	f008 fbf7 	bl	8009c02 <HAL_UARTEx_SetTxFifoThreshold>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800141a:	f7ff fd33 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800141e:	2100      	movs	r1, #0
 8001420:	4808      	ldr	r0, [pc, #32]	; (8001444 <MX_USART3_UART_Init+0x90>)
 8001422:	f008 fc2c 	bl	8009c7e <HAL_UARTEx_SetRxFifoThreshold>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800142c:	f7ff fd2a 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <MX_USART3_UART_Init+0x90>)
 8001432:	f008 fbad 	bl	8009b90 <HAL_UARTEx_DisableFifoMode>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800143c:	f7ff fd22 	bl	8000e84 <Error_Handler>
  }

}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	24004e7c 	.word	0x24004e7c
 8001448:	40004800 	.word	0x40004800

0800144c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8001450:	4b22      	ldr	r3, [pc, #136]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001452:	4a23      	ldr	r2, [pc, #140]	; (80014e0 <MX_USART6_UART_Init+0x94>)
 8001454:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001456:	4b21      	ldr	r3, [pc, #132]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001458:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800145c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800145e:	4b1f      	ldr	r3, [pc, #124]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001464:	4b1d      	ldr	r3, [pc, #116]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800146a:	4b1c      	ldr	r3, [pc, #112]	; (80014dc <MX_USART6_UART_Init+0x90>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001470:	4b1a      	ldr	r3, [pc, #104]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001472:	220c      	movs	r2, #12
 8001474:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001476:	4b19      	ldr	r3, [pc, #100]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800147c:	4b17      	ldr	r3, [pc, #92]	; (80014dc <MX_USART6_UART_Init+0x90>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001482:	4b16      	ldr	r3, [pc, #88]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001484:	2200      	movs	r2, #0
 8001486:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001488:	4b14      	ldr	r3, [pc, #80]	; (80014dc <MX_USART6_UART_Init+0x90>)
 800148a:	2200      	movs	r2, #0
 800148c:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800148e:	4b13      	ldr	r3, [pc, #76]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001490:	2200      	movs	r2, #0
 8001492:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001494:	4811      	ldr	r0, [pc, #68]	; (80014dc <MX_USART6_UART_Init+0x90>)
 8001496:	f007 fb7b 	bl	8008b90 <HAL_UART_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80014a0:	f7ff fcf0 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014a4:	2100      	movs	r1, #0
 80014a6:	480d      	ldr	r0, [pc, #52]	; (80014dc <MX_USART6_UART_Init+0x90>)
 80014a8:	f008 fbab 	bl	8009c02 <HAL_UARTEx_SetTxFifoThreshold>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80014b2:	f7ff fce7 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014b6:	2100      	movs	r1, #0
 80014b8:	4808      	ldr	r0, [pc, #32]	; (80014dc <MX_USART6_UART_Init+0x90>)
 80014ba:	f008 fbe0 	bl	8009c7e <HAL_UARTEx_SetRxFifoThreshold>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80014c4:	f7ff fcde 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80014c8:	4804      	ldr	r0, [pc, #16]	; (80014dc <MX_USART6_UART_Init+0x90>)
 80014ca:	f008 fb61 	bl	8009b90 <HAL_UARTEx_DisableFifoMode>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80014d4:	f7ff fcd6 	bl	8000e84 <Error_Handler>
  }

}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	240051ec 	.word	0x240051ec
 80014e0:	40011400 	.word	0x40011400

080014e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08e      	sub	sp, #56	; 0x38
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a90      	ldr	r2, [pc, #576]	; (8001744 <HAL_UART_MspInit+0x260>)
 8001502:	4293      	cmp	r3, r2
 8001504:	f040 808c 	bne.w	8001620 <HAL_UART_MspInit+0x13c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001508:	4b8f      	ldr	r3, [pc, #572]	; (8001748 <HAL_UART_MspInit+0x264>)
 800150a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800150e:	4a8e      	ldr	r2, [pc, #568]	; (8001748 <HAL_UART_MspInit+0x264>)
 8001510:	f043 0310 	orr.w	r3, r3, #16
 8001514:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001518:	4b8b      	ldr	r3, [pc, #556]	; (8001748 <HAL_UART_MspInit+0x264>)
 800151a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800151e:	f003 0310 	and.w	r3, r3, #16
 8001522:	623b      	str	r3, [r7, #32]
 8001524:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001526:	4b88      	ldr	r3, [pc, #544]	; (8001748 <HAL_UART_MspInit+0x264>)
 8001528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800152c:	4a86      	ldr	r2, [pc, #536]	; (8001748 <HAL_UART_MspInit+0x264>)
 800152e:	f043 0301 	orr.w	r3, r3, #1
 8001532:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001536:	4b84      	ldr	r3, [pc, #528]	; (8001748 <HAL_UART_MspInit+0x264>)
 8001538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	61fb      	str	r3, [r7, #28]
 8001542:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001544:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001548:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001556:	2307      	movs	r3, #7
 8001558:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800155e:	4619      	mov	r1, r3
 8001560:	487a      	ldr	r0, [pc, #488]	; (800174c <HAL_UART_MspInit+0x268>)
 8001562:	f004 f9d5 	bl	8005910 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream0;
 8001566:	4b7a      	ldr	r3, [pc, #488]	; (8001750 <HAL_UART_MspInit+0x26c>)
 8001568:	4a7a      	ldr	r2, [pc, #488]	; (8001754 <HAL_UART_MspInit+0x270>)
 800156a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800156c:	4b78      	ldr	r3, [pc, #480]	; (8001750 <HAL_UART_MspInit+0x26c>)
 800156e:	2229      	movs	r2, #41	; 0x29
 8001570:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001572:	4b77      	ldr	r3, [pc, #476]	; (8001750 <HAL_UART_MspInit+0x26c>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001578:	4b75      	ldr	r3, [pc, #468]	; (8001750 <HAL_UART_MspInit+0x26c>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800157e:	4b74      	ldr	r3, [pc, #464]	; (8001750 <HAL_UART_MspInit+0x26c>)
 8001580:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001584:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001586:	4b72      	ldr	r3, [pc, #456]	; (8001750 <HAL_UART_MspInit+0x26c>)
 8001588:	2200      	movs	r2, #0
 800158a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800158c:	4b70      	ldr	r3, [pc, #448]	; (8001750 <HAL_UART_MspInit+0x26c>)
 800158e:	2200      	movs	r2, #0
 8001590:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001592:	4b6f      	ldr	r3, [pc, #444]	; (8001750 <HAL_UART_MspInit+0x26c>)
 8001594:	2200      	movs	r2, #0
 8001596:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001598:	4b6d      	ldr	r3, [pc, #436]	; (8001750 <HAL_UART_MspInit+0x26c>)
 800159a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800159e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015a0:	4b6b      	ldr	r3, [pc, #428]	; (8001750 <HAL_UART_MspInit+0x26c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80015a6:	486a      	ldr	r0, [pc, #424]	; (8001750 <HAL_UART_MspInit+0x26c>)
 80015a8:	f000 fe5e 	bl	8002268 <HAL_DMA_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 80015b2:	f7ff fc67 	bl	8000e84 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a65      	ldr	r2, [pc, #404]	; (8001750 <HAL_UART_MspInit+0x26c>)
 80015ba:	679a      	str	r2, [r3, #120]	; 0x78
 80015bc:	4a64      	ldr	r2, [pc, #400]	; (8001750 <HAL_UART_MspInit+0x26c>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream1;
 80015c2:	4b65      	ldr	r3, [pc, #404]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015c4:	4a65      	ldr	r2, [pc, #404]	; (800175c <HAL_UART_MspInit+0x278>)
 80015c6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80015c8:	4b63      	ldr	r3, [pc, #396]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015ca:	222a      	movs	r2, #42	; 0x2a
 80015cc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015ce:	4b62      	ldr	r3, [pc, #392]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015d0:	2240      	movs	r2, #64	; 0x40
 80015d2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015d4:	4b60      	ldr	r3, [pc, #384]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015da:	4b5f      	ldr	r3, [pc, #380]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015e0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015e2:	4b5d      	ldr	r3, [pc, #372]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015e8:	4b5b      	ldr	r3, [pc, #364]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80015ee:	4b5a      	ldr	r3, [pc, #360]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80015f4:	4b58      	ldr	r3, [pc, #352]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015f6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80015fa:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015fc:	4b56      	ldr	r3, [pc, #344]	; (8001758 <HAL_UART_MspInit+0x274>)
 80015fe:	2200      	movs	r2, #0
 8001600:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001602:	4855      	ldr	r0, [pc, #340]	; (8001758 <HAL_UART_MspInit+0x274>)
 8001604:	f000 fe30 	bl	8002268 <HAL_DMA_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 800160e:	f7ff fc39 	bl	8000e84 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a50      	ldr	r2, [pc, #320]	; (8001758 <HAL_UART_MspInit+0x274>)
 8001616:	675a      	str	r2, [r3, #116]	; 0x74
 8001618:	4a4f      	ldr	r2, [pc, #316]	; (8001758 <HAL_UART_MspInit+0x274>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800161e:	e1aa      	b.n	8001976 <HAL_UART_MspInit+0x492>
  else if(uartHandle->Instance==USART2)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a4e      	ldr	r2, [pc, #312]	; (8001760 <HAL_UART_MspInit+0x27c>)
 8001626:	4293      	cmp	r3, r2
 8001628:	f040 80a6 	bne.w	8001778 <HAL_UART_MspInit+0x294>
    __HAL_RCC_USART2_CLK_ENABLE();
 800162c:	4b46      	ldr	r3, [pc, #280]	; (8001748 <HAL_UART_MspInit+0x264>)
 800162e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001632:	4a45      	ldr	r2, [pc, #276]	; (8001748 <HAL_UART_MspInit+0x264>)
 8001634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001638:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800163c:	4b42      	ldr	r3, [pc, #264]	; (8001748 <HAL_UART_MspInit+0x264>)
 800163e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001646:	61bb      	str	r3, [r7, #24]
 8001648:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800164a:	4b3f      	ldr	r3, [pc, #252]	; (8001748 <HAL_UART_MspInit+0x264>)
 800164c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001650:	4a3d      	ldr	r2, [pc, #244]	; (8001748 <HAL_UART_MspInit+0x264>)
 8001652:	f043 0308 	orr.w	r3, r3, #8
 8001656:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800165a:	4b3b      	ldr	r3, [pc, #236]	; (8001748 <HAL_UART_MspInit+0x264>)
 800165c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001660:	f003 0308 	and.w	r3, r3, #8
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001668:	2360      	movs	r3, #96	; 0x60
 800166a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001674:	2300      	movs	r3, #0
 8001676:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001678:	2307      	movs	r3, #7
 800167a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800167c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001680:	4619      	mov	r1, r3
 8001682:	4838      	ldr	r0, [pc, #224]	; (8001764 <HAL_UART_MspInit+0x280>)
 8001684:	f004 f944 	bl	8005910 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA2_Stream4;
 8001688:	4b37      	ldr	r3, [pc, #220]	; (8001768 <HAL_UART_MspInit+0x284>)
 800168a:	4a38      	ldr	r2, [pc, #224]	; (800176c <HAL_UART_MspInit+0x288>)
 800168c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800168e:	4b36      	ldr	r3, [pc, #216]	; (8001768 <HAL_UART_MspInit+0x284>)
 8001690:	222b      	movs	r2, #43	; 0x2b
 8001692:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001694:	4b34      	ldr	r3, [pc, #208]	; (8001768 <HAL_UART_MspInit+0x284>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800169a:	4b33      	ldr	r3, [pc, #204]	; (8001768 <HAL_UART_MspInit+0x284>)
 800169c:	2200      	movs	r2, #0
 800169e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016a0:	4b31      	ldr	r3, [pc, #196]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016a6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016a8:	4b2f      	ldr	r3, [pc, #188]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016ae:	4b2e      	ldr	r3, [pc, #184]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80016b4:	4b2c      	ldr	r3, [pc, #176]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80016ba:	4b2b      	ldr	r3, [pc, #172]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016c0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016c2:	4b29      	ldr	r3, [pc, #164]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80016c8:	4827      	ldr	r0, [pc, #156]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016ca:	f000 fdcd 	bl	8002268 <HAL_DMA_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <HAL_UART_MspInit+0x1f4>
      Error_Handler();
 80016d4:	f7ff fbd6 	bl	8000e84 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a23      	ldr	r2, [pc, #140]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016dc:	679a      	str	r2, [r3, #120]	; 0x78
 80016de:	4a22      	ldr	r2, [pc, #136]	; (8001768 <HAL_UART_MspInit+0x284>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA2_Stream5;
 80016e4:	4b22      	ldr	r3, [pc, #136]	; (8001770 <HAL_UART_MspInit+0x28c>)
 80016e6:	4a23      	ldr	r2, [pc, #140]	; (8001774 <HAL_UART_MspInit+0x290>)
 80016e8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80016ea:	4b21      	ldr	r3, [pc, #132]	; (8001770 <HAL_UART_MspInit+0x28c>)
 80016ec:	222c      	movs	r2, #44	; 0x2c
 80016ee:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <HAL_UART_MspInit+0x28c>)
 80016f2:	2240      	movs	r2, #64	; 0x40
 80016f4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016f6:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <HAL_UART_MspInit+0x28c>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016fc:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <HAL_UART_MspInit+0x28c>)
 80016fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001702:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <HAL_UART_MspInit+0x28c>)
 8001706:	2200      	movs	r2, #0
 8001708:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800170a:	4b19      	ldr	r3, [pc, #100]	; (8001770 <HAL_UART_MspInit+0x28c>)
 800170c:	2200      	movs	r2, #0
 800170e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001710:	4b17      	ldr	r3, [pc, #92]	; (8001770 <HAL_UART_MspInit+0x28c>)
 8001712:	2200      	movs	r2, #0
 8001714:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001716:	4b16      	ldr	r3, [pc, #88]	; (8001770 <HAL_UART_MspInit+0x28c>)
 8001718:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800171c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800171e:	4b14      	ldr	r3, [pc, #80]	; (8001770 <HAL_UART_MspInit+0x28c>)
 8001720:	2200      	movs	r2, #0
 8001722:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001724:	4812      	ldr	r0, [pc, #72]	; (8001770 <HAL_UART_MspInit+0x28c>)
 8001726:	f000 fd9f 	bl	8002268 <HAL_DMA_Init>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <HAL_UART_MspInit+0x250>
      Error_Handler();
 8001730:	f7ff fba8 	bl	8000e84 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a0e      	ldr	r2, [pc, #56]	; (8001770 <HAL_UART_MspInit+0x28c>)
 8001738:	675a      	str	r2, [r3, #116]	; 0x74
 800173a:	4a0d      	ldr	r2, [pc, #52]	; (8001770 <HAL_UART_MspInit+0x28c>)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001740:	e119      	b.n	8001976 <HAL_UART_MspInit+0x492>
 8001742:	bf00      	nop
 8001744:	40011000 	.word	0x40011000
 8001748:	58024400 	.word	0x58024400
 800174c:	58020000 	.word	0x58020000
 8001750:	24005070 	.word	0x24005070
 8001754:	40020410 	.word	0x40020410
 8001758:	24004f80 	.word	0x24004f80
 800175c:	40020428 	.word	0x40020428
 8001760:	40004400 	.word	0x40004400
 8001764:	58020c00 	.word	0x58020c00
 8001768:	24004d14 	.word	0x24004d14
 800176c:	40020470 	.word	0x40020470
 8001770:	240050e8 	.word	0x240050e8
 8001774:	40020488 	.word	0x40020488
  else if(uartHandle->Instance==USART3)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a80      	ldr	r2, [pc, #512]	; (8001980 <HAL_UART_MspInit+0x49c>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d16b      	bne.n	800185a <HAL_UART_MspInit+0x376>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001782:	4b80      	ldr	r3, [pc, #512]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 8001784:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001788:	4a7e      	ldr	r2, [pc, #504]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 800178a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800178e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001792:	4b7c      	ldr	r3, [pc, #496]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 8001794:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001798:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	693b      	ldr	r3, [r7, #16]
    hdma_usart3_rx.Instance = DMA2_Stream2;
 80017a0:	4b79      	ldr	r3, [pc, #484]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017a2:	4a7a      	ldr	r2, [pc, #488]	; (800198c <HAL_UART_MspInit+0x4a8>)
 80017a4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80017a6:	4b78      	ldr	r3, [pc, #480]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017a8:	222d      	movs	r2, #45	; 0x2d
 80017aa:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ac:	4b76      	ldr	r3, [pc, #472]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b2:	4b75      	ldr	r3, [pc, #468]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017b8:	4b73      	ldr	r3, [pc, #460]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017be:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017c0:	4b71      	ldr	r3, [pc, #452]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017c6:	4b70      	ldr	r3, [pc, #448]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80017cc:	4b6e      	ldr	r3, [pc, #440]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80017d2:	4b6d      	ldr	r3, [pc, #436]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017d4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017d8:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017da:	4b6b      	ldr	r3, [pc, #428]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017dc:	2200      	movs	r2, #0
 80017de:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80017e0:	4869      	ldr	r0, [pc, #420]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017e2:	f000 fd41 	bl	8002268 <HAL_DMA_Init>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <HAL_UART_MspInit+0x30c>
      Error_Handler();
 80017ec:	f7ff fb4a 	bl	8000e84 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a65      	ldr	r2, [pc, #404]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017f4:	679a      	str	r2, [r3, #120]	; 0x78
 80017f6:	4a64      	ldr	r2, [pc, #400]	; (8001988 <HAL_UART_MspInit+0x4a4>)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA2_Stream3;
 80017fc:	4b64      	ldr	r3, [pc, #400]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 80017fe:	4a65      	ldr	r2, [pc, #404]	; (8001994 <HAL_UART_MspInit+0x4b0>)
 8001800:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8001802:	4b63      	ldr	r3, [pc, #396]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 8001804:	222e      	movs	r2, #46	; 0x2e
 8001806:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001808:	4b61      	ldr	r3, [pc, #388]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 800180a:	2240      	movs	r2, #64	; 0x40
 800180c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800180e:	4b60      	ldr	r3, [pc, #384]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 8001810:	2200      	movs	r2, #0
 8001812:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001814:	4b5e      	ldr	r3, [pc, #376]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 8001816:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800181a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800181c:	4b5c      	ldr	r3, [pc, #368]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 800181e:	2200      	movs	r2, #0
 8001820:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001822:	4b5b      	ldr	r3, [pc, #364]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001828:	4b59      	ldr	r3, [pc, #356]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800182e:	4b58      	ldr	r3, [pc, #352]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 8001830:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001834:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001836:	4b56      	ldr	r3, [pc, #344]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 8001838:	2200      	movs	r2, #0
 800183a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800183c:	4854      	ldr	r0, [pc, #336]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 800183e:	f000 fd13 	bl	8002268 <HAL_DMA_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <HAL_UART_MspInit+0x368>
      Error_Handler();
 8001848:	f7ff fb1c 	bl	8000e84 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a50      	ldr	r2, [pc, #320]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 8001850:	675a      	str	r2, [r3, #116]	; 0x74
 8001852:	4a4f      	ldr	r2, [pc, #316]	; (8001990 <HAL_UART_MspInit+0x4ac>)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001858:	e08d      	b.n	8001976 <HAL_UART_MspInit+0x492>
  else if(uartHandle->Instance==USART6)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a4e      	ldr	r2, [pc, #312]	; (8001998 <HAL_UART_MspInit+0x4b4>)
 8001860:	4293      	cmp	r3, r2
 8001862:	f040 8088 	bne.w	8001976 <HAL_UART_MspInit+0x492>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001866:	4b47      	ldr	r3, [pc, #284]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 8001868:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800186c:	4a45      	ldr	r2, [pc, #276]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 800186e:	f043 0320 	orr.w	r3, r3, #32
 8001872:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001876:	4b43      	ldr	r3, [pc, #268]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 8001878:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800187c:	f003 0320 	and.w	r3, r3, #32
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001884:	4b3f      	ldr	r3, [pc, #252]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 8001886:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800188a:	4a3e      	ldr	r2, [pc, #248]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 800188c:	f043 0304 	orr.w	r3, r3, #4
 8001890:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001894:	4b3b      	ldr	r3, [pc, #236]	; (8001984 <HAL_UART_MspInit+0x4a0>)
 8001896:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018a2:	23c0      	movs	r3, #192	; 0xc0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a6:	2302      	movs	r3, #2
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2300      	movs	r3, #0
 80018b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 80018b2:	2307      	movs	r3, #7
 80018b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ba:	4619      	mov	r1, r3
 80018bc:	4837      	ldr	r0, [pc, #220]	; (800199c <HAL_UART_MspInit+0x4b8>)
 80018be:	f004 f827 	bl	8005910 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream6;
 80018c2:	4b37      	ldr	r3, [pc, #220]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018c4:	4a37      	ldr	r2, [pc, #220]	; (80019a4 <HAL_UART_MspInit+0x4c0>)
 80018c6:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 80018c8:	4b35      	ldr	r3, [pc, #212]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018ca:	2247      	movs	r2, #71	; 0x47
 80018cc:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ce:	4b34      	ldr	r3, [pc, #208]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018d4:	4b32      	ldr	r3, [pc, #200]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018da:	4b31      	ldr	r3, [pc, #196]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018e0:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018e2:	4b2f      	ldr	r3, [pc, #188]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018e8:	4b2d      	ldr	r3, [pc, #180]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80018ee:	4b2c      	ldr	r3, [pc, #176]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018f4:	4b2a      	ldr	r3, [pc, #168]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018fa:	4b29      	ldr	r3, [pc, #164]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001900:	4827      	ldr	r0, [pc, #156]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 8001902:	f000 fcb1 	bl	8002268 <HAL_DMA_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <HAL_UART_MspInit+0x42c>
      Error_Handler();
 800190c:	f7ff faba 	bl	8000e84 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4a23      	ldr	r2, [pc, #140]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 8001914:	679a      	str	r2, [r3, #120]	; 0x78
 8001916:	4a22      	ldr	r2, [pc, #136]	; (80019a0 <HAL_UART_MspInit+0x4bc>)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream7;
 800191c:	4b22      	ldr	r3, [pc, #136]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 800191e:	4a23      	ldr	r2, [pc, #140]	; (80019ac <HAL_UART_MspInit+0x4c8>)
 8001920:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 8001922:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 8001924:	2248      	movs	r2, #72	; 0x48
 8001926:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001928:	4b1f      	ldr	r3, [pc, #124]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 800192a:	2240      	movs	r2, #64	; 0x40
 800192c:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192e:	4b1e      	ldr	r3, [pc, #120]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 8001930:	2200      	movs	r2, #0
 8001932:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001934:	4b1c      	ldr	r3, [pc, #112]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 8001936:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800193a:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800193c:	4b1a      	ldr	r3, [pc, #104]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 800193e:	2200      	movs	r2, #0
 8001940:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001942:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 8001944:	2200      	movs	r2, #0
 8001946:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001948:	4b17      	ldr	r3, [pc, #92]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 800194a:	2200      	movs	r2, #0
 800194c:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800194e:	4b16      	ldr	r3, [pc, #88]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 8001950:	2200      	movs	r2, #0
 8001952:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001954:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 8001956:	2200      	movs	r2, #0
 8001958:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800195a:	4813      	ldr	r0, [pc, #76]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 800195c:	f000 fc84 	bl	8002268 <HAL_DMA_Init>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <HAL_UART_MspInit+0x486>
      Error_Handler();
 8001966:	f7ff fa8d 	bl	8000e84 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a0e      	ldr	r2, [pc, #56]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 800196e:	675a      	str	r2, [r3, #116]	; 0x74
 8001970:	4a0d      	ldr	r2, [pc, #52]	; (80019a8 <HAL_UART_MspInit+0x4c4>)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001976:	bf00      	nop
 8001978:	3738      	adds	r7, #56	; 0x38
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40004800 	.word	0x40004800
 8001984:	58024400 	.word	0x58024400
 8001988:	24004e04 	.word	0x24004e04
 800198c:	40020440 	.word	0x40020440
 8001990:	24004f08 	.word	0x24004f08
 8001994:	40020458 	.word	0x40020458
 8001998:	40011400 	.word	0x40011400
 800199c:	58020800 	.word	0x58020800
 80019a0:	24004d8c 	.word	0x24004d8c
 80019a4:	400204a0 	.word	0x400204a0
 80019a8:	24004ff8 	.word	0x24004ff8
 80019ac:	400204b8 	.word	0x400204b8

080019b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack      /* set stack pointer */
 80019b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019e8 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80019b4:	f7fe fe7c 	bl	80006b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80019b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80019ba:	e003      	b.n	80019c4 <LoopCopyDataInit>

080019bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80019bc:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80019be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80019c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80019c2:	3104      	adds	r1, #4

080019c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80019c4:	480a      	ldr	r0, [pc, #40]	; (80019f0 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80019c6:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80019c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019cc:	d3f6      	bcc.n	80019bc <CopyDataInit>
  ldr  r2, =_sbss
 80019ce:	4a0a      	ldr	r2, [pc, #40]	; (80019f8 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80019d0:	e002      	b.n	80019d8 <LoopFillZerobss>

080019d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80019d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80019d4:	f842 3b04 	str.w	r3, [r2], #4

080019d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80019d8:	4b08      	ldr	r3, [pc, #32]	; (80019fc <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80019da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80019dc:	d3f9      	bcc.n	80019d2 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 80019de:	f016 fce5 	bl	80183ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019e2:	f7ff f8bf 	bl	8000b64 <main>
  bx  lr    
 80019e6:	4770      	bx	lr
   ldr   sp, =_estack      /* set stack pointer */
 80019e8:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80019ec:	0801e27c 	.word	0x0801e27c
  ldr  r0, =_sdata
 80019f0:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80019f4:	24000208 	.word	0x24000208
  ldr  r2, =_sbss
 80019f8:	24000208 	.word	0x24000208
  ldr  r3, = _ebss
 80019fc:	24008580 	.word	0x24008580

08001a00 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a00:	e7fe      	b.n	8001a00 <ADC3_IRQHandler>

08001a02 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001a02:	b480      	push	{r7}
 8001a04:	b083      	sub	sp, #12
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
 8001a0a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00b      	beq.n	8001a2a <LAN8742_RegisterBusIO+0x28>
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d007      	beq.n	8001a2a <LAN8742_RegisterBusIO+0x28>
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d003      	beq.n	8001a2a <LAN8742_RegisterBusIO+0x28>
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d102      	bne.n	8001a30 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a2e:	e014      	b.n	8001a5a <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	691a      	ldr	r2, [r3, #16]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b086      	sub	sp, #24
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	2300      	movs	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d17c      	bne.n	8001b80 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d002      	beq.n	8001a94 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2220      	movs	r2, #32
 8001a98:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e01c      	b.n	8001ada <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	695b      	ldr	r3, [r3, #20]
 8001aa4:	f107 0208 	add.w	r2, r7, #8
 8001aa8:	2112      	movs	r1, #18
 8001aaa:	6978      	ldr	r0, [r7, #20]
 8001aac:	4798      	blx	r3
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	da03      	bge.n	8001abc <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8001ab4:	f06f 0304 	mvn.w	r3, #4
 8001ab8:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8001aba:	e00b      	b.n	8001ad4 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	f003 031f 	and.w	r3, r3, #31
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d105      	bne.n	8001ad4 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
         break;
 8001ad2:	e005      	b.n	8001ae0 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	2b1f      	cmp	r3, #31
 8001ade:	d9df      	bls.n	8001aa0 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b1f      	cmp	r3, #31
 8001ae6:	d902      	bls.n	8001aee <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001ae8:	f06f 0302 	mvn.w	r3, #2
 8001aec:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d145      	bne.n	8001b80 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	6810      	ldr	r0, [r2, #0]
 8001afc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b00:	2100      	movs	r1, #0
 8001b02:	4798      	blx	r3
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	db37      	blt.n	8001b7a <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	6810      	ldr	r0, [r2, #0]
 8001b12:	f107 0208 	add.w	r2, r7, #8
 8001b16:	2100      	movs	r1, #0
 8001b18:	4798      	blx	r3
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	db28      	blt.n	8001b72 <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	4798      	blx	r3
 8001b26:	4603      	mov	r3, r0
 8001b28:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001b2a:	e01c      	b.n	8001b66 <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	4798      	blx	r3
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001b3e:	d80e      	bhi.n	8001b5e <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	6810      	ldr	r0, [r2, #0]
 8001b48:	f107 0208 	add.w	r2, r7, #8
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4798      	blx	r3
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	da07      	bge.n	8001b66 <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8001b56:	f06f 0304 	mvn.w	r3, #4
 8001b5a:	613b      	str	r3, [r7, #16]
                 break;
 8001b5c:	e010      	b.n	8001b80 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8001b5e:	f06f 0301 	mvn.w	r3, #1
 8001b62:	613b      	str	r3, [r7, #16]
               break;
 8001b64:	e00c      	b.n	8001b80 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1dd      	bne.n	8001b2c <LAN8742_Init+0xc6>
 8001b70:	e006      	b.n	8001b80 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8001b72:	f06f 0304 	mvn.w	r3, #4
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	e002      	b.n	8001b80 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8001b7a:	f06f 0303 	mvn.w	r3, #3
 8001b7e:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d112      	bne.n	8001bac <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	4798      	blx	r3
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8001b90:	bf00      	nop
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	4798      	blx	r3
 8001b98:	4603      	mov	r3, r0
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001ba4:	d9f5      	bls.n	8001b92 <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8001bac:	693b      	ldr	r3, [r7, #16]
 }
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b084      	sub	sp, #16
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6810      	ldr	r0, [r2, #0]
 8001bca:	f107 020c 	add.w	r2, r7, #12
 8001bce:	2101      	movs	r1, #1
 8001bd0:	4798      	blx	r3
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	da02      	bge.n	8001bde <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001bd8:	f06f 0304 	mvn.w	r3, #4
 8001bdc:	e06e      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	6810      	ldr	r0, [r2, #0]
 8001be6:	f107 020c 	add.w	r2, r7, #12
 8001bea:	2101      	movs	r1, #1
 8001bec:	4798      	blx	r3
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	da02      	bge.n	8001bfa <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001bf4:	f06f 0304 	mvn.w	r3, #4
 8001bf8:	e060      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d101      	bne.n	8001c08 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8001c04:	2301      	movs	r3, #1
 8001c06:	e059      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	695b      	ldr	r3, [r3, #20]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	6810      	ldr	r0, [r2, #0]
 8001c10:	f107 020c 	add.w	r2, r7, #12
 8001c14:	2100      	movs	r1, #0
 8001c16:	4798      	blx	r3
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	da02      	bge.n	8001c24 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001c1e:	f06f 0304 	mvn.w	r3, #4
 8001c22:	e04b      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d11b      	bne.n	8001c66 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d006      	beq.n	8001c46 <LAN8742_GetLinkState+0x90>
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001c42:	2302      	movs	r3, #2
 8001c44:	e03a      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e033      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001c5e:	2304      	movs	r3, #4
 8001c60:	e02c      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001c62:	2305      	movs	r3, #5
 8001c64:	e02a      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	6810      	ldr	r0, [r2, #0]
 8001c6e:	f107 020c 	add.w	r2, r7, #12
 8001c72:	211f      	movs	r1, #31
 8001c74:	4798      	blx	r3
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	da02      	bge.n	8001c82 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001c7c:	f06f 0304 	mvn.w	r3, #4
 8001c80:	e01c      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d101      	bne.n	8001c90 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001c8c:	2306      	movs	r3, #6
 8001c8e:	e015      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f003 031c 	and.w	r3, r3, #28
 8001c96:	2b18      	cmp	r3, #24
 8001c98:	d101      	bne.n	8001c9e <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	e00e      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f003 031c 	and.w	r3, r3, #28
 8001ca4:	2b08      	cmp	r3, #8
 8001ca6:	d101      	bne.n	8001cac <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e007      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f003 031c 	and.w	r3, r3, #28
 8001cb2:	2b14      	cmp	r3, #20
 8001cb4:	d101      	bne.n	8001cba <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	e000      	b.n	8001cbc <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001cba:	2305      	movs	r3, #5
    }				
  }
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cca:	2003      	movs	r0, #3
 8001ccc:	f000 f923 	bl	8001f16 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001cd0:	f004 feaa 	bl	8006a28 <HAL_RCC_GetSysClockFreq>
 8001cd4:	4601      	mov	r1, r0
 8001cd6:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <HAL_Init+0x68>)
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	0a1b      	lsrs	r3, r3, #8
 8001cdc:	f003 030f 	and.w	r3, r3, #15
 8001ce0:	4a13      	ldr	r2, [pc, #76]	; (8001d30 <HAL_Init+0x6c>)
 8001ce2:	5cd3      	ldrb	r3, [r2, r3]
 8001ce4:	f003 031f 	and.w	r3, r3, #31
 8001ce8:	fa21 f303 	lsr.w	r3, r1, r3
 8001cec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001cee:	4b0f      	ldr	r3, [pc, #60]	; (8001d2c <HAL_Init+0x68>)
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	4a0e      	ldr	r2, [pc, #56]	; (8001d30 <HAL_Init+0x6c>)
 8001cf8:	5cd3      	ldrb	r3, [r2, r3]
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	fa22 f303 	lsr.w	r3, r2, r3
 8001d04:	4a0b      	ldr	r2, [pc, #44]	; (8001d34 <HAL_Init+0x70>)
 8001d06:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001d08:	4a0b      	ldr	r2, [pc, #44]	; (8001d38 <HAL_Init+0x74>)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d0e:	2000      	movs	r0, #0
 8001d10:	f7ff f91c 	bl	8000f4c <HAL_InitTick>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e002      	b.n	8001d24 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001d1e:	f7ff f8f7 	bl	8000f10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	58024400 	.word	0x58024400
 8001d30:	0801dc78 	.word	0x0801dc78
 8001d34:	24000004 	.word	0x24000004
 8001d38:	24000000 	.word	0x24000000

08001d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d40:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <HAL_IncTick+0x20>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_IncTick+0x24>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	4a04      	ldr	r2, [pc, #16]	; (8001d60 <HAL_IncTick+0x24>)
 8001d4e:	6013      	str	r3, [r2, #0]
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	2400000c 	.word	0x2400000c
 8001d60:	24005304 	.word	0x24005304

08001d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  return uwTick;
 8001d68:	4b03      	ldr	r3, [pc, #12]	; (8001d78 <HAL_GetTick+0x14>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	24005304 	.word	0x24005304

08001d7c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001d80:	4b03      	ldr	r3, [pc, #12]	; (8001d90 <HAL_GetREVID+0x14>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	0c1b      	lsrs	r3, r3, #16
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	5c001000 	.word	0x5c001000

08001d94 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001d9c:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8001da4:	4904      	ldr	r1, [pc, #16]	; (8001db8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	604b      	str	r3, [r1, #4]
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	58000400 	.word	0x58000400

08001dbc <__NVIC_SetPriorityGrouping>:
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <__NVIC_SetPriorityGrouping+0x40>)
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dd2:	68ba      	ldr	r2, [r7, #8]
 8001dd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dd8:	4013      	ands	r3, r2
 8001dda:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <__NVIC_SetPriorityGrouping+0x44>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dea:	4a04      	ldr	r2, [pc, #16]	; (8001dfc <__NVIC_SetPriorityGrouping+0x40>)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	60d3      	str	r3, [r2, #12]
}
 8001df0:	bf00      	nop
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	e000ed00 	.word	0xe000ed00
 8001e00:	05fa0000 	.word	0x05fa0000

08001e04 <__NVIC_GetPriorityGrouping>:
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e08:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <__NVIC_GetPriorityGrouping+0x18>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	0a1b      	lsrs	r3, r3, #8
 8001e0e:	f003 0307 	and.w	r3, r3, #7
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <__NVIC_EnableIRQ>:
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4603      	mov	r3, r0
 8001e28:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	db0b      	blt.n	8001e4a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e32:	88fb      	ldrh	r3, [r7, #6]
 8001e34:	f003 021f 	and.w	r2, r3, #31
 8001e38:	4907      	ldr	r1, [pc, #28]	; (8001e58 <__NVIC_EnableIRQ+0x38>)
 8001e3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e3e:	095b      	lsrs	r3, r3, #5
 8001e40:	2001      	movs	r0, #1
 8001e42:	fa00 f202 	lsl.w	r2, r0, r2
 8001e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	e000e100 	.word	0xe000e100

08001e5c <__NVIC_SetPriority>:
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	6039      	str	r1, [r7, #0]
 8001e66:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	db0a      	blt.n	8001e86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	490c      	ldr	r1, [pc, #48]	; (8001ea8 <__NVIC_SetPriority+0x4c>)
 8001e76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e7a:	0112      	lsls	r2, r2, #4
 8001e7c:	b2d2      	uxtb	r2, r2
 8001e7e:	440b      	add	r3, r1
 8001e80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001e84:	e00a      	b.n	8001e9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	b2da      	uxtb	r2, r3
 8001e8a:	4908      	ldr	r1, [pc, #32]	; (8001eac <__NVIC_SetPriority+0x50>)
 8001e8c:	88fb      	ldrh	r3, [r7, #6]
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	3b04      	subs	r3, #4
 8001e94:	0112      	lsls	r2, r2, #4
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	440b      	add	r3, r1
 8001e9a:	761a      	strb	r2, [r3, #24]
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	e000e100 	.word	0xe000e100
 8001eac:	e000ed00 	.word	0xe000ed00

08001eb0 <NVIC_EncodePriority>:
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b089      	sub	sp, #36	; 0x24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f003 0307 	and.w	r3, r3, #7
 8001ec2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	f1c3 0307 	rsb	r3, r3, #7
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	bf28      	it	cs
 8001ece:	2304      	movcs	r3, #4
 8001ed0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	3304      	adds	r3, #4
 8001ed6:	2b06      	cmp	r3, #6
 8001ed8:	d902      	bls.n	8001ee0 <NVIC_EncodePriority+0x30>
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	3b03      	subs	r3, #3
 8001ede:	e000      	b.n	8001ee2 <NVIC_EncodePriority+0x32>
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43da      	mvns	r2, r3
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	401a      	ands	r2, r3
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ef8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	fa01 f303 	lsl.w	r3, r1, r3
 8001f02:	43d9      	mvns	r1, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f08:	4313      	orrs	r3, r2
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3724      	adds	r7, #36	; 0x24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff ff4c 	bl	8001dbc <__NVIC_SetPriorityGrouping>
}
 8001f24:	bf00      	nop
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
 8001f38:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f3a:	f7ff ff63 	bl	8001e04 <__NVIC_GetPriorityGrouping>
 8001f3e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	68b9      	ldr	r1, [r7, #8]
 8001f44:	6978      	ldr	r0, [r7, #20]
 8001f46:	f7ff ffb3 	bl	8001eb0 <NVIC_EncodePriority>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f50:	4611      	mov	r1, r2
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff ff82 	bl	8001e5c <__NVIC_SetPriority>
}
 8001f58:	bf00      	nop
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff ff56 	bl	8001e20 <__NVIC_EnableIRQ>
}
 8001f74:	bf00      	nop
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001f80:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <HAL_MPU_Disable+0x24>)
 8001f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f88:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <HAL_MPU_Disable+0x24>)
 8001f8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8e:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001f90:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <HAL_MPU_Disable+0x28>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	605a      	str	r2, [r3, #4]
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	e000ed00 	.word	0xe000ed00
 8001fa4:	e000ed90 	.word	0xe000ed90

08001fa8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001fb0:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <HAL_MPU_Enable+0x34>)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001fba:	4b09      	ldr	r3, [pc, #36]	; (8001fe0 <HAL_MPU_Enable+0x38>)
 8001fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbe:	4a08      	ldr	r2, [pc, #32]	; (8001fe0 <HAL_MPU_Enable+0x38>)
 8001fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc4:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001fc6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001fca:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	e000ed90 	.word	0xe000ed90
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	785a      	ldrb	r2, [r3, #1]
 8001ff0:	4b1d      	ldr	r3, [pc, #116]	; (8002068 <HAL_MPU_ConfigRegion+0x84>)
 8001ff2:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d029      	beq.n	8002050 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8001ffc:	4a1a      	ldr	r2, [pc, #104]	; (8002068 <HAL_MPU_ConfigRegion+0x84>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	7b1b      	ldrb	r3, [r3, #12]
 8002008:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	7adb      	ldrb	r3, [r3, #11]
 800200e:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002010:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	7a9b      	ldrb	r3, [r3, #10]
 8002016:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002018:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	7b5b      	ldrb	r3, [r3, #13]
 800201e:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002020:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	7b9b      	ldrb	r3, [r3, #14]
 8002026:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002028:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	7bdb      	ldrb	r3, [r3, #15]
 800202e:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002030:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	7a5b      	ldrb	r3, [r3, #9]
 8002036:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002038:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	7a1b      	ldrb	r3, [r3, #8]
 800203e:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002040:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	7812      	ldrb	r2, [r2, #0]
 8002046:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002048:	4a07      	ldr	r2, [pc, #28]	; (8002068 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800204a:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800204c:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 800204e:	e005      	b.n	800205c <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8002050:	4b05      	ldr	r3, [pc, #20]	; (8002068 <HAL_MPU_ConfigRegion+0x84>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8002056:	4b04      	ldr	r3, [pc, #16]	; (8002068 <HAL_MPU_ConfigRegion+0x84>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	e000ed90 	.word	0xe000ed90

0800206c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8002070:	4b07      	ldr	r3, [pc, #28]	; (8002090 <HAL_GetCurrentCPUID+0x24>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	091b      	lsrs	r3, r3, #4
 8002076:	f003 030f 	and.w	r3, r3, #15
 800207a:	2b07      	cmp	r3, #7
 800207c:	d101      	bne.n	8002082 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 800207e:	2303      	movs	r3, #3
 8002080:	e000      	b.n	8002084 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8002082:	2301      	movs	r3, #1
  }
}
 8002084:	4618      	mov	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e054      	b.n	8002150 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	7f5b      	ldrb	r3, [r3, #29]
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d105      	bne.n	80020bc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f7fe fbb6 	bl	8000828 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2202      	movs	r2, #2
 80020c0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	791b      	ldrb	r3, [r3, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10c      	bne.n	80020e4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a22      	ldr	r2, [pc, #136]	; (8002158 <HAL_CRC_Init+0xc4>)
 80020d0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0218 	bic.w	r2, r2, #24
 80020e0:	609a      	str	r2, [r3, #8]
 80020e2:	e00c      	b.n	80020fe <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6899      	ldr	r1, [r3, #8]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	461a      	mov	r2, r3
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 f834 	bl	800215c <HAL_CRCEx_Polynomial_Set>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e028      	b.n	8002150 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	795b      	ldrb	r3, [r3, #5]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d105      	bne.n	8002112 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800210e:	611a      	str	r2, [r3, #16]
 8002110:	e004      	b.n	800211c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	6912      	ldr	r2, [r2, #16]
 800211a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	695a      	ldr	r2, [r3, #20]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	430a      	orrs	r2, r1
 8002130:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	699a      	ldr	r2, [r3, #24]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	430a      	orrs	r2, r1
 8002146:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	04c11db7 	.word	0x04c11db7

0800215c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800215c:	b480      	push	{r7}
 800215e:	b087      	sub	sp, #28
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002168:	2300      	movs	r3, #0
 800216a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800216c:	231f      	movs	r3, #31
 800216e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002170:	bf00      	nop
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1e5a      	subs	r2, r3, #1
 8002176:	613a      	str	r2, [r7, #16]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d009      	beq.n	8002190 <HAL_CRCEx_Polynomial_Set+0x34>
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	f003 031f 	and.w	r3, r3, #31
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	fa22 f303 	lsr.w	r3, r2, r3
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0f0      	beq.n	8002172 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b18      	cmp	r3, #24
 8002194:	d846      	bhi.n	8002224 <HAL_CRCEx_Polynomial_Set+0xc8>
 8002196:	a201      	add	r2, pc, #4	; (adr r2, 800219c <HAL_CRCEx_Polynomial_Set+0x40>)
 8002198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219c:	0800222b 	.word	0x0800222b
 80021a0:	08002225 	.word	0x08002225
 80021a4:	08002225 	.word	0x08002225
 80021a8:	08002225 	.word	0x08002225
 80021ac:	08002225 	.word	0x08002225
 80021b0:	08002225 	.word	0x08002225
 80021b4:	08002225 	.word	0x08002225
 80021b8:	08002225 	.word	0x08002225
 80021bc:	08002219 	.word	0x08002219
 80021c0:	08002225 	.word	0x08002225
 80021c4:	08002225 	.word	0x08002225
 80021c8:	08002225 	.word	0x08002225
 80021cc:	08002225 	.word	0x08002225
 80021d0:	08002225 	.word	0x08002225
 80021d4:	08002225 	.word	0x08002225
 80021d8:	08002225 	.word	0x08002225
 80021dc:	0800220d 	.word	0x0800220d
 80021e0:	08002225 	.word	0x08002225
 80021e4:	08002225 	.word	0x08002225
 80021e8:	08002225 	.word	0x08002225
 80021ec:	08002225 	.word	0x08002225
 80021f0:	08002225 	.word	0x08002225
 80021f4:	08002225 	.word	0x08002225
 80021f8:	08002225 	.word	0x08002225
 80021fc:	08002201 	.word	0x08002201
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	2b06      	cmp	r3, #6
 8002204:	d913      	bls.n	800222e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800220a:	e010      	b.n	800222e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	2b07      	cmp	r3, #7
 8002210:	d90f      	bls.n	8002232 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002216:	e00c      	b.n	8002232 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b0f      	cmp	r3, #15
 800221c:	d90b      	bls.n	8002236 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002222:	e008      	b.n	8002236 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	75fb      	strb	r3, [r7, #23]
      break;
 8002228:	e006      	b.n	8002238 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800222a:	bf00      	nop
 800222c:	e004      	b.n	8002238 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800222e:	bf00      	nop
 8002230:	e002      	b.n	8002238 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002232:	bf00      	nop
 8002234:	e000      	b.n	8002238 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002236:	bf00      	nop
  }
  if (status == HAL_OK)
 8002238:	7dfb      	ldrb	r3, [r7, #23]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10d      	bne.n	800225a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68ba      	ldr	r2, [r7, #8]
 8002244:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f023 0118 	bic.w	r1, r3, #24
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	430a      	orrs	r2, r1
 8002258:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800225a:	7dfb      	ldrb	r3, [r7, #23]
}
 800225c:	4618      	mov	r0, r3
 800225e:	371c      	adds	r7, #28
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002270:	f7ff fd78 	bl	8001d64 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e316      	b.n	80028ae <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a66      	ldr	r2, [pc, #408]	; (8002420 <HAL_DMA_Init+0x1b8>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d04a      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a65      	ldr	r2, [pc, #404]	; (8002424 <HAL_DMA_Init+0x1bc>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d045      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a63      	ldr	r2, [pc, #396]	; (8002428 <HAL_DMA_Init+0x1c0>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d040      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a62      	ldr	r2, [pc, #392]	; (800242c <HAL_DMA_Init+0x1c4>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d03b      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a60      	ldr	r2, [pc, #384]	; (8002430 <HAL_DMA_Init+0x1c8>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d036      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a5f      	ldr	r2, [pc, #380]	; (8002434 <HAL_DMA_Init+0x1cc>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d031      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a5d      	ldr	r2, [pc, #372]	; (8002438 <HAL_DMA_Init+0x1d0>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d02c      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a5c      	ldr	r2, [pc, #368]	; (800243c <HAL_DMA_Init+0x1d4>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d027      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a5a      	ldr	r2, [pc, #360]	; (8002440 <HAL_DMA_Init+0x1d8>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d022      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a59      	ldr	r2, [pc, #356]	; (8002444 <HAL_DMA_Init+0x1dc>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d01d      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a57      	ldr	r2, [pc, #348]	; (8002448 <HAL_DMA_Init+0x1e0>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d018      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a56      	ldr	r2, [pc, #344]	; (800244c <HAL_DMA_Init+0x1e4>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d013      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a54      	ldr	r2, [pc, #336]	; (8002450 <HAL_DMA_Init+0x1e8>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00e      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a53      	ldr	r2, [pc, #332]	; (8002454 <HAL_DMA_Init+0x1ec>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d009      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a51      	ldr	r2, [pc, #324]	; (8002458 <HAL_DMA_Init+0x1f0>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d004      	beq.n	8002320 <HAL_DMA_Init+0xb8>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a50      	ldr	r2, [pc, #320]	; (800245c <HAL_DMA_Init+0x1f4>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d101      	bne.n	8002324 <HAL_DMA_Init+0xbc>
 8002320:	2301      	movs	r3, #1
 8002322:	e000      	b.n	8002326 <HAL_DMA_Init+0xbe>
 8002324:	2300      	movs	r3, #0
 8002326:	2b00      	cmp	r3, #0
 8002328:	f000 813b 	beq.w	80025a2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a37      	ldr	r2, [pc, #220]	; (8002420 <HAL_DMA_Init+0x1b8>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d04a      	beq.n	80023dc <HAL_DMA_Init+0x174>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a36      	ldr	r2, [pc, #216]	; (8002424 <HAL_DMA_Init+0x1bc>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d045      	beq.n	80023dc <HAL_DMA_Init+0x174>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a34      	ldr	r2, [pc, #208]	; (8002428 <HAL_DMA_Init+0x1c0>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d040      	beq.n	80023dc <HAL_DMA_Init+0x174>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a33      	ldr	r2, [pc, #204]	; (800242c <HAL_DMA_Init+0x1c4>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d03b      	beq.n	80023dc <HAL_DMA_Init+0x174>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a31      	ldr	r2, [pc, #196]	; (8002430 <HAL_DMA_Init+0x1c8>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d036      	beq.n	80023dc <HAL_DMA_Init+0x174>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a30      	ldr	r2, [pc, #192]	; (8002434 <HAL_DMA_Init+0x1cc>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d031      	beq.n	80023dc <HAL_DMA_Init+0x174>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a2e      	ldr	r2, [pc, #184]	; (8002438 <HAL_DMA_Init+0x1d0>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d02c      	beq.n	80023dc <HAL_DMA_Init+0x174>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a2d      	ldr	r2, [pc, #180]	; (800243c <HAL_DMA_Init+0x1d4>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d027      	beq.n	80023dc <HAL_DMA_Init+0x174>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a2b      	ldr	r2, [pc, #172]	; (8002440 <HAL_DMA_Init+0x1d8>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d022      	beq.n	80023dc <HAL_DMA_Init+0x174>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a2a      	ldr	r2, [pc, #168]	; (8002444 <HAL_DMA_Init+0x1dc>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d01d      	beq.n	80023dc <HAL_DMA_Init+0x174>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a28      	ldr	r2, [pc, #160]	; (8002448 <HAL_DMA_Init+0x1e0>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d018      	beq.n	80023dc <HAL_DMA_Init+0x174>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a27      	ldr	r2, [pc, #156]	; (800244c <HAL_DMA_Init+0x1e4>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d013      	beq.n	80023dc <HAL_DMA_Init+0x174>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a25      	ldr	r2, [pc, #148]	; (8002450 <HAL_DMA_Init+0x1e8>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d00e      	beq.n	80023dc <HAL_DMA_Init+0x174>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a24      	ldr	r2, [pc, #144]	; (8002454 <HAL_DMA_Init+0x1ec>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d009      	beq.n	80023dc <HAL_DMA_Init+0x174>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a22      	ldr	r2, [pc, #136]	; (8002458 <HAL_DMA_Init+0x1f0>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d004      	beq.n	80023dc <HAL_DMA_Init+0x174>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a21      	ldr	r2, [pc, #132]	; (800245c <HAL_DMA_Init+0x1f4>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d108      	bne.n	80023ee <HAL_DMA_Init+0x186>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 0201 	bic.w	r2, r2, #1
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	e007      	b.n	80023fe <HAL_DMA_Init+0x196>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0201 	bic.w	r2, r2, #1
 80023fc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80023fe:	e02f      	b.n	8002460 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002400:	f7ff fcb0 	bl	8001d64 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b05      	cmp	r3, #5
 800240c:	d928      	bls.n	8002460 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2220      	movs	r2, #32
 8002412:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2203      	movs	r2, #3
 8002418:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e246      	b.n	80028ae <HAL_DMA_Init+0x646>
 8002420:	40020010 	.word	0x40020010
 8002424:	40020028 	.word	0x40020028
 8002428:	40020040 	.word	0x40020040
 800242c:	40020058 	.word	0x40020058
 8002430:	40020070 	.word	0x40020070
 8002434:	40020088 	.word	0x40020088
 8002438:	400200a0 	.word	0x400200a0
 800243c:	400200b8 	.word	0x400200b8
 8002440:	40020410 	.word	0x40020410
 8002444:	40020428 	.word	0x40020428
 8002448:	40020440 	.word	0x40020440
 800244c:	40020458 	.word	0x40020458
 8002450:	40020470 	.word	0x40020470
 8002454:	40020488 	.word	0x40020488
 8002458:	400204a0 	.word	0x400204a0
 800245c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1c8      	bne.n	8002400 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	4b83      	ldr	r3, [pc, #524]	; (8002688 <HAL_DMA_Init+0x420>)
 800247a:	4013      	ands	r3, r2
 800247c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002486:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002492:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800249e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d107      	bne.n	80024c4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	4313      	orrs	r3, r2
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80024c4:	4b71      	ldr	r3, [pc, #452]	; (800268c <HAL_DMA_Init+0x424>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4b71      	ldr	r3, [pc, #452]	; (8002690 <HAL_DMA_Init+0x428>)
 80024ca:	4013      	ands	r3, r2
 80024cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024d0:	d328      	bcc.n	8002524 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b28      	cmp	r3, #40	; 0x28
 80024d8:	d903      	bls.n	80024e2 <HAL_DMA_Init+0x27a>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b2e      	cmp	r3, #46	; 0x2e
 80024e0:	d917      	bls.n	8002512 <HAL_DMA_Init+0x2aa>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b3e      	cmp	r3, #62	; 0x3e
 80024e8:	d903      	bls.n	80024f2 <HAL_DMA_Init+0x28a>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2b42      	cmp	r3, #66	; 0x42
 80024f0:	d90f      	bls.n	8002512 <HAL_DMA_Init+0x2aa>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2b46      	cmp	r3, #70	; 0x46
 80024f8:	d903      	bls.n	8002502 <HAL_DMA_Init+0x29a>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	2b48      	cmp	r3, #72	; 0x48
 8002500:	d907      	bls.n	8002512 <HAL_DMA_Init+0x2aa>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	2b4e      	cmp	r3, #78	; 0x4e
 8002508:	d905      	bls.n	8002516 <HAL_DMA_Init+0x2ae>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	2b52      	cmp	r3, #82	; 0x52
 8002510:	d801      	bhi.n	8002516 <HAL_DMA_Init+0x2ae>
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <HAL_DMA_Init+0x2b0>
 8002516:	2300      	movs	r3, #0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d003      	beq.n	8002524 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002522:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	f023 0307 	bic.w	r3, r3, #7
 800253a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	4313      	orrs	r3, r2
 8002544:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254a:	2b04      	cmp	r3, #4
 800254c:	d117      	bne.n	800257e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	4313      	orrs	r3, r2
 8002556:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d00e      	beq.n	800257e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f001 f9b9 	bl	80038d8 <DMA_CheckFifoParam>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d008      	beq.n	800257e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2240      	movs	r2, #64	; 0x40
 8002570:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e197      	b.n	80028ae <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f001 f8f4 	bl	8003774 <DMA_CalcBaseAndBitshift>
 800258c:	4603      	mov	r3, r0
 800258e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002594:	f003 031f 	and.w	r3, r3, #31
 8002598:	223f      	movs	r2, #63	; 0x3f
 800259a:	409a      	lsls	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	e0cd      	b.n	800273e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a3b      	ldr	r2, [pc, #236]	; (8002694 <HAL_DMA_Init+0x42c>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d022      	beq.n	80025f2 <HAL_DMA_Init+0x38a>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a39      	ldr	r2, [pc, #228]	; (8002698 <HAL_DMA_Init+0x430>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d01d      	beq.n	80025f2 <HAL_DMA_Init+0x38a>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a38      	ldr	r2, [pc, #224]	; (800269c <HAL_DMA_Init+0x434>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d018      	beq.n	80025f2 <HAL_DMA_Init+0x38a>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a36      	ldr	r2, [pc, #216]	; (80026a0 <HAL_DMA_Init+0x438>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d013      	beq.n	80025f2 <HAL_DMA_Init+0x38a>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a35      	ldr	r2, [pc, #212]	; (80026a4 <HAL_DMA_Init+0x43c>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d00e      	beq.n	80025f2 <HAL_DMA_Init+0x38a>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a33      	ldr	r2, [pc, #204]	; (80026a8 <HAL_DMA_Init+0x440>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d009      	beq.n	80025f2 <HAL_DMA_Init+0x38a>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a32      	ldr	r2, [pc, #200]	; (80026ac <HAL_DMA_Init+0x444>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d004      	beq.n	80025f2 <HAL_DMA_Init+0x38a>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a30      	ldr	r2, [pc, #192]	; (80026b0 <HAL_DMA_Init+0x448>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d101      	bne.n	80025f6 <HAL_DMA_Init+0x38e>
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <HAL_DMA_Init+0x390>
 80025f6:	2300      	movs	r3, #0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f000 8097 	beq.w	800272c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a24      	ldr	r2, [pc, #144]	; (8002694 <HAL_DMA_Init+0x42c>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d021      	beq.n	800264c <HAL_DMA_Init+0x3e4>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a22      	ldr	r2, [pc, #136]	; (8002698 <HAL_DMA_Init+0x430>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d01c      	beq.n	800264c <HAL_DMA_Init+0x3e4>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a21      	ldr	r2, [pc, #132]	; (800269c <HAL_DMA_Init+0x434>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d017      	beq.n	800264c <HAL_DMA_Init+0x3e4>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a1f      	ldr	r2, [pc, #124]	; (80026a0 <HAL_DMA_Init+0x438>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d012      	beq.n	800264c <HAL_DMA_Init+0x3e4>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a1e      	ldr	r2, [pc, #120]	; (80026a4 <HAL_DMA_Init+0x43c>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d00d      	beq.n	800264c <HAL_DMA_Init+0x3e4>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a1c      	ldr	r2, [pc, #112]	; (80026a8 <HAL_DMA_Init+0x440>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d008      	beq.n	800264c <HAL_DMA_Init+0x3e4>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a1b      	ldr	r2, [pc, #108]	; (80026ac <HAL_DMA_Init+0x444>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d003      	beq.n	800264c <HAL_DMA_Init+0x3e4>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a19      	ldr	r2, [pc, #100]	; (80026b0 <HAL_DMA_Init+0x448>)
 800264a:	4293      	cmp	r3, r2
 800264c:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2202      	movs	r2, #2
 800265a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002666:	697a      	ldr	r2, [r7, #20]
 8002668:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <HAL_DMA_Init+0x44c>)
 800266a:	4013      	ands	r3, r2
 800266c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	2b40      	cmp	r3, #64	; 0x40
 8002674:	d020      	beq.n	80026b8 <HAL_DMA_Init+0x450>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	2b80      	cmp	r3, #128	; 0x80
 800267c:	d102      	bne.n	8002684 <HAL_DMA_Init+0x41c>
 800267e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002682:	e01a      	b.n	80026ba <HAL_DMA_Init+0x452>
 8002684:	2300      	movs	r3, #0
 8002686:	e018      	b.n	80026ba <HAL_DMA_Init+0x452>
 8002688:	fe10803f 	.word	0xfe10803f
 800268c:	5c001000 	.word	0x5c001000
 8002690:	ffff0000 	.word	0xffff0000
 8002694:	58025408 	.word	0x58025408
 8002698:	5802541c 	.word	0x5802541c
 800269c:	58025430 	.word	0x58025430
 80026a0:	58025444 	.word	0x58025444
 80026a4:	58025458 	.word	0x58025458
 80026a8:	5802546c 	.word	0x5802546c
 80026ac:	58025480 	.word	0x58025480
 80026b0:	58025494 	.word	0x58025494
 80026b4:	fffe000f 	.word	0xfffe000f
 80026b8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	68d2      	ldr	r2, [r2, #12]
 80026be:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80026c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80026c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	695b      	ldr	r3, [r3, #20]
 80026ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80026d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80026d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80026e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80026e8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	461a      	mov	r2, r3
 80026fe:	4b6e      	ldr	r3, [pc, #440]	; (80028b8 <HAL_DMA_Init+0x650>)
 8002700:	4413      	add	r3, r2
 8002702:	4a6e      	ldr	r2, [pc, #440]	; (80028bc <HAL_DMA_Init+0x654>)
 8002704:	fba2 2303 	umull	r2, r3, r2, r3
 8002708:	091b      	lsrs	r3, r3, #4
 800270a:	009a      	lsls	r2, r3, #2
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f001 f82f 	bl	8003774 <DMA_CalcBaseAndBitshift>
 8002716:	4603      	mov	r3, r0
 8002718:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800271e:	f003 031f 	and.w	r3, r3, #31
 8002722:	2201      	movs	r2, #1
 8002724:	409a      	lsls	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	605a      	str	r2, [r3, #4]
 800272a:	e008      	b.n	800273e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2240      	movs	r2, #64	; 0x40
 8002730:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2203      	movs	r2, #3
 8002736:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e0b7      	b.n	80028ae <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a5f      	ldr	r2, [pc, #380]	; (80028c0 <HAL_DMA_Init+0x658>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d072      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a5d      	ldr	r2, [pc, #372]	; (80028c4 <HAL_DMA_Init+0x65c>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d06d      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a5c      	ldr	r2, [pc, #368]	; (80028c8 <HAL_DMA_Init+0x660>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d068      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a5a      	ldr	r2, [pc, #360]	; (80028cc <HAL_DMA_Init+0x664>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d063      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a59      	ldr	r2, [pc, #356]	; (80028d0 <HAL_DMA_Init+0x668>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d05e      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a57      	ldr	r2, [pc, #348]	; (80028d4 <HAL_DMA_Init+0x66c>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d059      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a56      	ldr	r2, [pc, #344]	; (80028d8 <HAL_DMA_Init+0x670>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d054      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a54      	ldr	r2, [pc, #336]	; (80028dc <HAL_DMA_Init+0x674>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d04f      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a53      	ldr	r2, [pc, #332]	; (80028e0 <HAL_DMA_Init+0x678>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d04a      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a51      	ldr	r2, [pc, #324]	; (80028e4 <HAL_DMA_Init+0x67c>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d045      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a50      	ldr	r2, [pc, #320]	; (80028e8 <HAL_DMA_Init+0x680>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d040      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a4e      	ldr	r2, [pc, #312]	; (80028ec <HAL_DMA_Init+0x684>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d03b      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a4d      	ldr	r2, [pc, #308]	; (80028f0 <HAL_DMA_Init+0x688>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d036      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a4b      	ldr	r2, [pc, #300]	; (80028f4 <HAL_DMA_Init+0x68c>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d031      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a4a      	ldr	r2, [pc, #296]	; (80028f8 <HAL_DMA_Init+0x690>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d02c      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a48      	ldr	r2, [pc, #288]	; (80028fc <HAL_DMA_Init+0x694>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d027      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a47      	ldr	r2, [pc, #284]	; (8002900 <HAL_DMA_Init+0x698>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d022      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a45      	ldr	r2, [pc, #276]	; (8002904 <HAL_DMA_Init+0x69c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d01d      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a44      	ldr	r2, [pc, #272]	; (8002908 <HAL_DMA_Init+0x6a0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d018      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a42      	ldr	r2, [pc, #264]	; (800290c <HAL_DMA_Init+0x6a4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d013      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a41      	ldr	r2, [pc, #260]	; (8002910 <HAL_DMA_Init+0x6a8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d00e      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a3f      	ldr	r2, [pc, #252]	; (8002914 <HAL_DMA_Init+0x6ac>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d009      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a3e      	ldr	r2, [pc, #248]	; (8002918 <HAL_DMA_Init+0x6b0>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d004      	beq.n	800282e <HAL_DMA_Init+0x5c6>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a3c      	ldr	r2, [pc, #240]	; (800291c <HAL_DMA_Init+0x6b4>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d101      	bne.n	8002832 <HAL_DMA_Init+0x5ca>
 800282e:	2301      	movs	r3, #1
 8002830:	e000      	b.n	8002834 <HAL_DMA_Init+0x5cc>
 8002832:	2300      	movs	r3, #0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d032      	beq.n	800289e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f001 f8c9 	bl	80039d0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b80      	cmp	r3, #128	; 0x80
 8002844:	d102      	bne.n	800284c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002854:	b2d2      	uxtb	r2, r2
 8002856:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002860:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d010      	beq.n	800288c <HAL_DMA_Init+0x624>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2b08      	cmp	r3, #8
 8002870:	d80c      	bhi.n	800288c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f001 f946 	bl	8003b04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002888:	605a      	str	r2, [r3, #4]
 800288a:	e008      	b.n	800289e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3718      	adds	r7, #24
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	a7fdabf8 	.word	0xa7fdabf8
 80028bc:	cccccccd 	.word	0xcccccccd
 80028c0:	40020010 	.word	0x40020010
 80028c4:	40020028 	.word	0x40020028
 80028c8:	40020040 	.word	0x40020040
 80028cc:	40020058 	.word	0x40020058
 80028d0:	40020070 	.word	0x40020070
 80028d4:	40020088 	.word	0x40020088
 80028d8:	400200a0 	.word	0x400200a0
 80028dc:	400200b8 	.word	0x400200b8
 80028e0:	40020410 	.word	0x40020410
 80028e4:	40020428 	.word	0x40020428
 80028e8:	40020440 	.word	0x40020440
 80028ec:	40020458 	.word	0x40020458
 80028f0:	40020470 	.word	0x40020470
 80028f4:	40020488 	.word	0x40020488
 80028f8:	400204a0 	.word	0x400204a0
 80028fc:	400204b8 	.word	0x400204b8
 8002900:	58025408 	.word	0x58025408
 8002904:	5802541c 	.word	0x5802541c
 8002908:	58025430 	.word	0x58025430
 800290c:	58025444 	.word	0x58025444
 8002910:	58025458 	.word	0x58025458
 8002914:	5802546c 	.word	0x5802546c
 8002918:	58025480 	.word	0x58025480
 800291c:	58025494 	.word	0x58025494

08002920 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b08a      	sub	sp, #40	; 0x28
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800292c:	4b67      	ldr	r3, [pc, #412]	; (8002acc <HAL_DMA_IRQHandler+0x1ac>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a67      	ldr	r2, [pc, #412]	; (8002ad0 <HAL_DMA_IRQHandler+0x1b0>)
 8002932:	fba2 2303 	umull	r2, r3, r2, r3
 8002936:	0a9b      	lsrs	r3, r3, #10
 8002938:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800293e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002944:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a5f      	ldr	r2, [pc, #380]	; (8002ad4 <HAL_DMA_IRQHandler+0x1b4>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d04a      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a5d      	ldr	r2, [pc, #372]	; (8002ad8 <HAL_DMA_IRQHandler+0x1b8>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d045      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a5c      	ldr	r2, [pc, #368]	; (8002adc <HAL_DMA_IRQHandler+0x1bc>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d040      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a5a      	ldr	r2, [pc, #360]	; (8002ae0 <HAL_DMA_IRQHandler+0x1c0>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d03b      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a59      	ldr	r2, [pc, #356]	; (8002ae4 <HAL_DMA_IRQHandler+0x1c4>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d036      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a57      	ldr	r2, [pc, #348]	; (8002ae8 <HAL_DMA_IRQHandler+0x1c8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d031      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a56      	ldr	r2, [pc, #344]	; (8002aec <HAL_DMA_IRQHandler+0x1cc>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d02c      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a54      	ldr	r2, [pc, #336]	; (8002af0 <HAL_DMA_IRQHandler+0x1d0>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d027      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a53      	ldr	r2, [pc, #332]	; (8002af4 <HAL_DMA_IRQHandler+0x1d4>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d022      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a51      	ldr	r2, [pc, #324]	; (8002af8 <HAL_DMA_IRQHandler+0x1d8>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d01d      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a50      	ldr	r2, [pc, #320]	; (8002afc <HAL_DMA_IRQHandler+0x1dc>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d018      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a4e      	ldr	r2, [pc, #312]	; (8002b00 <HAL_DMA_IRQHandler+0x1e0>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d013      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a4d      	ldr	r2, [pc, #308]	; (8002b04 <HAL_DMA_IRQHandler+0x1e4>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d00e      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a4b      	ldr	r2, [pc, #300]	; (8002b08 <HAL_DMA_IRQHandler+0x1e8>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d009      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a4a      	ldr	r2, [pc, #296]	; (8002b0c <HAL_DMA_IRQHandler+0x1ec>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d004      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xd2>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a48      	ldr	r2, [pc, #288]	; (8002b10 <HAL_DMA_IRQHandler+0x1f0>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d101      	bne.n	80029f6 <HAL_DMA_IRQHandler+0xd6>
 80029f2:	2301      	movs	r3, #1
 80029f4:	e000      	b.n	80029f8 <HAL_DMA_IRQHandler+0xd8>
 80029f6:	2300      	movs	r3, #0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f000 842b 	beq.w	8003254 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a02:	f003 031f 	and.w	r3, r3, #31
 8002a06:	2208      	movs	r2, #8
 8002a08:	409a      	lsls	r2, r3
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 80a2 	beq.w	8002b58 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a2e      	ldr	r2, [pc, #184]	; (8002ad4 <HAL_DMA_IRQHandler+0x1b4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d04a      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a2d      	ldr	r2, [pc, #180]	; (8002ad8 <HAL_DMA_IRQHandler+0x1b8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d045      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a2b      	ldr	r2, [pc, #172]	; (8002adc <HAL_DMA_IRQHandler+0x1bc>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d040      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a2a      	ldr	r2, [pc, #168]	; (8002ae0 <HAL_DMA_IRQHandler+0x1c0>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d03b      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a28      	ldr	r2, [pc, #160]	; (8002ae4 <HAL_DMA_IRQHandler+0x1c4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d036      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a27      	ldr	r2, [pc, #156]	; (8002ae8 <HAL_DMA_IRQHandler+0x1c8>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d031      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a25      	ldr	r2, [pc, #148]	; (8002aec <HAL_DMA_IRQHandler+0x1cc>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d02c      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a24      	ldr	r2, [pc, #144]	; (8002af0 <HAL_DMA_IRQHandler+0x1d0>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d027      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a22      	ldr	r2, [pc, #136]	; (8002af4 <HAL_DMA_IRQHandler+0x1d4>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d022      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a21      	ldr	r2, [pc, #132]	; (8002af8 <HAL_DMA_IRQHandler+0x1d8>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d01d      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a1f      	ldr	r2, [pc, #124]	; (8002afc <HAL_DMA_IRQHandler+0x1dc>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d018      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a1e      	ldr	r2, [pc, #120]	; (8002b00 <HAL_DMA_IRQHandler+0x1e0>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d013      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a1c      	ldr	r2, [pc, #112]	; (8002b04 <HAL_DMA_IRQHandler+0x1e4>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d00e      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a1b      	ldr	r2, [pc, #108]	; (8002b08 <HAL_DMA_IRQHandler+0x1e8>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d009      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a19      	ldr	r2, [pc, #100]	; (8002b0c <HAL_DMA_IRQHandler+0x1ec>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d004      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x194>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a18      	ldr	r2, [pc, #96]	; (8002b10 <HAL_DMA_IRQHandler+0x1f0>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d12f      	bne.n	8002b14 <HAL_DMA_IRQHandler+0x1f4>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0304 	and.w	r3, r3, #4
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	bf14      	ite	ne
 8002ac2:	2301      	movne	r3, #1
 8002ac4:	2300      	moveq	r3, #0
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	e02e      	b.n	8002b28 <HAL_DMA_IRQHandler+0x208>
 8002aca:	bf00      	nop
 8002acc:	24000000 	.word	0x24000000
 8002ad0:	1b4e81b5 	.word	0x1b4e81b5
 8002ad4:	40020010 	.word	0x40020010
 8002ad8:	40020028 	.word	0x40020028
 8002adc:	40020040 	.word	0x40020040
 8002ae0:	40020058 	.word	0x40020058
 8002ae4:	40020070 	.word	0x40020070
 8002ae8:	40020088 	.word	0x40020088
 8002aec:	400200a0 	.word	0x400200a0
 8002af0:	400200b8 	.word	0x400200b8
 8002af4:	40020410 	.word	0x40020410
 8002af8:	40020428 	.word	0x40020428
 8002afc:	40020440 	.word	0x40020440
 8002b00:	40020458 	.word	0x40020458
 8002b04:	40020470 	.word	0x40020470
 8002b08:	40020488 	.word	0x40020488
 8002b0c:	400204a0 	.word	0x400204a0
 8002b10:	400204b8 	.word	0x400204b8
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0308 	and.w	r3, r3, #8
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	bf14      	ite	ne
 8002b22:	2301      	movne	r3, #1
 8002b24:	2300      	moveq	r3, #0
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d015      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0204 	bic.w	r2, r2, #4
 8002b3a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b40:	f003 031f 	and.w	r3, r3, #31
 8002b44:	2208      	movs	r2, #8
 8002b46:	409a      	lsls	r2, r3
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b50:	f043 0201 	orr.w	r2, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	fa22 f303 	lsr.w	r3, r2, r3
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d06e      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a69      	ldr	r2, [pc, #420]	; (8002d18 <HAL_DMA_IRQHandler+0x3f8>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d04a      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a67      	ldr	r2, [pc, #412]	; (8002d1c <HAL_DMA_IRQHandler+0x3fc>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d045      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a66      	ldr	r2, [pc, #408]	; (8002d20 <HAL_DMA_IRQHandler+0x400>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d040      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a64      	ldr	r2, [pc, #400]	; (8002d24 <HAL_DMA_IRQHandler+0x404>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d03b      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a63      	ldr	r2, [pc, #396]	; (8002d28 <HAL_DMA_IRQHandler+0x408>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d036      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a61      	ldr	r2, [pc, #388]	; (8002d2c <HAL_DMA_IRQHandler+0x40c>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d031      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a60      	ldr	r2, [pc, #384]	; (8002d30 <HAL_DMA_IRQHandler+0x410>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d02c      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a5e      	ldr	r2, [pc, #376]	; (8002d34 <HAL_DMA_IRQHandler+0x414>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d027      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a5d      	ldr	r2, [pc, #372]	; (8002d38 <HAL_DMA_IRQHandler+0x418>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d022      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a5b      	ldr	r2, [pc, #364]	; (8002d3c <HAL_DMA_IRQHandler+0x41c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d01d      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a5a      	ldr	r2, [pc, #360]	; (8002d40 <HAL_DMA_IRQHandler+0x420>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d018      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a58      	ldr	r2, [pc, #352]	; (8002d44 <HAL_DMA_IRQHandler+0x424>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d013      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a57      	ldr	r2, [pc, #348]	; (8002d48 <HAL_DMA_IRQHandler+0x428>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d00e      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a55      	ldr	r2, [pc, #340]	; (8002d4c <HAL_DMA_IRQHandler+0x42c>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d009      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a54      	ldr	r2, [pc, #336]	; (8002d50 <HAL_DMA_IRQHandler+0x430>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d004      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x2ee>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a52      	ldr	r2, [pc, #328]	; (8002d54 <HAL_DMA_IRQHandler+0x434>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d10a      	bne.n	8002c24 <HAL_DMA_IRQHandler+0x304>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	bf14      	ite	ne
 8002c1c:	2301      	movne	r3, #1
 8002c1e:	2300      	moveq	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	e003      	b.n	8002c2c <HAL_DMA_IRQHandler+0x30c>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00d      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c34:	f003 031f 	and.w	r3, r3, #31
 8002c38:	2201      	movs	r2, #1
 8002c3a:	409a      	lsls	r2, r3
 8002c3c:	6a3b      	ldr	r3, [r7, #32]
 8002c3e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c44:	f043 0202 	orr.w	r2, r3, #2
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c50:	f003 031f 	and.w	r3, r3, #31
 8002c54:	2204      	movs	r2, #4
 8002c56:	409a      	lsls	r2, r3
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f000 808f 	beq.w	8002d80 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a2c      	ldr	r2, [pc, #176]	; (8002d18 <HAL_DMA_IRQHandler+0x3f8>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d04a      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a2a      	ldr	r2, [pc, #168]	; (8002d1c <HAL_DMA_IRQHandler+0x3fc>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d045      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a29      	ldr	r2, [pc, #164]	; (8002d20 <HAL_DMA_IRQHandler+0x400>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d040      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a27      	ldr	r2, [pc, #156]	; (8002d24 <HAL_DMA_IRQHandler+0x404>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d03b      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a26      	ldr	r2, [pc, #152]	; (8002d28 <HAL_DMA_IRQHandler+0x408>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d036      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a24      	ldr	r2, [pc, #144]	; (8002d2c <HAL_DMA_IRQHandler+0x40c>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d031      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a23      	ldr	r2, [pc, #140]	; (8002d30 <HAL_DMA_IRQHandler+0x410>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d02c      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a21      	ldr	r2, [pc, #132]	; (8002d34 <HAL_DMA_IRQHandler+0x414>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d027      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a20      	ldr	r2, [pc, #128]	; (8002d38 <HAL_DMA_IRQHandler+0x418>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d022      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a1e      	ldr	r2, [pc, #120]	; (8002d3c <HAL_DMA_IRQHandler+0x41c>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d01d      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1d      	ldr	r2, [pc, #116]	; (8002d40 <HAL_DMA_IRQHandler+0x420>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d018      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1b      	ldr	r2, [pc, #108]	; (8002d44 <HAL_DMA_IRQHandler+0x424>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d013      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a1a      	ldr	r2, [pc, #104]	; (8002d48 <HAL_DMA_IRQHandler+0x428>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d00e      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a18      	ldr	r2, [pc, #96]	; (8002d4c <HAL_DMA_IRQHandler+0x42c>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d009      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a17      	ldr	r2, [pc, #92]	; (8002d50 <HAL_DMA_IRQHandler+0x430>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d004      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x3e2>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a15      	ldr	r2, [pc, #84]	; (8002d54 <HAL_DMA_IRQHandler+0x434>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d12a      	bne.n	8002d58 <HAL_DMA_IRQHandler+0x438>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bf14      	ite	ne
 8002d10:	2301      	movne	r3, #1
 8002d12:	2300      	moveq	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	e023      	b.n	8002d60 <HAL_DMA_IRQHandler+0x440>
 8002d18:	40020010 	.word	0x40020010
 8002d1c:	40020028 	.word	0x40020028
 8002d20:	40020040 	.word	0x40020040
 8002d24:	40020058 	.word	0x40020058
 8002d28:	40020070 	.word	0x40020070
 8002d2c:	40020088 	.word	0x40020088
 8002d30:	400200a0 	.word	0x400200a0
 8002d34:	400200b8 	.word	0x400200b8
 8002d38:	40020410 	.word	0x40020410
 8002d3c:	40020428 	.word	0x40020428
 8002d40:	40020440 	.word	0x40020440
 8002d44:	40020458 	.word	0x40020458
 8002d48:	40020470 	.word	0x40020470
 8002d4c:	40020488 	.word	0x40020488
 8002d50:	400204a0 	.word	0x400204a0
 8002d54:	400204b8 	.word	0x400204b8
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2300      	movs	r3, #0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00d      	beq.n	8002d80 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d68:	f003 031f 	and.w	r3, r3, #31
 8002d6c:	2204      	movs	r2, #4
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d78:	f043 0204 	orr.w	r2, r3, #4
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d84:	f003 031f 	and.w	r3, r3, #31
 8002d88:	2210      	movs	r2, #16
 8002d8a:	409a      	lsls	r2, r3
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 80a6 	beq.w	8002ee2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a85      	ldr	r2, [pc, #532]	; (8002fb0 <HAL_DMA_IRQHandler+0x690>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d04a      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a83      	ldr	r2, [pc, #524]	; (8002fb4 <HAL_DMA_IRQHandler+0x694>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d045      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a82      	ldr	r2, [pc, #520]	; (8002fb8 <HAL_DMA_IRQHandler+0x698>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d040      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a80      	ldr	r2, [pc, #512]	; (8002fbc <HAL_DMA_IRQHandler+0x69c>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d03b      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a7f      	ldr	r2, [pc, #508]	; (8002fc0 <HAL_DMA_IRQHandler+0x6a0>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d036      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a7d      	ldr	r2, [pc, #500]	; (8002fc4 <HAL_DMA_IRQHandler+0x6a4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d031      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a7c      	ldr	r2, [pc, #496]	; (8002fc8 <HAL_DMA_IRQHandler+0x6a8>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d02c      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a7a      	ldr	r2, [pc, #488]	; (8002fcc <HAL_DMA_IRQHandler+0x6ac>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d027      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a79      	ldr	r2, [pc, #484]	; (8002fd0 <HAL_DMA_IRQHandler+0x6b0>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d022      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a77      	ldr	r2, [pc, #476]	; (8002fd4 <HAL_DMA_IRQHandler+0x6b4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d01d      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a76      	ldr	r2, [pc, #472]	; (8002fd8 <HAL_DMA_IRQHandler+0x6b8>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d018      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a74      	ldr	r2, [pc, #464]	; (8002fdc <HAL_DMA_IRQHandler+0x6bc>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d013      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a73      	ldr	r2, [pc, #460]	; (8002fe0 <HAL_DMA_IRQHandler+0x6c0>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00e      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a71      	ldr	r2, [pc, #452]	; (8002fe4 <HAL_DMA_IRQHandler+0x6c4>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d009      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a70      	ldr	r2, [pc, #448]	; (8002fe8 <HAL_DMA_IRQHandler+0x6c8>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d004      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x516>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a6e      	ldr	r2, [pc, #440]	; (8002fec <HAL_DMA_IRQHandler+0x6cc>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d10a      	bne.n	8002e4c <HAL_DMA_IRQHandler+0x52c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0308 	and.w	r3, r3, #8
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	bf14      	ite	ne
 8002e44:	2301      	movne	r3, #1
 8002e46:	2300      	moveq	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	e009      	b.n	8002e60 <HAL_DMA_IRQHandler+0x540>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0304 	and.w	r3, r3, #4
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	bf14      	ite	ne
 8002e5a:	2301      	movne	r3, #1
 8002e5c:	2300      	moveq	r3, #0
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d03e      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e68:	f003 031f 	and.w	r3, r3, #31
 8002e6c:	2210      	movs	r2, #16
 8002e6e:	409a      	lsls	r2, r3
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d018      	beq.n	8002eb4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d108      	bne.n	8002ea2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d024      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	4798      	blx	r3
 8002ea0:	e01f      	b.n	8002ee2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d01b      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	4798      	blx	r3
 8002eb2:	e016      	b.n	8002ee2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d107      	bne.n	8002ed2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0208 	bic.w	r2, r2, #8
 8002ed0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee6:	f003 031f 	and.w	r3, r3, #31
 8002eea:	2220      	movs	r2, #32
 8002eec:	409a      	lsls	r2, r3
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 8110 	beq.w	8003118 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a2c      	ldr	r2, [pc, #176]	; (8002fb0 <HAL_DMA_IRQHandler+0x690>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d04a      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a2b      	ldr	r2, [pc, #172]	; (8002fb4 <HAL_DMA_IRQHandler+0x694>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d045      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a29      	ldr	r2, [pc, #164]	; (8002fb8 <HAL_DMA_IRQHandler+0x698>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d040      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a28      	ldr	r2, [pc, #160]	; (8002fbc <HAL_DMA_IRQHandler+0x69c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d03b      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a26      	ldr	r2, [pc, #152]	; (8002fc0 <HAL_DMA_IRQHandler+0x6a0>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d036      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a25      	ldr	r2, [pc, #148]	; (8002fc4 <HAL_DMA_IRQHandler+0x6a4>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d031      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a23      	ldr	r2, [pc, #140]	; (8002fc8 <HAL_DMA_IRQHandler+0x6a8>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d02c      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a22      	ldr	r2, [pc, #136]	; (8002fcc <HAL_DMA_IRQHandler+0x6ac>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d027      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a20      	ldr	r2, [pc, #128]	; (8002fd0 <HAL_DMA_IRQHandler+0x6b0>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d022      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a1f      	ldr	r2, [pc, #124]	; (8002fd4 <HAL_DMA_IRQHandler+0x6b4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d01d      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a1d      	ldr	r2, [pc, #116]	; (8002fd8 <HAL_DMA_IRQHandler+0x6b8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d018      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a1c      	ldr	r2, [pc, #112]	; (8002fdc <HAL_DMA_IRQHandler+0x6bc>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d013      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a1a      	ldr	r2, [pc, #104]	; (8002fe0 <HAL_DMA_IRQHandler+0x6c0>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d00e      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a19      	ldr	r2, [pc, #100]	; (8002fe4 <HAL_DMA_IRQHandler+0x6c4>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d009      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a17      	ldr	r2, [pc, #92]	; (8002fe8 <HAL_DMA_IRQHandler+0x6c8>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d004      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x678>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a16      	ldr	r2, [pc, #88]	; (8002fec <HAL_DMA_IRQHandler+0x6cc>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d12b      	bne.n	8002ff0 <HAL_DMA_IRQHandler+0x6d0>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0310 	and.w	r3, r3, #16
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	bf14      	ite	ne
 8002fa6:	2301      	movne	r3, #1
 8002fa8:	2300      	moveq	r3, #0
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	e02a      	b.n	8003004 <HAL_DMA_IRQHandler+0x6e4>
 8002fae:	bf00      	nop
 8002fb0:	40020010 	.word	0x40020010
 8002fb4:	40020028 	.word	0x40020028
 8002fb8:	40020040 	.word	0x40020040
 8002fbc:	40020058 	.word	0x40020058
 8002fc0:	40020070 	.word	0x40020070
 8002fc4:	40020088 	.word	0x40020088
 8002fc8:	400200a0 	.word	0x400200a0
 8002fcc:	400200b8 	.word	0x400200b8
 8002fd0:	40020410 	.word	0x40020410
 8002fd4:	40020428 	.word	0x40020428
 8002fd8:	40020440 	.word	0x40020440
 8002fdc:	40020458 	.word	0x40020458
 8002fe0:	40020470 	.word	0x40020470
 8002fe4:	40020488 	.word	0x40020488
 8002fe8:	400204a0 	.word	0x400204a0
 8002fec:	400204b8 	.word	0x400204b8
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	bf14      	ite	ne
 8002ffe:	2301      	movne	r3, #1
 8003000:	2300      	moveq	r3, #0
 8003002:	b2db      	uxtb	r3, r3
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 8087 	beq.w	8003118 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300e:	f003 031f 	and.w	r3, r3, #31
 8003012:	2220      	movs	r2, #32
 8003014:	409a      	lsls	r2, r3
 8003016:	6a3b      	ldr	r3, [r7, #32]
 8003018:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b04      	cmp	r3, #4
 8003024:	d139      	bne.n	800309a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0216 	bic.w	r2, r2, #22
 8003034:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695a      	ldr	r2, [r3, #20]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003044:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	2b00      	cmp	r3, #0
 800304c:	d103      	bne.n	8003056 <HAL_DMA_IRQHandler+0x736>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003052:	2b00      	cmp	r3, #0
 8003054:	d007      	beq.n	8003066 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0208 	bic.w	r2, r2, #8
 8003064:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306a:	f003 031f 	and.w	r3, r3, #31
 800306e:	223f      	movs	r2, #63	; 0x3f
 8003070:	409a      	lsls	r2, r3
 8003072:	6a3b      	ldr	r3, [r7, #32]
 8003074:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800308a:	2b00      	cmp	r3, #0
 800308c:	f000 834a 	beq.w	8003724 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	4798      	blx	r3
          }
          return;
 8003098:	e344      	b.n	8003724 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d018      	beq.n	80030da <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d108      	bne.n	80030c8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d02c      	beq.n	8003118 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	4798      	blx	r3
 80030c6:	e027      	b.n	8003118 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d023      	beq.n	8003118 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	4798      	blx	r3
 80030d8:	e01e      	b.n	8003118 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10f      	bne.n	8003108 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 0210 	bic.w	r2, r2, #16
 80030f6:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311c:	2b00      	cmp	r3, #0
 800311e:	f000 8306 	beq.w	800372e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 8088 	beq.w	8003240 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2204      	movs	r2, #4
 8003134:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a7a      	ldr	r2, [pc, #488]	; (8003328 <HAL_DMA_IRQHandler+0xa08>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d04a      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a79      	ldr	r2, [pc, #484]	; (800332c <HAL_DMA_IRQHandler+0xa0c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d045      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a77      	ldr	r2, [pc, #476]	; (8003330 <HAL_DMA_IRQHandler+0xa10>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d040      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a76      	ldr	r2, [pc, #472]	; (8003334 <HAL_DMA_IRQHandler+0xa14>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d03b      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a74      	ldr	r2, [pc, #464]	; (8003338 <HAL_DMA_IRQHandler+0xa18>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d036      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a73      	ldr	r2, [pc, #460]	; (800333c <HAL_DMA_IRQHandler+0xa1c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d031      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a71      	ldr	r2, [pc, #452]	; (8003340 <HAL_DMA_IRQHandler+0xa20>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d02c      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a70      	ldr	r2, [pc, #448]	; (8003344 <HAL_DMA_IRQHandler+0xa24>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d027      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a6e      	ldr	r2, [pc, #440]	; (8003348 <HAL_DMA_IRQHandler+0xa28>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d022      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a6d      	ldr	r2, [pc, #436]	; (800334c <HAL_DMA_IRQHandler+0xa2c>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d01d      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a6b      	ldr	r2, [pc, #428]	; (8003350 <HAL_DMA_IRQHandler+0xa30>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d018      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a6a      	ldr	r2, [pc, #424]	; (8003354 <HAL_DMA_IRQHandler+0xa34>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d013      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a68      	ldr	r2, [pc, #416]	; (8003358 <HAL_DMA_IRQHandler+0xa38>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00e      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a67      	ldr	r2, [pc, #412]	; (800335c <HAL_DMA_IRQHandler+0xa3c>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d009      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a65      	ldr	r2, [pc, #404]	; (8003360 <HAL_DMA_IRQHandler+0xa40>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d004      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x8b8>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a64      	ldr	r2, [pc, #400]	; (8003364 <HAL_DMA_IRQHandler+0xa44>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d108      	bne.n	80031ea <HAL_DMA_IRQHandler+0x8ca>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f022 0201 	bic.w	r2, r2, #1
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	e007      	b.n	80031fa <HAL_DMA_IRQHandler+0x8da>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	3301      	adds	r3, #1
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003202:	429a      	cmp	r2, r3
 8003204:	d307      	bcc.n	8003216 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1f2      	bne.n	80031fa <HAL_DMA_IRQHandler+0x8da>
 8003214:	e000      	b.n	8003218 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003216:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	d004      	beq.n	8003238 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2203      	movs	r2, #3
 8003232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003236:	e003      	b.n	8003240 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003244:	2b00      	cmp	r3, #0
 8003246:	f000 8272 	beq.w	800372e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	4798      	blx	r3
 8003252:	e26c      	b.n	800372e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a43      	ldr	r2, [pc, #268]	; (8003368 <HAL_DMA_IRQHandler+0xa48>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d022      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x984>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a42      	ldr	r2, [pc, #264]	; (800336c <HAL_DMA_IRQHandler+0xa4c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d01d      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x984>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a40      	ldr	r2, [pc, #256]	; (8003370 <HAL_DMA_IRQHandler+0xa50>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d018      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x984>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a3f      	ldr	r2, [pc, #252]	; (8003374 <HAL_DMA_IRQHandler+0xa54>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d013      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x984>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a3d      	ldr	r2, [pc, #244]	; (8003378 <HAL_DMA_IRQHandler+0xa58>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00e      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x984>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a3c      	ldr	r2, [pc, #240]	; (800337c <HAL_DMA_IRQHandler+0xa5c>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d009      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x984>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a3a      	ldr	r2, [pc, #232]	; (8003380 <HAL_DMA_IRQHandler+0xa60>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d004      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x984>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a39      	ldr	r2, [pc, #228]	; (8003384 <HAL_DMA_IRQHandler+0xa64>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d101      	bne.n	80032a8 <HAL_DMA_IRQHandler+0x988>
 80032a4:	2301      	movs	r3, #1
 80032a6:	e000      	b.n	80032aa <HAL_DMA_IRQHandler+0x98a>
 80032a8:	2300      	movs	r3, #0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 823f 	beq.w	800372e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	2204      	movs	r2, #4
 80032c2:	409a      	lsls	r2, r3
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	4013      	ands	r3, r2
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 80cd 	beq.w	8003468 <HAL_DMA_IRQHandler+0xb48>
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 80c7 	beq.w	8003468 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032de:	f003 031f 	and.w	r3, r3, #31
 80032e2:	2204      	movs	r2, #4
 80032e4:	409a      	lsls	r2, r3
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d049      	beq.n	8003388 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d109      	bne.n	8003312 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 8210 	beq.w	8003728 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003310:	e20a      	b.n	8003728 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 8206 	beq.w	8003728 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003324:	e200      	b.n	8003728 <HAL_DMA_IRQHandler+0xe08>
 8003326:	bf00      	nop
 8003328:	40020010 	.word	0x40020010
 800332c:	40020028 	.word	0x40020028
 8003330:	40020040 	.word	0x40020040
 8003334:	40020058 	.word	0x40020058
 8003338:	40020070 	.word	0x40020070
 800333c:	40020088 	.word	0x40020088
 8003340:	400200a0 	.word	0x400200a0
 8003344:	400200b8 	.word	0x400200b8
 8003348:	40020410 	.word	0x40020410
 800334c:	40020428 	.word	0x40020428
 8003350:	40020440 	.word	0x40020440
 8003354:	40020458 	.word	0x40020458
 8003358:	40020470 	.word	0x40020470
 800335c:	40020488 	.word	0x40020488
 8003360:	400204a0 	.word	0x400204a0
 8003364:	400204b8 	.word	0x400204b8
 8003368:	58025408 	.word	0x58025408
 800336c:	5802541c 	.word	0x5802541c
 8003370:	58025430 	.word	0x58025430
 8003374:	58025444 	.word	0x58025444
 8003378:	58025458 	.word	0x58025458
 800337c:	5802546c 	.word	0x5802546c
 8003380:	58025480 	.word	0x58025480
 8003384:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	f003 0320 	and.w	r3, r3, #32
 800338e:	2b00      	cmp	r3, #0
 8003390:	d160      	bne.n	8003454 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a8c      	ldr	r2, [pc, #560]	; (80035c8 <HAL_DMA_IRQHandler+0xca8>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d04a      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a8a      	ldr	r2, [pc, #552]	; (80035cc <HAL_DMA_IRQHandler+0xcac>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d045      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a89      	ldr	r2, [pc, #548]	; (80035d0 <HAL_DMA_IRQHandler+0xcb0>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d040      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a87      	ldr	r2, [pc, #540]	; (80035d4 <HAL_DMA_IRQHandler+0xcb4>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d03b      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a86      	ldr	r2, [pc, #536]	; (80035d8 <HAL_DMA_IRQHandler+0xcb8>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d036      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a84      	ldr	r2, [pc, #528]	; (80035dc <HAL_DMA_IRQHandler+0xcbc>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d031      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a83      	ldr	r2, [pc, #524]	; (80035e0 <HAL_DMA_IRQHandler+0xcc0>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d02c      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a81      	ldr	r2, [pc, #516]	; (80035e4 <HAL_DMA_IRQHandler+0xcc4>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d027      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a80      	ldr	r2, [pc, #512]	; (80035e8 <HAL_DMA_IRQHandler+0xcc8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d022      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a7e      	ldr	r2, [pc, #504]	; (80035ec <HAL_DMA_IRQHandler+0xccc>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d01d      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a7d      	ldr	r2, [pc, #500]	; (80035f0 <HAL_DMA_IRQHandler+0xcd0>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d018      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a7b      	ldr	r2, [pc, #492]	; (80035f4 <HAL_DMA_IRQHandler+0xcd4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d013      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a7a      	ldr	r2, [pc, #488]	; (80035f8 <HAL_DMA_IRQHandler+0xcd8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d00e      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a78      	ldr	r2, [pc, #480]	; (80035fc <HAL_DMA_IRQHandler+0xcdc>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d009      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a77      	ldr	r2, [pc, #476]	; (8003600 <HAL_DMA_IRQHandler+0xce0>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d004      	beq.n	8003432 <HAL_DMA_IRQHandler+0xb12>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a75      	ldr	r2, [pc, #468]	; (8003604 <HAL_DMA_IRQHandler+0xce4>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d108      	bne.n	8003444 <HAL_DMA_IRQHandler+0xb24>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 0208 	bic.w	r2, r2, #8
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	e007      	b.n	8003454 <HAL_DMA_IRQHandler+0xb34>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0204 	bic.w	r2, r2, #4
 8003452:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 8165 	beq.w	8003728 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003466:	e15f      	b.n	8003728 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800346c:	f003 031f 	and.w	r3, r3, #31
 8003470:	2202      	movs	r2, #2
 8003472:	409a      	lsls	r2, r3
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	4013      	ands	r3, r2
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 80c5 	beq.w	8003608 <HAL_DMA_IRQHandler+0xce8>
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 80bf 	beq.w	8003608 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800348e:	f003 031f 	and.w	r3, r3, #31
 8003492:	2202      	movs	r2, #2
 8003494:	409a      	lsls	r2, r3
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d018      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d109      	bne.n	80034c2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 813a 	beq.w	800372c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80034c0:	e134      	b.n	800372c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 8130 	beq.w	800372c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80034d4:	e12a      	b.n	800372c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	f003 0320 	and.w	r3, r3, #32
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d168      	bne.n	80035b2 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a38      	ldr	r2, [pc, #224]	; (80035c8 <HAL_DMA_IRQHandler+0xca8>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d04a      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a37      	ldr	r2, [pc, #220]	; (80035cc <HAL_DMA_IRQHandler+0xcac>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d045      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a35      	ldr	r2, [pc, #212]	; (80035d0 <HAL_DMA_IRQHandler+0xcb0>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d040      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a34      	ldr	r2, [pc, #208]	; (80035d4 <HAL_DMA_IRQHandler+0xcb4>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d03b      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a32      	ldr	r2, [pc, #200]	; (80035d8 <HAL_DMA_IRQHandler+0xcb8>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d036      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a31      	ldr	r2, [pc, #196]	; (80035dc <HAL_DMA_IRQHandler+0xcbc>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d031      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a2f      	ldr	r2, [pc, #188]	; (80035e0 <HAL_DMA_IRQHandler+0xcc0>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d02c      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a2e      	ldr	r2, [pc, #184]	; (80035e4 <HAL_DMA_IRQHandler+0xcc4>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d027      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a2c      	ldr	r2, [pc, #176]	; (80035e8 <HAL_DMA_IRQHandler+0xcc8>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d022      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a2b      	ldr	r2, [pc, #172]	; (80035ec <HAL_DMA_IRQHandler+0xccc>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d01d      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a29      	ldr	r2, [pc, #164]	; (80035f0 <HAL_DMA_IRQHandler+0xcd0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d018      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a28      	ldr	r2, [pc, #160]	; (80035f4 <HAL_DMA_IRQHandler+0xcd4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d013      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a26      	ldr	r2, [pc, #152]	; (80035f8 <HAL_DMA_IRQHandler+0xcd8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d00e      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a25      	ldr	r2, [pc, #148]	; (80035fc <HAL_DMA_IRQHandler+0xcdc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d009      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a23      	ldr	r2, [pc, #140]	; (8003600 <HAL_DMA_IRQHandler+0xce0>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d004      	beq.n	8003580 <HAL_DMA_IRQHandler+0xc60>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a22      	ldr	r2, [pc, #136]	; (8003604 <HAL_DMA_IRQHandler+0xce4>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d108      	bne.n	8003592 <HAL_DMA_IRQHandler+0xc72>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0214 	bic.w	r2, r2, #20
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	e007      	b.n	80035a2 <HAL_DMA_IRQHandler+0xc82>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 020a 	bic.w	r2, r2, #10
 80035a0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	f000 80b8 	beq.w	800372c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80035c4:	e0b2      	b.n	800372c <HAL_DMA_IRQHandler+0xe0c>
 80035c6:	bf00      	nop
 80035c8:	40020010 	.word	0x40020010
 80035cc:	40020028 	.word	0x40020028
 80035d0:	40020040 	.word	0x40020040
 80035d4:	40020058 	.word	0x40020058
 80035d8:	40020070 	.word	0x40020070
 80035dc:	40020088 	.word	0x40020088
 80035e0:	400200a0 	.word	0x400200a0
 80035e4:	400200b8 	.word	0x400200b8
 80035e8:	40020410 	.word	0x40020410
 80035ec:	40020428 	.word	0x40020428
 80035f0:	40020440 	.word	0x40020440
 80035f4:	40020458 	.word	0x40020458
 80035f8:	40020470 	.word	0x40020470
 80035fc:	40020488 	.word	0x40020488
 8003600:	400204a0 	.word	0x400204a0
 8003604:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800360c:	f003 031f 	and.w	r3, r3, #31
 8003610:	2208      	movs	r2, #8
 8003612:	409a      	lsls	r2, r3
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	4013      	ands	r3, r2
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 8088 	beq.w	800372e <HAL_DMA_IRQHandler+0xe0e>
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 8082 	beq.w	800372e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a41      	ldr	r2, [pc, #260]	; (8003734 <HAL_DMA_IRQHandler+0xe14>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d04a      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a3f      	ldr	r2, [pc, #252]	; (8003738 <HAL_DMA_IRQHandler+0xe18>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d045      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a3e      	ldr	r2, [pc, #248]	; (800373c <HAL_DMA_IRQHandler+0xe1c>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d040      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a3c      	ldr	r2, [pc, #240]	; (8003740 <HAL_DMA_IRQHandler+0xe20>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d03b      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a3b      	ldr	r2, [pc, #236]	; (8003744 <HAL_DMA_IRQHandler+0xe24>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d036      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a39      	ldr	r2, [pc, #228]	; (8003748 <HAL_DMA_IRQHandler+0xe28>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d031      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a38      	ldr	r2, [pc, #224]	; (800374c <HAL_DMA_IRQHandler+0xe2c>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d02c      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a36      	ldr	r2, [pc, #216]	; (8003750 <HAL_DMA_IRQHandler+0xe30>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d027      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a35      	ldr	r2, [pc, #212]	; (8003754 <HAL_DMA_IRQHandler+0xe34>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d022      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a33      	ldr	r2, [pc, #204]	; (8003758 <HAL_DMA_IRQHandler+0xe38>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d01d      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a32      	ldr	r2, [pc, #200]	; (800375c <HAL_DMA_IRQHandler+0xe3c>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d018      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a30      	ldr	r2, [pc, #192]	; (8003760 <HAL_DMA_IRQHandler+0xe40>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d013      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a2f      	ldr	r2, [pc, #188]	; (8003764 <HAL_DMA_IRQHandler+0xe44>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d00e      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a2d      	ldr	r2, [pc, #180]	; (8003768 <HAL_DMA_IRQHandler+0xe48>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d009      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a2c      	ldr	r2, [pc, #176]	; (800376c <HAL_DMA_IRQHandler+0xe4c>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d004      	beq.n	80036ca <HAL_DMA_IRQHandler+0xdaa>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a2a      	ldr	r2, [pc, #168]	; (8003770 <HAL_DMA_IRQHandler+0xe50>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d108      	bne.n	80036dc <HAL_DMA_IRQHandler+0xdbc>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 021c 	bic.w	r2, r2, #28
 80036d8:	601a      	str	r2, [r3, #0]
 80036da:	e007      	b.n	80036ec <HAL_DMA_IRQHandler+0xdcc>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 020e 	bic.w	r2, r2, #14
 80036ea:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f0:	f003 031f 	and.w	r3, r3, #31
 80036f4:	2201      	movs	r2, #1
 80036f6:	409a      	lsls	r2, r3
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003716:	2b00      	cmp	r3, #0
 8003718:	d009      	beq.n	800372e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	4798      	blx	r3
 8003722:	e004      	b.n	800372e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003724:	bf00      	nop
 8003726:	e002      	b.n	800372e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003728:	bf00      	nop
 800372a:	e000      	b.n	800372e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800372c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800372e:	3728      	adds	r7, #40	; 0x28
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	40020010 	.word	0x40020010
 8003738:	40020028 	.word	0x40020028
 800373c:	40020040 	.word	0x40020040
 8003740:	40020058 	.word	0x40020058
 8003744:	40020070 	.word	0x40020070
 8003748:	40020088 	.word	0x40020088
 800374c:	400200a0 	.word	0x400200a0
 8003750:	400200b8 	.word	0x400200b8
 8003754:	40020410 	.word	0x40020410
 8003758:	40020428 	.word	0x40020428
 800375c:	40020440 	.word	0x40020440
 8003760:	40020458 	.word	0x40020458
 8003764:	40020470 	.word	0x40020470
 8003768:	40020488 	.word	0x40020488
 800376c:	400204a0 	.word	0x400204a0
 8003770:	400204b8 	.word	0x400204b8

08003774 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003774:	b480      	push	{r7}
 8003776:	b085      	sub	sp, #20
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a42      	ldr	r2, [pc, #264]	; (800388c <DMA_CalcBaseAndBitshift+0x118>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d04a      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a41      	ldr	r2, [pc, #260]	; (8003890 <DMA_CalcBaseAndBitshift+0x11c>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d045      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a3f      	ldr	r2, [pc, #252]	; (8003894 <DMA_CalcBaseAndBitshift+0x120>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d040      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a3e      	ldr	r2, [pc, #248]	; (8003898 <DMA_CalcBaseAndBitshift+0x124>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d03b      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a3c      	ldr	r2, [pc, #240]	; (800389c <DMA_CalcBaseAndBitshift+0x128>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d036      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a3b      	ldr	r2, [pc, #236]	; (80038a0 <DMA_CalcBaseAndBitshift+0x12c>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d031      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a39      	ldr	r2, [pc, #228]	; (80038a4 <DMA_CalcBaseAndBitshift+0x130>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d02c      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a38      	ldr	r2, [pc, #224]	; (80038a8 <DMA_CalcBaseAndBitshift+0x134>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d027      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a36      	ldr	r2, [pc, #216]	; (80038ac <DMA_CalcBaseAndBitshift+0x138>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d022      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a35      	ldr	r2, [pc, #212]	; (80038b0 <DMA_CalcBaseAndBitshift+0x13c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d01d      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a33      	ldr	r2, [pc, #204]	; (80038b4 <DMA_CalcBaseAndBitshift+0x140>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d018      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a32      	ldr	r2, [pc, #200]	; (80038b8 <DMA_CalcBaseAndBitshift+0x144>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d013      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a30      	ldr	r2, [pc, #192]	; (80038bc <DMA_CalcBaseAndBitshift+0x148>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d00e      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a2f      	ldr	r2, [pc, #188]	; (80038c0 <DMA_CalcBaseAndBitshift+0x14c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d009      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a2d      	ldr	r2, [pc, #180]	; (80038c4 <DMA_CalcBaseAndBitshift+0x150>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d004      	beq.n	800381c <DMA_CalcBaseAndBitshift+0xa8>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a2c      	ldr	r2, [pc, #176]	; (80038c8 <DMA_CalcBaseAndBitshift+0x154>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d101      	bne.n	8003820 <DMA_CalcBaseAndBitshift+0xac>
 800381c:	2301      	movs	r3, #1
 800381e:	e000      	b.n	8003822 <DMA_CalcBaseAndBitshift+0xae>
 8003820:	2300      	movs	r3, #0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d024      	beq.n	8003870 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	b2db      	uxtb	r3, r3
 800382c:	3b10      	subs	r3, #16
 800382e:	4a27      	ldr	r2, [pc, #156]	; (80038cc <DMA_CalcBaseAndBitshift+0x158>)
 8003830:	fba2 2303 	umull	r2, r3, r2, r3
 8003834:	091b      	lsrs	r3, r3, #4
 8003836:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f003 0307 	and.w	r3, r3, #7
 800383e:	4a24      	ldr	r2, [pc, #144]	; (80038d0 <DMA_CalcBaseAndBitshift+0x15c>)
 8003840:	5cd3      	ldrb	r3, [r2, r3]
 8003842:	461a      	mov	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2b03      	cmp	r3, #3
 800384c:	d908      	bls.n	8003860 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	4b1f      	ldr	r3, [pc, #124]	; (80038d4 <DMA_CalcBaseAndBitshift+0x160>)
 8003856:	4013      	ands	r3, r2
 8003858:	1d1a      	adds	r2, r3, #4
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	659a      	str	r2, [r3, #88]	; 0x58
 800385e:	e00d      	b.n	800387c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	461a      	mov	r2, r3
 8003866:	4b1b      	ldr	r3, [pc, #108]	; (80038d4 <DMA_CalcBaseAndBitshift+0x160>)
 8003868:	4013      	ands	r3, r2
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	6593      	str	r3, [r2, #88]	; 0x58
 800386e:	e005      	b.n	800387c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003880:	4618      	mov	r0, r3
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	40020010 	.word	0x40020010
 8003890:	40020028 	.word	0x40020028
 8003894:	40020040 	.word	0x40020040
 8003898:	40020058 	.word	0x40020058
 800389c:	40020070 	.word	0x40020070
 80038a0:	40020088 	.word	0x40020088
 80038a4:	400200a0 	.word	0x400200a0
 80038a8:	400200b8 	.word	0x400200b8
 80038ac:	40020410 	.word	0x40020410
 80038b0:	40020428 	.word	0x40020428
 80038b4:	40020440 	.word	0x40020440
 80038b8:	40020458 	.word	0x40020458
 80038bc:	40020470 	.word	0x40020470
 80038c0:	40020488 	.word	0x40020488
 80038c4:	400204a0 	.word	0x400204a0
 80038c8:	400204b8 	.word	0x400204b8
 80038cc:	aaaaaaab 	.word	0xaaaaaaab
 80038d0:	0801dc88 	.word	0x0801dc88
 80038d4:	fffffc00 	.word	0xfffffc00

080038d8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d120      	bne.n	800392e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d858      	bhi.n	80039a6 <DMA_CheckFifoParam+0xce>
 80038f4:	a201      	add	r2, pc, #4	; (adr r2, 80038fc <DMA_CheckFifoParam+0x24>)
 80038f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fa:	bf00      	nop
 80038fc:	0800390d 	.word	0x0800390d
 8003900:	0800391f 	.word	0x0800391f
 8003904:	0800390d 	.word	0x0800390d
 8003908:	080039a7 	.word	0x080039a7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d048      	beq.n	80039aa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800391c:	e045      	b.n	80039aa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003922:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003926:	d142      	bne.n	80039ae <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800392c:	e03f      	b.n	80039ae <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003936:	d123      	bne.n	8003980 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800393c:	2b03      	cmp	r3, #3
 800393e:	d838      	bhi.n	80039b2 <DMA_CheckFifoParam+0xda>
 8003940:	a201      	add	r2, pc, #4	; (adr r2, 8003948 <DMA_CheckFifoParam+0x70>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	08003959 	.word	0x08003959
 800394c:	0800395f 	.word	0x0800395f
 8003950:	08003959 	.word	0x08003959
 8003954:	08003971 	.word	0x08003971
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	73fb      	strb	r3, [r7, #15]
        break;
 800395c:	e030      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003962:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d025      	beq.n	80039b6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800396e:	e022      	b.n	80039b6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003974:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003978:	d11f      	bne.n	80039ba <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800397e:	e01c      	b.n	80039ba <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003984:	2b02      	cmp	r3, #2
 8003986:	d902      	bls.n	800398e <DMA_CheckFifoParam+0xb6>
 8003988:	2b03      	cmp	r3, #3
 800398a:	d003      	beq.n	8003994 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800398c:	e018      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	73fb      	strb	r3, [r7, #15]
        break;
 8003992:	e015      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003998:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00e      	beq.n	80039be <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
    break;
 80039a4:	e00b      	b.n	80039be <DMA_CheckFifoParam+0xe6>
        break;
 80039a6:	bf00      	nop
 80039a8:	e00a      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
        break;
 80039aa:	bf00      	nop
 80039ac:	e008      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
        break;
 80039ae:	bf00      	nop
 80039b0:	e006      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
        break;
 80039b2:	bf00      	nop
 80039b4:	e004      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
        break;
 80039b6:	bf00      	nop
 80039b8:	e002      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
        break;
 80039ba:	bf00      	nop
 80039bc:	e000      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
    break;
 80039be:	bf00      	nop
    }
  }

  return status;
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3714      	adds	r7, #20
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop

080039d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a38      	ldr	r2, [pc, #224]	; (8003ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d022      	beq.n	8003a2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a36      	ldr	r2, [pc, #216]	; (8003ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d01d      	beq.n	8003a2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a35      	ldr	r2, [pc, #212]	; (8003acc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d018      	beq.n	8003a2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a33      	ldr	r2, [pc, #204]	; (8003ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d013      	beq.n	8003a2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a32      	ldr	r2, [pc, #200]	; (8003ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d00e      	beq.n	8003a2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a30      	ldr	r2, [pc, #192]	; (8003ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d009      	beq.n	8003a2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a2f      	ldr	r2, [pc, #188]	; (8003adc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d004      	beq.n	8003a2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a2d      	ldr	r2, [pc, #180]	; (8003ae0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d101      	bne.n	8003a32 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003a32:	2300      	movs	r3, #0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d01a      	beq.n	8003a6e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	3b08      	subs	r3, #8
 8003a40:	4a28      	ldr	r2, [pc, #160]	; (8003ae4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003a42:	fba2 2303 	umull	r2, r3, r2, r3
 8003a46:	091b      	lsrs	r3, r3, #4
 8003a48:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	4b26      	ldr	r3, [pc, #152]	; (8003ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003a4e:	4413      	add	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	461a      	mov	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a24      	ldr	r2, [pc, #144]	; (8003aec <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003a5c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f003 031f 	and.w	r3, r3, #31
 8003a64:	2201      	movs	r2, #1
 8003a66:	409a      	lsls	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003a6c:	e024      	b.n	8003ab8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	3b10      	subs	r3, #16
 8003a76:	4a1e      	ldr	r2, [pc, #120]	; (8003af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003a78:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7c:	091b      	lsrs	r3, r3, #4
 8003a7e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	4a1c      	ldr	r2, [pc, #112]	; (8003af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d806      	bhi.n	8003a96 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	4a1b      	ldr	r2, [pc, #108]	; (8003af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d902      	bls.n	8003a96 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	3308      	adds	r3, #8
 8003a94:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	4b18      	ldr	r3, [pc, #96]	; (8003afc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003a9a:	4413      	add	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a16      	ldr	r2, [pc, #88]	; (8003b00 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003aa8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f003 031f 	and.w	r3, r3, #31
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003ab8:	bf00      	nop
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	58025408 	.word	0x58025408
 8003ac8:	5802541c 	.word	0x5802541c
 8003acc:	58025430 	.word	0x58025430
 8003ad0:	58025444 	.word	0x58025444
 8003ad4:	58025458 	.word	0x58025458
 8003ad8:	5802546c 	.word	0x5802546c
 8003adc:	58025480 	.word	0x58025480
 8003ae0:	58025494 	.word	0x58025494
 8003ae4:	cccccccd 	.word	0xcccccccd
 8003ae8:	16009600 	.word	0x16009600
 8003aec:	58025880 	.word	0x58025880
 8003af0:	aaaaaaab 	.word	0xaaaaaaab
 8003af4:	400204b8 	.word	0x400204b8
 8003af8:	4002040f 	.word	0x4002040f
 8003afc:	10008200 	.word	0x10008200
 8003b00:	40020880 	.word	0x40020880

08003b04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d04a      	beq.n	8003bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d847      	bhi.n	8003bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a25      	ldr	r2, [pc, #148]	; (8003bbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d022      	beq.n	8003b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a24      	ldr	r2, [pc, #144]	; (8003bc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d01d      	beq.n	8003b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a22      	ldr	r2, [pc, #136]	; (8003bc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d018      	beq.n	8003b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a21      	ldr	r2, [pc, #132]	; (8003bc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d013      	beq.n	8003b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a1f      	ldr	r2, [pc, #124]	; (8003bcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d00e      	beq.n	8003b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a1e      	ldr	r2, [pc, #120]	; (8003bd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d009      	beq.n	8003b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a1c      	ldr	r2, [pc, #112]	; (8003bd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d004      	beq.n	8003b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a1b      	ldr	r2, [pc, #108]	; (8003bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d101      	bne.n	8003b74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003b70:	2301      	movs	r3, #1
 8003b72:	e000      	b.n	8003b76 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003b74:	2300      	movs	r3, #0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00a      	beq.n	8003b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	4b17      	ldr	r3, [pc, #92]	; (8003bdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003b7e:	4413      	add	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	461a      	mov	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a15      	ldr	r2, [pc, #84]	; (8003be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003b8c:	671a      	str	r2, [r3, #112]	; 0x70
 8003b8e:	e009      	b.n	8003ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	4b14      	ldr	r3, [pc, #80]	; (8003be4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003b94:	4413      	add	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	461a      	mov	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a11      	ldr	r2, [pc, #68]	; (8003be8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003ba2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	2201      	movs	r2, #1
 8003baa:	409a      	lsls	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8003bb0:	bf00      	nop
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	58025408 	.word	0x58025408
 8003bc0:	5802541c 	.word	0x5802541c
 8003bc4:	58025430 	.word	0x58025430
 8003bc8:	58025444 	.word	0x58025444
 8003bcc:	58025458 	.word	0x58025458
 8003bd0:	5802546c 	.word	0x5802546c
 8003bd4:	58025480 	.word	0x58025480
 8003bd8:	58025494 	.word	0x58025494
 8003bdc:	1600963f 	.word	0x1600963f
 8003be0:	58025940 	.word	0x58025940
 8003be4:	1000823f 	.word	0x1000823f
 8003be8:	40020940 	.word	0x40020940

08003bec <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e0c6      	b.n	8003d8c <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d102      	bne.n	8003c0c <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f006 f90a 	bl	8009e20 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2223      	movs	r2, #35	; 0x23
 8003c10:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c12:	4b60      	ldr	r3, [pc, #384]	; (8003d94 <HAL_ETH_Init+0x1a8>)
 8003c14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003c18:	4a5e      	ldr	r2, [pc, #376]	; (8003d94 <HAL_ETH_Init+0x1a8>)
 8003c1a:	f043 0302 	orr.w	r3, r3, #2
 8003c1e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003c22:	4b5c      	ldr	r3, [pc, #368]	; (8003d94 <HAL_ETH_Init+0x1a8>)
 8003c24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	60bb      	str	r3, [r7, #8]
 8003c2e:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	7a1b      	ldrb	r3, [r3, #8]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d103      	bne.n	8003c40 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8003c38:	2000      	movs	r0, #0
 8003c3a:	f7fe f8ab 	bl	8001d94 <HAL_SYSCFG_ETHInterfaceSelect>
 8003c3e:	e003      	b.n	8003c48 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003c40:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003c44:	f7fe f8a6 	bl	8001d94 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0201 	orr.w	r2, r2, #1
 8003c5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c60:	f7fe f880 	bl	8001d64 <HAL_GetTick>
 8003c64:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003c66:	e00f      	b.n	8003c88 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8003c68:	f7fe f87c 	bl	8001d64 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003c76:	d907      	bls.n	8003c88 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2204      	movs	r2, #4
 8003c7c:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	22e0      	movs	r2, #224	; 0xe0
 8003c82:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e081      	b.n	8003d8c <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1e6      	bne.n	8003c68 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f001 fae8 	bl	8005270 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003ca0:	f003 f834 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	4b3c      	ldr	r3, [pc, #240]	; (8003d98 <HAL_ETH_Init+0x1ac>)
 8003ca8:	fba3 2302 	umull	r2, r3, r3, r2
 8003cac:	0c9a      	lsrs	r2, r3, #18
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	3a01      	subs	r2, #1
 8003cb4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f001 fa3b 	bl	8005134 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003cd4:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003cd8:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d007      	beq.n	8003cf6 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	22e0      	movs	r2, #224	; 0xe0
 8003cf0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e04a      	b.n	8003d8c <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	f241 1308 	movw	r3, #4360	; 0x1108
 8003cfe:	4413      	add	r3, r2
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4b26      	ldr	r3, [pc, #152]	; (8003d9c <HAL_ETH_Init+0x1b0>)
 8003d04:	4013      	ands	r3, r2
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6952      	ldr	r2, [r2, #20]
 8003d0a:	0052      	lsls	r2, r2, #1
 8003d0c:	6879      	ldr	r1, [r7, #4]
 8003d0e:	6809      	ldr	r1, [r1, #0]
 8003d10:	431a      	orrs	r2, r3
 8003d12:	f241 1308 	movw	r3, #4360	; 0x1108
 8003d16:	440b      	add	r3, r1
 8003d18:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f001 fb00 	bl	8005320 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f001 fb44 	bl	80053ae <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	3305      	adds	r3, #5
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	021a      	lsls	r2, r3, #8
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	3304      	adds	r3, #4
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	4619      	mov	r1, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	3303      	adds	r3, #3
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	061a      	lsls	r2, r3, #24
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	3302      	adds	r3, #2
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	041b      	lsls	r3, r3, #16
 8003d58:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003d64:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003d72:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003d74:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2210      	movs	r2, #16
 8003d82:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2210      	movs	r2, #16
 8003d88:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	58024400 	.word	0x58024400
 8003d98:	431bde83 	.word	0x431bde83
 8003d9c:	ffff8001 	.word	0xffff8001

08003da0 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b087      	sub	sp, #28
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
 8003dac:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	330a      	adds	r3, #10
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <HAL_ETH_DescAssignMemory+0x28>
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	2b03      	cmp	r3, #3
 8003dc6:	d904      	bls.n	8003dd2 <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Return Error */
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e021      	b.n	8003e16 <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00b      	beq.n	8003e08 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	371c      	adds	r7, #28
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b085      	sub	sp, #20
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  uint32_t descindex;

  ETH_DMADescTypeDef *dmarxdesc;

  if(heth->gState == HAL_ETH_STATE_READY)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2e:	2b10      	cmp	r3, #16
 8003e30:	d174      	bne.n	8003f1c <HAL_ETH_Start_IT+0xfa>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2223      	movs	r2, #35	; 0x23
 8003e36:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60fb      	str	r3, [r7, #12]
 8003e3c:	e00f      	b.n	8003e5e <HAL_ETH_Start_IT+0x3c>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	330a      	adds	r3, #10
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4413      	add	r3, r2
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	60bb      	str	r3, [r7, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	d9ec      	bls.n	8003e3e <HAL_ETH_Start_IT+0x1c>
    }

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f042 0202 	orr.w	r2, r2, #2
 8003e78:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f042 0201 	orr.w	r2, r2, #1
 8003e88:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0201 	orr.w	r2, r2, #1
 8003e9a:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	f241 1304 	movw	r3, #4356	; 0x1104
 8003ea6:	4413      	add	r3, r2
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	6811      	ldr	r1, [r2, #0]
 8003eae:	f043 0201 	orr.w	r2, r3, #1
 8003eb2:	f241 1304 	movw	r3, #4356	; 0x1104
 8003eb6:	440b      	add	r3, r1
 8003eb8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	f241 1308 	movw	r3, #4360	; 0x1108
 8003ec2:	4413      	add	r3, r2
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	6811      	ldr	r1, [r2, #0]
 8003eca:	f043 0201 	orr.w	r2, r3, #1
 8003ece:	f241 1308 	movw	r3, #4360	; 0x1108
 8003ed2:	440b      	add	r3, r1
 8003ed4:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8003ee8:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8003eec:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	f241 1334 	movw	r3, #4404	; 0x1134
 8003ef6:	4413      	add	r3, r2
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	6811      	ldr	r1, [r2, #0]
 8003efe:	f24d 0241 	movw	r2, #53313	; 0xd041
 8003f02:	431a      	orrs	r2, r3
 8003f04:	f241 1334 	movw	r3, #4404	; 0x1134
 8003f08:	440b      	add	r3, r1
 8003f0a:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    heth->gState = HAL_ETH_STATE_READY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2210      	movs	r2, #16
 8003f10:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2222      	movs	r2, #34	; 0x22
 8003f16:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_OK;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	e000      	b.n	8003f1e <HAL_ETH_Start_IT+0xfc>
  }
  else
  {
    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
  }
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
	...

08003f2c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if(heth->gState != HAL_ETH_STATE_RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d067      	beq.n	800400c <HAL_ETH_Stop_IT+0xe0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2223      	movs	r2, #35	; 0x23
 8003f40:	655a      	str	r2, [r3, #84]	; 0x54
    /* Disable intrrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	f241 1334 	movw	r3, #4404	; 0x1134
 8003f4a:	4413      	add	r3, r2
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	6811      	ldr	r1, [r2, #0]
 8003f52:	4a32      	ldr	r2, [pc, #200]	; (800401c <HAL_ETH_Stop_IT+0xf0>)
 8003f54:	401a      	ands	r2, r3
 8003f56:	f241 1334 	movw	r3, #4404	; 0x1134
 8003f5a:	440b      	add	r3, r1
 8003f5c:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	f241 1304 	movw	r3, #4356	; 0x1104
 8003f66:	4413      	add	r3, r2
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	6811      	ldr	r1, [r2, #0]
 8003f6e:	f023 0201 	bic.w	r2, r3, #1
 8003f72:	f241 1304 	movw	r3, #4356	; 0x1104
 8003f76:	440b      	add	r3, r1
 8003f78:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	f241 1308 	movw	r3, #4360	; 0x1108
 8003f82:	4413      	add	r3, r2
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	6811      	ldr	r1, [r2, #0]
 8003f8a:	f023 0201 	bic.w	r2, r3, #1
 8003f8e:	f241 1308 	movw	r3, #4360	; 0x1108
 8003f92:	440b      	add	r3, r1
 8003f94:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0201 	bic.w	r2, r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f042 0201 	orr.w	r2, r2, #1
 8003fb6:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0202 	bic.w	r2, r2, #2
 8003fc8:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
 8003fce:	e00f      	b.n	8003ff0 <HAL_ETH_Stop_IT+0xc4>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	330a      	adds	r3, #10
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	4413      	add	r3, r2
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	3301      	adds	r3, #1
 8003fee:	60fb      	str	r3, [r7, #12]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d9ec      	bls.n	8003fd0 <HAL_ETH_Stop_IT+0xa4>
    }

    heth->RxDescList.ItMode = 0U;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	64da      	str	r2, [r3, #76]	; 0x4c

    heth->gState = HAL_ETH_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2210      	movs	r2, #16
 8004000:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2210      	movs	r2, #16
 8004006:	659a      	str	r2, [r3, #88]	; 0x58

    /* Return function status */
    return HAL_OK;
 8004008:	2300      	movs	r3, #0
 800400a:	e000      	b.n	800400e <HAL_ETH_Stop_IT+0xe2>
  }
  else
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
  }
}
 800400e:	4618      	mov	r0, r3
 8004010:	3714      	adds	r7, #20
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	ffff2fbe 	.word	0xffff2fbe

08004020 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d107      	bne.n	8004042 <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004036:	f043 0201 	orr.w	r2, r3, #1
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e073      	b.n	800412a <HAL_ETH_Transmit+0x10a>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004046:	2b10      	cmp	r3, #16
 8004048:	d16e      	bne.n	8004128 <HAL_ETH_Transmit+0x108>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 800404a:	2200      	movs	r2, #0
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f001 fa0a 	bl	8005468 <ETH_Prepare_Tx_Descriptors>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d007      	beq.n	800406a <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405e:	f043 0202 	orr.w	r2, r3, #2
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e05f      	b.n	800412a <HAL_ETH_Transmit+0x10a>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	3206      	adds	r2, #6
 8004072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004076:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407c:	1c5a      	adds	r2, r3, #1
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	629a      	str	r2, [r3, #40]	; 0x28
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004086:	2b03      	cmp	r3, #3
 8004088:	d904      	bls.n	8004094 <HAL_ETH_Transmit+0x74>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800408e:	1f1a      	subs	r2, r3, #4
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	3106      	adds	r1, #6
 80040a0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80040a4:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80040a8:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 80040aa:	f7fd fe5b 	bl	8001d64 <HAL_GetTick>
 80040ae:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occured */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80040b0:	e034      	b.n	800411c <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d011      	beq.n	80040e8 <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c8:	f043 0208 	orr.w	r2, r3, #8
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	65da      	str	r2, [r3, #92]	; 0x5c
        heth->DMAErrorCode = heth->Instance->DMACSR;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	661a      	str	r2, [r3, #96]	; 0x60
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	22e0      	movs	r2, #224	; 0xe0
 80040e2:	655a      	str	r2, [r3, #84]	; 0x54
        /* Return function status */
        return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e020      	b.n	800412a <HAL_ETH_Transmit+0x10a>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040ee:	d015      	beq.n	800411c <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 80040f0:	f7fd fe38 	bl	8001d64 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d302      	bcc.n	8004106 <HAL_ETH_Transmit+0xe6>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10a      	bne.n	800411c <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800410a:	f043 0204 	orr.w	r2, r3, #4
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	65da      	str	r2, [r3, #92]	; 0x5c
          heth->gState = HAL_ETH_STATE_ERROR;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	22e0      	movs	r2, #224	; 0xe0
 8004116:	655a      	str	r2, [r3, #84]	; 0x54
          return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e006      	b.n	800412a <HAL_ETH_Transmit+0x10a>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	2b00      	cmp	r3, #0
 8004122:	dbc6      	blt.n	80040b2 <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8004124:	2300      	movs	r3, #0
 8004126:	e000      	b.n	800412a <HAL_ETH_Transmit+0x10a>
  }
  else
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
  }
}
 800412a:	4618      	mov	r0, r3
 800412c:	3718      	adds	r7, #24
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 8004132:	b480      	push	{r7}
 8004134:	b089      	sub	sp, #36	; 0x24
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	332c      	adds	r3, #44	; 0x2c
 800413e:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	69fa      	ldr	r2, [r7, #28]
 800414a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800414e:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 8004150:	2300      	movs	r3, #0
 8004152:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 8004154:	2300      	movs	r3, #0
 8004156:	613b      	str	r3, [r7, #16]
 8004158:	2300      	movs	r3, #0
 800415a:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d06b      	beq.n	800423c <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 8004164:	2300      	movs	r3, #0
 8004166:	e0ce      	b.n	8004306 <HAL_ETH_IsRxDataAvailable+0x1d4>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	3301      	adds	r3, #1
 800416c:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d036      	beq.n	80041e8 <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	3301      	adds	r3, #1
 800417e:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d101      	bne.n	800418a <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	3301      	adds	r3, #1
 800418e:	61fb      	str	r3, [r7, #28]
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	2b03      	cmp	r3, #3
 8004194:	d902      	bls.n	800419c <HAL_ETH_IsRxDataAvailable+0x6a>
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	3b04      	subs	r3, #4
 800419a:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	69fa      	ldr	r2, [r7, #28]
 80041a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041a4:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	db11      	blt.n	80041d2 <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00b      	beq.n	80041d2 <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2201      	movs	r2, #1
 80041be:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	3301      	adds	r3, #1
 80041c4:	61fb      	str	r3, [r7, #28]
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d902      	bls.n	80041d2 <HAL_ETH_IsRxDataAvailable+0xa0>
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	3b04      	subs	r3, #4
 80041d0:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	69fa      	ldr	r2, [r7, #28]
 80041d6:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e08e      	b.n	8004306 <HAL_ETH_IsRxDataAvailable+0x1d4>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d012      	beq.n	800421a <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 80041f8:	2301      	movs	r3, #1
 80041fa:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	3301      	adds	r3, #1
 8004200:	61fb      	str	r3, [r7, #28]
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	2b03      	cmp	r3, #3
 8004206:	d902      	bls.n	800420e <HAL_ETH_IsRxDataAvailable+0xdc>
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	3b04      	subs	r3, #4
 800420c:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	69fa      	ldr	r2, [r7, #28]
 8004212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004216:	61bb      	str	r3, [r7, #24]
 8004218:	e010      	b.n	800423c <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	3301      	adds	r3, #1
 800421e:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	3301      	adds	r3, #1
 8004224:	61fb      	str	r3, [r7, #28]
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	2b03      	cmp	r3, #3
 800422a:	d902      	bls.n	8004232 <HAL_ETH_IsRxDataAvailable+0x100>
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	3b04      	subs	r3, #4
 8004230:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	69fa      	ldr	r2, [r7, #28]
 8004236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800423a:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	2b00      	cmp	r3, #0
 8004242:	db02      	blt.n	800424a <HAL_ETH_IsRxDataAvailable+0x118>
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	2b03      	cmp	r3, #3
 8004248:	d98e      	bls.n	8004168 <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d056      	beq.n	80042fe <HAL_ETH_IsRxDataAvailable+0x1cc>
  {
    dmarxdesclist->CurRxDesc = descidx;
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	69fa      	ldr	r2, [r7, #28]
 8004254:	611a      	str	r2, [r3, #16]
    dmarxdesclist->FirstAppDesc = firstappdescidx;
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	615a      	str	r2, [r3, #20]
    descidx = firstappdescidx;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	69fa      	ldr	r2, [r7, #28]
 8004264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004268:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 800426a:	2300      	movs	r3, #0
 800426c:	617b      	str	r3, [r7, #20]
 800426e:	e03b      	b.n	80042e8 <HAL_ETH_IsRxDataAvailable+0x1b6>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	691a      	ldr	r2, [r3, #16]
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800427e:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d009      	beq.n	800429c <HAL_ETH_IsRxDataAvailable+0x16a>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	695a      	ldr	r2, [r3, #20]
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80042a4:	69bb      	ldr	r3, [r7, #24]
 80042a6:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d005      	beq.n	80042bc <HAL_ETH_IsRxDataAvailable+0x18a>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	60da      	str	r2, [r3, #12]
      }
      if(descscancnt < (appdesccnt - 1U))
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	3b01      	subs	r3, #1
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d20d      	bcs.n	80042e2 <HAL_ETH_IsRxDataAvailable+0x1b0>
      {
        /* Increment rx descriptor index */
        INCR_RX_DESC_INDEX(descidx, 1U);
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	3301      	adds	r3, #1
 80042ca:	61fb      	str	r3, [r7, #28]
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	2b03      	cmp	r3, #3
 80042d0:	d902      	bls.n	80042d8 <HAL_ETH_IsRxDataAvailable+0x1a6>
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	3b04      	subs	r3, #4
 80042d6:	61fb      	str	r3, [r7, #28]
        /* Get descriptor address */
        dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	69fa      	ldr	r2, [r7, #28]
 80042dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042e0:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	3301      	adds	r3, #1
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d3bf      	bcc.n	8004270 <HAL_ETH_IsRxDataAvailable+0x13e>
      }
    }

    /* Set the Tail pointer address to the last rx descriptor hold by the app */
    WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6819      	ldr	r1, [r3, #0]
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	f241 1328 	movw	r3, #4392	; 0x1128
 80042fa:	440b      	add	r3, r1
 80042fc:	601a      	str	r2, [r3, #0]
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2200      	movs	r2, #0
 8004302:	619a      	str	r2, [r3, #24]

  return 0;
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	3724      	adds	r7, #36	; 0x24
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr

08004312 <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 8004312:	b580      	push	{r7, lr}
 8004314:	b08a      	sub	sp, #40	; 0x28
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
 800431a:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	332c      	adds	r3, #44	; 0x2c
 8004320:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 8004328:	2300      	movs	r3, #0
 800432a:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004334:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d104      	bne.n	800434a <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e07d      	b.n	8004446 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10f      	bne.n	8004372 <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff feed 	bl	8004132 <HAL_ETH_IsRxDataAvailable>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e071      	b.n	8004446 <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800436c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004370:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is splitted into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8004372:	2300      	movs	r3, #0
 8004374:	623b      	str	r3, [r7, #32]
 8004376:	e031      	b.n	80043dc <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	461a      	mov	r2, r3
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695a      	ldr	r2, [r3, #20]
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00b      	beq.n	80043aa <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = rxbuff->next;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	461a      	mov	r2, r3
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695a      	ldr	r2, [r3, #20]
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80043b2:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80043b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b6:	3301      	adds	r3, #1
 80043b8:	627b      	str	r3, [r7, #36]	; 0x24
 80043ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043bc:	2b03      	cmp	r3, #3
 80043be:	d902      	bls.n	80043c6 <HAL_ETH_GetRxDataBuffer+0xb4>
 80043c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c2:	3b04      	subs	r3, #4
 80043c4:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043ce:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = rxbuff->next;
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	3301      	adds	r3, #1
 80043da:	623b      	str	r3, [r7, #32]
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	6a3a      	ldr	r2, [r7, #32]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d3c7      	bcc.n	8004378 <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	461a      	mov	r2, r3
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	429a      	cmp	r2, r3
 8004408:	d803      	bhi.n	8004412 <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	605a      	str	r2, [r3, #4]
 8004410:	e018      	b.n	8004444 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d012      	beq.n	8004440 <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	695a      	ldr	r2, [r3, #20]
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = rxbuff->next;
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	461a      	mov	r2, r3
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	68fa      	ldr	r2, [r7, #12]
 8004438:	1ad2      	subs	r2, r2, r3
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	605a      	str	r2, [r3, #4]
 800443e:	e001      	b.n	8004444 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e000      	b.n	8004446 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3728      	adds	r7, #40	; 0x28
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 800444e:	b580      	push	{r7, lr}
 8004450:	b086      	sub	sp, #24
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
 8004456:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	332c      	adds	r3, #44	; 0x2c
 800445c:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d107      	bne.n	800447c <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f7ff fe60 	bl	8004132 <HAL_ETH_IsRxDataAvailable>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e017      	b.n	80044ac <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	699a      	ldr	r2, [r3, #24]
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	4413      	add	r3, r2
 8004484:	3b01      	subs	r3, #1
 8004486:	617b      	str	r3, [r7, #20]
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	2b03      	cmp	r3, #3
 800448c:	d902      	bls.n	8004494 <HAL_ETH_GetRxDataLength+0x46>
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	3b04      	subs	r3, #4
 8004492:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800449c:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80044aa:	2300      	movs	r3, #0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3718      	adds	r7, #24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b089      	sub	sp, #36	; 0x24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	332c      	adds	r3, #44	; 0x2c
 80044c0:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	69fa      	ldr	r2, [r7, #28]
 80044cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044d0:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	699b      	ldr	r3, [r3, #24]
 80044d6:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e057      	b.n	8004594 <HAL_ETH_BuildRxDescriptors+0xe0>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d002      	beq.n	80044f2 <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	3301      	adds	r3, #1
 80044f0:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 80044f2:	2300      	movs	r3, #0
 80044f4:	613b      	str	r3, [r7, #16]
 80044f6:	e03b      	b.n	8004570 <HAL_ETH_BuildRxDescriptors+0xbc>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	691a      	ldr	r2, [r3, #16]
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004506:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d009      	beq.n	8004524 <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	695a      	ldr	r2, [r3, #20]
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6a1b      	ldr	r3, [r3, #32]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d005      	beq.n	8004544 <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (totalappdescnbr - 1U))
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	3b01      	subs	r3, #1
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	429a      	cmp	r2, r3
 800454c:	d20d      	bcs.n	800456a <HAL_ETH_BuildRxDescriptors+0xb6>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	3301      	adds	r3, #1
 8004552:	61fb      	str	r3, [r7, #28]
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	2b03      	cmp	r3, #3
 8004558:	d902      	bls.n	8004560 <HAL_ETH_BuildRxDescriptors+0xac>
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	3b04      	subs	r3, #4
 800455e:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	69fa      	ldr	r2, [r7, #28]
 8004564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004568:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	3301      	adds	r3, #1
 800456e:	613b      	str	r3, [r7, #16]
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	429a      	cmp	r2, r3
 8004576:	d3bf      	bcc.n	80044f8 <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6819      	ldr	r1, [r3, #0]
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	f241 1328 	movw	r3, #4392	; 0x1128
 8004582:	440b      	add	r3, r1
 8004584:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	619a      	str	r2, [r3, #24]

  /*  reset the application context descriptor */
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3724      	adds	r7, #36	; 0x24
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b6:	2b40      	cmp	r3, #64	; 0x40
 80045b8:	d113      	bne.n	80045e2 <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	f241 1334 	movw	r3, #4404	; 0x1134
 80045c2:	4413      	add	r3, r2
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ca:	2b40      	cmp	r3, #64	; 0x40
 80045cc:	d109      	bne.n	80045e2 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f005 fcfc 	bl	8009fcc <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80045dc:	f248 0240 	movw	r2, #32832	; 0x8040
 80045e0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d113      	bne.n	800461c <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	f241 1334 	movw	r3, #4404	; 0x1134
 80045fc:	4413      	add	r3, r2
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b01      	cmp	r3, #1
 8004606:	d109      	bne.n	800461c <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 f8c7 	bl	800479c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004616:	f248 0201 	movw	r2, #32769	; 0x8001
 800461a:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800462a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800462e:	d149      	bne.n	80046c4 <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	f241 1334 	movw	r3, #4404	; 0x1134
 8004638:	4413      	add	r3, r2
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004640:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004644:	d13e      	bne.n	80046c4 <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464a:	f043 0208 	orr.w	r2, r3, #8
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	65da      	str	r2, [r3, #92]	; 0x5c

      /* if fatal bus error occured */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004660:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004664:	d11b      	bne.n	800469e <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	f241 1302 	movw	r3, #4354	; 0x1102
 8004674:	4013      	ands	r3, r2
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6613      	str	r3, [r2, #96]	; 0x60

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	f241 1334 	movw	r3, #4404	; 0x1134
 8004682:	4413      	add	r3, r2
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	6811      	ldr	r1, [r2, #0]
 800468a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800468e:	f241 1334 	movw	r3, #4404	; 0x1134
 8004692:	440b      	add	r3, r1
 8004694:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	22e0      	movs	r2, #224	; 0xe0
 800469a:	655a      	str	r2, [r3, #84]	; 0x54
 800469c:	e00f      	b.n	80046be <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	661a      	str	r2, [r3, #96]	; 0x60
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80046b8:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 80046bc:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f876 	bl	80047b0 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80046cc:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 80046d0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80046d4:	d10e      	bne.n	80046f4 <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_ERROR;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	22e0      	movs	r2, #224	; 0xe0
 80046e6:	655a      	str	r2, [r3, #84]	; 0x54
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 f86b 	bl	80047c4 <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80046fc:	f003 0310 	and.w	r3, r3, #16
 8004700:	2b10      	cmp	r3, #16
 8004702:	d10d      	bne.n	8004720 <HAL_ETH_IRQHandler+0x180>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800470c:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 f85f 	bl	80047d8 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004728:	f003 0320 	and.w	r3, r3, #32
 800472c:	2b20      	cmp	r3, #32
 800472e:	d10d      	bne.n	800474c <HAL_ETH_IRQHandler+0x1ac>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004738:	f003 020f 	and.w	r2, r3, #15
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 f853 	bl	80047ec <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	66da      	str	r2, [r3, #108]	; 0x6c
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 800474c:	f7fd fc8e 	bl	800206c <HAL_GetCurrentCPUID>
 8004750:	4603      	mov	r3, r0
 8004752:	2b03      	cmp	r3, #3
 8004754:	d10d      	bne.n	8004772 <HAL_ETH_IRQHandler+0x1d2>
  {
    /* check ETH WAKEUP exti flag */
    if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8004756:	4b0f      	ldr	r3, [pc, #60]	; (8004794 <HAL_ETH_IRQHandler+0x1f4>)
 8004758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d014      	beq.n	800478c <HAL_ETH_IRQHandler+0x1ec>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004762:	4b0c      	ldr	r3, [pc, #48]	; (8004794 <HAL_ETH_IRQHandler+0x1f4>)
 8004764:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004768:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f848 	bl	8004800 <HAL_ETH_WakeUpCallback>
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
#endif
  }
#endif
}
 8004770:	e00c      	b.n	800478c <HAL_ETH_IRQHandler+0x1ec>
    if(__HAL_ETH_WAKEUP_EXTID2_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8004772:	4b09      	ldr	r3, [pc, #36]	; (8004798 <HAL_ETH_IRQHandler+0x1f8>)
 8004774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d006      	beq.n	800478c <HAL_ETH_IRQHandler+0x1ec>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800477e:	4b06      	ldr	r3, [pc, #24]	; (8004798 <HAL_ETH_IRQHandler+0x1f8>)
 8004780:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004784:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f83a 	bl	8004800 <HAL_ETH_WakeUpCallback>
}
 800478c:	bf00      	nop
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	58000080 	.word	0x58000080
 8004798:	580000c0 	.word	0x580000c0

0800479c <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
 8004820:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e03e      	b.n	80048b4 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800483e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	055b      	lsls	r3, r3, #21
 800484a:	4313      	orrs	r3, r2
 800484c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	041b      	lsls	r3, r3, #16
 8004858:	4313      	orrs	r3, r2
 800485a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	f043 030c 	orr.w	r3, r3, #12
 8004862:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f043 0301 	orr.w	r3, r3, #1
 800486a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8004876:	f7fd fa75 	bl	8001d64 <HAL_GetTick>
 800487a:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800487c:	e009      	b.n	8004892 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 800487e:	f7fd fa71 	bl	8001d64 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800488c:	d901      	bls.n	8004892 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e010      	b.n	80048b4 <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800489a:	f003 0301 	and.w	r3, r3, #1
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1ed      	bne.n	800487e <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	461a      	mov	r2, r3
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3718      	adds	r7, #24
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
 80048c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e03c      	b.n	8004958 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80048e6:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	055b      	lsls	r3, r3, #21
 80048f2:	4313      	orrs	r3, r2
 80048f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	041b      	lsls	r3, r3, #16
 8004900:	4313      	orrs	r3, r2
 8004902:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	f023 030c 	bic.w	r3, r3, #12
 800490a:	f043 0304 	orr.w	r3, r3, #4
 800490e:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f043 0301 	orr.w	r3, r3, #1
 8004916:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	b29a      	uxth	r2, r3
 800491c:	4b10      	ldr	r3, [pc, #64]	; (8004960 <HAL_ETH_WritePHYRegister+0xa4>)
 800491e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8004922:	4a0f      	ldr	r2, [pc, #60]	; (8004960 <HAL_ETH_WritePHYRegister+0xa4>)
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 800492a:	f7fd fa1b 	bl	8001d64 <HAL_GetTick>
 800492e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004930:	e009      	b.n	8004946 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8004932:	f7fd fa17 	bl	8001d64 <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004940:	d901      	bls.n	8004946 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e008      	b.n	8004958 <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1ed      	bne.n	8004932 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3718      	adds	r7, #24
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	40028000 	.word	0x40028000

08004964 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e1c3      	b.n	8004d00 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 020c 	and.w	r2, r3, #12
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0310 	and.w	r3, r3, #16
 8004990:	2b00      	cmp	r3, #0
 8004992:	bf14      	ite	ne
 8004994:	2301      	movne	r3, #1
 8004996:	2300      	moveq	r3, #0
 8004998:	b2db      	uxtb	r3, r3
 800499a:	461a      	mov	r2, r3
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	bf0c      	ite	eq
 80049be:	2301      	moveq	r3, #1
 80049c0:	2300      	movne	r3, #0
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	461a      	mov	r2, r3
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	bf14      	ite	ne
 80049da:	2301      	movne	r3, #1
 80049dc:	2300      	moveq	r3, #0
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	461a      	mov	r2, r3
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	bf0c      	ite	eq
 80049f4:	2301      	moveq	r3, #1
 80049f6:	2300      	movne	r3, #0
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	461a      	mov	r2, r3
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	bf14      	ite	ne
 8004a0e:	2301      	movne	r3, #1
 8004a10:	2300      	moveq	r3, #0
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	461a      	mov	r2, r3
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	bf14      	ite	ne
 8004a28:	2301      	movne	r3, #1
 8004a2a:	2300      	moveq	r3, #0
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	461a      	mov	r2, r3
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	bf14      	ite	ne
 8004a5e:	2301      	movne	r3, #1
 8004a60:	2300      	moveq	r3, #0
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	461a      	mov	r2, r3
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	bf0c      	ite	eq
 8004a78:	2301      	moveq	r3, #1
 8004a7a:	2300      	movne	r3, #0
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	461a      	mov	r2, r3
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	bf0c      	ite	eq
 8004a92:	2301      	moveq	r3, #1
 8004a94:	2300      	movne	r3, #0
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	461a      	mov	r2, r3
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	bf14      	ite	ne
 8004aac:	2301      	movne	r3, #1
 8004aae:	2300      	moveq	r3, #0
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	bf14      	ite	ne
 8004ac6:	2301      	movne	r3, #1
 8004ac8:	2300      	moveq	r3, #0
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	461a      	mov	r2, r3
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	bf14      	ite	ne
 8004ae0:	2301      	movne	r3, #1
 8004ae2:	2300      	moveq	r3, #0
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	bf14      	ite	ne
 8004afa:	2301      	movne	r3, #1
 8004afc:	2300      	moveq	r3, #0
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	461a      	mov	r2, r3
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	bf14      	ite	ne
 8004b22:	2301      	movne	r3, #1
 8004b24:	2300      	moveq	r3, #0
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	461a      	mov	r2, r3
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	bf0c      	ite	eq
 8004b58:	2301      	moveq	r3, #1
 8004b5a:	2300      	movne	r3, #0
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	461a      	mov	r2, r3
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	bf14      	ite	ne
 8004b74:	2301      	movne	r3, #1
 8004b76:	2300      	moveq	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	bf14      	ite	ne
 8004b90:	2301      	movne	r3, #1
 8004b92:	2300      	moveq	r3, #0
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	461a      	mov	r2, r3
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	bf14      	ite	ne
 8004bac:	2301      	movne	r3, #1
 8004bae:	2300      	moveq	r3, #0
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	0e5b      	lsrs	r3, r3, #25
 8004bc2:	f003 021f 	and.w	r2, r3, #31
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	bf14      	ite	ne
 8004bd8:	2301      	movne	r3, #1
 8004bda:	2300      	moveq	r3, #0
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	461a      	mov	r2, r3
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f003 020f 	and.w	r2, r3, #15
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bf14      	ite	ne
 8004c02:	2301      	movne	r3, #1
 8004c04:	2300      	moveq	r3, #0
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	461a      	mov	r2, r3
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	bf0c      	ite	eq
 8004c1e:	2301      	moveq	r3, #1
 8004c20:	2300      	movne	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	461a      	mov	r2, r3
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c32:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c40:	0c1b      	lsrs	r3, r3, #16
 8004c42:	b29a      	uxth	r2, r3
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	bf14      	ite	ne
 8004c58:	2301      	movne	r3, #1
 8004c5a:	2300      	moveq	r3, #0
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	461a      	mov	r2, r3
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	bf14      	ite	ne
 8004c76:	2301      	movne	r3, #1
 8004c78:	2300      	moveq	r3, #0
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8004c8c:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004c9c:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	bf14      	ite	ne
 8004cb4:	2301      	movne	r3, #1
 8004cb6:	2300      	moveq	r3, #0
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	461a      	mov	r2, r3
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004cca:	f003 0310 	and.w	r3, r3, #16
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	bf14      	ite	ne
 8004cd2:	2301      	movne	r3, #1
 8004cd4:	2300      	moveq	r3, #0
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	461a      	mov	r2, r3
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	bf0c      	ite	eq
 8004cf0:	2301      	moveq	r3, #1
 8004cf2:	2300      	movne	r3, #0
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e00a      	b.n	8004d36 <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d24:	2b10      	cmp	r3, #16
 8004d26:	d105      	bne.n	8004d34 <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 8004d28:	6839      	ldr	r1, [r7, #0]
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f860 	bl	8004df0 <ETH_SetMACConfig>

    return HAL_OK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	e000      	b.n	8004d36 <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
  }
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
	...

08004d40 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004d50:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d58:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004d5a:	f001 ffd7 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8004d5e:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	4a1e      	ldr	r2, [pc, #120]	; (8004ddc <HAL_ETH_SetMDIOClockRange+0x9c>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d908      	bls.n	8004d7a <HAL_ETH_SetMDIOClockRange+0x3a>
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	4a1d      	ldr	r2, [pc, #116]	; (8004de0 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d804      	bhi.n	8004d7a <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d76:	60fb      	str	r3, [r7, #12]
 8004d78:	e027      	b.n	8004dca <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	4a18      	ldr	r2, [pc, #96]	; (8004de0 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d908      	bls.n	8004d94 <HAL_ETH_SetMDIOClockRange+0x54>
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	4a17      	ldr	r2, [pc, #92]	; (8004de4 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d804      	bhi.n	8004d94 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	e01a      	b.n	8004dca <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4a13      	ldr	r2, [pc, #76]	; (8004de4 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d903      	bls.n	8004da4 <HAL_ETH_SetMDIOClockRange+0x64>
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	4a12      	ldr	r2, [pc, #72]	; (8004de8 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d911      	bls.n	8004dc8 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	4a10      	ldr	r2, [pc, #64]	; (8004de8 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d908      	bls.n	8004dbe <HAL_ETH_SetMDIOClockRange+0x7e>
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	4a0f      	ldr	r2, [pc, #60]	; (8004dec <HAL_ETH_SetMDIOClockRange+0xac>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d804      	bhi.n	8004dbe <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dba:	60fb      	str	r3, [r7, #12]
 8004dbc:	e005      	b.n	8004dca <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	e000      	b.n	8004dca <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8004dc8:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68fa      	ldr	r2, [r7, #12]
 8004dd0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8004dd4:	bf00      	nop
 8004dd6:	3710      	adds	r7, #16
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	01312cff 	.word	0x01312cff
 8004de0:	02160ebf 	.word	0x02160ebf
 8004de4:	039386ff 	.word	0x039386ff
 8004de8:	05f5e0ff 	.word	0x05f5e0ff
 8004dec:	08f0d17f 	.word	0x08f0d17f

08004df0 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8004e02:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	791b      	ldrb	r3, [r3, #4]
 8004e08:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8004e0a:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	7b1b      	ldrb	r3, [r3, #12]
 8004e10:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004e12:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	7b5b      	ldrb	r3, [r3, #13]
 8004e18:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004e1a:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	7b9b      	ldrb	r3, [r3, #14]
 8004e20:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004e22:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	7bdb      	ldrb	r3, [r3, #15]
 8004e28:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004e2a:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004e2c:	683a      	ldr	r2, [r7, #0]
 8004e2e:	7c12      	ldrb	r2, [r2, #16]
 8004e30:	2a00      	cmp	r2, #0
 8004e32:	d102      	bne.n	8004e3a <ETH_SetMACConfig+0x4a>
 8004e34:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004e38:	e000      	b.n	8004e3c <ETH_SetMACConfig+0x4c>
 8004e3a:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004e3c:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	7c52      	ldrb	r2, [r2, #17]
 8004e42:	2a00      	cmp	r2, #0
 8004e44:	d102      	bne.n	8004e4c <ETH_SetMACConfig+0x5c>
 8004e46:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e4a:	e000      	b.n	8004e4e <ETH_SetMACConfig+0x5e>
 8004e4c:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004e4e:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	7c9b      	ldrb	r3, [r3, #18]
 8004e54:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004e56:	431a      	orrs	r2, r3
                                macconf->Speed |
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004e5c:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8004e62:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	7f1b      	ldrb	r3, [r3, #28]
 8004e68:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8004e6a:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	7f5b      	ldrb	r3, [r3, #29]
 8004e70:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004e72:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004e74:	683a      	ldr	r2, [r7, #0]
 8004e76:	7f92      	ldrb	r2, [r2, #30]
 8004e78:	2a00      	cmp	r2, #0
 8004e7a:	d102      	bne.n	8004e82 <ETH_SetMACConfig+0x92>
 8004e7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e80:	e000      	b.n	8004e84 <ETH_SetMACConfig+0x94>
 8004e82:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004e84:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	7fdb      	ldrb	r3, [r3, #31]
 8004e8a:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004e8c:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004e94:	2a00      	cmp	r2, #0
 8004e96:	d102      	bne.n	8004e9e <ETH_SetMACConfig+0xae>
 8004e98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e9c:	e000      	b.n	8004ea0 <ETH_SetMACConfig+0xb0>
 8004e9e:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004ea0:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004ea6:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004eae:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8004eb0:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	4b56      	ldr	r3, [pc, #344]	; (800501c <ETH_SetMACConfig+0x22c>)
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6812      	ldr	r2, [r2, #0]
 8004ec8:	68f9      	ldr	r1, [r7, #12]
 8004eca:	430b      	orrs	r3, r1
 8004ecc:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ed2:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004eda:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004edc:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004ee4:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8004ee6:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004eee:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004ef0:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8004ef8:	2a00      	cmp	r2, #0
 8004efa:	d102      	bne.n	8004f02 <ETH_SetMACConfig+0x112>
 8004efc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004f00:	e000      	b.n	8004f04 <ETH_SetMACConfig+0x114>
 8004f02:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004f04:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685a      	ldr	r2, [r3, #4]
 8004f14:	4b42      	ldr	r3, [pc, #264]	; (8005020 <ETH_SetMACConfig+0x230>)
 8004f16:	4013      	ands	r3, r2
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	6812      	ldr	r2, [r2, #0]
 8004f1c:	68f9      	ldr	r1, [r7, #12]
 8004f1e:	430b      	orrs	r3, r1
 8004f20:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f28:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	4b3a      	ldr	r3, [pc, #232]	; (8005024 <ETH_SetMACConfig+0x234>)
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	6812      	ldr	r2, [r2, #0]
 8004f40:	68f9      	ldr	r1, [r7, #12]
 8004f42:	430b      	orrs	r3, r1
 8004f44:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004f4c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004f52:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8004f54:	683a      	ldr	r2, [r7, #0]
 8004f56:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8004f5a:	2a00      	cmp	r2, #0
 8004f5c:	d101      	bne.n	8004f62 <ETH_SetMACConfig+0x172>
 8004f5e:	2280      	movs	r2, #128	; 0x80
 8004f60:	e000      	b.n	8004f64 <ETH_SetMACConfig+0x174>
 8004f62:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8004f64:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f6a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f76:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	6812      	ldr	r2, [r2, #0]
 8004f80:	68f9      	ldr	r1, [r7, #12]
 8004f82:	430b      	orrs	r3, r1
 8004f84:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004f8c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8004f94:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fa2:	f023 0103 	bic.w	r1, r3, #3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	430a      	orrs	r2, r1
 8004fae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8004fba:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004fd0:	683a      	ldr	r2, [r7, #0]
 8004fd2:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8004fd6:	2a00      	cmp	r2, #0
 8004fd8:	d101      	bne.n	8004fde <ETH_SetMACConfig+0x1ee>
 8004fda:	2240      	movs	r2, #64	; 0x40
 8004fdc:	e000      	b.n	8004fe0 <ETH_SetMACConfig+0x1f0>
 8004fde:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8004fe0:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8004fe8:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004fea:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8004ff2:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8005000:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	430a      	orrs	r2, r1
 800500c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8005010:	bf00      	nop
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	00048083 	.word	0x00048083
 8005020:	c0f88000 	.word	0xc0f88000
 8005024:	fffffef0 	.word	0xfffffef0

08005028 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	4b38      	ldr	r3, [pc, #224]	; (8005120 <ETH_SetDMAConfig+0xf8>)
 800503e:	4013      	ands	r3, r2
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	6812      	ldr	r2, [r2, #0]
 8005044:	6879      	ldr	r1, [r7, #4]
 8005046:	6809      	ldr	r1, [r1, #0]
 8005048:	431a      	orrs	r2, r3
 800504a:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 800504e:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	791b      	ldrb	r3, [r3, #4]
 8005054:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800505a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	7b1b      	ldrb	r3, [r3, #12]
 8005060:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	f241 0304 	movw	r3, #4100	; 0x1004
 800506e:	4413      	add	r3, r2
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	4b2c      	ldr	r3, [pc, #176]	; (8005124 <ETH_SetDMAConfig+0xfc>)
 8005074:	4013      	ands	r3, r2
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	6811      	ldr	r1, [r2, #0]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	431a      	orrs	r2, r3
 800507e:	f241 0304 	movw	r3, #4100	; 0x1004
 8005082:	440b      	add	r3, r1
 8005084:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	7b5b      	ldrb	r3, [r3, #13]
 800508a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	4b22      	ldr	r3, [pc, #136]	; (8005128 <ETH_SetDMAConfig+0x100>)
 80050a0:	4013      	ands	r3, r2
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	6811      	ldr	r1, [r2, #0]
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	431a      	orrs	r2, r3
 80050aa:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 80050ae:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	7d1b      	ldrb	r3, [r3, #20]
 80050b8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80050ba:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	7f5b      	ldrb	r3, [r3, #29]
 80050c0:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	f241 1304 	movw	r3, #4356	; 0x1104
 80050ce:	4413      	add	r3, r2
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	4b16      	ldr	r3, [pc, #88]	; (800512c <ETH_SetDMAConfig+0x104>)
 80050d4:	4013      	ands	r3, r2
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	6811      	ldr	r1, [r2, #0]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	431a      	orrs	r2, r3
 80050de:	f241 1304 	movw	r3, #4356	; 0x1104
 80050e2:	440b      	add	r3, r1
 80050e4:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	7f1b      	ldrb	r3, [r3, #28]
 80050ea:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80050f0:	4313      	orrs	r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	f241 1308 	movw	r3, #4360	; 0x1108
 80050fc:	4413      	add	r3, r2
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	4b0b      	ldr	r3, [pc, #44]	; (8005130 <ETH_SetDMAConfig+0x108>)
 8005102:	4013      	ands	r3, r2
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	6811      	ldr	r1, [r2, #0]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	431a      	orrs	r2, r3
 800510c:	f241 1308 	movw	r3, #4360	; 0x1108
 8005110:	440b      	add	r3, r1
 8005112:	601a      	str	r2, [r3, #0]
}
 8005114:	bf00      	nop
 8005116:	3714      	adds	r7, #20
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	ffff87fd 	.word	0xffff87fd
 8005124:	ffff2ffe 	.word	0xffff2ffe
 8005128:	fffec000 	.word	0xfffec000
 800512c:	ffc0efef 	.word	0xffc0efef
 8005130:	7fc0ffff 	.word	0x7fc0ffff

08005134 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b0a4      	sub	sp, #144	; 0x90
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800513c:	2301      	movs	r3, #1
 800513e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005142:	2300      	movs	r3, #0
 8005144:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8005146:	2300      	movs	r3, #0
 8005148:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800514c:	2300      	movs	r3, #0
 800514e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8005152:	2301      	movs	r3, #1
 8005154:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8005158:	2301      	movs	r3, #1
 800515a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800515e:	2301      	movs	r3, #1
 8005160:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8005164:	2300      	movs	r3, #0
 8005166:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800516a:	2301      	movs	r3, #1
 800516c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005170:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005174:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8005176:	2300      	movs	r3, #0
 8005178:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 800517c:	2300      	movs	r3, #0
 800517e:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8005180:	2300      	movs	r3, #0
 8005182:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8005186:	2300      	movs	r3, #0
 8005188:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 800518c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8005190:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8005192:	2300      	movs	r3, #0
 8005194:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8005198:	2300      	movs	r3, #0
 800519a:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 800519c:	2301      	movs	r3, #1
 800519e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80051a2:	2300      	movs	r3, #0
 80051a4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80051a8:	2300      	movs	r3, #0
 80051aa:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80051ae:	2300      	movs	r3, #0
 80051b0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80051b2:	2300      	movs	r3, #0
 80051b4:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80051b6:	2300      	movs	r3, #0
 80051b8:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80051ba:	2300      	movs	r3, #0
 80051bc:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80051c0:	2300      	movs	r3, #0
 80051c2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80051c6:	2301      	movs	r3, #1
 80051c8:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80051cc:	2320      	movs	r3, #32
 80051ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80051d2:	2301      	movs	r3, #1
 80051d4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80051d8:	2300      	movs	r3, #0
 80051da:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80051de:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80051e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80051e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80051e8:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80051f0:	2302      	movs	r3, #2
 80051f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80051f6:	2300      	movs	r3, #0
 80051f8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80051fc:	2300      	movs	r3, #0
 80051fe:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8005202:	2300      	movs	r3, #0
 8005204:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8005208:	2301      	movs	r3, #1
 800520a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800520e:	2300      	movs	r3, #0
 8005210:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8005212:	2301      	movs	r3, #1
 8005214:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005218:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800521c:	4619      	mov	r1, r3
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7ff fde6 	bl	8004df0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005224:	2301      	movs	r3, #1
 8005226:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005228:	2301      	movs	r3, #1
 800522a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 800522c:	2300      	movs	r3, #0
 800522e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8005230:	2300      	movs	r3, #0
 8005232:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8005236:	2300      	movs	r3, #0
 8005238:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800523a:	2300      	movs	r3, #0
 800523c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800523e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005242:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8005244:	2300      	movs	r3, #0
 8005246:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005248:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800524c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800524e:	2300      	movs	r3, #0
 8005250:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8005254:	f44f 7306 	mov.w	r3, #536	; 0x218
 8005258:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800525a:	f107 0308 	add.w	r3, r7, #8
 800525e:	4619      	mov	r1, r3
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f7ff fee1 	bl	8005028 <ETH_SetDMAConfig>
}
 8005266:	bf00      	nop
 8005268:	3790      	adds	r7, #144	; 0x90
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005280:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005288:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800528a:	f001 fd3f 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 800528e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	4a1e      	ldr	r2, [pc, #120]	; (800530c <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d908      	bls.n	80052aa <ETH_MAC_MDIO_ClkConfig+0x3a>
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	4a1d      	ldr	r2, [pc, #116]	; (8005310 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d804      	bhi.n	80052aa <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052a6:	60fb      	str	r3, [r7, #12]
 80052a8:	e027      	b.n	80052fa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	4a18      	ldr	r2, [pc, #96]	; (8005310 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d908      	bls.n	80052c4 <ETH_MAC_MDIO_ClkConfig+0x54>
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	4a17      	ldr	r2, [pc, #92]	; (8005314 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d804      	bhi.n	80052c4 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80052c0:	60fb      	str	r3, [r7, #12]
 80052c2:	e01a      	b.n	80052fa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	4a13      	ldr	r2, [pc, #76]	; (8005314 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d903      	bls.n	80052d4 <ETH_MAC_MDIO_ClkConfig+0x64>
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	4a12      	ldr	r2, [pc, #72]	; (8005318 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d911      	bls.n	80052f8 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	4a10      	ldr	r2, [pc, #64]	; (8005318 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d908      	bls.n	80052ee <ETH_MAC_MDIO_ClkConfig+0x7e>
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	4a0f      	ldr	r2, [pc, #60]	; (800531c <ETH_MAC_MDIO_ClkConfig+0xac>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d804      	bhi.n	80052ee <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052ea:	60fb      	str	r3, [r7, #12]
 80052ec:	e005      	b.n	80052fa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	e000      	b.n	80052fa <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80052f8:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8005304:	bf00      	nop
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	01312cff 	.word	0x01312cff
 8005310:	02160ebf 	.word	0x02160ebf
 8005314:	039386ff 	.word	0x039386ff
 8005318:	05f5e0ff 	.word	0x05f5e0ff
 800531c:	08f0d17f 	.word	0x08f0d17f

08005320 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005328:	2300      	movs	r3, #0
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	e01d      	b.n	800536a <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68d9      	ldr	r1, [r3, #12]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	4613      	mov	r3, r2
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	4413      	add	r3, r2
 800533a:	00db      	lsls	r3, r3, #3
 800533c:	440b      	add	r3, r1
 800533e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2200      	movs	r2, #0
 800534a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	2200      	movs	r2, #0
 8005350:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2200      	movs	r2, #0
 8005356:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005358:	68b9      	ldr	r1, [r7, #8]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	3206      	adds	r2, #6
 8005360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	3301      	adds	r3, #1
 8005368:	60fb      	str	r3, [r7, #12]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2b03      	cmp	r3, #3
 800536e:	d9de      	bls.n	800532e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	f241 132c 	movw	r3, #4396	; 0x112c
 800537e:	4413      	add	r3, r2
 8005380:	2203      	movs	r2, #3
 8005382:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68d9      	ldr	r1, [r3, #12]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	f241 1314 	movw	r3, #4372	; 0x1114
 8005390:	4413      	add	r3, r2
 8005392:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68da      	ldr	r2, [r3, #12]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80053a0:	601a      	str	r2, [r3, #0]
}
 80053a2:	bf00      	nop
 80053a4:	3714      	adds	r7, #20
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80053ae:	b480      	push	{r7}
 80053b0:	b085      	sub	sp, #20
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80053b6:	2300      	movs	r3, #0
 80053b8:	60fb      	str	r3, [r7, #12]
 80053ba:	e024      	b.n	8005406 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6919      	ldr	r1, [r3, #16]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4613      	mov	r3, r2
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	4413      	add	r3, r2
 80053c8:	00db      	lsls	r3, r3, #3
 80053ca:	440b      	add	r3, r1
 80053cc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	2200      	movs	r2, #0
 80053d2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2200      	movs	r2, #0
 80053d8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	2200      	movs	r2, #0
 80053de:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	2200      	movs	r2, #0
 80053e4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	2200      	movs	r2, #0
 80053ea:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2200      	movs	r2, #0
 80053f0:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	330a      	adds	r3, #10
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	440b      	add	r3, r1
 80053fe:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	3301      	adds	r3, #1
 8005404:	60fb      	str	r3, [r7, #12]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2b03      	cmp	r3, #3
 800540a:	d9d7      	bls.n	80053bc <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	f241 1330 	movw	r3, #4400	; 0x1130
 8005432:	4413      	add	r3, r2
 8005434:	2203      	movs	r2, #3
 8005436:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6919      	ldr	r1, [r3, #16]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	f241 131c 	movw	r3, #4380	; 0x111c
 8005444:	4413      	add	r3, r2
 8005446:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	f241 1328 	movw	r3, #4392	; 0x1128
 8005458:	4413      	add	r3, r2
 800545a:	6019      	str	r1, [r3, #0]
}
 800545c:	bf00      	nop
 800545e:	3714      	adds	r7, #20
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8005468:	b480      	push	{r7}
 800546a:	b08d      	sub	sp, #52	; 0x34
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	3318      	adds	r3, #24
 8005478:	61bb      	str	r3, [r7, #24]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005480:	69bb      	ldr	r3, [r7, #24]
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	617b      	str	r3, [r7, #20]
  uint32_t descnbr = 0, idx;
 8005486:	2300      	movs	r3, #0
 8005488:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800548e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005492:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	61fb      	str	r3, [r7, #28]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800549a:	6a3b      	ldr	r3, [r7, #32]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054a6:	d101      	bne.n	80054ac <ETH_Prepare_Tx_Descriptors+0x44>
  {
    return HAL_ETH_ERROR_BUSY;
 80054a8:	2302      	movs	r3, #2
 80054aa:	e223      	b.n	80058f4 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0304 	and.w	r3, r3, #4
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d044      	beq.n	8005542 <ETH_Prepare_Tx_Descriptors+0xda>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80054b8:	6a3b      	ldr	r3, [r7, #32]
 80054ba:	68da      	ldr	r2, [r3, #12]
 80054bc:	4b72      	ldr	r3, [pc, #456]	; (8005688 <ETH_Prepare_Tx_Descriptors+0x220>)
 80054be:	4013      	ands	r3, r2
 80054c0:	68ba      	ldr	r2, [r7, #8]
 80054c2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054c4:	431a      	orrs	r2, r3
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80054ca:	6a3b      	ldr	r3, [r7, #32]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80054d2:	6a3b      	ldr	r3, [r7, #32]
 80054d4:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80054e4:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0308 	and.w	r3, r3, #8
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d027      	beq.n	8005542 <ETH_Prepare_Tx_Descriptors+0xda>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 80054f2:	6a3b      	ldr	r3, [r7, #32]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	b29a      	uxth	r2, r3
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054fc:	041b      	lsls	r3, r3, #16
 80054fe:	431a      	orrs	r2, r3
 8005500:	6a3b      	ldr	r3, [r7, #32]
 8005502:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8005504:	6a3b      	ldr	r3, [r7, #32]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8005510:	6a3b      	ldr	r3, [r7, #32]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800551c:	431a      	orrs	r2, r3
 800551e:	6a3b      	ldr	r3, [r7, #32]
 8005520:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005530:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005540:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segementation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0310 	and.w	r3, r3, #16
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00e      	beq.n	800556c <ETH_Prepare_Tx_Descriptors+0x104>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 800554e:	6a3b      	ldr	r3, [r7, #32]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	4b4e      	ldr	r3, [pc, #312]	; (800568c <ETH_Prepare_Tx_Descriptors+0x224>)
 8005554:	4013      	ands	r3, r2
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	6992      	ldr	r2, [r2, #24]
 800555a:	431a      	orrs	r2, r3
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8005560:	6a3b      	ldr	r3, [r7, #32]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b00      	cmp	r3, #0
 8005576:	d105      	bne.n	8005584 <ETH_Prepare_Tx_Descriptors+0x11c>
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b00      	cmp	r3, #0
 8005582:	d030      	beq.n	80055e6 <ETH_Prepare_Tx_Descriptors+0x17e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8005590:	6a3b      	ldr	r3, [r7, #32]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800559c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800559e:	3301      	adds	r3, #1
 80055a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a4:	2b03      	cmp	r3, #3
 80055a6:	d902      	bls.n	80055ae <ETH_Prepare_Tx_Descriptors+0x146>
 80055a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055aa:	3b04      	subs	r3, #4
 80055ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055b6:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 80055b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ba:	3301      	adds	r3, #1
 80055bc:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80055be:	6a3b      	ldr	r3, [r7, #32]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055ca:	d10c      	bne.n	80055e6 <ETH_Prepare_Tx_Descriptors+0x17e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055d4:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80055de:	6a3b      	ldr	r3, [r7, #32]
 80055e0:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 80055e2:	2302      	movs	r3, #2
 80055e4:	e186      	b.n	80058f4 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 80055e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e8:	3301      	adds	r3, #1
 80055ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	461a      	mov	r2, r3
 80055f2:	6a3b      	ldr	r3, [r7, #32]
 80055f4:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	689a      	ldr	r2, [r3, #8]
 80055fa:	4b24      	ldr	r3, [pc, #144]	; (800568c <ETH_Prepare_Tx_Descriptors+0x224>)
 80055fc:	4013      	ands	r3, r2
 80055fe:	69fa      	ldr	r2, [r7, #28]
 8005600:	6852      	ldr	r2, [r2, #4]
 8005602:	431a      	orrs	r2, r3
 8005604:	6a3b      	ldr	r3, [r7, #32]
 8005606:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d012      	beq.n	8005636 <ETH_Prepare_Tx_Descriptors+0x1ce>
  {
    txbuffer = txbuffer->next;
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	6a3b      	ldr	r3, [r7, #32]
 800561e:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8005620:	6a3b      	ldr	r3, [r7, #32]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	4b1a      	ldr	r3, [pc, #104]	; (8005690 <ETH_Prepare_Tx_Descriptors+0x228>)
 8005626:	4013      	ands	r3, r2
 8005628:	69fa      	ldr	r2, [r7, #28]
 800562a:	6852      	ldr	r2, [r2, #4]
 800562c:	0412      	lsls	r2, r2, #16
 800562e:	431a      	orrs	r2, r3
 8005630:	6a3b      	ldr	r3, [r7, #32]
 8005632:	609a      	str	r2, [r3, #8]
 8005634:	e008      	b.n	8005648 <ETH_Prepare_Tx_Descriptors+0x1e0>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8005636:	6a3b      	ldr	r3, [r7, #32]
 8005638:	2200      	movs	r2, #0
 800563a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	689a      	ldr	r2, [r3, #8]
 8005640:	4b13      	ldr	r3, [pc, #76]	; (8005690 <ETH_Prepare_Tx_Descriptors+0x228>)
 8005642:	4013      	ands	r3, r2
 8005644:	6a3a      	ldr	r2, [r7, #32]
 8005646:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0310 	and.w	r3, r3, #16
 8005650:	2b00      	cmp	r3, #0
 8005652:	d021      	beq.n	8005698 <ETH_Prepare_Tx_Descriptors+0x230>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8005654:	6a3b      	ldr	r3, [r7, #32]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	04db      	lsls	r3, r3, #19
 8005662:	431a      	orrs	r2, r3
 8005664:	6a3b      	ldr	r3, [r7, #32]
 8005666:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8005668:	6a3b      	ldr	r3, [r7, #32]
 800566a:	68da      	ldr	r2, [r3, #12]
 800566c:	4b09      	ldr	r3, [pc, #36]	; (8005694 <ETH_Prepare_Tx_Descriptors+0x22c>)
 800566e:	4013      	ands	r3, r2
 8005670:	68ba      	ldr	r2, [r7, #8]
 8005672:	69d2      	ldr	r2, [r2, #28]
 8005674:	431a      	orrs	r2, r3
 8005676:	6a3b      	ldr	r3, [r7, #32]
 8005678:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800567a:	6a3b      	ldr	r3, [r7, #32]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005682:	6a3b      	ldr	r3, [r7, #32]
 8005684:	60da      	str	r2, [r3, #12]
 8005686:	e02e      	b.n	80056e6 <ETH_Prepare_Tx_Descriptors+0x27e>
 8005688:	ffff0000 	.word	0xffff0000
 800568c:	ffffc000 	.word	0xffffc000
 8005690:	c000ffff 	.word	0xc000ffff
 8005694:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8005698:	6a3b      	ldr	r3, [r7, #32]
 800569a:	68da      	ldr	r2, [r3, #12]
 800569c:	4b98      	ldr	r3, [pc, #608]	; (8005900 <ETH_Prepare_Tx_Descriptors+0x498>)
 800569e:	4013      	ands	r3, r2
 80056a0:	68ba      	ldr	r2, [r7, #8]
 80056a2:	6852      	ldr	r2, [r2, #4]
 80056a4:	431a      	orrs	r2, r3
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0301 	and.w	r3, r3, #1
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d008      	beq.n	80056c8 <ETH_Prepare_Tx_Descriptors+0x260>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80056b6:	6a3b      	ldr	r3, [r7, #32]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	431a      	orrs	r2, r3
 80056c4:	6a3b      	ldr	r3, [r7, #32]
 80056c6:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0320 	and.w	r3, r3, #32
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d008      	beq.n	80056e6 <ETH_Prepare_Tx_Descriptors+0x27e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	691b      	ldr	r3, [r3, #16]
 80056e0:	431a      	orrs	r2, r3
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0304 	and.w	r3, r3, #4
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d008      	beq.n	8005704 <ETH_Prepare_Tx_Descriptors+0x29c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056fe:	431a      	orrs	r2, r3
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8005704:	6a3b      	ldr	r3, [r7, #32]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800571c:	6a3b      	ldr	r3, [r7, #32]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0302 	and.w	r3, r3, #2
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 80c0 	beq.w	80058b6 <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	431a      	orrs	r2, r3
 8005744:	6a3b      	ldr	r3, [r7, #32]
 8005746:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is splitted into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005748:	e0b5      	b.n	80058b6 <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005758:	3301      	adds	r3, #1
 800575a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800575c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800575e:	2b03      	cmp	r3, #3
 8005760:	d902      	bls.n	8005768 <ETH_Prepare_Tx_Descriptors+0x300>
 8005762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005764:	3b04      	subs	r3, #4
 8005766:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800576c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005770:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8005772:	6a3b      	ldr	r3, [r7, #32]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800577a:	6a3b      	ldr	r3, [r7, #32]
 800577c:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005786:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800578a:	d126      	bne.n	80057da <ETH_Prepare_Tx_Descriptors+0x372>
    {
      descidx = firstdescidx;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005798:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 800579a:	2300      	movs	r3, #0
 800579c:	627b      	str	r3, [r7, #36]	; 0x24
 800579e:	e016      	b.n	80057ce <ETH_Prepare_Tx_Descriptors+0x366>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80057a8:	6a3b      	ldr	r3, [r7, #32]
 80057aa:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80057ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ae:	3301      	adds	r3, #1
 80057b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b4:	2b03      	cmp	r3, #3
 80057b6:	d902      	bls.n	80057be <ETH_Prepare_Tx_Descriptors+0x356>
 80057b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ba:	3b04      	subs	r3, #4
 80057bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057c6:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	3301      	adds	r3, #1
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24
 80057ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d3e4      	bcc.n	80057a0 <ETH_Prepare_Tx_Descriptors+0x338>
      }

      return HAL_ETH_ERROR_BUSY;
 80057d6:	2302      	movs	r3, #2
 80057d8:	e08c      	b.n	80058f4 <ETH_Prepare_Tx_Descriptors+0x48c>
    }

    descnbr += 1U;
 80057da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057dc:	3301      	adds	r3, #1
 80057de:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	461a      	mov	r2, r3
 80057ec:	6a3b      	ldr	r3, [r7, #32]
 80057ee:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80057f0:	6a3b      	ldr	r3, [r7, #32]
 80057f2:	689a      	ldr	r2, [r3, #8]
 80057f4:	4b43      	ldr	r3, [pc, #268]	; (8005904 <ETH_Prepare_Tx_Descriptors+0x49c>)
 80057f6:	4013      	ands	r3, r2
 80057f8:	69fa      	ldr	r2, [r7, #28]
 80057fa:	6852      	ldr	r2, [r2, #4]
 80057fc:	431a      	orrs	r2, r3
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d012      	beq.n	8005830 <ETH_Prepare_Tx_Descriptors+0x3c8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	461a      	mov	r2, r3
 8005816:	6a3b      	ldr	r3, [r7, #32]
 8005818:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800581a:	6a3b      	ldr	r3, [r7, #32]
 800581c:	689a      	ldr	r2, [r3, #8]
 800581e:	4b3a      	ldr	r3, [pc, #232]	; (8005908 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8005820:	4013      	ands	r3, r2
 8005822:	69fa      	ldr	r2, [r7, #28]
 8005824:	6852      	ldr	r2, [r2, #4]
 8005826:	0412      	lsls	r2, r2, #16
 8005828:	431a      	orrs	r2, r3
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	609a      	str	r2, [r3, #8]
 800582e:	e008      	b.n	8005842 <ETH_Prepare_Tx_Descriptors+0x3da>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	2200      	movs	r2, #0
 8005834:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	689a      	ldr	r2, [r3, #8]
 800583a:	4b33      	ldr	r3, [pc, #204]	; (8005908 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 800583c:	4013      	ands	r3, r2
 800583e:	6a3a      	ldr	r2, [r7, #32]
 8005840:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 0310 	and.w	r3, r3, #16
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00f      	beq.n	800586e <ETH_Prepare_Tx_Descriptors+0x406>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	68da      	ldr	r2, [r3, #12]
 8005852:	4b2e      	ldr	r3, [pc, #184]	; (800590c <ETH_Prepare_Tx_Descriptors+0x4a4>)
 8005854:	4013      	ands	r3, r2
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	69d2      	ldr	r2, [r2, #28]
 800585a:	431a      	orrs	r2, r3
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8005860:	6a3b      	ldr	r3, [r7, #32]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005868:	6a3b      	ldr	r3, [r7, #32]
 800586a:	60da      	str	r2, [r3, #12]
 800586c:	e017      	b.n	800589e <ETH_Prepare_Tx_Descriptors+0x436>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 800586e:	6a3b      	ldr	r3, [r7, #32]
 8005870:	68da      	ldr	r2, [r3, #12]
 8005872:	4b23      	ldr	r3, [pc, #140]	; (8005900 <ETH_Prepare_Tx_Descriptors+0x498>)
 8005874:	4013      	ands	r3, r2
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	6852      	ldr	r2, [r2, #4]
 800587a:	431a      	orrs	r2, r3
 800587c:	6a3b      	ldr	r3, [r7, #32]
 800587e:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	2b00      	cmp	r3, #0
 800588a:	d008      	beq.n	800589e <ETH_Prepare_Tx_Descriptors+0x436>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800588c:	6a3b      	ldr	r3, [r7, #32]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	431a      	orrs	r2, r3
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	60da      	str	r2, [r3, #12]
      }
    }

    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800589e:	6a3b      	ldr	r3, [r7, #32]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80058a6:	6a3b      	ldr	r3, [r7, #32]
 80058a8:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80058b2:	6a3b      	ldr	r3, [r7, #32]
 80058b4:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f47f af45 	bne.w	800574a <ETH_Prepare_Tx_Descriptors+0x2e2>
  }

  if(ItMode != ((uint32_t)RESET))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d006      	beq.n	80058d4 <ETH_Prepare_Tx_Descriptors+0x46c>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	609a      	str	r2, [r3, #8]
 80058d2:	e005      	b.n	80058e0 <ETH_Prepare_Tx_Descriptors+0x478>
  }
  else
  {
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80058d4:	6a3b      	ldr	r3, [r7, #32]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80058e8:	6a3b      	ldr	r3, [r7, #32]
 80058ea:	60da      	str	r2, [r3, #12]

  dmatxdesclist->CurTxDesc = descidx;
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058f0:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3734      	adds	r7, #52	; 0x34
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	ffff8000 	.word	0xffff8000
 8005904:	ffffc000 	.word	0xffffc000
 8005908:	c000ffff 	.word	0xc000ffff
 800590c:	fffc0000 	.word	0xfffc0000

08005910 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005910:	b480      	push	{r7}
 8005912:	b089      	sub	sp, #36	; 0x24
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800591a:	2300      	movs	r3, #0
 800591c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800591e:	4b89      	ldr	r3, [pc, #548]	; (8005b44 <HAL_GPIO_Init+0x234>)
 8005920:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005922:	e194      	b.n	8005c4e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	2101      	movs	r1, #1
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	fa01 f303 	lsl.w	r3, r1, r3
 8005930:	4013      	ands	r3, r2
 8005932:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	2b00      	cmp	r3, #0
 8005938:	f000 8186 	beq.w	8005c48 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d00b      	beq.n	800595c <HAL_GPIO_Init+0x4c>
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2b02      	cmp	r3, #2
 800594a:	d007      	beq.n	800595c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005950:	2b11      	cmp	r3, #17
 8005952:	d003      	beq.n	800595c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2b12      	cmp	r3, #18
 800595a:	d130      	bne.n	80059be <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	005b      	lsls	r3, r3, #1
 8005966:	2203      	movs	r2, #3
 8005968:	fa02 f303 	lsl.w	r3, r2, r3
 800596c:	43db      	mvns	r3, r3
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	4013      	ands	r3, r2
 8005972:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	68da      	ldr	r2, [r3, #12]
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	005b      	lsls	r3, r3, #1
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	69ba      	ldr	r2, [r7, #24]
 8005982:	4313      	orrs	r3, r2
 8005984:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005992:	2201      	movs	r2, #1
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	fa02 f303 	lsl.w	r3, r2, r3
 800599a:	43db      	mvns	r3, r3
 800599c:	69ba      	ldr	r2, [r7, #24]
 800599e:	4013      	ands	r3, r2
 80059a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	091b      	lsrs	r3, r3, #4
 80059a8:	f003 0201 	and.w	r2, r3, #1
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	fa02 f303 	lsl.w	r3, r2, r3
 80059b2:	69ba      	ldr	r2, [r7, #24]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	005b      	lsls	r3, r3, #1
 80059c8:	2203      	movs	r2, #3
 80059ca:	fa02 f303 	lsl.w	r3, r2, r3
 80059ce:	43db      	mvns	r3, r3
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	4013      	ands	r3, r2
 80059d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	689a      	ldr	r2, [r3, #8]
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	fa02 f303 	lsl.w	r3, r2, r3
 80059e2:	69ba      	ldr	r2, [r7, #24]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d003      	beq.n	80059fe <HAL_GPIO_Init+0xee>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2b12      	cmp	r3, #18
 80059fc:	d123      	bne.n	8005a46 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	08da      	lsrs	r2, r3, #3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	3208      	adds	r2, #8
 8005a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	220f      	movs	r2, #15
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	43db      	mvns	r3, r3
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	691a      	ldr	r2, [r3, #16]
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	08da      	lsrs	r2, r3, #3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	3208      	adds	r2, #8
 8005a40:	69b9      	ldr	r1, [r7, #24]
 8005a42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	005b      	lsls	r3, r3, #1
 8005a50:	2203      	movs	r2, #3
 8005a52:	fa02 f303 	lsl.w	r3, r2, r3
 8005a56:	43db      	mvns	r3, r3
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f003 0203 	and.w	r2, r3, #3
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 80e0 	beq.w	8005c48 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a88:	4b2f      	ldr	r3, [pc, #188]	; (8005b48 <HAL_GPIO_Init+0x238>)
 8005a8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005a8e:	4a2e      	ldr	r2, [pc, #184]	; (8005b48 <HAL_GPIO_Init+0x238>)
 8005a90:	f043 0302 	orr.w	r3, r3, #2
 8005a94:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005a98:	4b2b      	ldr	r3, [pc, #172]	; (8005b48 <HAL_GPIO_Init+0x238>)
 8005a9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005aa6:	4a29      	ldr	r2, [pc, #164]	; (8005b4c <HAL_GPIO_Init+0x23c>)
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	089b      	lsrs	r3, r3, #2
 8005aac:	3302      	adds	r3, #2
 8005aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	f003 0303 	and.w	r3, r3, #3
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	220f      	movs	r2, #15
 8005abe:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac2:	43db      	mvns	r3, r3
 8005ac4:	69ba      	ldr	r2, [r7, #24]
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a20      	ldr	r2, [pc, #128]	; (8005b50 <HAL_GPIO_Init+0x240>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d052      	beq.n	8005b78 <HAL_GPIO_Init+0x268>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a1f      	ldr	r2, [pc, #124]	; (8005b54 <HAL_GPIO_Init+0x244>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d031      	beq.n	8005b3e <HAL_GPIO_Init+0x22e>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a1e      	ldr	r2, [pc, #120]	; (8005b58 <HAL_GPIO_Init+0x248>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d02b      	beq.n	8005b3a <HAL_GPIO_Init+0x22a>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a1d      	ldr	r2, [pc, #116]	; (8005b5c <HAL_GPIO_Init+0x24c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d025      	beq.n	8005b36 <HAL_GPIO_Init+0x226>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a1c      	ldr	r2, [pc, #112]	; (8005b60 <HAL_GPIO_Init+0x250>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d01f      	beq.n	8005b32 <HAL_GPIO_Init+0x222>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a1b      	ldr	r2, [pc, #108]	; (8005b64 <HAL_GPIO_Init+0x254>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d019      	beq.n	8005b2e <HAL_GPIO_Init+0x21e>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a1a      	ldr	r2, [pc, #104]	; (8005b68 <HAL_GPIO_Init+0x258>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d013      	beq.n	8005b2a <HAL_GPIO_Init+0x21a>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a19      	ldr	r2, [pc, #100]	; (8005b6c <HAL_GPIO_Init+0x25c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d00d      	beq.n	8005b26 <HAL_GPIO_Init+0x216>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a18      	ldr	r2, [pc, #96]	; (8005b70 <HAL_GPIO_Init+0x260>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d007      	beq.n	8005b22 <HAL_GPIO_Init+0x212>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a17      	ldr	r2, [pc, #92]	; (8005b74 <HAL_GPIO_Init+0x264>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d101      	bne.n	8005b1e <HAL_GPIO_Init+0x20e>
 8005b1a:	2309      	movs	r3, #9
 8005b1c:	e02d      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b1e:	230a      	movs	r3, #10
 8005b20:	e02b      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b22:	2308      	movs	r3, #8
 8005b24:	e029      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b26:	2307      	movs	r3, #7
 8005b28:	e027      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b2a:	2306      	movs	r3, #6
 8005b2c:	e025      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b2e:	2305      	movs	r3, #5
 8005b30:	e023      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b32:	2304      	movs	r3, #4
 8005b34:	e021      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b36:	2303      	movs	r3, #3
 8005b38:	e01f      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b3a:	2302      	movs	r3, #2
 8005b3c:	e01d      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e01b      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b42:	bf00      	nop
 8005b44:	58000080 	.word	0x58000080
 8005b48:	58024400 	.word	0x58024400
 8005b4c:	58000400 	.word	0x58000400
 8005b50:	58020000 	.word	0x58020000
 8005b54:	58020400 	.word	0x58020400
 8005b58:	58020800 	.word	0x58020800
 8005b5c:	58020c00 	.word	0x58020c00
 8005b60:	58021000 	.word	0x58021000
 8005b64:	58021400 	.word	0x58021400
 8005b68:	58021800 	.word	0x58021800
 8005b6c:	58021c00 	.word	0x58021c00
 8005b70:	58022000 	.word	0x58022000
 8005b74:	58022400 	.word	0x58022400
 8005b78:	2300      	movs	r3, #0
 8005b7a:	69fa      	ldr	r2, [r7, #28]
 8005b7c:	f002 0203 	and.w	r2, r2, #3
 8005b80:	0092      	lsls	r2, r2, #2
 8005b82:	4093      	lsls	r3, r2
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b8a:	4938      	ldr	r1, [pc, #224]	; (8005c6c <HAL_GPIO_Init+0x35c>)
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	089b      	lsrs	r3, r3, #2
 8005b90:	3302      	adds	r3, #2
 8005b92:	69ba      	ldr	r2, [r7, #24]
 8005b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	43db      	mvns	r3, r3
 8005ba2:	69ba      	ldr	r2, [r7, #24]
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d003      	beq.n	8005bbc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	69ba      	ldr	r2, [r7, #24]
 8005bc0:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	43db      	mvns	r3, r3
 8005bcc:	69ba      	ldr	r2, [r7, #24]
 8005bce:	4013      	ands	r3, r2
 8005bd0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d003      	beq.n	8005be6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005bec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	43db      	mvns	r3, r3
 8005bf8:	69ba      	ldr	r2, [r7, #24]
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d003      	beq.n	8005c12 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8005c0a:	69ba      	ldr	r2, [r7, #24]
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005c12:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005c1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	43db      	mvns	r3, r3
 8005c26:	69ba      	ldr	r2, [r7, #24]
 8005c28:	4013      	ands	r3, r2
 8005c2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8005c38:	69ba      	ldr	r2, [r7, #24]
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005c40:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	fa22 f303 	lsr.w	r3, r2, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	f47f ae63 	bne.w	8005924 <HAL_GPIO_Init+0x14>
  }
}
 8005c5e:	bf00      	nop
 8005c60:	3724      	adds	r7, #36	; 0x24
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	58000400 	.word	0x58000400

08005c70 <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 8005c7a:	490c      	ldr	r1, [pc, #48]	; (8005cac <HAL_HSEM_Take+0x3c>)
 8005c7c:	683a      	ldr	r2, [r7, #0]
 8005c7e:	4b0c      	ldr	r3, [pc, #48]	; (8005cb0 <HAL_HSEM_Take+0x40>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 8005c88:	4a08      	ldr	r2, [pc, #32]	; (8005cac <HAL_HSEM_Take+0x3c>)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005c90:	6839      	ldr	r1, [r7, #0]
 8005c92:	4b07      	ldr	r3, [pc, #28]	; (8005cb0 <HAL_HSEM_Take+0x40>)
 8005c94:	430b      	orrs	r3, r1
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d101      	bne.n	8005c9e <HAL_HSEM_Take+0x2e>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	e000      	b.n	8005ca0 <HAL_HSEM_Take+0x30>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr
 8005cac:	58026400 	.word	0x58026400
 8005cb0:	80000300 	.word	0x80000300

08005cb4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8005cbc:	4a08      	ldr	r2, [pc, #32]	; (8005ce0 <HAL_HSEM_FastTake+0x2c>)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	3320      	adds	r3, #32
 8005cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cc6:	4a07      	ldr	r2, [pc, #28]	; (8005ce4 <HAL_HSEM_FastTake+0x30>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d101      	bne.n	8005cd0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	e000      	b.n	8005cd2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	58026400 	.word	0x58026400
 8005ce4:	80000300 	.word	0x80000300

08005ce8 <HAL_HSEM_IsSemTaken>:
  * @brief  Check semaphore state Taken or not.
  * @param  SemID: semaphore ID
  * @retval HAL HSEM state
  */
uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL);
 8005cf0:	4a07      	ldr	r2, [pc, #28]	; (8005d10 <HAL_HSEM_IsSemTaken+0x28>)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	da01      	bge.n	8005d00 <HAL_HSEM_IsSemTaken+0x18>
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e000      	b.n	8005d02 <HAL_HSEM_IsSemTaken+0x1a>
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	58026400 	.word	0x58026400

08005d14 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8005d1e:	4906      	ldr	r1, [pc, #24]	; (8005d38 <HAL_HSEM_Release+0x24>)
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr
 8005d38:	58026400 	.word	0x58026400

08005d3c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e038      	b.n	8005dc0 <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005d56:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f245 5255 	movw	r2, #21845	; 0x5555
 8005d60:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	6852      	ldr	r2, [r2, #4]
 8005d6a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	6892      	ldr	r2, [r2, #8]
 8005d74:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8005d76:	f7fb fff5 	bl	8001d64 <HAL_GetTick>
 8005d7a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8005d7c:	e008      	b.n	8005d90 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005d7e:	f7fb fff1 	bl	8001d64 <HAL_GetTick>
 8005d82:	4602      	mov	r2, r0
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	1ad3      	subs	r3, r2, r3
 8005d88:	2b30      	cmp	r3, #48	; 0x30
 8005d8a:	d901      	bls.n	8005d90 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e017      	b.n	8005dc0 <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1f1      	bne.n	8005d7e <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	691a      	ldr	r2, [r3, #16]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d005      	beq.n	8005db4 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	68d2      	ldr	r2, [r2, #12]
 8005db0:	611a      	str	r2, [r3, #16]
 8005db2:	e004      	b.n	8005dbe <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005dbc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005dd8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005dda:	2300      	movs	r3, #0
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005df0:	4b29      	ldr	r3, [pc, #164]	; (8005e98 <HAL_PWREx_ConfigSupply+0xb0>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	2b06      	cmp	r3, #6
 8005dfa:	d00a      	beq.n	8005e12 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005dfc:	4b26      	ldr	r3, [pc, #152]	; (8005e98 <HAL_PWREx_ConfigSupply+0xb0>)
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d001      	beq.n	8005e0e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e040      	b.n	8005e90 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	e03e      	b.n	8005e90 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005e12:	4b21      	ldr	r3, [pc, #132]	; (8005e98 <HAL_PWREx_ConfigSupply+0xb0>)
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005e1a:	491f      	ldr	r1, [pc, #124]	; (8005e98 <HAL_PWREx_ConfigSupply+0xb0>)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005e22:	f7fb ff9f 	bl	8001d64 <HAL_GetTick>
 8005e26:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005e28:	e009      	b.n	8005e3e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005e2a:	f7fb ff9b 	bl	8001d64 <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e38:	d901      	bls.n	8005e3e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e028      	b.n	8005e90 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005e3e:	4b16      	ldr	r3, [pc, #88]	; (8005e98 <HAL_PWREx_ConfigSupply+0xb0>)
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e4a:	d1ee      	bne.n	8005e2a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b1e      	cmp	r3, #30
 8005e50:	d008      	beq.n	8005e64 <HAL_PWREx_ConfigSupply+0x7c>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b2e      	cmp	r3, #46	; 0x2e
 8005e56:	d005      	beq.n	8005e64 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2b1d      	cmp	r3, #29
 8005e5c:	d002      	beq.n	8005e64 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2b2d      	cmp	r3, #45	; 0x2d
 8005e62:	d114      	bne.n	8005e8e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005e64:	f7fb ff7e 	bl	8001d64 <HAL_GetTick>
 8005e68:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005e6a:	e009      	b.n	8005e80 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005e6c:	f7fb ff7a 	bl	8001d64 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e7a:	d901      	bls.n	8005e80 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e007      	b.n	8005e90 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005e80:	4b05      	ldr	r3, [pc, #20]	; (8005e98 <HAL_PWREx_ConfigSupply+0xb0>)
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e8c:	d1ee      	bne.n	8005e6c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	58024800 	.word	0x58024800

08005e9c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b08c      	sub	sp, #48	; 0x30
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e3ff      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0301 	and.w	r3, r3, #1
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f000 8087 	beq.w	8005fca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ebc:	4b99      	ldr	r3, [pc, #612]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005ec6:	4b97      	ldr	r3, [pc, #604]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eca:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ece:	2b10      	cmp	r3, #16
 8005ed0:	d007      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x46>
 8005ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed4:	2b18      	cmp	r3, #24
 8005ed6:	d110      	bne.n	8005efa <HAL_RCC_OscConfig+0x5e>
 8005ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d10b      	bne.n	8005efa <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee2:	4b90      	ldr	r3, [pc, #576]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d06c      	beq.n	8005fc8 <HAL_RCC_OscConfig+0x12c>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d168      	bne.n	8005fc8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e3d9      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f02:	d106      	bne.n	8005f12 <HAL_RCC_OscConfig+0x76>
 8005f04:	4b87      	ldr	r3, [pc, #540]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a86      	ldr	r2, [pc, #536]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f0e:	6013      	str	r3, [r2, #0]
 8005f10:	e02e      	b.n	8005f70 <HAL_RCC_OscConfig+0xd4>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10c      	bne.n	8005f34 <HAL_RCC_OscConfig+0x98>
 8005f1a:	4b82      	ldr	r3, [pc, #520]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a81      	ldr	r2, [pc, #516]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f24:	6013      	str	r3, [r2, #0]
 8005f26:	4b7f      	ldr	r3, [pc, #508]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a7e      	ldr	r2, [pc, #504]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f30:	6013      	str	r3, [r2, #0]
 8005f32:	e01d      	b.n	8005f70 <HAL_RCC_OscConfig+0xd4>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f3c:	d10c      	bne.n	8005f58 <HAL_RCC_OscConfig+0xbc>
 8005f3e:	4b79      	ldr	r3, [pc, #484]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a78      	ldr	r2, [pc, #480]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f48:	6013      	str	r3, [r2, #0]
 8005f4a:	4b76      	ldr	r3, [pc, #472]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a75      	ldr	r2, [pc, #468]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f54:	6013      	str	r3, [r2, #0]
 8005f56:	e00b      	b.n	8005f70 <HAL_RCC_OscConfig+0xd4>
 8005f58:	4b72      	ldr	r3, [pc, #456]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a71      	ldr	r2, [pc, #452]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	4b6f      	ldr	r3, [pc, #444]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a6e      	ldr	r2, [pc, #440]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d013      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f78:	f7fb fef4 	bl	8001d64 <HAL_GetTick>
 8005f7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f7e:	e008      	b.n	8005f92 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f80:	f7fb fef0 	bl	8001d64 <HAL_GetTick>
 8005f84:	4602      	mov	r2, r0
 8005f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	2b64      	cmp	r3, #100	; 0x64
 8005f8c:	d901      	bls.n	8005f92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e38d      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f92:	4b64      	ldr	r3, [pc, #400]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d0f0      	beq.n	8005f80 <HAL_RCC_OscConfig+0xe4>
 8005f9e:	e014      	b.n	8005fca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa0:	f7fb fee0 	bl	8001d64 <HAL_GetTick>
 8005fa4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005fa6:	e008      	b.n	8005fba <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005fa8:	f7fb fedc 	bl	8001d64 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b64      	cmp	r3, #100	; 0x64
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e379      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005fba:	4b5a      	ldr	r3, [pc, #360]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d1f0      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x10c>
 8005fc6:	e000      	b.n	8005fca <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 0302 	and.w	r3, r3, #2
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 80ae 	beq.w	8006134 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fd8:	4b52      	ldr	r3, [pc, #328]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005fe0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005fe2:	4b50      	ldr	r3, [pc, #320]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8005fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe6:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005fe8:	6a3b      	ldr	r3, [r7, #32]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d007      	beq.n	8005ffe <HAL_RCC_OscConfig+0x162>
 8005fee:	6a3b      	ldr	r3, [r7, #32]
 8005ff0:	2b18      	cmp	r3, #24
 8005ff2:	d13a      	bne.n	800606a <HAL_RCC_OscConfig+0x1ce>
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	f003 0303 	and.w	r3, r3, #3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d135      	bne.n	800606a <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ffe:	4b49      	ldr	r3, [pc, #292]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0304 	and.w	r3, r3, #4
 8006006:	2b00      	cmp	r3, #0
 8006008:	d005      	beq.n	8006016 <HAL_RCC_OscConfig+0x17a>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d101      	bne.n	8006016 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e34b      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006016:	f7fb feb1 	bl	8001d7c <HAL_GetREVID>
 800601a:	4602      	mov	r2, r0
 800601c:	f241 0303 	movw	r3, #4099	; 0x1003
 8006020:	429a      	cmp	r2, r3
 8006022:	d817      	bhi.n	8006054 <HAL_RCC_OscConfig+0x1b8>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	2b40      	cmp	r3, #64	; 0x40
 800602a:	d108      	bne.n	800603e <HAL_RCC_OscConfig+0x1a2>
 800602c:	4b3d      	ldr	r3, [pc, #244]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006034:	4a3b      	ldr	r2, [pc, #236]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006036:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800603a:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800603c:	e07a      	b.n	8006134 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800603e:	4b39      	ldr	r3, [pc, #228]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	031b      	lsls	r3, r3, #12
 800604c:	4935      	ldr	r1, [pc, #212]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 800604e:	4313      	orrs	r3, r2
 8006050:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006052:	e06f      	b.n	8006134 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006054:	4b33      	ldr	r3, [pc, #204]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	061b      	lsls	r3, r3, #24
 8006062:	4930      	ldr	r1, [pc, #192]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006064:	4313      	orrs	r3, r2
 8006066:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006068:	e064      	b.n	8006134 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d045      	beq.n	80060fe <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006072:	4b2c      	ldr	r3, [pc, #176]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f023 0219 	bic.w	r2, r3, #25
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	4929      	ldr	r1, [pc, #164]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006080:	4313      	orrs	r3, r2
 8006082:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006084:	f7fb fe6e 	bl	8001d64 <HAL_GetTick>
 8006088:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800608a:	e008      	b.n	800609e <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800608c:	f7fb fe6a 	bl	8001d64 <HAL_GetTick>
 8006090:	4602      	mov	r2, r0
 8006092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	2b02      	cmp	r3, #2
 8006098:	d901      	bls.n	800609e <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e307      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800609e:	4b21      	ldr	r3, [pc, #132]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0304 	and.w	r3, r3, #4
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d0f0      	beq.n	800608c <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060aa:	f7fb fe67 	bl	8001d7c <HAL_GetREVID>
 80060ae:	4602      	mov	r2, r0
 80060b0:	f241 0303 	movw	r3, #4099	; 0x1003
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d817      	bhi.n	80060e8 <HAL_RCC_OscConfig+0x24c>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	2b40      	cmp	r3, #64	; 0x40
 80060be:	d108      	bne.n	80060d2 <HAL_RCC_OscConfig+0x236>
 80060c0:	4b18      	ldr	r3, [pc, #96]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80060c8:	4a16      	ldr	r2, [pc, #88]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 80060ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060ce:	6053      	str	r3, [r2, #4]
 80060d0:	e030      	b.n	8006134 <HAL_RCC_OscConfig+0x298>
 80060d2:	4b14      	ldr	r3, [pc, #80]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	031b      	lsls	r3, r3, #12
 80060e0:	4910      	ldr	r1, [pc, #64]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	604b      	str	r3, [r1, #4]
 80060e6:	e025      	b.n	8006134 <HAL_RCC_OscConfig+0x298>
 80060e8:	4b0e      	ldr	r3, [pc, #56]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	061b      	lsls	r3, r3, #24
 80060f6:	490b      	ldr	r1, [pc, #44]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	604b      	str	r3, [r1, #4]
 80060fc:	e01a      	b.n	8006134 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060fe:	4b09      	ldr	r3, [pc, #36]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a08      	ldr	r2, [pc, #32]	; (8006124 <HAL_RCC_OscConfig+0x288>)
 8006104:	f023 0301 	bic.w	r3, r3, #1
 8006108:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800610a:	f7fb fe2b 	bl	8001d64 <HAL_GetTick>
 800610e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006110:	e00a      	b.n	8006128 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006112:	f7fb fe27 	bl	8001d64 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	2b02      	cmp	r3, #2
 800611e:	d903      	bls.n	8006128 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e2c4      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
 8006124:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006128:	4ba4      	ldr	r3, [pc, #656]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0304 	and.w	r3, r3, #4
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1ee      	bne.n	8006112 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0310 	and.w	r3, r3, #16
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 80a9 	beq.w	8006294 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006142:	4b9e      	ldr	r3, [pc, #632]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800614a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800614c:	4b9b      	ldr	r3, [pc, #620]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800614e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006150:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	2b08      	cmp	r3, #8
 8006156:	d007      	beq.n	8006168 <HAL_RCC_OscConfig+0x2cc>
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	2b18      	cmp	r3, #24
 800615c:	d13a      	bne.n	80061d4 <HAL_RCC_OscConfig+0x338>
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f003 0303 	and.w	r3, r3, #3
 8006164:	2b01      	cmp	r3, #1
 8006166:	d135      	bne.n	80061d4 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006168:	4b94      	ldr	r3, [pc, #592]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006170:	2b00      	cmp	r3, #0
 8006172:	d005      	beq.n	8006180 <HAL_RCC_OscConfig+0x2e4>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	2b80      	cmp	r3, #128	; 0x80
 800617a:	d001      	beq.n	8006180 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e296      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006180:	f7fb fdfc 	bl	8001d7c <HAL_GetREVID>
 8006184:	4602      	mov	r2, r0
 8006186:	f241 0303 	movw	r3, #4099	; 0x1003
 800618a:	429a      	cmp	r2, r3
 800618c:	d817      	bhi.n	80061be <HAL_RCC_OscConfig+0x322>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a1b      	ldr	r3, [r3, #32]
 8006192:	2b20      	cmp	r3, #32
 8006194:	d108      	bne.n	80061a8 <HAL_RCC_OscConfig+0x30c>
 8006196:	4b89      	ldr	r3, [pc, #548]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800619e:	4a87      	ldr	r2, [pc, #540]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80061a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80061a4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80061a6:	e075      	b.n	8006294 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80061a8:	4b84      	ldr	r3, [pc, #528]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a1b      	ldr	r3, [r3, #32]
 80061b4:	069b      	lsls	r3, r3, #26
 80061b6:	4981      	ldr	r1, [pc, #516]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80061b8:	4313      	orrs	r3, r2
 80061ba:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80061bc:	e06a      	b.n	8006294 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80061be:	4b7f      	ldr	r3, [pc, #508]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	061b      	lsls	r3, r3, #24
 80061cc:	497b      	ldr	r1, [pc, #492]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80061d2:	e05f      	b.n	8006294 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	69db      	ldr	r3, [r3, #28]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d042      	beq.n	8006262 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80061dc:	4b77      	ldr	r3, [pc, #476]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a76      	ldr	r2, [pc, #472]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80061e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061e8:	f7fb fdbc 	bl	8001d64 <HAL_GetTick>
 80061ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80061ee:	e008      	b.n	8006202 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80061f0:	f7fb fdb8 	bl	8001d64 <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d901      	bls.n	8006202 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e255      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006202:	4b6e      	ldr	r3, [pc, #440]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800620a:	2b00      	cmp	r3, #0
 800620c:	d0f0      	beq.n	80061f0 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800620e:	f7fb fdb5 	bl	8001d7c <HAL_GetREVID>
 8006212:	4602      	mov	r2, r0
 8006214:	f241 0303 	movw	r3, #4099	; 0x1003
 8006218:	429a      	cmp	r2, r3
 800621a:	d817      	bhi.n	800624c <HAL_RCC_OscConfig+0x3b0>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a1b      	ldr	r3, [r3, #32]
 8006220:	2b20      	cmp	r3, #32
 8006222:	d108      	bne.n	8006236 <HAL_RCC_OscConfig+0x39a>
 8006224:	4b65      	ldr	r3, [pc, #404]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800622c:	4a63      	ldr	r2, [pc, #396]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800622e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006232:	6053      	str	r3, [r2, #4]
 8006234:	e02e      	b.n	8006294 <HAL_RCC_OscConfig+0x3f8>
 8006236:	4b61      	ldr	r3, [pc, #388]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	069b      	lsls	r3, r3, #26
 8006244:	495d      	ldr	r1, [pc, #372]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006246:	4313      	orrs	r3, r2
 8006248:	604b      	str	r3, [r1, #4]
 800624a:	e023      	b.n	8006294 <HAL_RCC_OscConfig+0x3f8>
 800624c:	4b5b      	ldr	r3, [pc, #364]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	061b      	lsls	r3, r3, #24
 800625a:	4958      	ldr	r1, [pc, #352]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800625c:	4313      	orrs	r3, r2
 800625e:	60cb      	str	r3, [r1, #12]
 8006260:	e018      	b.n	8006294 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006262:	4b56      	ldr	r3, [pc, #344]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a55      	ldr	r2, [pc, #340]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006268:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800626c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800626e:	f7fb fd79 	bl	8001d64 <HAL_GetTick>
 8006272:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006274:	e008      	b.n	8006288 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006276:	f7fb fd75 	bl	8001d64 <HAL_GetTick>
 800627a:	4602      	mov	r2, r0
 800627c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	2b02      	cmp	r3, #2
 8006282:	d901      	bls.n	8006288 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e212      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006288:	4b4c      	ldr	r3, [pc, #304]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1f0      	bne.n	8006276 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 0308 	and.w	r3, r3, #8
 800629c:	2b00      	cmp	r3, #0
 800629e:	d036      	beq.n	800630e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d019      	beq.n	80062dc <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062a8:	4b44      	ldr	r3, [pc, #272]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80062aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ac:	4a43      	ldr	r2, [pc, #268]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80062ae:	f043 0301 	orr.w	r3, r3, #1
 80062b2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062b4:	f7fb fd56 	bl	8001d64 <HAL_GetTick>
 80062b8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80062ba:	e008      	b.n	80062ce <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80062bc:	f7fb fd52 	bl	8001d64 <HAL_GetTick>
 80062c0:	4602      	mov	r2, r0
 80062c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	2b02      	cmp	r3, #2
 80062c8:	d901      	bls.n	80062ce <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e1ef      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80062ce:	4b3b      	ldr	r3, [pc, #236]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80062d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062d2:	f003 0302 	and.w	r3, r3, #2
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d0f0      	beq.n	80062bc <HAL_RCC_OscConfig+0x420>
 80062da:	e018      	b.n	800630e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062dc:	4b37      	ldr	r3, [pc, #220]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80062de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062e0:	4a36      	ldr	r2, [pc, #216]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 80062e2:	f023 0301 	bic.w	r3, r3, #1
 80062e6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062e8:	f7fb fd3c 	bl	8001d64 <HAL_GetTick>
 80062ec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80062ee:	e008      	b.n	8006302 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80062f0:	f7fb fd38 	bl	8001d64 <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	2b02      	cmp	r3, #2
 80062fc:	d901      	bls.n	8006302 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e1d5      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006302:	4b2e      	ldr	r3, [pc, #184]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006304:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006306:	f003 0302 	and.w	r3, r3, #2
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1f0      	bne.n	80062f0 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0320 	and.w	r3, r3, #32
 8006316:	2b00      	cmp	r3, #0
 8006318:	d036      	beq.n	8006388 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d019      	beq.n	8006356 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006322:	4b26      	ldr	r3, [pc, #152]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a25      	ldr	r2, [pc, #148]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006328:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800632c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800632e:	f7fb fd19 	bl	8001d64 <HAL_GetTick>
 8006332:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006334:	e008      	b.n	8006348 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006336:	f7fb fd15 	bl	8001d64 <HAL_GetTick>
 800633a:	4602      	mov	r2, r0
 800633c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	2b02      	cmp	r3, #2
 8006342:	d901      	bls.n	8006348 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	e1b2      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006348:	4b1c      	ldr	r3, [pc, #112]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006350:	2b00      	cmp	r3, #0
 8006352:	d0f0      	beq.n	8006336 <HAL_RCC_OscConfig+0x49a>
 8006354:	e018      	b.n	8006388 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006356:	4b19      	ldr	r3, [pc, #100]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a18      	ldr	r2, [pc, #96]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800635c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006360:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006362:	f7fb fcff 	bl	8001d64 <HAL_GetTick>
 8006366:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006368:	e008      	b.n	800637c <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800636a:	f7fb fcfb 	bl	8001d64 <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	2b02      	cmp	r3, #2
 8006376:	d901      	bls.n	800637c <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8006378:	2303      	movs	r3, #3
 800637a:	e198      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800637c:	4b0f      	ldr	r3, [pc, #60]	; (80063bc <HAL_RCC_OscConfig+0x520>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1f0      	bne.n	800636a <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0304 	and.w	r3, r3, #4
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 8085 	beq.w	80064a0 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006396:	4b0a      	ldr	r3, [pc, #40]	; (80063c0 <HAL_RCC_OscConfig+0x524>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a09      	ldr	r2, [pc, #36]	; (80063c0 <HAL_RCC_OscConfig+0x524>)
 800639c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80063a2:	f7fb fcdf 	bl	8001d64 <HAL_GetTick>
 80063a6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063a8:	e00c      	b.n	80063c4 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80063aa:	f7fb fcdb 	bl	8001d64 <HAL_GetTick>
 80063ae:	4602      	mov	r2, r0
 80063b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b2:	1ad3      	subs	r3, r2, r3
 80063b4:	2b64      	cmp	r3, #100	; 0x64
 80063b6:	d905      	bls.n	80063c4 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80063b8:	2303      	movs	r3, #3
 80063ba:	e178      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
 80063bc:	58024400 	.word	0x58024400
 80063c0:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063c4:	4b96      	ldr	r3, [pc, #600]	; (8006620 <HAL_RCC_OscConfig+0x784>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d0ec      	beq.n	80063aa <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d106      	bne.n	80063e6 <HAL_RCC_OscConfig+0x54a>
 80063d8:	4b92      	ldr	r3, [pc, #584]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80063da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063dc:	4a91      	ldr	r2, [pc, #580]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80063de:	f043 0301 	orr.w	r3, r3, #1
 80063e2:	6713      	str	r3, [r2, #112]	; 0x70
 80063e4:	e02d      	b.n	8006442 <HAL_RCC_OscConfig+0x5a6>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d10c      	bne.n	8006408 <HAL_RCC_OscConfig+0x56c>
 80063ee:	4b8d      	ldr	r3, [pc, #564]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80063f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f2:	4a8c      	ldr	r2, [pc, #560]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80063f4:	f023 0301 	bic.w	r3, r3, #1
 80063f8:	6713      	str	r3, [r2, #112]	; 0x70
 80063fa:	4b8a      	ldr	r3, [pc, #552]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80063fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063fe:	4a89      	ldr	r2, [pc, #548]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006400:	f023 0304 	bic.w	r3, r3, #4
 8006404:	6713      	str	r3, [r2, #112]	; 0x70
 8006406:	e01c      	b.n	8006442 <HAL_RCC_OscConfig+0x5a6>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	2b05      	cmp	r3, #5
 800640e:	d10c      	bne.n	800642a <HAL_RCC_OscConfig+0x58e>
 8006410:	4b84      	ldr	r3, [pc, #528]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006414:	4a83      	ldr	r2, [pc, #524]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006416:	f043 0304 	orr.w	r3, r3, #4
 800641a:	6713      	str	r3, [r2, #112]	; 0x70
 800641c:	4b81      	ldr	r3, [pc, #516]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800641e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006420:	4a80      	ldr	r2, [pc, #512]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006422:	f043 0301 	orr.w	r3, r3, #1
 8006426:	6713      	str	r3, [r2, #112]	; 0x70
 8006428:	e00b      	b.n	8006442 <HAL_RCC_OscConfig+0x5a6>
 800642a:	4b7e      	ldr	r3, [pc, #504]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800642c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800642e:	4a7d      	ldr	r2, [pc, #500]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006430:	f023 0301 	bic.w	r3, r3, #1
 8006434:	6713      	str	r3, [r2, #112]	; 0x70
 8006436:	4b7b      	ldr	r3, [pc, #492]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800643a:	4a7a      	ldr	r2, [pc, #488]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800643c:	f023 0304 	bic.w	r3, r3, #4
 8006440:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d015      	beq.n	8006476 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800644a:	f7fb fc8b 	bl	8001d64 <HAL_GetTick>
 800644e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006450:	e00a      	b.n	8006468 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006452:	f7fb fc87 	bl	8001d64 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006460:	4293      	cmp	r3, r2
 8006462:	d901      	bls.n	8006468 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e122      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006468:	4b6e      	ldr	r3, [pc, #440]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800646a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800646c:	f003 0302 	and.w	r3, r3, #2
 8006470:	2b00      	cmp	r3, #0
 8006472:	d0ee      	beq.n	8006452 <HAL_RCC_OscConfig+0x5b6>
 8006474:	e014      	b.n	80064a0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006476:	f7fb fc75 	bl	8001d64 <HAL_GetTick>
 800647a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800647c:	e00a      	b.n	8006494 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800647e:	f7fb fc71 	bl	8001d64 <HAL_GetTick>
 8006482:	4602      	mov	r2, r0
 8006484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006486:	1ad3      	subs	r3, r2, r3
 8006488:	f241 3288 	movw	r2, #5000	; 0x1388
 800648c:	4293      	cmp	r3, r2
 800648e:	d901      	bls.n	8006494 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e10c      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006494:	4b63      	ldr	r3, [pc, #396]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006498:	f003 0302 	and.w	r3, r3, #2
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1ee      	bne.n	800647e <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 8101 	beq.w	80066ac <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80064aa:	4b5e      	ldr	r3, [pc, #376]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064b2:	2b18      	cmp	r3, #24
 80064b4:	f000 80bc 	beq.w	8006630 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064bc:	2b02      	cmp	r3, #2
 80064be:	f040 8095 	bne.w	80065ec <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064c2:	4b58      	ldr	r3, [pc, #352]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a57      	ldr	r2, [pc, #348]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80064c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80064cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ce:	f7fb fc49 	bl	8001d64 <HAL_GetTick>
 80064d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064d4:	e008      	b.n	80064e8 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064d6:	f7fb fc45 	bl	8001d64 <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d901      	bls.n	80064e8 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e0e2      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064e8:	4b4e      	ldr	r3, [pc, #312]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1f0      	bne.n	80064d6 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064f4:	4b4b      	ldr	r3, [pc, #300]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80064f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064f8:	4b4b      	ldr	r3, [pc, #300]	; (8006628 <HAL_RCC_OscConfig+0x78c>)
 80064fa:	4013      	ands	r3, r2
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006504:	0112      	lsls	r2, r2, #4
 8006506:	430a      	orrs	r2, r1
 8006508:	4946      	ldr	r1, [pc, #280]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800650a:	4313      	orrs	r3, r2
 800650c:	628b      	str	r3, [r1, #40]	; 0x28
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006512:	3b01      	subs	r3, #1
 8006514:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800651c:	3b01      	subs	r3, #1
 800651e:	025b      	lsls	r3, r3, #9
 8006520:	b29b      	uxth	r3, r3
 8006522:	431a      	orrs	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006528:	3b01      	subs	r3, #1
 800652a:	041b      	lsls	r3, r3, #16
 800652c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006530:	431a      	orrs	r2, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006536:	3b01      	subs	r3, #1
 8006538:	061b      	lsls	r3, r3, #24
 800653a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800653e:	4939      	ldr	r1, [pc, #228]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006540:	4313      	orrs	r3, r2
 8006542:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006544:	4b37      	ldr	r3, [pc, #220]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006548:	4a36      	ldr	r2, [pc, #216]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800654a:	f023 0301 	bic.w	r3, r3, #1
 800654e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006550:	4b34      	ldr	r3, [pc, #208]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006552:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006554:	4b35      	ldr	r3, [pc, #212]	; (800662c <HAL_RCC_OscConfig+0x790>)
 8006556:	4013      	ands	r3, r2
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800655c:	00d2      	lsls	r2, r2, #3
 800655e:	4931      	ldr	r1, [pc, #196]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006560:	4313      	orrs	r3, r2
 8006562:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006564:	4b2f      	ldr	r3, [pc, #188]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006568:	f023 020c 	bic.w	r2, r3, #12
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006570:	492c      	ldr	r1, [pc, #176]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006572:	4313      	orrs	r3, r2
 8006574:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006576:	4b2b      	ldr	r3, [pc, #172]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657a:	f023 0202 	bic.w	r2, r3, #2
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006582:	4928      	ldr	r1, [pc, #160]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006584:	4313      	orrs	r3, r2
 8006586:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006588:	4b26      	ldr	r3, [pc, #152]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800658a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658c:	4a25      	ldr	r2, [pc, #148]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800658e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006592:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006594:	4b23      	ldr	r3, [pc, #140]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006598:	4a22      	ldr	r2, [pc, #136]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 800659a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800659e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80065a0:	4b20      	ldr	r3, [pc, #128]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a4:	4a1f      	ldr	r2, [pc, #124]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80065ac:	4b1d      	ldr	r3, [pc, #116]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b0:	4a1c      	ldr	r2, [pc, #112]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065b2:	f043 0301 	orr.w	r3, r3, #1
 80065b6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065b8:	4b1a      	ldr	r3, [pc, #104]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a19      	ldr	r2, [pc, #100]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80065c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c4:	f7fb fbce 	bl	8001d64 <HAL_GetTick>
 80065c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80065ca:	e008      	b.n	80065de <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065cc:	f7fb fbca 	bl	8001d64 <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	2b02      	cmp	r3, #2
 80065d8:	d901      	bls.n	80065de <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 80065da:	2303      	movs	r3, #3
 80065dc:	e067      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80065de:	4b11      	ldr	r3, [pc, #68]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0f0      	beq.n	80065cc <HAL_RCC_OscConfig+0x730>
 80065ea:	e05f      	b.n	80066ac <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065ec:	4b0d      	ldr	r3, [pc, #52]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a0c      	ldr	r2, [pc, #48]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 80065f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80065f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f8:	f7fb fbb4 	bl	8001d64 <HAL_GetTick>
 80065fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80065fe:	e008      	b.n	8006612 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006600:	f7fb fbb0 	bl	8001d64 <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	2b02      	cmp	r3, #2
 800660c:	d901      	bls.n	8006612 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e04d      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006612:	4b04      	ldr	r3, [pc, #16]	; (8006624 <HAL_RCC_OscConfig+0x788>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1f0      	bne.n	8006600 <HAL_RCC_OscConfig+0x764>
 800661e:	e045      	b.n	80066ac <HAL_RCC_OscConfig+0x810>
 8006620:	58024800 	.word	0x58024800
 8006624:	58024400 	.word	0x58024400
 8006628:	fffffc0c 	.word	0xfffffc0c
 800662c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006630:	4b21      	ldr	r3, [pc, #132]	; (80066b8 <HAL_RCC_OscConfig+0x81c>)
 8006632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006634:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006636:	4b20      	ldr	r3, [pc, #128]	; (80066b8 <HAL_RCC_OscConfig+0x81c>)
 8006638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800663a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006640:	2b01      	cmp	r3, #1
 8006642:	d031      	beq.n	80066a8 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f003 0203 	and.w	r2, r3, #3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800664e:	429a      	cmp	r2, r3
 8006650:	d12a      	bne.n	80066a8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	091b      	lsrs	r3, r3, #4
 8006656:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800665e:	429a      	cmp	r2, r3
 8006660:	d122      	bne.n	80066a8 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800666c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800666e:	429a      	cmp	r2, r3
 8006670:	d11a      	bne.n	80066a8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	0a5b      	lsrs	r3, r3, #9
 8006676:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800667e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006680:	429a      	cmp	r2, r3
 8006682:	d111      	bne.n	80066a8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	0c1b      	lsrs	r3, r3, #16
 8006688:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006690:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006692:	429a      	cmp	r2, r3
 8006694:	d108      	bne.n	80066a8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	0e1b      	lsrs	r3, r3, #24
 800669a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066a2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d001      	beq.n	80066ac <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e000      	b.n	80066ae <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3730      	adds	r7, #48	; 0x30
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	58024400 	.word	0x58024400

080066bc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b086      	sub	sp, #24
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d101      	bne.n	80066d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e19c      	b.n	8006a0a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066d0:	4b8a      	ldr	r3, [pc, #552]	; (80068fc <HAL_RCC_ClockConfig+0x240>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 030f 	and.w	r3, r3, #15
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d910      	bls.n	8006700 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066de:	4b87      	ldr	r3, [pc, #540]	; (80068fc <HAL_RCC_ClockConfig+0x240>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f023 020f 	bic.w	r2, r3, #15
 80066e6:	4985      	ldr	r1, [pc, #532]	; (80068fc <HAL_RCC_ClockConfig+0x240>)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066ee:	4b83      	ldr	r3, [pc, #524]	; (80068fc <HAL_RCC_ClockConfig+0x240>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 030f 	and.w	r3, r3, #15
 80066f6:	683a      	ldr	r2, [r7, #0]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d001      	beq.n	8006700 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e184      	b.n	8006a0a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	2b00      	cmp	r3, #0
 800670a:	d010      	beq.n	800672e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	691a      	ldr	r2, [r3, #16]
 8006710:	4b7b      	ldr	r3, [pc, #492]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 8006712:	699b      	ldr	r3, [r3, #24]
 8006714:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006718:	429a      	cmp	r2, r3
 800671a:	d908      	bls.n	800672e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800671c:	4b78      	ldr	r3, [pc, #480]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	4975      	ldr	r1, [pc, #468]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800672a:	4313      	orrs	r3, r2
 800672c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0308 	and.w	r3, r3, #8
 8006736:	2b00      	cmp	r3, #0
 8006738:	d010      	beq.n	800675c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	695a      	ldr	r2, [r3, #20]
 800673e:	4b70      	ldr	r3, [pc, #448]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006746:	429a      	cmp	r2, r3
 8006748:	d908      	bls.n	800675c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800674a:	4b6d      	ldr	r3, [pc, #436]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800674c:	69db      	ldr	r3, [r3, #28]
 800674e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	695b      	ldr	r3, [r3, #20]
 8006756:	496a      	ldr	r1, [pc, #424]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 8006758:	4313      	orrs	r3, r2
 800675a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0310 	and.w	r3, r3, #16
 8006764:	2b00      	cmp	r3, #0
 8006766:	d010      	beq.n	800678a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	699a      	ldr	r2, [r3, #24]
 800676c:	4b64      	ldr	r3, [pc, #400]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800676e:	69db      	ldr	r3, [r3, #28]
 8006770:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006774:	429a      	cmp	r2, r3
 8006776:	d908      	bls.n	800678a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006778:	4b61      	ldr	r3, [pc, #388]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800677a:	69db      	ldr	r3, [r3, #28]
 800677c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	495e      	ldr	r1, [pc, #376]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 8006786:	4313      	orrs	r3, r2
 8006788:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d010      	beq.n	80067b8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	69da      	ldr	r2, [r3, #28]
 800679a:	4b59      	ldr	r3, [pc, #356]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800679c:	6a1b      	ldr	r3, [r3, #32]
 800679e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d908      	bls.n	80067b8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80067a6:	4b56      	ldr	r3, [pc, #344]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	4953      	ldr	r1, [pc, #332]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80067b4:	4313      	orrs	r3, r2
 80067b6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 0302 	and.w	r3, r3, #2
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d010      	beq.n	80067e6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	68da      	ldr	r2, [r3, #12]
 80067c8:	4b4d      	ldr	r3, [pc, #308]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	f003 030f 	and.w	r3, r3, #15
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d908      	bls.n	80067e6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067d4:	4b4a      	ldr	r3, [pc, #296]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80067d6:	699b      	ldr	r3, [r3, #24]
 80067d8:	f023 020f 	bic.w	r2, r3, #15
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	4947      	ldr	r1, [pc, #284]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80067e2:	4313      	orrs	r3, r2
 80067e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 0301 	and.w	r3, r3, #1
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d055      	beq.n	800689e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80067f2:	4b43      	ldr	r3, [pc, #268]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80067f4:	699b      	ldr	r3, [r3, #24]
 80067f6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	4940      	ldr	r1, [pc, #256]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 8006800:	4313      	orrs	r3, r2
 8006802:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	2b02      	cmp	r3, #2
 800680a:	d107      	bne.n	800681c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800680c:	4b3c      	ldr	r3, [pc, #240]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006814:	2b00      	cmp	r3, #0
 8006816:	d121      	bne.n	800685c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e0f6      	b.n	8006a0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	2b03      	cmp	r3, #3
 8006822:	d107      	bne.n	8006834 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006824:	4b36      	ldr	r3, [pc, #216]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800682c:	2b00      	cmp	r3, #0
 800682e:	d115      	bne.n	800685c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e0ea      	b.n	8006a0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d107      	bne.n	800684c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800683c:	4b30      	ldr	r3, [pc, #192]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006844:	2b00      	cmp	r3, #0
 8006846:	d109      	bne.n	800685c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e0de      	b.n	8006a0a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800684c:	4b2c      	ldr	r3, [pc, #176]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0304 	and.w	r3, r3, #4
 8006854:	2b00      	cmp	r3, #0
 8006856:	d101      	bne.n	800685c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e0d6      	b.n	8006a0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800685c:	4b28      	ldr	r3, [pc, #160]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	f023 0207 	bic.w	r2, r3, #7
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	4925      	ldr	r1, [pc, #148]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800686a:	4313      	orrs	r3, r2
 800686c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800686e:	f7fb fa79 	bl	8001d64 <HAL_GetTick>
 8006872:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006874:	e00a      	b.n	800688c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006876:	f7fb fa75 	bl	8001d64 <HAL_GetTick>
 800687a:	4602      	mov	r2, r0
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	1ad3      	subs	r3, r2, r3
 8006880:	f241 3288 	movw	r2, #5000	; 0x1388
 8006884:	4293      	cmp	r3, r2
 8006886:	d901      	bls.n	800688c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e0be      	b.n	8006a0a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800688c:	4b1c      	ldr	r3, [pc, #112]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	429a      	cmp	r2, r3
 800689c:	d1eb      	bne.n	8006876 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0302 	and.w	r3, r3, #2
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d010      	beq.n	80068cc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	68da      	ldr	r2, [r3, #12]
 80068ae:	4b14      	ldr	r3, [pc, #80]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	f003 030f 	and.w	r3, r3, #15
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d208      	bcs.n	80068cc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068ba:	4b11      	ldr	r3, [pc, #68]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	f023 020f 	bic.w	r2, r3, #15
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	490e      	ldr	r1, [pc, #56]	; (8006900 <HAL_RCC_ClockConfig+0x244>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80068cc:	4b0b      	ldr	r3, [pc, #44]	; (80068fc <HAL_RCC_ClockConfig+0x240>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 030f 	and.w	r3, r3, #15
 80068d4:	683a      	ldr	r2, [r7, #0]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d214      	bcs.n	8006904 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068da:	4b08      	ldr	r3, [pc, #32]	; (80068fc <HAL_RCC_ClockConfig+0x240>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f023 020f 	bic.w	r2, r3, #15
 80068e2:	4906      	ldr	r1, [pc, #24]	; (80068fc <HAL_RCC_ClockConfig+0x240>)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ea:	4b04      	ldr	r3, [pc, #16]	; (80068fc <HAL_RCC_ClockConfig+0x240>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 030f 	and.w	r3, r3, #15
 80068f2:	683a      	ldr	r2, [r7, #0]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d005      	beq.n	8006904 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e086      	b.n	8006a0a <HAL_RCC_ClockConfig+0x34e>
 80068fc:	52002000 	.word	0x52002000
 8006900:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0304 	and.w	r3, r3, #4
 800690c:	2b00      	cmp	r3, #0
 800690e:	d010      	beq.n	8006932 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	691a      	ldr	r2, [r3, #16]
 8006914:	4b3f      	ldr	r3, [pc, #252]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800691c:	429a      	cmp	r2, r3
 800691e:	d208      	bcs.n	8006932 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006920:	4b3c      	ldr	r3, [pc, #240]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	691b      	ldr	r3, [r3, #16]
 800692c:	4939      	ldr	r1, [pc, #228]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 800692e:	4313      	orrs	r3, r2
 8006930:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0308 	and.w	r3, r3, #8
 800693a:	2b00      	cmp	r3, #0
 800693c:	d010      	beq.n	8006960 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	695a      	ldr	r2, [r3, #20]
 8006942:	4b34      	ldr	r3, [pc, #208]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 8006944:	69db      	ldr	r3, [r3, #28]
 8006946:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800694a:	429a      	cmp	r2, r3
 800694c:	d208      	bcs.n	8006960 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800694e:	4b31      	ldr	r3, [pc, #196]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 8006950:	69db      	ldr	r3, [r3, #28]
 8006952:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	492e      	ldr	r1, [pc, #184]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 800695c:	4313      	orrs	r3, r2
 800695e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0310 	and.w	r3, r3, #16
 8006968:	2b00      	cmp	r3, #0
 800696a:	d010      	beq.n	800698e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	699a      	ldr	r2, [r3, #24]
 8006970:	4b28      	ldr	r3, [pc, #160]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 8006972:	69db      	ldr	r3, [r3, #28]
 8006974:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006978:	429a      	cmp	r2, r3
 800697a:	d208      	bcs.n	800698e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800697c:	4b25      	ldr	r3, [pc, #148]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	4922      	ldr	r1, [pc, #136]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 800698a:	4313      	orrs	r3, r2
 800698c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0320 	and.w	r3, r3, #32
 8006996:	2b00      	cmp	r3, #0
 8006998:	d010      	beq.n	80069bc <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	69da      	ldr	r2, [r3, #28]
 800699e:	4b1d      	ldr	r3, [pc, #116]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d208      	bcs.n	80069bc <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80069aa:	4b1a      	ldr	r3, [pc, #104]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 80069ac:	6a1b      	ldr	r3, [r3, #32]
 80069ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	4917      	ldr	r1, [pc, #92]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80069bc:	f000 f834 	bl	8006a28 <HAL_RCC_GetSysClockFreq>
 80069c0:	4601      	mov	r1, r0
 80069c2:	4b14      	ldr	r3, [pc, #80]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	0a1b      	lsrs	r3, r3, #8
 80069c8:	f003 030f 	and.w	r3, r3, #15
 80069cc:	4a12      	ldr	r2, [pc, #72]	; (8006a18 <HAL_RCC_ClockConfig+0x35c>)
 80069ce:	5cd3      	ldrb	r3, [r2, r3]
 80069d0:	f003 031f 	and.w	r3, r3, #31
 80069d4:	fa21 f303 	lsr.w	r3, r1, r3
 80069d8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80069da:	4b0e      	ldr	r3, [pc, #56]	; (8006a14 <HAL_RCC_ClockConfig+0x358>)
 80069dc:	699b      	ldr	r3, [r3, #24]
 80069de:	f003 030f 	and.w	r3, r3, #15
 80069e2:	4a0d      	ldr	r2, [pc, #52]	; (8006a18 <HAL_RCC_ClockConfig+0x35c>)
 80069e4:	5cd3      	ldrb	r3, [r2, r3]
 80069e6:	f003 031f 	and.w	r3, r3, #31
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	fa22 f303 	lsr.w	r3, r2, r3
 80069f0:	4a0a      	ldr	r2, [pc, #40]	; (8006a1c <HAL_RCC_ClockConfig+0x360>)
 80069f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80069f4:	4a0a      	ldr	r2, [pc, #40]	; (8006a20 <HAL_RCC_ClockConfig+0x364>)
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80069fa:	4b0a      	ldr	r3, [pc, #40]	; (8006a24 <HAL_RCC_ClockConfig+0x368>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7fa faa4 	bl	8000f4c <HAL_InitTick>
 8006a04:	4603      	mov	r3, r0
 8006a06:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	58024400 	.word	0x58024400
 8006a18:	0801dc78 	.word	0x0801dc78
 8006a1c:	24000004 	.word	0x24000004
 8006a20:	24000000 	.word	0x24000000
 8006a24:	24000008 	.word	0x24000008

08006a28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b089      	sub	sp, #36	; 0x24
 8006a2c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a2e:	4baf      	ldr	r3, [pc, #700]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a36:	2b18      	cmp	r3, #24
 8006a38:	f200 814e 	bhi.w	8006cd8 <HAL_RCC_GetSysClockFreq+0x2b0>
 8006a3c:	a201      	add	r2, pc, #4	; (adr r2, 8006a44 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a42:	bf00      	nop
 8006a44:	08006aa9 	.word	0x08006aa9
 8006a48:	08006cd9 	.word	0x08006cd9
 8006a4c:	08006cd9 	.word	0x08006cd9
 8006a50:	08006cd9 	.word	0x08006cd9
 8006a54:	08006cd9 	.word	0x08006cd9
 8006a58:	08006cd9 	.word	0x08006cd9
 8006a5c:	08006cd9 	.word	0x08006cd9
 8006a60:	08006cd9 	.word	0x08006cd9
 8006a64:	08006acf 	.word	0x08006acf
 8006a68:	08006cd9 	.word	0x08006cd9
 8006a6c:	08006cd9 	.word	0x08006cd9
 8006a70:	08006cd9 	.word	0x08006cd9
 8006a74:	08006cd9 	.word	0x08006cd9
 8006a78:	08006cd9 	.word	0x08006cd9
 8006a7c:	08006cd9 	.word	0x08006cd9
 8006a80:	08006cd9 	.word	0x08006cd9
 8006a84:	08006ad5 	.word	0x08006ad5
 8006a88:	08006cd9 	.word	0x08006cd9
 8006a8c:	08006cd9 	.word	0x08006cd9
 8006a90:	08006cd9 	.word	0x08006cd9
 8006a94:	08006cd9 	.word	0x08006cd9
 8006a98:	08006cd9 	.word	0x08006cd9
 8006a9c:	08006cd9 	.word	0x08006cd9
 8006aa0:	08006cd9 	.word	0x08006cd9
 8006aa4:	08006adb 	.word	0x08006adb
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006aa8:	4b90      	ldr	r3, [pc, #576]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0320 	and.w	r3, r3, #32
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d009      	beq.n	8006ac8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ab4:	4b8d      	ldr	r3, [pc, #564]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	08db      	lsrs	r3, r3, #3
 8006aba:	f003 0303 	and.w	r3, r3, #3
 8006abe:	4a8c      	ldr	r2, [pc, #560]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8006ac4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8006ac6:	e10a      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006ac8:	4b89      	ldr	r3, [pc, #548]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006aca:	61bb      	str	r3, [r7, #24]
    break;
 8006acc:	e107      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006ace:	4b89      	ldr	r3, [pc, #548]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006ad0:	61bb      	str	r3, [r7, #24]
    break;
 8006ad2:	e104      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006ad4:	4b88      	ldr	r3, [pc, #544]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8006ad6:	61bb      	str	r3, [r7, #24]
    break;
 8006ad8:	e101      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ada:	4b84      	ldr	r3, [pc, #528]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ade:	f003 0303 	and.w	r3, r3, #3
 8006ae2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006ae4:	4b81      	ldr	r3, [pc, #516]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae8:	091b      	lsrs	r3, r3, #4
 8006aea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006aee:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006af0:	4b7e      	ldr	r3, [pc, #504]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af4:	f003 0301 	and.w	r3, r3, #1
 8006af8:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006afa:	4b7c      	ldr	r3, [pc, #496]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006afc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006afe:	08db      	lsrs	r3, r3, #3
 8006b00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	fb02 f303 	mul.w	r3, r2, r3
 8006b0a:	ee07 3a90 	vmov	s15, r3
 8006b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b12:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f000 80da 	beq.w	8006cd2 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d05a      	beq.n	8006bda <HAL_RCC_GetSysClockFreq+0x1b2>
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d302      	bcc.n	8006b2e <HAL_RCC_GetSysClockFreq+0x106>
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	d078      	beq.n	8006c1e <HAL_RCC_GetSysClockFreq+0x1f6>
 8006b2c:	e099      	b.n	8006c62 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b2e:	4b6f      	ldr	r3, [pc, #444]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0320 	and.w	r3, r3, #32
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d02d      	beq.n	8006b96 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006b3a:	4b6c      	ldr	r3, [pc, #432]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	08db      	lsrs	r3, r3, #3
 8006b40:	f003 0303 	and.w	r3, r3, #3
 8006b44:	4a6a      	ldr	r2, [pc, #424]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006b46:	fa22 f303 	lsr.w	r3, r2, r3
 8006b4a:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	ee07 3a90 	vmov	s15, r3
 8006b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	ee07 3a90 	vmov	s15, r3
 8006b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b64:	4b61      	ldr	r3, [pc, #388]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b6c:	ee07 3a90 	vmov	s15, r3
 8006b70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b74:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b78:	eddf 5a60 	vldr	s11, [pc, #384]	; 8006cfc <HAL_RCC_GetSysClockFreq+0x2d4>
 8006b7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b84:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b90:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006b94:	e087      	b.n	8006ca6 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	ee07 3a90 	vmov	s15, r3
 8006b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ba0:	eddf 6a57 	vldr	s13, [pc, #348]	; 8006d00 <HAL_RCC_GetSysClockFreq+0x2d8>
 8006ba4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ba8:	4b50      	ldr	r3, [pc, #320]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bb0:	ee07 3a90 	vmov	s15, r3
 8006bb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bb8:	ed97 6a02 	vldr	s12, [r7, #8]
 8006bbc:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8006cfc <HAL_RCC_GetSysClockFreq+0x2d4>
 8006bc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006bcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bd4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bd8:	e065      	b.n	8006ca6 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	ee07 3a90 	vmov	s15, r3
 8006be0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006be4:	eddf 6a47 	vldr	s13, [pc, #284]	; 8006d04 <HAL_RCC_GetSysClockFreq+0x2dc>
 8006be8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bec:	4b3f      	ldr	r3, [pc, #252]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bf4:	ee07 3a90 	vmov	s15, r3
 8006bf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bfc:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c00:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8006cfc <HAL_RCC_GetSysClockFreq+0x2d4>
 8006c04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c0c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c1c:	e043      	b.n	8006ca6 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	ee07 3a90 	vmov	s15, r3
 8006c24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c28:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006d08 <HAL_RCC_GetSysClockFreq+0x2e0>
 8006c2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c30:	4b2e      	ldr	r3, [pc, #184]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c38:	ee07 3a90 	vmov	s15, r3
 8006c3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c40:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c44:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8006cfc <HAL_RCC_GetSysClockFreq+0x2d4>
 8006c48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c50:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c60:	e021      	b.n	8006ca6 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	ee07 3a90 	vmov	s15, r3
 8006c68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c6c:	eddf 6a25 	vldr	s13, [pc, #148]	; 8006d04 <HAL_RCC_GetSysClockFreq+0x2dc>
 8006c70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c74:	4b1d      	ldr	r3, [pc, #116]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c7c:	ee07 3a90 	vmov	s15, r3
 8006c80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c84:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c88:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8006cfc <HAL_RCC_GetSysClockFreq+0x2d4>
 8006c8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c94:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ca0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ca4:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006ca6:	4b11      	ldr	r3, [pc, #68]	; (8006cec <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006caa:	0a5b      	lsrs	r3, r3, #9
 8006cac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	ee07 3a90 	vmov	s15, r3
 8006cba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006cbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cca:	ee17 3a90 	vmov	r3, s15
 8006cce:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006cd0:	e005      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	61bb      	str	r3, [r7, #24]
    break;
 8006cd6:	e002      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8006cd8:	4b06      	ldr	r3, [pc, #24]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006cda:	61bb      	str	r3, [r7, #24]
    break;
 8006cdc:	bf00      	nop
  }

  return sysclockfreq;
 8006cde:	69bb      	ldr	r3, [r7, #24]
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3724      	adds	r7, #36	; 0x24
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	58024400 	.word	0x58024400
 8006cf0:	03d09000 	.word	0x03d09000
 8006cf4:	003d0900 	.word	0x003d0900
 8006cf8:	017d7840 	.word	0x017d7840
 8006cfc:	46000000 	.word	0x46000000
 8006d00:	4c742400 	.word	0x4c742400
 8006d04:	4a742400 	.word	0x4a742400
 8006d08:	4bbebc20 	.word	0x4bbebc20

08006d0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006d12:	f7ff fe89 	bl	8006a28 <HAL_RCC_GetSysClockFreq>
 8006d16:	4601      	mov	r1, r0
 8006d18:	4b10      	ldr	r3, [pc, #64]	; (8006d5c <HAL_RCC_GetHCLKFreq+0x50>)
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	0a1b      	lsrs	r3, r3, #8
 8006d1e:	f003 030f 	and.w	r3, r3, #15
 8006d22:	4a0f      	ldr	r2, [pc, #60]	; (8006d60 <HAL_RCC_GetHCLKFreq+0x54>)
 8006d24:	5cd3      	ldrb	r3, [r2, r3]
 8006d26:	f003 031f 	and.w	r3, r3, #31
 8006d2a:	fa21 f303 	lsr.w	r3, r1, r3
 8006d2e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d30:	4b0a      	ldr	r3, [pc, #40]	; (8006d5c <HAL_RCC_GetHCLKFreq+0x50>)
 8006d32:	699b      	ldr	r3, [r3, #24]
 8006d34:	f003 030f 	and.w	r3, r3, #15
 8006d38:	4a09      	ldr	r2, [pc, #36]	; (8006d60 <HAL_RCC_GetHCLKFreq+0x54>)
 8006d3a:	5cd3      	ldrb	r3, [r2, r3]
 8006d3c:	f003 031f 	and.w	r3, r3, #31
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	fa22 f303 	lsr.w	r3, r2, r3
 8006d46:	4a07      	ldr	r2, [pc, #28]	; (8006d64 <HAL_RCC_GetHCLKFreq+0x58>)
 8006d48:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006d4a:	4a07      	ldr	r2, [pc, #28]	; (8006d68 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006d50:	4b04      	ldr	r3, [pc, #16]	; (8006d64 <HAL_RCC_GetHCLKFreq+0x58>)
 8006d52:	681b      	ldr	r3, [r3, #0]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3708      	adds	r7, #8
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	58024400 	.word	0x58024400
 8006d60:	0801dc78 	.word	0x0801dc78
 8006d64:	24000004 	.word	0x24000004
 8006d68:	24000000 	.word	0x24000000

08006d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006d70:	f7ff ffcc 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8006d74:	4601      	mov	r1, r0
 8006d76:	4b06      	ldr	r3, [pc, #24]	; (8006d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d78:	69db      	ldr	r3, [r3, #28]
 8006d7a:	091b      	lsrs	r3, r3, #4
 8006d7c:	f003 0307 	and.w	r3, r3, #7
 8006d80:	4a04      	ldr	r2, [pc, #16]	; (8006d94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006d82:	5cd3      	ldrb	r3, [r2, r3]
 8006d84:	f003 031f 	and.w	r3, r3, #31
 8006d88:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	58024400 	.word	0x58024400
 8006d94:	0801dc78 	.word	0x0801dc78

08006d98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006d9c:	f7ff ffb6 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8006da0:	4601      	mov	r1, r0
 8006da2:	4b06      	ldr	r3, [pc, #24]	; (8006dbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8006da4:	69db      	ldr	r3, [r3, #28]
 8006da6:	0a1b      	lsrs	r3, r3, #8
 8006da8:	f003 0307 	and.w	r3, r3, #7
 8006dac:	4a04      	ldr	r2, [pc, #16]	; (8006dc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006dae:	5cd3      	ldrb	r3, [r2, r3]
 8006db0:	f003 031f 	and.w	r3, r3, #31
 8006db4:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	58024400 	.word	0x58024400
 8006dc0:	0801dc78 	.word	0x0801dc78

08006dc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	223f      	movs	r2, #63	; 0x3f
 8006dd2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006dd4:	4b1a      	ldr	r3, [pc, #104]	; (8006e40 <HAL_RCC_GetClockConfig+0x7c>)
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	f003 0207 	and.w	r2, r3, #7
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006de0:	4b17      	ldr	r3, [pc, #92]	; (8006e40 <HAL_RCC_GetClockConfig+0x7c>)
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006dec:	4b14      	ldr	r3, [pc, #80]	; (8006e40 <HAL_RCC_GetClockConfig+0x7c>)
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	f003 020f 	and.w	r2, r3, #15
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006df8:	4b11      	ldr	r3, [pc, #68]	; (8006e40 <HAL_RCC_GetClockConfig+0x7c>)
 8006dfa:	699b      	ldr	r3, [r3, #24]
 8006dfc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006e04:	4b0e      	ldr	r3, [pc, #56]	; (8006e40 <HAL_RCC_GetClockConfig+0x7c>)
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006e10:	4b0b      	ldr	r3, [pc, #44]	; (8006e40 <HAL_RCC_GetClockConfig+0x7c>)
 8006e12:	69db      	ldr	r3, [r3, #28]
 8006e14:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006e1c:	4b08      	ldr	r3, [pc, #32]	; (8006e40 <HAL_RCC_GetClockConfig+0x7c>)
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006e28:	4b06      	ldr	r3, [pc, #24]	; (8006e44 <HAL_RCC_GetClockConfig+0x80>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 020f 	and.w	r2, r3, #15
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	601a      	str	r2, [r3, #0]
}
 8006e34:	bf00      	nop
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr
 8006e40:	58024400 	.word	0x58024400
 8006e44:	52002000 	.word	0x52002000

08006e48 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b086      	sub	sp, #24
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e50:	2300      	movs	r3, #0
 8006e52:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e54:	2300      	movs	r3, #0
 8006e56:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d03d      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e6c:	d013      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8006e6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e72:	d802      	bhi.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d007      	beq.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006e78:	e01f      	b.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006e7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006e7e:	d013      	beq.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8006e80:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006e84:	d01c      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006e86:	e018      	b.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e88:	4baf      	ldr	r3, [pc, #700]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e8c:	4aae      	ldr	r2, [pc, #696]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006e8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006e94:	e015      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	3304      	adds	r3, #4
 8006e9a:	2102      	movs	r1, #2
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f001 f96f 	bl	8008180 <RCCEx_PLL2_Config>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006ea6:	e00c      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	3324      	adds	r3, #36	; 0x24
 8006eac:	2102      	movs	r1, #2
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f001 fa18 	bl	80082e4 <RCCEx_PLL3_Config>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006eb8:	e003      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	75fb      	strb	r3, [r7, #23]
      break;
 8006ebe:	e000      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8006ec0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ec2:	7dfb      	ldrb	r3, [r7, #23]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d109      	bne.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006ec8:	4b9f      	ldr	r3, [pc, #636]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ecc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ed4:	499c      	ldr	r1, [pc, #624]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	650b      	str	r3, [r1, #80]	; 0x50
 8006eda:	e001      	b.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006edc:	7dfb      	ldrb	r3, [r7, #23]
 8006ede:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d03d      	beq.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ef0:	2b04      	cmp	r3, #4
 8006ef2:	d826      	bhi.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8006ef4:	a201      	add	r2, pc, #4	; (adr r2, 8006efc <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8006ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006efa:	bf00      	nop
 8006efc:	08006f11 	.word	0x08006f11
 8006f00:	08006f1f 	.word	0x08006f1f
 8006f04:	08006f31 	.word	0x08006f31
 8006f08:	08006f49 	.word	0x08006f49
 8006f0c:	08006f49 	.word	0x08006f49
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f10:	4b8d      	ldr	r3, [pc, #564]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f14:	4a8c      	ldr	r2, [pc, #560]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006f16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f1c:	e015      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	3304      	adds	r3, #4
 8006f22:	2100      	movs	r1, #0
 8006f24:	4618      	mov	r0, r3
 8006f26:	f001 f92b 	bl	8008180 <RCCEx_PLL2_Config>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f2e:	e00c      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	3324      	adds	r3, #36	; 0x24
 8006f34:	2100      	movs	r1, #0
 8006f36:	4618      	mov	r0, r3
 8006f38:	f001 f9d4 	bl	80082e4 <RCCEx_PLL3_Config>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f40:	e003      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	75fb      	strb	r3, [r7, #23]
      break;
 8006f46:	e000      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8006f48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f4a:	7dfb      	ldrb	r3, [r7, #23]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d109      	bne.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f50:	4b7d      	ldr	r3, [pc, #500]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006f52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f54:	f023 0207 	bic.w	r2, r3, #7
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f5c:	497a      	ldr	r1, [pc, #488]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	650b      	str	r3, [r1, #80]	; 0x50
 8006f62:	e001      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f64:	7dfb      	ldrb	r3, [r7, #23]
 8006f66:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d03e      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f78:	2b80      	cmp	r3, #128	; 0x80
 8006f7a:	d01c      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8006f7c:	2b80      	cmp	r3, #128	; 0x80
 8006f7e:	d804      	bhi.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x142>
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d008      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006f84:	2b40      	cmp	r3, #64	; 0x40
 8006f86:	d00d      	beq.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006f88:	e01e      	b.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8006f8a:	2bc0      	cmp	r3, #192	; 0xc0
 8006f8c:	d01f      	beq.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x186>
 8006f8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f92:	d01e      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006f94:	e018      	b.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f96:	4b6c      	ldr	r3, [pc, #432]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f9a:	4a6b      	ldr	r2, [pc, #428]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006f9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006fa0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006fa2:	e017      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	3304      	adds	r3, #4
 8006fa8:	2100      	movs	r1, #0
 8006faa:	4618      	mov	r0, r3
 8006fac:	f001 f8e8 	bl	8008180 <RCCEx_PLL2_Config>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006fb4:	e00e      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	3324      	adds	r3, #36	; 0x24
 8006fba:	2100      	movs	r1, #0
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f001 f991 	bl	80082e4 <RCCEx_PLL3_Config>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006fc6:	e005      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	75fb      	strb	r3, [r7, #23]
      break;
 8006fcc:	e002      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8006fce:	bf00      	nop
 8006fd0:	e000      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8006fd2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fd4:	7dfb      	ldrb	r3, [r7, #23]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d109      	bne.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006fda:	4b5b      	ldr	r3, [pc, #364]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006fdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fde:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fe6:	4958      	ldr	r1, [pc, #352]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	650b      	str	r3, [r1, #80]	; 0x50
 8006fec:	e001      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fee:	7dfb      	ldrb	r3, [r7, #23]
 8006ff0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d044      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007004:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007008:	d01f      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800700a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800700e:	d805      	bhi.n	800701c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00a      	beq.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007014:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007018:	d00e      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 800701a:	e01f      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x214>
 800701c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007020:	d01f      	beq.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8007022:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007026:	d01e      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8007028:	e018      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800702a:	4b47      	ldr	r3, [pc, #284]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800702c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800702e:	4a46      	ldr	r2, [pc, #280]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007034:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007036:	e017      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	3304      	adds	r3, #4
 800703c:	2100      	movs	r1, #0
 800703e:	4618      	mov	r0, r3
 8007040:	f001 f89e 	bl	8008180 <RCCEx_PLL2_Config>
 8007044:	4603      	mov	r3, r0
 8007046:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007048:	e00e      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	3324      	adds	r3, #36	; 0x24
 800704e:	2100      	movs	r1, #0
 8007050:	4618      	mov	r0, r3
 8007052:	f001 f947 	bl	80082e4 <RCCEx_PLL3_Config>
 8007056:	4603      	mov	r3, r0
 8007058:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800705a:	e005      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	75fb      	strb	r3, [r7, #23]
      break;
 8007060:	e002      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8007062:	bf00      	nop
 8007064:	e000      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8007066:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007068:	7dfb      	ldrb	r3, [r7, #23]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10a      	bne.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800706e:	4b36      	ldr	r3, [pc, #216]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007072:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800707c:	4932      	ldr	r1, [pc, #200]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800707e:	4313      	orrs	r3, r2
 8007080:	658b      	str	r3, [r1, #88]	; 0x58
 8007082:	e001      	b.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007084:	7dfb      	ldrb	r3, [r7, #23]
 8007086:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007090:	2b00      	cmp	r3, #0
 8007092:	d044      	beq.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800709a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800709e:	d01f      	beq.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80070a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80070a4:	d805      	bhi.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00a      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x278>
 80070aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80070ae:	d00e      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x286>
 80070b0:	e01f      	b.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 80070b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80070b6:	d01f      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80070b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80070bc:	d01e      	beq.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80070be:	e018      	b.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070c0:	4b21      	ldr	r3, [pc, #132]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80070c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c4:	4a20      	ldr	r2, [pc, #128]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80070c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80070cc:	e017      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	3304      	adds	r3, #4
 80070d2:	2100      	movs	r1, #0
 80070d4:	4618      	mov	r0, r3
 80070d6:	f001 f853 	bl	8008180 <RCCEx_PLL2_Config>
 80070da:	4603      	mov	r3, r0
 80070dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80070de:	e00e      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	3324      	adds	r3, #36	; 0x24
 80070e4:	2100      	movs	r1, #0
 80070e6:	4618      	mov	r0, r3
 80070e8:	f001 f8fc 	bl	80082e4 <RCCEx_PLL3_Config>
 80070ec:	4603      	mov	r3, r0
 80070ee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80070f0:	e005      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	75fb      	strb	r3, [r7, #23]
      break;
 80070f6:	e002      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80070f8:	bf00      	nop
 80070fa:	e000      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80070fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070fe:	7dfb      	ldrb	r3, [r7, #23]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d10a      	bne.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007104:	4b10      	ldr	r3, [pc, #64]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007108:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007112:	490d      	ldr	r1, [pc, #52]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8007114:	4313      	orrs	r3, r2
 8007116:	658b      	str	r3, [r1, #88]	; 0x58
 8007118:	e001      	b.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800711a:	7dfb      	ldrb	r3, [r7, #23]
 800711c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007126:	2b00      	cmp	r3, #0
 8007128:	d035      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800712e:	2b10      	cmp	r3, #16
 8007130:	d00c      	beq.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x304>
 8007132:	2b10      	cmp	r3, #16
 8007134:	d802      	bhi.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8007136:	2b00      	cmp	r3, #0
 8007138:	d01b      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800713a:	e017      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x324>
 800713c:	2b20      	cmp	r3, #32
 800713e:	d00c      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x312>
 8007140:	2b30      	cmp	r3, #48	; 0x30
 8007142:	d018      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8007144:	e012      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x324>
 8007146:	bf00      	nop
 8007148:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800714c:	4baf      	ldr	r3, [pc, #700]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800714e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007150:	4aae      	ldr	r2, [pc, #696]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007152:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007156:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007158:	e00e      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	3304      	adds	r3, #4
 800715e:	2102      	movs	r1, #2
 8007160:	4618      	mov	r0, r3
 8007162:	f001 f80d 	bl	8008180 <RCCEx_PLL2_Config>
 8007166:	4603      	mov	r3, r0
 8007168:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800716a:	e005      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	75fb      	strb	r3, [r7, #23]
      break;
 8007170:	e002      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8007172:	bf00      	nop
 8007174:	e000      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8007176:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007178:	7dfb      	ldrb	r3, [r7, #23]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d109      	bne.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800717e:	4ba3      	ldr	r3, [pc, #652]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007182:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800718a:	49a0      	ldr	r1, [pc, #640]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800718c:	4313      	orrs	r3, r2
 800718e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007190:	e001      	b.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007192:	7dfb      	ldrb	r3, [r7, #23]
 8007194:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d042      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071aa:	d01f      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80071ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071b0:	d805      	bhi.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x376>
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00a      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x384>
 80071b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071ba:	d00e      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x392>
 80071bc:	e01f      	b.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 80071be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80071c2:	d01f      	beq.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80071c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80071c8:	d01e      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80071ca:	e018      	b.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071cc:	4b8f      	ldr	r3, [pc, #572]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80071ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d0:	4a8e      	ldr	r2, [pc, #568]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80071d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80071d8:	e017      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	3304      	adds	r3, #4
 80071de:	2100      	movs	r1, #0
 80071e0:	4618      	mov	r0, r3
 80071e2:	f000 ffcd 	bl	8008180 <RCCEx_PLL2_Config>
 80071e6:	4603      	mov	r3, r0
 80071e8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80071ea:	e00e      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3324      	adds	r3, #36	; 0x24
 80071f0:	2100      	movs	r1, #0
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 f876 	bl	80082e4 <RCCEx_PLL3_Config>
 80071f8:	4603      	mov	r3, r0
 80071fa:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80071fc:	e005      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	75fb      	strb	r3, [r7, #23]
      break;
 8007202:	e002      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8007204:	bf00      	nop
 8007206:	e000      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8007208:	bf00      	nop
    }

    if(ret == HAL_OK)
 800720a:	7dfb      	ldrb	r3, [r7, #23]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d109      	bne.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007210:	4b7e      	ldr	r3, [pc, #504]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007214:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800721c:	497b      	ldr	r1, [pc, #492]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800721e:	4313      	orrs	r3, r2
 8007220:	650b      	str	r3, [r1, #80]	; 0x50
 8007222:	e001      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007224:	7dfb      	ldrb	r3, [r7, #23]
 8007226:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d042      	beq.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007238:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800723c:	d01b      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800723e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007242:	d805      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007244:	2b00      	cmp	r3, #0
 8007246:	d022      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x446>
 8007248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800724c:	d00a      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800724e:	e01b      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8007250:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007254:	d01d      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8007256:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800725a:	d01c      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 800725c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007260:	d01b      	beq.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x452>
 8007262:	e011      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	3304      	adds	r3, #4
 8007268:	2101      	movs	r1, #1
 800726a:	4618      	mov	r0, r3
 800726c:	f000 ff88 	bl	8008180 <RCCEx_PLL2_Config>
 8007270:	4603      	mov	r3, r0
 8007272:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007274:	e012      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	3324      	adds	r3, #36	; 0x24
 800727a:	2101      	movs	r1, #1
 800727c:	4618      	mov	r0, r3
 800727e:	f001 f831 	bl	80082e4 <RCCEx_PLL3_Config>
 8007282:	4603      	mov	r3, r0
 8007284:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007286:	e009      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	75fb      	strb	r3, [r7, #23]
      break;
 800728c:	e006      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800728e:	bf00      	nop
 8007290:	e004      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8007292:	bf00      	nop
 8007294:	e002      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8007296:	bf00      	nop
 8007298:	e000      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800729a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800729c:	7dfb      	ldrb	r3, [r7, #23]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d109      	bne.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80072a2:	4b5a      	ldr	r3, [pc, #360]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80072a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072a6:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072ae:	4957      	ldr	r1, [pc, #348]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	650b      	str	r3, [r1, #80]	; 0x50
 80072b4:	e001      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072b6:	7dfb      	ldrb	r3, [r7, #23]
 80072b8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d044      	beq.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80072cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072d0:	d01b      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80072d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072d6:	d805      	bhi.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d022      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80072dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072e0:	d00a      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80072e2:	e01b      	b.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80072e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072e8:	d01d      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80072ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072ee:	d01c      	beq.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 80072f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80072f4:	d01b      	beq.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80072f6:	e011      	b.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	3304      	adds	r3, #4
 80072fc:	2101      	movs	r1, #1
 80072fe:	4618      	mov	r0, r3
 8007300:	f000 ff3e 	bl	8008180 <RCCEx_PLL2_Config>
 8007304:	4603      	mov	r3, r0
 8007306:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007308:	e012      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	3324      	adds	r3, #36	; 0x24
 800730e:	2101      	movs	r1, #1
 8007310:	4618      	mov	r0, r3
 8007312:	f000 ffe7 	bl	80082e4 <RCCEx_PLL3_Config>
 8007316:	4603      	mov	r3, r0
 8007318:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800731a:	e009      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	75fb      	strb	r3, [r7, #23]
      break;
 8007320:	e006      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8007322:	bf00      	nop
 8007324:	e004      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8007326:	bf00      	nop
 8007328:	e002      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800732a:	bf00      	nop
 800732c:	e000      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800732e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007330:	7dfb      	ldrb	r3, [r7, #23]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d10a      	bne.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007336:	4b35      	ldr	r3, [pc, #212]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800733a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007344:	4931      	ldr	r1, [pc, #196]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007346:	4313      	orrs	r3, r2
 8007348:	658b      	str	r3, [r1, #88]	; 0x58
 800734a:	e001      	b.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800734c:	7dfb      	ldrb	r3, [r7, #23]
 800734e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d02d      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007360:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007364:	d005      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8007366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800736a:	d009      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x538>
 800736c:	2b00      	cmp	r3, #0
 800736e:	d013      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8007370:	e00f      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007372:	4b26      	ldr	r3, [pc, #152]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007376:	4a25      	ldr	r2, [pc, #148]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800737c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800737e:	e00c      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	3304      	adds	r3, #4
 8007384:	2101      	movs	r1, #1
 8007386:	4618      	mov	r0, r3
 8007388:	f000 fefa 	bl	8008180 <RCCEx_PLL2_Config>
 800738c:	4603      	mov	r3, r0
 800738e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007390:	e003      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	75fb      	strb	r3, [r7, #23]
      break;
 8007396:	e000      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8007398:	bf00      	nop
    }

    if(ret == HAL_OK)
 800739a:	7dfb      	ldrb	r3, [r7, #23]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d109      	bne.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80073a0:	4b1a      	ldr	r3, [pc, #104]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80073a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073a4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073ac:	4917      	ldr	r1, [pc, #92]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80073ae:	4313      	orrs	r3, r2
 80073b0:	650b      	str	r3, [r1, #80]	; 0x50
 80073b2:	e001      	b.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073b4:	7dfb      	ldrb	r3, [r7, #23]
 80073b6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d035      	beq.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073c8:	2b03      	cmp	r3, #3
 80073ca:	d81b      	bhi.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80073cc:	a201      	add	r2, pc, #4	; (adr r2, 80073d4 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80073ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d2:	bf00      	nop
 80073d4:	08007411 	.word	0x08007411
 80073d8:	080073e5 	.word	0x080073e5
 80073dc:	080073f3 	.word	0x080073f3
 80073e0:	08007411 	.word	0x08007411
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073e4:	4b09      	ldr	r3, [pc, #36]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80073e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e8:	4a08      	ldr	r2, [pc, #32]	; (800740c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80073ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80073f0:	e00f      	b.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	3304      	adds	r3, #4
 80073f6:	2102      	movs	r1, #2
 80073f8:	4618      	mov	r0, r3
 80073fa:	f000 fec1 	bl	8008180 <RCCEx_PLL2_Config>
 80073fe:	4603      	mov	r3, r0
 8007400:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007402:	e006      	b.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	75fb      	strb	r3, [r7, #23]
      break;
 8007408:	e003      	b.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 800740a:	bf00      	nop
 800740c:	58024400 	.word	0x58024400
      break;
 8007410:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007412:	7dfb      	ldrb	r3, [r7, #23]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d109      	bne.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007418:	4bba      	ldr	r3, [pc, #744]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800741a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800741c:	f023 0203 	bic.w	r2, r3, #3
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007424:	49b7      	ldr	r1, [pc, #732]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007426:	4313      	orrs	r3, r2
 8007428:	64cb      	str	r3, [r1, #76]	; 0x4c
 800742a:	e001      	b.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800742c:	7dfb      	ldrb	r3, [r7, #23]
 800742e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007438:	2b00      	cmp	r3, #0
 800743a:	f000 8086 	beq.w	800754a <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800743e:	4bb2      	ldr	r3, [pc, #712]	; (8007708 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4ab1      	ldr	r2, [pc, #708]	; (8007708 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8007444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007448:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800744a:	f7fa fc8b 	bl	8001d64 <HAL_GetTick>
 800744e:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007450:	e009      	b.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007452:	f7fa fc87 	bl	8001d64 <HAL_GetTick>
 8007456:	4602      	mov	r2, r0
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	1ad3      	subs	r3, r2, r3
 800745c:	2b64      	cmp	r3, #100	; 0x64
 800745e:	d902      	bls.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	75fb      	strb	r3, [r7, #23]
        break;
 8007464:	e005      	b.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007466:	4ba8      	ldr	r3, [pc, #672]	; (8007708 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800746e:	2b00      	cmp	r3, #0
 8007470:	d0ef      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8007472:	7dfb      	ldrb	r3, [r7, #23]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d166      	bne.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007478:	4ba2      	ldr	r3, [pc, #648]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800747a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007482:	4053      	eors	r3, r2
 8007484:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007488:	2b00      	cmp	r3, #0
 800748a:	d013      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800748c:	4b9d      	ldr	r3, [pc, #628]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800748e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007490:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007494:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007496:	4b9b      	ldr	r3, [pc, #620]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749a:	4a9a      	ldr	r2, [pc, #616]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800749c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074a0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074a2:	4b98      	ldr	r3, [pc, #608]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80074a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074a6:	4a97      	ldr	r2, [pc, #604]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80074a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074ac:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80074ae:	4a95      	ldr	r2, [pc, #596]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80074ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074be:	d115      	bne.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c0:	f7fa fc50 	bl	8001d64 <HAL_GetTick>
 80074c4:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074c6:	e00b      	b.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074c8:	f7fa fc4c 	bl	8001d64 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d902      	bls.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	75fb      	strb	r3, [r7, #23]
            break;
 80074de:	e005      	b.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074e0:	4b88      	ldr	r3, [pc, #544]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80074e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074e4:	f003 0302 	and.w	r3, r3, #2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0ed      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 80074ec:	7dfb      	ldrb	r3, [r7, #23]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d126      	bne.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80074f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007500:	d10d      	bne.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8007502:	4b80      	ldr	r3, [pc, #512]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007510:	0919      	lsrs	r1, r3, #4
 8007512:	4b7e      	ldr	r3, [pc, #504]	; (800770c <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8007514:	400b      	ands	r3, r1
 8007516:	497b      	ldr	r1, [pc, #492]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007518:	4313      	orrs	r3, r2
 800751a:	610b      	str	r3, [r1, #16]
 800751c:	e005      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 800751e:	4b79      	ldr	r3, [pc, #484]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	4a78      	ldr	r2, [pc, #480]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007524:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007528:	6113      	str	r3, [r2, #16]
 800752a:	4b76      	ldr	r3, [pc, #472]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800752c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007534:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007538:	4972      	ldr	r1, [pc, #456]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800753a:	4313      	orrs	r3, r2
 800753c:	670b      	str	r3, [r1, #112]	; 0x70
 800753e:	e004      	b.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007540:	7dfb      	ldrb	r3, [r7, #23]
 8007542:	75bb      	strb	r3, [r7, #22]
 8007544:	e001      	b.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007546:	7dfb      	ldrb	r3, [r7, #23]
 8007548:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d07d      	beq.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800755a:	2b28      	cmp	r3, #40	; 0x28
 800755c:	d866      	bhi.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 800755e:	a201      	add	r2, pc, #4	; (adr r2, 8007564 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007564:	08007633 	.word	0x08007633
 8007568:	0800762d 	.word	0x0800762d
 800756c:	0800762d 	.word	0x0800762d
 8007570:	0800762d 	.word	0x0800762d
 8007574:	0800762d 	.word	0x0800762d
 8007578:	0800762d 	.word	0x0800762d
 800757c:	0800762d 	.word	0x0800762d
 8007580:	0800762d 	.word	0x0800762d
 8007584:	08007609 	.word	0x08007609
 8007588:	0800762d 	.word	0x0800762d
 800758c:	0800762d 	.word	0x0800762d
 8007590:	0800762d 	.word	0x0800762d
 8007594:	0800762d 	.word	0x0800762d
 8007598:	0800762d 	.word	0x0800762d
 800759c:	0800762d 	.word	0x0800762d
 80075a0:	0800762d 	.word	0x0800762d
 80075a4:	0800761b 	.word	0x0800761b
 80075a8:	0800762d 	.word	0x0800762d
 80075ac:	0800762d 	.word	0x0800762d
 80075b0:	0800762d 	.word	0x0800762d
 80075b4:	0800762d 	.word	0x0800762d
 80075b8:	0800762d 	.word	0x0800762d
 80075bc:	0800762d 	.word	0x0800762d
 80075c0:	0800762d 	.word	0x0800762d
 80075c4:	08007633 	.word	0x08007633
 80075c8:	0800762d 	.word	0x0800762d
 80075cc:	0800762d 	.word	0x0800762d
 80075d0:	0800762d 	.word	0x0800762d
 80075d4:	0800762d 	.word	0x0800762d
 80075d8:	0800762d 	.word	0x0800762d
 80075dc:	0800762d 	.word	0x0800762d
 80075e0:	0800762d 	.word	0x0800762d
 80075e4:	08007633 	.word	0x08007633
 80075e8:	0800762d 	.word	0x0800762d
 80075ec:	0800762d 	.word	0x0800762d
 80075f0:	0800762d 	.word	0x0800762d
 80075f4:	0800762d 	.word	0x0800762d
 80075f8:	0800762d 	.word	0x0800762d
 80075fc:	0800762d 	.word	0x0800762d
 8007600:	0800762d 	.word	0x0800762d
 8007604:	08007633 	.word	0x08007633
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	3304      	adds	r3, #4
 800760c:	2101      	movs	r1, #1
 800760e:	4618      	mov	r0, r3
 8007610:	f000 fdb6 	bl	8008180 <RCCEx_PLL2_Config>
 8007614:	4603      	mov	r3, r0
 8007616:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007618:	e00c      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	3324      	adds	r3, #36	; 0x24
 800761e:	2101      	movs	r1, #1
 8007620:	4618      	mov	r0, r3
 8007622:	f000 fe5f 	bl	80082e4 <RCCEx_PLL3_Config>
 8007626:	4603      	mov	r3, r0
 8007628:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800762a:	e003      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	75fb      	strb	r3, [r7, #23]
      break;
 8007630:	e000      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8007632:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007634:	7dfb      	ldrb	r3, [r7, #23]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d109      	bne.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800763a:	4b32      	ldr	r3, [pc, #200]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800763c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800763e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007646:	492f      	ldr	r1, [pc, #188]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007648:	4313      	orrs	r3, r2
 800764a:	654b      	str	r3, [r1, #84]	; 0x54
 800764c:	e001      	b.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800764e:	7dfb      	ldrb	r3, [r7, #23]
 8007650:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 0302 	and.w	r3, r3, #2
 800765a:	2b00      	cmp	r3, #0
 800765c:	d037      	beq.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007662:	2b05      	cmp	r3, #5
 8007664:	d820      	bhi.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8007666:	a201      	add	r2, pc, #4	; (adr r2, 800766c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8007668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800766c:	080076af 	.word	0x080076af
 8007670:	08007685 	.word	0x08007685
 8007674:	08007697 	.word	0x08007697
 8007678:	080076af 	.word	0x080076af
 800767c:	080076af 	.word	0x080076af
 8007680:	080076af 	.word	0x080076af
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	3304      	adds	r3, #4
 8007688:	2101      	movs	r1, #1
 800768a:	4618      	mov	r0, r3
 800768c:	f000 fd78 	bl	8008180 <RCCEx_PLL2_Config>
 8007690:	4603      	mov	r3, r0
 8007692:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007694:	e00c      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	3324      	adds	r3, #36	; 0x24
 800769a:	2101      	movs	r1, #1
 800769c:	4618      	mov	r0, r3
 800769e:	f000 fe21 	bl	80082e4 <RCCEx_PLL3_Config>
 80076a2:	4603      	mov	r3, r0
 80076a4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80076a6:	e003      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	75fb      	strb	r3, [r7, #23]
      break;
 80076ac:	e000      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 80076ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076b0:	7dfb      	ldrb	r3, [r7, #23]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d109      	bne.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80076b6:	4b13      	ldr	r3, [pc, #76]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80076b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ba:	f023 0207 	bic.w	r2, r3, #7
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076c2:	4910      	ldr	r1, [pc, #64]	; (8007704 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80076c4:	4313      	orrs	r3, r2
 80076c6:	654b      	str	r3, [r1, #84]	; 0x54
 80076c8:	e001      	b.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ca:	7dfb      	ldrb	r3, [r7, #23]
 80076cc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 0304 	and.w	r3, r3, #4
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d040      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076e0:	2b05      	cmp	r3, #5
 80076e2:	d827      	bhi.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80076e4:	a201      	add	r2, pc, #4	; (adr r2, 80076ec <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80076e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ea:	bf00      	nop
 80076ec:	0800773b 	.word	0x0800773b
 80076f0:	08007711 	.word	0x08007711
 80076f4:	08007723 	.word	0x08007723
 80076f8:	0800773b 	.word	0x0800773b
 80076fc:	0800773b 	.word	0x0800773b
 8007700:	0800773b 	.word	0x0800773b
 8007704:	58024400 	.word	0x58024400
 8007708:	58024800 	.word	0x58024800
 800770c:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	3304      	adds	r3, #4
 8007714:	2101      	movs	r1, #1
 8007716:	4618      	mov	r0, r3
 8007718:	f000 fd32 	bl	8008180 <RCCEx_PLL2_Config>
 800771c:	4603      	mov	r3, r0
 800771e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007720:	e00c      	b.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	3324      	adds	r3, #36	; 0x24
 8007726:	2101      	movs	r1, #1
 8007728:	4618      	mov	r0, r3
 800772a:	f000 fddb 	bl	80082e4 <RCCEx_PLL3_Config>
 800772e:	4603      	mov	r3, r0
 8007730:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007732:	e003      	b.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	75fb      	strb	r3, [r7, #23]
      break;
 8007738:	e000      	b.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 800773a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800773c:	7dfb      	ldrb	r3, [r7, #23]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10a      	bne.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007742:	4bb2      	ldr	r3, [pc, #712]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007746:	f023 0207 	bic.w	r2, r3, #7
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007750:	49ae      	ldr	r1, [pc, #696]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007752:	4313      	orrs	r3, r2
 8007754:	658b      	str	r3, [r1, #88]	; 0x58
 8007756:	e001      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007758:	7dfb      	ldrb	r3, [r7, #23]
 800775a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 0320 	and.w	r3, r3, #32
 8007764:	2b00      	cmp	r3, #0
 8007766:	d044      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800776e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007772:	d01b      	beq.n	80077ac <HAL_RCCEx_PeriphCLKConfig+0x964>
 8007774:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007778:	d805      	bhi.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800777a:	2b00      	cmp	r3, #0
 800777c:	d022      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 800777e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007782:	d00a      	beq.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x952>
 8007784:	e01b      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x976>
 8007786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800778a:	d01d      	beq.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x980>
 800778c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007790:	d01c      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x984>
 8007792:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007796:	d01b      	beq.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8007798:	e011      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	3304      	adds	r3, #4
 800779e:	2100      	movs	r1, #0
 80077a0:	4618      	mov	r0, r3
 80077a2:	f000 fced 	bl	8008180 <RCCEx_PLL2_Config>
 80077a6:	4603      	mov	r3, r0
 80077a8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80077aa:	e012      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	3324      	adds	r3, #36	; 0x24
 80077b0:	2102      	movs	r1, #2
 80077b2:	4618      	mov	r0, r3
 80077b4:	f000 fd96 	bl	80082e4 <RCCEx_PLL3_Config>
 80077b8:	4603      	mov	r3, r0
 80077ba:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80077bc:	e009      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	75fb      	strb	r3, [r7, #23]
      break;
 80077c2:	e006      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80077c4:	bf00      	nop
 80077c6:	e004      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80077c8:	bf00      	nop
 80077ca:	e002      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80077cc:	bf00      	nop
 80077ce:	e000      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80077d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077d2:	7dfb      	ldrb	r3, [r7, #23]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10a      	bne.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80077d8:	4b8c      	ldr	r3, [pc, #560]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80077da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077dc:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077e6:	4989      	ldr	r1, [pc, #548]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80077e8:	4313      	orrs	r3, r2
 80077ea:	654b      	str	r3, [r1, #84]	; 0x54
 80077ec:	e001      	b.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077ee:	7dfb      	ldrb	r3, [r7, #23]
 80077f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d044      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007804:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007808:	d01b      	beq.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 800780a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800780e:	d805      	bhi.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8007810:	2b00      	cmp	r3, #0
 8007812:	d022      	beq.n	800785a <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8007814:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007818:	d00a      	beq.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 800781a:	e01b      	b.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 800781c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007820:	d01d      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8007822:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007826:	d01c      	beq.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8007828:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800782c:	d01b      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 800782e:	e011      	b.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	3304      	adds	r3, #4
 8007834:	2100      	movs	r1, #0
 8007836:	4618      	mov	r0, r3
 8007838:	f000 fca2 	bl	8008180 <RCCEx_PLL2_Config>
 800783c:	4603      	mov	r3, r0
 800783e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007840:	e012      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	3324      	adds	r3, #36	; 0x24
 8007846:	2102      	movs	r1, #2
 8007848:	4618      	mov	r0, r3
 800784a:	f000 fd4b 	bl	80082e4 <RCCEx_PLL3_Config>
 800784e:	4603      	mov	r3, r0
 8007850:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007852:	e009      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	75fb      	strb	r3, [r7, #23]
      break;
 8007858:	e006      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800785a:	bf00      	nop
 800785c:	e004      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800785e:	bf00      	nop
 8007860:	e002      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8007862:	bf00      	nop
 8007864:	e000      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8007866:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007868:	7dfb      	ldrb	r3, [r7, #23]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d10a      	bne.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800786e:	4b67      	ldr	r3, [pc, #412]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007872:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800787c:	4963      	ldr	r1, [pc, #396]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800787e:	4313      	orrs	r3, r2
 8007880:	658b      	str	r3, [r1, #88]	; 0x58
 8007882:	e001      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007884:	7dfb      	ldrb	r3, [r7, #23]
 8007886:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007890:	2b00      	cmp	r3, #0
 8007892:	d044      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800789a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800789e:	d01b      	beq.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 80078a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078a4:	d805      	bhi.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d022      	beq.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80078aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078ae:	d00a      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80078b0:	e01b      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 80078b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078b6:	d01d      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80078b8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80078bc:	d01c      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 80078be:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80078c2:	d01b      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80078c4:	e011      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	3304      	adds	r3, #4
 80078ca:	2100      	movs	r1, #0
 80078cc:	4618      	mov	r0, r3
 80078ce:	f000 fc57 	bl	8008180 <RCCEx_PLL2_Config>
 80078d2:	4603      	mov	r3, r0
 80078d4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80078d6:	e012      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	3324      	adds	r3, #36	; 0x24
 80078dc:	2102      	movs	r1, #2
 80078de:	4618      	mov	r0, r3
 80078e0:	f000 fd00 	bl	80082e4 <RCCEx_PLL3_Config>
 80078e4:	4603      	mov	r3, r0
 80078e6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80078e8:	e009      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	75fb      	strb	r3, [r7, #23]
      break;
 80078ee:	e006      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80078f0:	bf00      	nop
 80078f2:	e004      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80078f4:	bf00      	nop
 80078f6:	e002      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80078f8:	bf00      	nop
 80078fa:	e000      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80078fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078fe:	7dfb      	ldrb	r3, [r7, #23]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d10a      	bne.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007904:	4b41      	ldr	r3, [pc, #260]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007908:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007912:	493e      	ldr	r1, [pc, #248]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007914:	4313      	orrs	r3, r2
 8007916:	658b      	str	r3, [r1, #88]	; 0x58
 8007918:	e001      	b.n	800791e <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800791a:	7dfb      	ldrb	r3, [r7, #23]
 800791c:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0308 	and.w	r3, r3, #8
 8007926:	2b00      	cmp	r3, #0
 8007928:	d01a      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007934:	d10a      	bne.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	3324      	adds	r3, #36	; 0x24
 800793a:	2102      	movs	r1, #2
 800793c:	4618      	mov	r0, r3
 800793e:	f000 fcd1 	bl	80082e4 <RCCEx_PLL3_Config>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	d001      	beq.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800794c:	4b2f      	ldr	r3, [pc, #188]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800794e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007950:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800795a:	492c      	ldr	r1, [pc, #176]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800795c:	4313      	orrs	r3, r2
 800795e:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 0310 	and.w	r3, r3, #16
 8007968:	2b00      	cmp	r3, #0
 800796a:	d01a      	beq.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007972:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007976:	d10a      	bne.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	3324      	adds	r3, #36	; 0x24
 800797c:	2102      	movs	r1, #2
 800797e:	4618      	mov	r0, r3
 8007980:	f000 fcb0 	bl	80082e4 <RCCEx_PLL3_Config>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d001      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800798e:	4b1f      	ldr	r3, [pc, #124]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007992:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800799c:	491b      	ldr	r1, [pc, #108]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800799e:	4313      	orrs	r3, r2
 80079a0:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d032      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80079b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079b8:	d00d      	beq.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 80079ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079be:	d016      	beq.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d111      	bne.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	3304      	adds	r3, #4
 80079c8:	2100      	movs	r1, #0
 80079ca:	4618      	mov	r0, r3
 80079cc:	f000 fbd8 	bl	8008180 <RCCEx_PLL2_Config>
 80079d0:	4603      	mov	r3, r0
 80079d2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80079d4:	e00c      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	3324      	adds	r3, #36	; 0x24
 80079da:	2102      	movs	r1, #2
 80079dc:	4618      	mov	r0, r3
 80079de:	f000 fc81 	bl	80082e4 <RCCEx_PLL3_Config>
 80079e2:	4603      	mov	r3, r0
 80079e4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80079e6:	e003      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	75fb      	strb	r3, [r7, #23]
      break;
 80079ec:	e000      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 80079ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079f0:	7dfb      	ldrb	r3, [r7, #23]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d10c      	bne.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80079f6:	4b05      	ldr	r3, [pc, #20]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80079f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007a04:	4901      	ldr	r1, [pc, #4]	; (8007a0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007a06:	4313      	orrs	r3, r2
 8007a08:	658b      	str	r3, [r1, #88]	; 0x58
 8007a0a:	e003      	b.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8007a0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a10:	7dfb      	ldrb	r3, [r7, #23]
 8007a12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d02f      	beq.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a26:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a2a:	d00c      	beq.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8007a2c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007a30:	d015      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8007a32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a36:	d10f      	bne.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a38:	4b79      	ldr	r3, [pc, #484]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a3c:	4a78      	ldr	r2, [pc, #480]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a42:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007a44:	e00c      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	3324      	adds	r3, #36	; 0x24
 8007a4a:	2101      	movs	r1, #1
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f000 fc49 	bl	80082e4 <RCCEx_PLL3_Config>
 8007a52:	4603      	mov	r3, r0
 8007a54:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8007a56:	e003      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	75fb      	strb	r3, [r7, #23]
      break;
 8007a5c:	e000      	b.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8007a5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a60:	7dfb      	ldrb	r3, [r7, #23]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10a      	bne.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007a66:	4b6e      	ldr	r3, [pc, #440]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a74:	496a      	ldr	r1, [pc, #424]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	654b      	str	r3, [r1, #84]	; 0x54
 8007a7a:	e001      	b.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a7c:	7dfb      	ldrb	r3, [r7, #23]
 8007a7e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d029      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d003      	beq.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8007a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a98:	d007      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8007a9a:	e00f      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a9c:	4b60      	ldr	r3, [pc, #384]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aa0:	4a5f      	ldr	r2, [pc, #380]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007aa2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007aa6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007aa8:	e00b      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	3304      	adds	r3, #4
 8007aae:	2102      	movs	r1, #2
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f000 fb65 	bl	8008180 <RCCEx_PLL2_Config>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007aba:	e002      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	75fb      	strb	r3, [r7, #23]
      break;
 8007ac0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ac2:	7dfb      	ldrb	r3, [r7, #23]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d109      	bne.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007ac8:	4b55      	ldr	r3, [pc, #340]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007acc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ad4:	4952      	ldr	r1, [pc, #328]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007ada:	e001      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007adc:	7dfb      	ldrb	r3, [r7, #23]
 8007ade:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00a      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	3324      	adds	r3, #36	; 0x24
 8007af0:	2102      	movs	r1, #2
 8007af2:	4618      	mov	r0, r3
 8007af4:	f000 fbf6 	bl	80082e4 <RCCEx_PLL3_Config>
 8007af8:	4603      	mov	r3, r0
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d001      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d02f      	beq.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007b12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b16:	d00c      	beq.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007b18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b1c:	d802      	bhi.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d011      	beq.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8007b22:	e00d      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8007b24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b28:	d00f      	beq.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8007b2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b2e:	d00e      	beq.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8007b30:	e006      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b32:	4b3b      	ldr	r3, [pc, #236]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b36:	4a3a      	ldr	r2, [pc, #232]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007b38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b3c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007b3e:	e007      	b.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	75fb      	strb	r3, [r7, #23]
      break;
 8007b44:	e004      	b.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8007b46:	bf00      	nop
 8007b48:	e002      	b.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8007b4a:	bf00      	nop
 8007b4c:	e000      	b.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8007b4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b50:	7dfb      	ldrb	r3, [r7, #23]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d109      	bne.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b56:	4b32      	ldr	r3, [pc, #200]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007b62:	492f      	ldr	r1, [pc, #188]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007b64:	4313      	orrs	r3, r2
 8007b66:	654b      	str	r3, [r1, #84]	; 0x54
 8007b68:	e001      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b6a:	7dfb      	ldrb	r3, [r7, #23]
 8007b6c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d008      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007b7a:	4b29      	ldr	r3, [pc, #164]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007b7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b86:	4926      	ldr	r1, [pc, #152]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d009      	beq.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007b98:	4b21      	ldr	r3, [pc, #132]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007b9a:	691b      	ldr	r3, [r3, #16]
 8007b9c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007ba6:	491e      	ldr	r1, [pc, #120]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d008      	beq.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007bb8:	4b19      	ldr	r3, [pc, #100]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007bba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bbc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bc4:	4916      	ldr	r1, [pc, #88]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00d      	beq.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007bd6:	4b12      	ldr	r3, [pc, #72]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	4a11      	ldr	r2, [pc, #68]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007bdc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007be0:	6113      	str	r3, [r2, #16]
 8007be2:	4b0f      	ldr	r3, [pc, #60]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007be4:	691a      	ldr	r2, [r3, #16]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007bec:	490c      	ldr	r1, [pc, #48]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	da08      	bge.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007bfa:	4b09      	ldr	r3, [pc, #36]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bfe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c06:	4906      	ldr	r1, [pc, #24]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8007c0c:	7dbb      	ldrb	r3, [r7, #22]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 8007c12:	2300      	movs	r3, #0
 8007c14:	e000      	b.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3718      	adds	r7, #24
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	58024400 	.word	0x58024400

08007c24 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007c28:	f7ff f870 	bl	8006d0c <HAL_RCC_GetHCLKFreq>
 8007c2c:	4601      	mov	r1, r0
 8007c2e:	4b06      	ldr	r3, [pc, #24]	; (8007c48 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	091b      	lsrs	r3, r3, #4
 8007c34:	f003 0307 	and.w	r3, r3, #7
 8007c38:	4a04      	ldr	r2, [pc, #16]	; (8007c4c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007c3a:	5cd3      	ldrb	r3, [r2, r3]
 8007c3c:	f003 031f 	and.w	r3, r3, #31
 8007c40:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	58024400 	.word	0x58024400
 8007c4c:	0801dc78 	.word	0x0801dc78

08007c50 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b089      	sub	sp, #36	; 0x24
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c58:	4b9d      	ldr	r3, [pc, #628]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c5c:	f003 0303 	and.w	r3, r3, #3
 8007c60:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007c62:	4b9b      	ldr	r3, [pc, #620]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c66:	0b1b      	lsrs	r3, r3, #12
 8007c68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c6c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007c6e:	4b98      	ldr	r3, [pc, #608]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c72:	091b      	lsrs	r3, r3, #4
 8007c74:	f003 0301 	and.w	r3, r3, #1
 8007c78:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007c7a:	4b95      	ldr	r3, [pc, #596]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c7e:	08db      	lsrs	r3, r3, #3
 8007c80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c84:	693a      	ldr	r2, [r7, #16]
 8007c86:	fb02 f303 	mul.w	r3, r2, r3
 8007c8a:	ee07 3a90 	vmov	s15, r3
 8007c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c92:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 810a 	beq.w	8007eb2 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d05a      	beq.n	8007d5a <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d302      	bcc.n	8007cae <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	d078      	beq.n	8007d9e <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8007cac:	e099      	b.n	8007de2 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007cae:	4b88      	ldr	r3, [pc, #544]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 0320 	and.w	r3, r3, #32
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d02d      	beq.n	8007d16 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007cba:	4b85      	ldr	r3, [pc, #532]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	08db      	lsrs	r3, r3, #3
 8007cc0:	f003 0303 	and.w	r3, r3, #3
 8007cc4:	4a83      	ldr	r2, [pc, #524]	; (8007ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8007cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8007cca:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	ee07 3a90 	vmov	s15, r3
 8007cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	ee07 3a90 	vmov	s15, r3
 8007cdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ce0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ce4:	4b7a      	ldr	r3, [pc, #488]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cec:	ee07 3a90 	vmov	s15, r3
 8007cf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cf4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cf8:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007cfc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d04:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d10:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007d14:	e087      	b.n	8007e26 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	ee07 3a90 	vmov	s15, r3
 8007d1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d20:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007edc <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8007d24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d28:	4b69      	ldr	r3, [pc, #420]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d30:	ee07 3a90 	vmov	s15, r3
 8007d34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d38:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d3c:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007d40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d48:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d54:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d58:	e065      	b.n	8007e26 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	ee07 3a90 	vmov	s15, r3
 8007d60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d64:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007ee0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007d68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d6c:	4b58      	ldr	r3, [pc, #352]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d74:	ee07 3a90 	vmov	s15, r3
 8007d78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d7c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d80:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007d84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d8c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d98:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d9c:	e043      	b.n	8007e26 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	ee07 3a90 	vmov	s15, r3
 8007da4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da8:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8007dac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007db0:	4b47      	ldr	r3, [pc, #284]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db8:	ee07 3a90 	vmov	s15, r3
 8007dbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dc0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dc4:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007dc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dcc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dd0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007dd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ddc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007de0:	e021      	b.n	8007e26 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	ee07 3a90 	vmov	s15, r3
 8007de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dec:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8007ee0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007df0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007df4:	4b36      	ldr	r3, [pc, #216]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dfc:	ee07 3a90 	vmov	s15, r3
 8007e00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e04:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e08:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007e0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e14:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e20:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e24:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007e26:	4b2a      	ldr	r3, [pc, #168]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e2a:	0a5b      	lsrs	r3, r3, #9
 8007e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e30:	ee07 3a90 	vmov	s15, r3
 8007e34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e40:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e4c:	ee17 2a90 	vmov	r2, s15
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007e54:	4b1e      	ldr	r3, [pc, #120]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e58:	0c1b      	lsrs	r3, r3, #16
 8007e5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e5e:	ee07 3a90 	vmov	s15, r3
 8007e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e7a:	ee17 2a90 	vmov	r2, s15
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007e82:	4b13      	ldr	r3, [pc, #76]	; (8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e86:	0e1b      	lsrs	r3, r3, #24
 8007e88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e8c:	ee07 3a90 	vmov	s15, r3
 8007e90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ea0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ea4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ea8:	ee17 2a90 	vmov	r2, s15
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007eb0:	e008      	b.n	8007ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	609a      	str	r2, [r3, #8]
}
 8007ec4:	bf00      	nop
 8007ec6:	3724      	adds	r7, #36	; 0x24
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr
 8007ed0:	58024400 	.word	0x58024400
 8007ed4:	03d09000 	.word	0x03d09000
 8007ed8:	46000000 	.word	0x46000000
 8007edc:	4c742400 	.word	0x4c742400
 8007ee0:	4a742400 	.word	0x4a742400
 8007ee4:	4bbebc20 	.word	0x4bbebc20

08007ee8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b089      	sub	sp, #36	; 0x24
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007ef0:	4b9d      	ldr	r3, [pc, #628]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef4:	f003 0303 	and.w	r3, r3, #3
 8007ef8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007efa:	4b9b      	ldr	r3, [pc, #620]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007efe:	0d1b      	lsrs	r3, r3, #20
 8007f00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f04:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007f06:	4b98      	ldr	r3, [pc, #608]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f0a:	0a1b      	lsrs	r3, r3, #8
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007f12:	4b95      	ldr	r3, [pc, #596]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f16:	08db      	lsrs	r3, r3, #3
 8007f18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	fb02 f303 	mul.w	r3, r2, r3
 8007f22:	ee07 3a90 	vmov	s15, r3
 8007f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f2a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 810a 	beq.w	800814a <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d05a      	beq.n	8007ff2 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d302      	bcc.n	8007f46 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8007f40:	2b02      	cmp	r3, #2
 8007f42:	d078      	beq.n	8008036 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8007f44:	e099      	b.n	800807a <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f46:	4b88      	ldr	r3, [pc, #544]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f003 0320 	and.w	r3, r3, #32
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d02d      	beq.n	8007fae <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f52:	4b85      	ldr	r3, [pc, #532]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	08db      	lsrs	r3, r3, #3
 8007f58:	f003 0303 	and.w	r3, r3, #3
 8007f5c:	4a83      	ldr	r2, [pc, #524]	; (800816c <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8007f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8007f62:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	ee07 3a90 	vmov	s15, r3
 8007f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	ee07 3a90 	vmov	s15, r3
 8007f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f7c:	4b7a      	ldr	r3, [pc, #488]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f84:	ee07 3a90 	vmov	s15, r3
 8007f88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f8c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f90:	eddf 5a77 	vldr	s11, [pc, #476]	; 8008170 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007f94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fa0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fa8:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007fac:	e087      	b.n	80080be <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	ee07 3a90 	vmov	s15, r3
 8007fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fb8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8008174 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8007fbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fc0:	4b69      	ldr	r3, [pc, #420]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fc8:	ee07 3a90 	vmov	s15, r3
 8007fcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fd0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fd4:	eddf 5a66 	vldr	s11, [pc, #408]	; 8008170 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007fd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fe0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fe4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ff0:	e065      	b.n	80080be <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	ee07 3a90 	vmov	s15, r3
 8007ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ffc:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8008000:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008004:	4b58      	ldr	r3, [pc, #352]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800800c:	ee07 3a90 	vmov	s15, r3
 8008010:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008014:	ed97 6a03 	vldr	s12, [r7, #12]
 8008018:	eddf 5a55 	vldr	s11, [pc, #340]	; 8008170 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800801c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008020:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008024:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008028:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800802c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008030:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008034:	e043      	b.n	80080be <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	ee07 3a90 	vmov	s15, r3
 800803c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008040:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800817c <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8008044:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008048:	4b47      	ldr	r3, [pc, #284]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800804a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800804c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008050:	ee07 3a90 	vmov	s15, r3
 8008054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008058:	ed97 6a03 	vldr	s12, [r7, #12]
 800805c:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008170 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8008060:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008064:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008068:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800806c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008074:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008078:	e021      	b.n	80080be <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	ee07 3a90 	vmov	s15, r3
 8008080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008084:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8008178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8008088:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800808c:	4b36      	ldr	r3, [pc, #216]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800808e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008094:	ee07 3a90 	vmov	s15, r3
 8008098:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800809c:	ed97 6a03 	vldr	s12, [r7, #12]
 80080a0:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008170 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80080a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080ac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80080b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080b8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80080bc:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80080be:	4b2a      	ldr	r3, [pc, #168]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80080c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080c2:	0a5b      	lsrs	r3, r3, #9
 80080c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080c8:	ee07 3a90 	vmov	s15, r3
 80080cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080d0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80080d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80080d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80080dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080e4:	ee17 2a90 	vmov	r2, s15
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80080ec:	4b1e      	ldr	r3, [pc, #120]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80080ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f0:	0c1b      	lsrs	r3, r3, #16
 80080f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080f6:	ee07 3a90 	vmov	s15, r3
 80080fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008102:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008106:	edd7 6a07 	vldr	s13, [r7, #28]
 800810a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800810e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008112:	ee17 2a90 	vmov	r2, s15
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800811a:	4b13      	ldr	r3, [pc, #76]	; (8008168 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800811c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800811e:	0e1b      	lsrs	r3, r3, #24
 8008120:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008124:	ee07 3a90 	vmov	s15, r3
 8008128:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800812c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008130:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008134:	edd7 6a07 	vldr	s13, [r7, #28]
 8008138:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800813c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008140:	ee17 2a90 	vmov	r2, s15
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008148:	e008      	b.n	800815c <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2200      	movs	r2, #0
 800815a:	609a      	str	r2, [r3, #8]
}
 800815c:	bf00      	nop
 800815e:	3724      	adds	r7, #36	; 0x24
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr
 8008168:	58024400 	.word	0x58024400
 800816c:	03d09000 	.word	0x03d09000
 8008170:	46000000 	.word	0x46000000
 8008174:	4c742400 	.word	0x4c742400
 8008178:	4a742400 	.word	0x4a742400
 800817c:	4bbebc20 	.word	0x4bbebc20

08008180 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b084      	sub	sp, #16
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800818a:	2300      	movs	r3, #0
 800818c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800818e:	4b53      	ldr	r3, [pc, #332]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008192:	f003 0303 	and.w	r3, r3, #3
 8008196:	2b03      	cmp	r3, #3
 8008198:	d101      	bne.n	800819e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	e099      	b.n	80082d2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800819e:	4b4f      	ldr	r3, [pc, #316]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a4e      	ldr	r2, [pc, #312]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 80081a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80081a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081aa:	f7f9 fddb 	bl	8001d64 <HAL_GetTick>
 80081ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80081b0:	e008      	b.n	80081c4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80081b2:	f7f9 fdd7 	bl	8001d64 <HAL_GetTick>
 80081b6:	4602      	mov	r2, r0
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	1ad3      	subs	r3, r2, r3
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d901      	bls.n	80081c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e086      	b.n	80082d2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80081c4:	4b45      	ldr	r3, [pc, #276]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1f0      	bne.n	80081b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80081d0:	4b42      	ldr	r3, [pc, #264]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 80081d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081d4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	031b      	lsls	r3, r3, #12
 80081de:	493f      	ldr	r1, [pc, #252]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 80081e0:	4313      	orrs	r3, r2
 80081e2:	628b      	str	r3, [r1, #40]	; 0x28
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	3b01      	subs	r3, #1
 80081ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	3b01      	subs	r3, #1
 80081f4:	025b      	lsls	r3, r3, #9
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	431a      	orrs	r2, r3
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	68db      	ldr	r3, [r3, #12]
 80081fe:	3b01      	subs	r3, #1
 8008200:	041b      	lsls	r3, r3, #16
 8008202:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008206:	431a      	orrs	r2, r3
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	3b01      	subs	r3, #1
 800820e:	061b      	lsls	r3, r3, #24
 8008210:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008214:	4931      	ldr	r1, [pc, #196]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008216:	4313      	orrs	r3, r2
 8008218:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800821a:	4b30      	ldr	r3, [pc, #192]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 800821c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800821e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	492d      	ldr	r1, [pc, #180]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008228:	4313      	orrs	r3, r2
 800822a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800822c:	4b2b      	ldr	r3, [pc, #172]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 800822e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008230:	f023 0220 	bic.w	r2, r3, #32
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	699b      	ldr	r3, [r3, #24]
 8008238:	4928      	ldr	r1, [pc, #160]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 800823a:	4313      	orrs	r3, r2
 800823c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800823e:	4b27      	ldr	r3, [pc, #156]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008242:	4a26      	ldr	r2, [pc, #152]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008244:	f023 0310 	bic.w	r3, r3, #16
 8008248:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800824a:	4b24      	ldr	r3, [pc, #144]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 800824c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800824e:	4b24      	ldr	r3, [pc, #144]	; (80082e0 <RCCEx_PLL2_Config+0x160>)
 8008250:	4013      	ands	r3, r2
 8008252:	687a      	ldr	r2, [r7, #4]
 8008254:	69d2      	ldr	r2, [r2, #28]
 8008256:	00d2      	lsls	r2, r2, #3
 8008258:	4920      	ldr	r1, [pc, #128]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 800825a:	4313      	orrs	r3, r2
 800825c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800825e:	4b1f      	ldr	r3, [pc, #124]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008262:	4a1e      	ldr	r2, [pc, #120]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008264:	f043 0310 	orr.w	r3, r3, #16
 8008268:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d106      	bne.n	800827e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008270:	4b1a      	ldr	r3, [pc, #104]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008274:	4a19      	ldr	r2, [pc, #100]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008276:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800827a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800827c:	e00f      	b.n	800829e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	2b01      	cmp	r3, #1
 8008282:	d106      	bne.n	8008292 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008284:	4b15      	ldr	r3, [pc, #84]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008288:	4a14      	ldr	r2, [pc, #80]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 800828a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800828e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008290:	e005      	b.n	800829e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008292:	4b12      	ldr	r3, [pc, #72]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008296:	4a11      	ldr	r2, [pc, #68]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 8008298:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800829c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800829e:	4b0f      	ldr	r3, [pc, #60]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a0e      	ldr	r2, [pc, #56]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 80082a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80082a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082aa:	f7f9 fd5b 	bl	8001d64 <HAL_GetTick>
 80082ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80082b0:	e008      	b.n	80082c4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80082b2:	f7f9 fd57 	bl	8001d64 <HAL_GetTick>
 80082b6:	4602      	mov	r2, r0
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	1ad3      	subs	r3, r2, r3
 80082bc:	2b02      	cmp	r3, #2
 80082be:	d901      	bls.n	80082c4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80082c0:	2303      	movs	r3, #3
 80082c2:	e006      	b.n	80082d2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80082c4:	4b05      	ldr	r3, [pc, #20]	; (80082dc <RCCEx_PLL2_Config+0x15c>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d0f0      	beq.n	80082b2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80082d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop
 80082dc:	58024400 	.word	0x58024400
 80082e0:	ffff0007 	.word	0xffff0007

080082e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80082ee:	2300      	movs	r3, #0
 80082f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80082f2:	4b53      	ldr	r3, [pc, #332]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80082f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f6:	f003 0303 	and.w	r3, r3, #3
 80082fa:	2b03      	cmp	r3, #3
 80082fc:	d101      	bne.n	8008302 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e099      	b.n	8008436 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008302:	4b4f      	ldr	r3, [pc, #316]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a4e      	ldr	r2, [pc, #312]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 8008308:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800830c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800830e:	f7f9 fd29 	bl	8001d64 <HAL_GetTick>
 8008312:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008314:	e008      	b.n	8008328 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008316:	f7f9 fd25 	bl	8001d64 <HAL_GetTick>
 800831a:	4602      	mov	r2, r0
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	1ad3      	subs	r3, r2, r3
 8008320:	2b02      	cmp	r3, #2
 8008322:	d901      	bls.n	8008328 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008324:	2303      	movs	r3, #3
 8008326:	e086      	b.n	8008436 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008328:	4b45      	ldr	r3, [pc, #276]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d1f0      	bne.n	8008316 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008334:	4b42      	ldr	r3, [pc, #264]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 8008336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008338:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	051b      	lsls	r3, r3, #20
 8008342:	493f      	ldr	r1, [pc, #252]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 8008344:	4313      	orrs	r3, r2
 8008346:	628b      	str	r3, [r1, #40]	; 0x28
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	3b01      	subs	r3, #1
 800834e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	3b01      	subs	r3, #1
 8008358:	025b      	lsls	r3, r3, #9
 800835a:	b29b      	uxth	r3, r3
 800835c:	431a      	orrs	r2, r3
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	3b01      	subs	r3, #1
 8008364:	041b      	lsls	r3, r3, #16
 8008366:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800836a:	431a      	orrs	r2, r3
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	691b      	ldr	r3, [r3, #16]
 8008370:	3b01      	subs	r3, #1
 8008372:	061b      	lsls	r3, r3, #24
 8008374:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008378:	4931      	ldr	r1, [pc, #196]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 800837a:	4313      	orrs	r3, r2
 800837c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800837e:	4b30      	ldr	r3, [pc, #192]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 8008380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008382:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	492d      	ldr	r1, [pc, #180]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 800838c:	4313      	orrs	r3, r2
 800838e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008390:	4b2b      	ldr	r3, [pc, #172]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 8008392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008394:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	699b      	ldr	r3, [r3, #24]
 800839c:	4928      	ldr	r1, [pc, #160]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 800839e:	4313      	orrs	r3, r2
 80083a0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80083a2:	4b27      	ldr	r3, [pc, #156]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a6:	4a26      	ldr	r2, [pc, #152]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80083ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80083ae:	4b24      	ldr	r3, [pc, #144]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083b2:	4b24      	ldr	r3, [pc, #144]	; (8008444 <RCCEx_PLL3_Config+0x160>)
 80083b4:	4013      	ands	r3, r2
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	69d2      	ldr	r2, [r2, #28]
 80083ba:	00d2      	lsls	r2, r2, #3
 80083bc:	4920      	ldr	r1, [pc, #128]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083be:	4313      	orrs	r3, r2
 80083c0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80083c2:	4b1f      	ldr	r3, [pc, #124]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083c6:	4a1e      	ldr	r2, [pc, #120]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d106      	bne.n	80083e2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80083d4:	4b1a      	ldr	r3, [pc, #104]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083d8:	4a19      	ldr	r2, [pc, #100]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80083de:	62d3      	str	r3, [r2, #44]	; 0x2c
 80083e0:	e00f      	b.n	8008402 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	d106      	bne.n	80083f6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80083e8:	4b15      	ldr	r3, [pc, #84]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083ec:	4a14      	ldr	r2, [pc, #80]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80083f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80083f4:	e005      	b.n	8008402 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80083f6:	4b12      	ldr	r3, [pc, #72]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fa:	4a11      	ldr	r2, [pc, #68]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 80083fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008400:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008402:	4b0f      	ldr	r3, [pc, #60]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a0e      	ldr	r2, [pc, #56]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 8008408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800840c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800840e:	f7f9 fca9 	bl	8001d64 <HAL_GetTick>
 8008412:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008414:	e008      	b.n	8008428 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008416:	f7f9 fca5 	bl	8001d64 <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	2b02      	cmp	r3, #2
 8008422:	d901      	bls.n	8008428 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008424:	2303      	movs	r3, #3
 8008426:	e006      	b.n	8008436 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008428:	4b05      	ldr	r3, [pc, #20]	; (8008440 <RCCEx_PLL3_Config+0x15c>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d0f0      	beq.n	8008416 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008434:	7bfb      	ldrb	r3, [r7, #15]
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	58024400 	.word	0x58024400
 8008444:	ffff0007 	.word	0xffff0007

08008448 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d067      	beq.n	800852a <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8008460:	b2db      	uxtb	r3, r3
 8008462:	2b00      	cmp	r3, #0
 8008464:	d106      	bne.n	8008474 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f7f8 fd34 	bl	8000edc <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2202      	movs	r2, #2
 8008478:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	22ca      	movs	r2, #202	; 0xca
 8008482:	625a      	str	r2, [r3, #36]	; 0x24
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2253      	movs	r2, #83	; 0x53
 800848a:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 f879 	bl	8008584 <RTC_EnterInitMode>
 8008492:	4603      	mov	r3, r0
 8008494:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8008496:	7bfb      	ldrb	r3, [r7, #15]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d13b      	bne.n	8008514 <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	6899      	ldr	r1, [r3, #8]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	4b23      	ldr	r3, [pc, #140]	; (8008534 <HAL_RTC_Init+0xec>)
 80084a8:	400b      	ands	r3, r1
 80084aa:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	6899      	ldr	r1, [r3, #8]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	685a      	ldr	r2, [r3, #4]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	691b      	ldr	r3, [r3, #16]
 80084ba:	431a      	orrs	r2, r3
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	699b      	ldr	r3, [r3, #24]
 80084c0:	431a      	orrs	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	430a      	orrs	r2, r1
 80084c8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	0419      	lsls	r1, r3, #16
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	68da      	ldr	r2, [r3, #12]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	430a      	orrs	r2, r1
 80084da:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f881 	bl	80085e4 <RTC_ExitInitMode>
 80084e2:	4603      	mov	r3, r0
 80084e4:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d113      	bne.n	8008514 <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f022 0203 	bic.w	r2, r2, #3
 80084fa:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	69da      	ldr	r2, [r3, #28]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	695b      	ldr	r3, [r3, #20]
 800850a:	431a      	orrs	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	430a      	orrs	r2, r1
 8008512:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	22ff      	movs	r2, #255	; 0xff
 800851a:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 800851c:	7bfb      	ldrb	r3, [r7, #15]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d103      	bne.n	800852a <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2201      	movs	r2, #1
 8008526:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800852a:	7bfb      	ldrb	r3, [r7, #15]
}
 800852c:	4618      	mov	r0, r3
 800852e:	3710      	adds	r7, #16
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	ff8fffbf 	.word	0xff8fffbf

08008538 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	68da      	ldr	r2, [r3, #12]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800854e:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 8008550:	f7f9 fc08 	bl	8001d64 <HAL_GetTick>
 8008554:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008556:	e009      	b.n	800856c <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008558:	f7f9 fc04 	bl	8001d64 <HAL_GetTick>
 800855c:	4602      	mov	r2, r0
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008566:	d901      	bls.n	800856c <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 8008568:	2303      	movs	r3, #3
 800856a:	e007      	b.n	800857c <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	f003 0320 	and.w	r3, r3, #32
 8008576:	2b00      	cmp	r3, #0
 8008578:	d0ee      	beq.n	8008558 <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800858c:	2300      	movs	r3, #0
 800858e:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800859a:	2b00      	cmp	r3, #0
 800859c:	d11d      	bne.n	80085da <RTC_EnterInitMode+0x56>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085a6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80085a8:	f7f9 fbdc 	bl	8001d64 <HAL_GetTick>
 80085ac:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80085ae:	e00d      	b.n	80085cc <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80085b0:	f7f9 fbd8 	bl	8001d64 <HAL_GetTick>
 80085b4:	4602      	mov	r2, r0
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	1ad3      	subs	r3, r2, r3
 80085ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80085be:	d905      	bls.n	80085cc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80085c0:	2303      	movs	r3, #3
 80085c2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2203      	movs	r2, #3
 80085c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	68db      	ldr	r3, [r3, #12]
 80085d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d0ea      	beq.n	80085b0 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 80085da:	7bfb      	ldrb	r3, [r7, #15]
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085ec:	2300      	movs	r3, #0
 80085ee:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 80085f0:	4b1a      	ldr	r3, [pc, #104]	; (800865c <RTC_ExitInitMode+0x78>)
 80085f2:	68db      	ldr	r3, [r3, #12]
 80085f4:	4a19      	ldr	r2, [pc, #100]	; (800865c <RTC_ExitInitMode+0x78>)
 80085f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085fa:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80085fc:	4b17      	ldr	r3, [pc, #92]	; (800865c <RTC_ExitInitMode+0x78>)
 80085fe:	689b      	ldr	r3, [r3, #8]
 8008600:	f003 0320 	and.w	r3, r3, #32
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10c      	bne.n	8008622 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f7ff ff95 	bl	8008538 <HAL_RTC_WaitForSynchro>
 800860e:	4603      	mov	r3, r0
 8008610:	2b00      	cmp	r3, #0
 8008612:	d01e      	beq.n	8008652 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2203      	movs	r2, #3
 8008618:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800861c:	2303      	movs	r3, #3
 800861e:	73fb      	strb	r3, [r7, #15]
 8008620:	e017      	b.n	8008652 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008622:	4b0e      	ldr	r3, [pc, #56]	; (800865c <RTC_ExitInitMode+0x78>)
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	4a0d      	ldr	r2, [pc, #52]	; (800865c <RTC_ExitInitMode+0x78>)
 8008628:	f023 0320 	bic.w	r3, r3, #32
 800862c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f7ff ff82 	bl	8008538 <HAL_RTC_WaitForSynchro>
 8008634:	4603      	mov	r3, r0
 8008636:	2b00      	cmp	r3, #0
 8008638:	d005      	beq.n	8008646 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2203      	movs	r2, #3
 800863e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008646:	4b05      	ldr	r3, [pc, #20]	; (800865c <RTC_ExitInitMode+0x78>)
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	4a04      	ldr	r2, [pc, #16]	; (800865c <RTC_ExitInitMode+0x78>)
 800864c:	f043 0320 	orr.w	r3, r3, #32
 8008650:	6093      	str	r3, [r2, #8]
  }

  return status;
 8008652:	7bfb      	ldrb	r3, [r7, #15]
}
 8008654:	4618      	mov	r0, r3
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}
 800865c:	58004000 	.word	0x58004000

08008660 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b082      	sub	sp, #8
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d101      	bne.n	8008672 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	e049      	b.n	8008706 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008678:	b2db      	uxtb	r3, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	d106      	bne.n	800868c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 f841 	bl	800870e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2202      	movs	r2, #2
 8008690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681a      	ldr	r2, [r3, #0]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	3304      	adds	r3, #4
 800869c:	4619      	mov	r1, r3
 800869e:	4610      	mov	r0, r2
 80086a0:	f000 f9be 	bl	8008a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2201      	movs	r2, #1
 80086d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008704:	2300      	movs	r3, #0
}
 8008706:	4618      	mov	r0, r3
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800870e:	b480      	push	{r7}
 8008710:	b083      	sub	sp, #12
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008716:	bf00      	nop
 8008718:	370c      	adds	r7, #12
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
	...

08008724 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008724:	b480      	push	{r7}
 8008726:	b085      	sub	sp, #20
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008732:	b2db      	uxtb	r3, r3
 8008734:	2b01      	cmp	r3, #1
 8008736:	d001      	beq.n	800873c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	e021      	b.n	8008780 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2202      	movs	r2, #2
 8008740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	68da      	ldr	r2, [r3, #12]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f042 0201 	orr.w	r2, r2, #1
 8008752:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	689a      	ldr	r2, [r3, #8]
 800875a:	4b0c      	ldr	r3, [pc, #48]	; (800878c <HAL_TIM_Base_Start_IT+0x68>)
 800875c:	4013      	ands	r3, r2
 800875e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2b06      	cmp	r3, #6
 8008764:	d00b      	beq.n	800877e <HAL_TIM_Base_Start_IT+0x5a>
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800876c:	d007      	beq.n	800877e <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f042 0201 	orr.w	r2, r2, #1
 800877c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3714      	adds	r7, #20
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr
 800878c:	00010007 	.word	0x00010007

08008790 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	691b      	ldr	r3, [r3, #16]
 800879e:	f003 0302 	and.w	r3, r3, #2
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d122      	bne.n	80087ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	68db      	ldr	r3, [r3, #12]
 80087ac:	f003 0302 	and.w	r3, r3, #2
 80087b0:	2b02      	cmp	r3, #2
 80087b2:	d11b      	bne.n	80087ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f06f 0202 	mvn.w	r2, #2
 80087bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2201      	movs	r2, #1
 80087c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	699b      	ldr	r3, [r3, #24]
 80087ca:	f003 0303 	and.w	r3, r3, #3
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d003      	beq.n	80087da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 f905 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 80087d8:	e005      	b.n	80087e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 f8f7 	bl	80089ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 f908 	bl	80089f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	691b      	ldr	r3, [r3, #16]
 80087f2:	f003 0304 	and.w	r3, r3, #4
 80087f6:	2b04      	cmp	r3, #4
 80087f8:	d122      	bne.n	8008840 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	f003 0304 	and.w	r3, r3, #4
 8008804:	2b04      	cmp	r3, #4
 8008806:	d11b      	bne.n	8008840 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f06f 0204 	mvn.w	r2, #4
 8008810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2202      	movs	r2, #2
 8008816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	699b      	ldr	r3, [r3, #24]
 800881e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008822:	2b00      	cmp	r3, #0
 8008824:	d003      	beq.n	800882e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 f8db 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 800882c:	e005      	b.n	800883a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 f8cd 	bl	80089ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 f8de 	bl	80089f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	f003 0308 	and.w	r3, r3, #8
 800884a:	2b08      	cmp	r3, #8
 800884c:	d122      	bne.n	8008894 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	f003 0308 	and.w	r3, r3, #8
 8008858:	2b08      	cmp	r3, #8
 800885a:	d11b      	bne.n	8008894 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f06f 0208 	mvn.w	r2, #8
 8008864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2204      	movs	r2, #4
 800886a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	69db      	ldr	r3, [r3, #28]
 8008872:	f003 0303 	and.w	r3, r3, #3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d003      	beq.n	8008882 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f8b1 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 8008880:	e005      	b.n	800888e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 f8a3 	bl	80089ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f000 f8b4 	bl	80089f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	f003 0310 	and.w	r3, r3, #16
 800889e:	2b10      	cmp	r3, #16
 80088a0:	d122      	bne.n	80088e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	f003 0310 	and.w	r3, r3, #16
 80088ac:	2b10      	cmp	r3, #16
 80088ae:	d11b      	bne.n	80088e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f06f 0210 	mvn.w	r2, #16
 80088b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2208      	movs	r2, #8
 80088be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	69db      	ldr	r3, [r3, #28]
 80088c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d003      	beq.n	80088d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 f887 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 80088d4:	e005      	b.n	80088e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 f879 	bl	80089ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 f88a 	bl	80089f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	f003 0301 	and.w	r3, r3, #1
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d10e      	bne.n	8008914 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b01      	cmp	r3, #1
 8008902:	d107      	bne.n	8008914 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f06f 0201 	mvn.w	r2, #1
 800890c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f7f8 faa6 	bl	8000e60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800891e:	2b80      	cmp	r3, #128	; 0x80
 8008920:	d10e      	bne.n	8008940 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	68db      	ldr	r3, [r3, #12]
 8008928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800892c:	2b80      	cmp	r3, #128	; 0x80
 800892e:	d107      	bne.n	8008940 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 f914 	bl	8008b68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800894a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800894e:	d10e      	bne.n	800896e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800895a:	2b80      	cmp	r3, #128	; 0x80
 800895c:	d107      	bne.n	800896e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008966:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f000 f907 	bl	8008b7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008978:	2b40      	cmp	r3, #64	; 0x40
 800897a:	d10e      	bne.n	800899a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	68db      	ldr	r3, [r3, #12]
 8008982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008986:	2b40      	cmp	r3, #64	; 0x40
 8008988:	d107      	bne.n	800899a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008992:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f838 	bl	8008a0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	691b      	ldr	r3, [r3, #16]
 80089a0:	f003 0320 	and.w	r3, r3, #32
 80089a4:	2b20      	cmp	r3, #32
 80089a6:	d10e      	bne.n	80089c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	f003 0320 	and.w	r3, r3, #32
 80089b2:	2b20      	cmp	r3, #32
 80089b4:	d107      	bne.n	80089c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f06f 0220 	mvn.w	r2, #32
 80089be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 f8c7 	bl	8008b54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089c6:	bf00      	nop
 80089c8:	3708      	adds	r7, #8
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089ce:	b480      	push	{r7}
 80089d0:	b083      	sub	sp, #12
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80089d6:	bf00      	nop
 80089d8:	370c      	adds	r7, #12
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b083      	sub	sp, #12
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80089ea:	bf00      	nop
 80089ec:	370c      	adds	r7, #12
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr

080089f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b083      	sub	sp, #12
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089fe:	bf00      	nop
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr

08008a0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a0a:	b480      	push	{r7}
 8008a0c:	b083      	sub	sp, #12
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a12:	bf00      	nop
 8008a14:	370c      	adds	r7, #12
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr
	...

08008a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b085      	sub	sp, #20
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a40      	ldr	r2, [pc, #256]	; (8008b34 <TIM_Base_SetConfig+0x114>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d013      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a3e:	d00f      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a3d      	ldr	r2, [pc, #244]	; (8008b38 <TIM_Base_SetConfig+0x118>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d00b      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	4a3c      	ldr	r2, [pc, #240]	; (8008b3c <TIM_Base_SetConfig+0x11c>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d007      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a3b      	ldr	r2, [pc, #236]	; (8008b40 <TIM_Base_SetConfig+0x120>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d003      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	4a3a      	ldr	r2, [pc, #232]	; (8008b44 <TIM_Base_SetConfig+0x124>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d108      	bne.n	8008a72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	68fa      	ldr	r2, [r7, #12]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a2f      	ldr	r2, [pc, #188]	; (8008b34 <TIM_Base_SetConfig+0x114>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d01f      	beq.n	8008aba <TIM_Base_SetConfig+0x9a>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a80:	d01b      	beq.n	8008aba <TIM_Base_SetConfig+0x9a>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a2c      	ldr	r2, [pc, #176]	; (8008b38 <TIM_Base_SetConfig+0x118>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d017      	beq.n	8008aba <TIM_Base_SetConfig+0x9a>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a2b      	ldr	r2, [pc, #172]	; (8008b3c <TIM_Base_SetConfig+0x11c>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d013      	beq.n	8008aba <TIM_Base_SetConfig+0x9a>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a2a      	ldr	r2, [pc, #168]	; (8008b40 <TIM_Base_SetConfig+0x120>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d00f      	beq.n	8008aba <TIM_Base_SetConfig+0x9a>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4a29      	ldr	r2, [pc, #164]	; (8008b44 <TIM_Base_SetConfig+0x124>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d00b      	beq.n	8008aba <TIM_Base_SetConfig+0x9a>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a28      	ldr	r2, [pc, #160]	; (8008b48 <TIM_Base_SetConfig+0x128>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d007      	beq.n	8008aba <TIM_Base_SetConfig+0x9a>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4a27      	ldr	r2, [pc, #156]	; (8008b4c <TIM_Base_SetConfig+0x12c>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d003      	beq.n	8008aba <TIM_Base_SetConfig+0x9a>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4a26      	ldr	r2, [pc, #152]	; (8008b50 <TIM_Base_SetConfig+0x130>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d108      	bne.n	8008acc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	4313      	orrs	r3, r2
 8008aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	689a      	ldr	r2, [r3, #8]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	4a10      	ldr	r2, [pc, #64]	; (8008b34 <TIM_Base_SetConfig+0x114>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d00f      	beq.n	8008b18 <TIM_Base_SetConfig+0xf8>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a12      	ldr	r2, [pc, #72]	; (8008b44 <TIM_Base_SetConfig+0x124>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d00b      	beq.n	8008b18 <TIM_Base_SetConfig+0xf8>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	4a11      	ldr	r2, [pc, #68]	; (8008b48 <TIM_Base_SetConfig+0x128>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d007      	beq.n	8008b18 <TIM_Base_SetConfig+0xf8>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	4a10      	ldr	r2, [pc, #64]	; (8008b4c <TIM_Base_SetConfig+0x12c>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d003      	beq.n	8008b18 <TIM_Base_SetConfig+0xf8>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4a0f      	ldr	r2, [pc, #60]	; (8008b50 <TIM_Base_SetConfig+0x130>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d103      	bne.n	8008b20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	691a      	ldr	r2, [r3, #16]
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	615a      	str	r2, [r3, #20]
}
 8008b26:	bf00      	nop
 8008b28:	3714      	adds	r7, #20
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop
 8008b34:	40010000 	.word	0x40010000
 8008b38:	40000400 	.word	0x40000400
 8008b3c:	40000800 	.word	0x40000800
 8008b40:	40000c00 	.word	0x40000c00
 8008b44:	40010400 	.word	0x40010400
 8008b48:	40014000 	.word	0x40014000
 8008b4c:	40014400 	.word	0x40014400
 8008b50:	40014800 	.word	0x40014800

08008b54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b5c:	bf00      	nop
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d101      	bne.n	8008ba2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	e042      	b.n	8008c28 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d106      	bne.n	8008bba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f7f8 fc95 	bl	80014e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2224      	movs	r2, #36	; 0x24
 8008bbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f022 0201 	bic.w	r2, r2, #1
 8008bd0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f8c2 	bl	8008d5c <UART_SetConfig>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	d101      	bne.n	8008be2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	e022      	b.n	8008c28 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d002      	beq.n	8008bf0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f000 fe66 	bl	80098bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	685a      	ldr	r2, [r3, #4]
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008bfe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	689a      	ldr	r2, [r3, #8]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008c0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f042 0201 	orr.w	r2, r2, #1
 8008c1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 feed 	bl	8009a00 <UART_CheckIdleState>
 8008c26:	4603      	mov	r3, r0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3708      	adds	r7, #8
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b08a      	sub	sp, #40	; 0x28
 8008c34:	af02      	add	r7, sp, #8
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	603b      	str	r3, [r7, #0]
 8008c3c:	4613      	mov	r3, r2
 8008c3e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c46:	2b20      	cmp	r3, #32
 8008c48:	f040 8083 	bne.w	8008d52 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d002      	beq.n	8008c58 <HAL_UART_Transmit+0x28>
 8008c52:	88fb      	ldrh	r3, [r7, #6]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d101      	bne.n	8008c5c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	e07b      	b.n	8008d54 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d101      	bne.n	8008c6a <HAL_UART_Transmit+0x3a>
 8008c66:	2302      	movs	r3, #2
 8008c68:	e074      	b.n	8008d54 <HAL_UART_Transmit+0x124>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2221      	movs	r2, #33	; 0x21
 8008c7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008c82:	f7f9 f86f 	bl	8001d64 <HAL_GetTick>
 8008c86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	88fa      	ldrh	r2, [r7, #6]
 8008c8c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	88fa      	ldrh	r2, [r7, #6]
 8008c94:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ca0:	d108      	bne.n	8008cb4 <HAL_UART_Transmit+0x84>
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	691b      	ldr	r3, [r3, #16]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d104      	bne.n	8008cb4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8008caa:	2300      	movs	r3, #0
 8008cac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	61bb      	str	r3, [r7, #24]
 8008cb2:	e003      	b.n	8008cbc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8008cc4:	e02c      	b.n	8008d20 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	9300      	str	r3, [sp, #0]
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	2180      	movs	r1, #128	; 0x80
 8008cd0:	68f8      	ldr	r0, [r7, #12]
 8008cd2:	f000 fedd 	bl	8009a90 <UART_WaitOnFlagUntilTimeout>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d001      	beq.n	8008ce0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8008cdc:	2303      	movs	r3, #3
 8008cde:	e039      	b.n	8008d54 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d10b      	bne.n	8008cfe <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	881b      	ldrh	r3, [r3, #0]
 8008cea:	461a      	mov	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cf4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	3302      	adds	r3, #2
 8008cfa:	61bb      	str	r3, [r7, #24]
 8008cfc:	e007      	b.n	8008d0e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008cfe:	69fb      	ldr	r3, [r7, #28]
 8008d00:	781a      	ldrb	r2, [r3, #0]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	3b01      	subs	r3, #1
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1cc      	bne.n	8008cc6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	9300      	str	r3, [sp, #0]
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	2200      	movs	r2, #0
 8008d34:	2140      	movs	r1, #64	; 0x40
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f000 feaa 	bl	8009a90 <UART_WaitOnFlagUntilTimeout>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d001      	beq.n	8008d46 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8008d42:	2303      	movs	r3, #3
 8008d44:	e006      	b.n	8008d54 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2220      	movs	r2, #32
 8008d4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	e000      	b.n	8008d54 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8008d52:	2302      	movs	r3, #2
  }
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3720      	adds	r7, #32
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d5c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008d60:	b08e      	sub	sp, #56	; 0x38
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008d66:	2300      	movs	r3, #0
 8008d68:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	689a      	ldr	r2, [r3, #8]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	691b      	ldr	r3, [r3, #16]
 8008d74:	431a      	orrs	r2, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	695b      	ldr	r3, [r3, #20]
 8008d7a:	431a      	orrs	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	69db      	ldr	r3, [r3, #28]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	4bc1      	ldr	r3, [pc, #772]	; (800909c <UART_SetConfig+0x340>)
 8008d96:	4013      	ands	r3, r2
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	6812      	ldr	r2, [r2, #0]
 8008d9c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008d9e:	430b      	orrs	r3, r1
 8008da0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	68da      	ldr	r2, [r3, #12]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	430a      	orrs	r2, r1
 8008db6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	699b      	ldr	r3, [r3, #24]
 8008dbc:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4ab7      	ldr	r2, [pc, #732]	; (80090a0 <UART_SetConfig+0x344>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d004      	beq.n	8008dd2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6a1b      	ldr	r3, [r3, #32]
 8008dcc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	689a      	ldr	r2, [r3, #8]
 8008dd8:	4bb2      	ldr	r3, [pc, #712]	; (80090a4 <UART_SetConfig+0x348>)
 8008dda:	4013      	ands	r3, r2
 8008ddc:	687a      	ldr	r2, [r7, #4]
 8008dde:	6812      	ldr	r2, [r2, #0]
 8008de0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008de2:	430b      	orrs	r3, r1
 8008de4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dec:	f023 010f 	bic.w	r1, r3, #15
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	430a      	orrs	r2, r1
 8008dfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4aa9      	ldr	r2, [pc, #676]	; (80090a8 <UART_SetConfig+0x34c>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d177      	bne.n	8008ef6 <UART_SetConfig+0x19a>
 8008e06:	4ba9      	ldr	r3, [pc, #676]	; (80090ac <UART_SetConfig+0x350>)
 8008e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008e0e:	2b28      	cmp	r3, #40	; 0x28
 8008e10:	d86c      	bhi.n	8008eec <UART_SetConfig+0x190>
 8008e12:	a201      	add	r2, pc, #4	; (adr r2, 8008e18 <UART_SetConfig+0xbc>)
 8008e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e18:	08008ebd 	.word	0x08008ebd
 8008e1c:	08008eed 	.word	0x08008eed
 8008e20:	08008eed 	.word	0x08008eed
 8008e24:	08008eed 	.word	0x08008eed
 8008e28:	08008eed 	.word	0x08008eed
 8008e2c:	08008eed 	.word	0x08008eed
 8008e30:	08008eed 	.word	0x08008eed
 8008e34:	08008eed 	.word	0x08008eed
 8008e38:	08008ec5 	.word	0x08008ec5
 8008e3c:	08008eed 	.word	0x08008eed
 8008e40:	08008eed 	.word	0x08008eed
 8008e44:	08008eed 	.word	0x08008eed
 8008e48:	08008eed 	.word	0x08008eed
 8008e4c:	08008eed 	.word	0x08008eed
 8008e50:	08008eed 	.word	0x08008eed
 8008e54:	08008eed 	.word	0x08008eed
 8008e58:	08008ecd 	.word	0x08008ecd
 8008e5c:	08008eed 	.word	0x08008eed
 8008e60:	08008eed 	.word	0x08008eed
 8008e64:	08008eed 	.word	0x08008eed
 8008e68:	08008eed 	.word	0x08008eed
 8008e6c:	08008eed 	.word	0x08008eed
 8008e70:	08008eed 	.word	0x08008eed
 8008e74:	08008eed 	.word	0x08008eed
 8008e78:	08008ed5 	.word	0x08008ed5
 8008e7c:	08008eed 	.word	0x08008eed
 8008e80:	08008eed 	.word	0x08008eed
 8008e84:	08008eed 	.word	0x08008eed
 8008e88:	08008eed 	.word	0x08008eed
 8008e8c:	08008eed 	.word	0x08008eed
 8008e90:	08008eed 	.word	0x08008eed
 8008e94:	08008eed 	.word	0x08008eed
 8008e98:	08008edd 	.word	0x08008edd
 8008e9c:	08008eed 	.word	0x08008eed
 8008ea0:	08008eed 	.word	0x08008eed
 8008ea4:	08008eed 	.word	0x08008eed
 8008ea8:	08008eed 	.word	0x08008eed
 8008eac:	08008eed 	.word	0x08008eed
 8008eb0:	08008eed 	.word	0x08008eed
 8008eb4:	08008eed 	.word	0x08008eed
 8008eb8:	08008ee5 	.word	0x08008ee5
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ec2:	e233      	b.n	800932c <UART_SetConfig+0x5d0>
 8008ec4:	2304      	movs	r3, #4
 8008ec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eca:	e22f      	b.n	800932c <UART_SetConfig+0x5d0>
 8008ecc:	2308      	movs	r3, #8
 8008ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ed2:	e22b      	b.n	800932c <UART_SetConfig+0x5d0>
 8008ed4:	2310      	movs	r3, #16
 8008ed6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eda:	e227      	b.n	800932c <UART_SetConfig+0x5d0>
 8008edc:	2320      	movs	r3, #32
 8008ede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ee2:	e223      	b.n	800932c <UART_SetConfig+0x5d0>
 8008ee4:	2340      	movs	r3, #64	; 0x40
 8008ee6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eea:	e21f      	b.n	800932c <UART_SetConfig+0x5d0>
 8008eec:	2380      	movs	r3, #128	; 0x80
 8008eee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ef2:	bf00      	nop
 8008ef4:	e21a      	b.n	800932c <UART_SetConfig+0x5d0>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	4a6d      	ldr	r2, [pc, #436]	; (80090b0 <UART_SetConfig+0x354>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d132      	bne.n	8008f66 <UART_SetConfig+0x20a>
 8008f00:	4b6a      	ldr	r3, [pc, #424]	; (80090ac <UART_SetConfig+0x350>)
 8008f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f04:	f003 0307 	and.w	r3, r3, #7
 8008f08:	2b05      	cmp	r3, #5
 8008f0a:	d827      	bhi.n	8008f5c <UART_SetConfig+0x200>
 8008f0c:	a201      	add	r2, pc, #4	; (adr r2, 8008f14 <UART_SetConfig+0x1b8>)
 8008f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f12:	bf00      	nop
 8008f14:	08008f2d 	.word	0x08008f2d
 8008f18:	08008f35 	.word	0x08008f35
 8008f1c:	08008f3d 	.word	0x08008f3d
 8008f20:	08008f45 	.word	0x08008f45
 8008f24:	08008f4d 	.word	0x08008f4d
 8008f28:	08008f55 	.word	0x08008f55
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f32:	e1fb      	b.n	800932c <UART_SetConfig+0x5d0>
 8008f34:	2304      	movs	r3, #4
 8008f36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f3a:	e1f7      	b.n	800932c <UART_SetConfig+0x5d0>
 8008f3c:	2308      	movs	r3, #8
 8008f3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f42:	e1f3      	b.n	800932c <UART_SetConfig+0x5d0>
 8008f44:	2310      	movs	r3, #16
 8008f46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f4a:	e1ef      	b.n	800932c <UART_SetConfig+0x5d0>
 8008f4c:	2320      	movs	r3, #32
 8008f4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f52:	e1eb      	b.n	800932c <UART_SetConfig+0x5d0>
 8008f54:	2340      	movs	r3, #64	; 0x40
 8008f56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f5a:	e1e7      	b.n	800932c <UART_SetConfig+0x5d0>
 8008f5c:	2380      	movs	r3, #128	; 0x80
 8008f5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f62:	bf00      	nop
 8008f64:	e1e2      	b.n	800932c <UART_SetConfig+0x5d0>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a52      	ldr	r2, [pc, #328]	; (80090b4 <UART_SetConfig+0x358>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d132      	bne.n	8008fd6 <UART_SetConfig+0x27a>
 8008f70:	4b4e      	ldr	r3, [pc, #312]	; (80090ac <UART_SetConfig+0x350>)
 8008f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f74:	f003 0307 	and.w	r3, r3, #7
 8008f78:	2b05      	cmp	r3, #5
 8008f7a:	d827      	bhi.n	8008fcc <UART_SetConfig+0x270>
 8008f7c:	a201      	add	r2, pc, #4	; (adr r2, 8008f84 <UART_SetConfig+0x228>)
 8008f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f82:	bf00      	nop
 8008f84:	08008f9d 	.word	0x08008f9d
 8008f88:	08008fa5 	.word	0x08008fa5
 8008f8c:	08008fad 	.word	0x08008fad
 8008f90:	08008fb5 	.word	0x08008fb5
 8008f94:	08008fbd 	.word	0x08008fbd
 8008f98:	08008fc5 	.word	0x08008fc5
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fa2:	e1c3      	b.n	800932c <UART_SetConfig+0x5d0>
 8008fa4:	2304      	movs	r3, #4
 8008fa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008faa:	e1bf      	b.n	800932c <UART_SetConfig+0x5d0>
 8008fac:	2308      	movs	r3, #8
 8008fae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fb2:	e1bb      	b.n	800932c <UART_SetConfig+0x5d0>
 8008fb4:	2310      	movs	r3, #16
 8008fb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fba:	e1b7      	b.n	800932c <UART_SetConfig+0x5d0>
 8008fbc:	2320      	movs	r3, #32
 8008fbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fc2:	e1b3      	b.n	800932c <UART_SetConfig+0x5d0>
 8008fc4:	2340      	movs	r3, #64	; 0x40
 8008fc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fca:	e1af      	b.n	800932c <UART_SetConfig+0x5d0>
 8008fcc:	2380      	movs	r3, #128	; 0x80
 8008fce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fd2:	bf00      	nop
 8008fd4:	e1aa      	b.n	800932c <UART_SetConfig+0x5d0>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a37      	ldr	r2, [pc, #220]	; (80090b8 <UART_SetConfig+0x35c>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d132      	bne.n	8009046 <UART_SetConfig+0x2ea>
 8008fe0:	4b32      	ldr	r3, [pc, #200]	; (80090ac <UART_SetConfig+0x350>)
 8008fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fe4:	f003 0307 	and.w	r3, r3, #7
 8008fe8:	2b05      	cmp	r3, #5
 8008fea:	d827      	bhi.n	800903c <UART_SetConfig+0x2e0>
 8008fec:	a201      	add	r2, pc, #4	; (adr r2, 8008ff4 <UART_SetConfig+0x298>)
 8008fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff2:	bf00      	nop
 8008ff4:	0800900d 	.word	0x0800900d
 8008ff8:	08009015 	.word	0x08009015
 8008ffc:	0800901d 	.word	0x0800901d
 8009000:	08009025 	.word	0x08009025
 8009004:	0800902d 	.word	0x0800902d
 8009008:	08009035 	.word	0x08009035
 800900c:	2300      	movs	r3, #0
 800900e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009012:	e18b      	b.n	800932c <UART_SetConfig+0x5d0>
 8009014:	2304      	movs	r3, #4
 8009016:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800901a:	e187      	b.n	800932c <UART_SetConfig+0x5d0>
 800901c:	2308      	movs	r3, #8
 800901e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009022:	e183      	b.n	800932c <UART_SetConfig+0x5d0>
 8009024:	2310      	movs	r3, #16
 8009026:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800902a:	e17f      	b.n	800932c <UART_SetConfig+0x5d0>
 800902c:	2320      	movs	r3, #32
 800902e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009032:	e17b      	b.n	800932c <UART_SetConfig+0x5d0>
 8009034:	2340      	movs	r3, #64	; 0x40
 8009036:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800903a:	e177      	b.n	800932c <UART_SetConfig+0x5d0>
 800903c:	2380      	movs	r3, #128	; 0x80
 800903e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009042:	bf00      	nop
 8009044:	e172      	b.n	800932c <UART_SetConfig+0x5d0>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a1c      	ldr	r2, [pc, #112]	; (80090bc <UART_SetConfig+0x360>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d144      	bne.n	80090da <UART_SetConfig+0x37e>
 8009050:	4b16      	ldr	r3, [pc, #88]	; (80090ac <UART_SetConfig+0x350>)
 8009052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009054:	f003 0307 	and.w	r3, r3, #7
 8009058:	2b05      	cmp	r3, #5
 800905a:	d839      	bhi.n	80090d0 <UART_SetConfig+0x374>
 800905c:	a201      	add	r2, pc, #4	; (adr r2, 8009064 <UART_SetConfig+0x308>)
 800905e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009062:	bf00      	nop
 8009064:	0800907d 	.word	0x0800907d
 8009068:	08009085 	.word	0x08009085
 800906c:	0800908d 	.word	0x0800908d
 8009070:	08009095 	.word	0x08009095
 8009074:	080090c1 	.word	0x080090c1
 8009078:	080090c9 	.word	0x080090c9
 800907c:	2300      	movs	r3, #0
 800907e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009082:	e153      	b.n	800932c <UART_SetConfig+0x5d0>
 8009084:	2304      	movs	r3, #4
 8009086:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800908a:	e14f      	b.n	800932c <UART_SetConfig+0x5d0>
 800908c:	2308      	movs	r3, #8
 800908e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009092:	e14b      	b.n	800932c <UART_SetConfig+0x5d0>
 8009094:	2310      	movs	r3, #16
 8009096:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800909a:	e147      	b.n	800932c <UART_SetConfig+0x5d0>
 800909c:	cfff69f3 	.word	0xcfff69f3
 80090a0:	58000c00 	.word	0x58000c00
 80090a4:	11fff4ff 	.word	0x11fff4ff
 80090a8:	40011000 	.word	0x40011000
 80090ac:	58024400 	.word	0x58024400
 80090b0:	40004400 	.word	0x40004400
 80090b4:	40004800 	.word	0x40004800
 80090b8:	40004c00 	.word	0x40004c00
 80090bc:	40005000 	.word	0x40005000
 80090c0:	2320      	movs	r3, #32
 80090c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090c6:	e131      	b.n	800932c <UART_SetConfig+0x5d0>
 80090c8:	2340      	movs	r3, #64	; 0x40
 80090ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090ce:	e12d      	b.n	800932c <UART_SetConfig+0x5d0>
 80090d0:	2380      	movs	r3, #128	; 0x80
 80090d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090d6:	bf00      	nop
 80090d8:	e128      	b.n	800932c <UART_SetConfig+0x5d0>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4ab6      	ldr	r2, [pc, #728]	; (80093b8 <UART_SetConfig+0x65c>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d178      	bne.n	80091d6 <UART_SetConfig+0x47a>
 80090e4:	4bb5      	ldr	r3, [pc, #724]	; (80093bc <UART_SetConfig+0x660>)
 80090e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80090ec:	2b28      	cmp	r3, #40	; 0x28
 80090ee:	d86d      	bhi.n	80091cc <UART_SetConfig+0x470>
 80090f0:	a201      	add	r2, pc, #4	; (adr r2, 80090f8 <UART_SetConfig+0x39c>)
 80090f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f6:	bf00      	nop
 80090f8:	0800919d 	.word	0x0800919d
 80090fc:	080091cd 	.word	0x080091cd
 8009100:	080091cd 	.word	0x080091cd
 8009104:	080091cd 	.word	0x080091cd
 8009108:	080091cd 	.word	0x080091cd
 800910c:	080091cd 	.word	0x080091cd
 8009110:	080091cd 	.word	0x080091cd
 8009114:	080091cd 	.word	0x080091cd
 8009118:	080091a5 	.word	0x080091a5
 800911c:	080091cd 	.word	0x080091cd
 8009120:	080091cd 	.word	0x080091cd
 8009124:	080091cd 	.word	0x080091cd
 8009128:	080091cd 	.word	0x080091cd
 800912c:	080091cd 	.word	0x080091cd
 8009130:	080091cd 	.word	0x080091cd
 8009134:	080091cd 	.word	0x080091cd
 8009138:	080091ad 	.word	0x080091ad
 800913c:	080091cd 	.word	0x080091cd
 8009140:	080091cd 	.word	0x080091cd
 8009144:	080091cd 	.word	0x080091cd
 8009148:	080091cd 	.word	0x080091cd
 800914c:	080091cd 	.word	0x080091cd
 8009150:	080091cd 	.word	0x080091cd
 8009154:	080091cd 	.word	0x080091cd
 8009158:	080091b5 	.word	0x080091b5
 800915c:	080091cd 	.word	0x080091cd
 8009160:	080091cd 	.word	0x080091cd
 8009164:	080091cd 	.word	0x080091cd
 8009168:	080091cd 	.word	0x080091cd
 800916c:	080091cd 	.word	0x080091cd
 8009170:	080091cd 	.word	0x080091cd
 8009174:	080091cd 	.word	0x080091cd
 8009178:	080091bd 	.word	0x080091bd
 800917c:	080091cd 	.word	0x080091cd
 8009180:	080091cd 	.word	0x080091cd
 8009184:	080091cd 	.word	0x080091cd
 8009188:	080091cd 	.word	0x080091cd
 800918c:	080091cd 	.word	0x080091cd
 8009190:	080091cd 	.word	0x080091cd
 8009194:	080091cd 	.word	0x080091cd
 8009198:	080091c5 	.word	0x080091c5
 800919c:	2301      	movs	r3, #1
 800919e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091a2:	e0c3      	b.n	800932c <UART_SetConfig+0x5d0>
 80091a4:	2304      	movs	r3, #4
 80091a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091aa:	e0bf      	b.n	800932c <UART_SetConfig+0x5d0>
 80091ac:	2308      	movs	r3, #8
 80091ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091b2:	e0bb      	b.n	800932c <UART_SetConfig+0x5d0>
 80091b4:	2310      	movs	r3, #16
 80091b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ba:	e0b7      	b.n	800932c <UART_SetConfig+0x5d0>
 80091bc:	2320      	movs	r3, #32
 80091be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091c2:	e0b3      	b.n	800932c <UART_SetConfig+0x5d0>
 80091c4:	2340      	movs	r3, #64	; 0x40
 80091c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ca:	e0af      	b.n	800932c <UART_SetConfig+0x5d0>
 80091cc:	2380      	movs	r3, #128	; 0x80
 80091ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091d2:	bf00      	nop
 80091d4:	e0aa      	b.n	800932c <UART_SetConfig+0x5d0>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a79      	ldr	r2, [pc, #484]	; (80093c0 <UART_SetConfig+0x664>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d132      	bne.n	8009246 <UART_SetConfig+0x4ea>
 80091e0:	4b76      	ldr	r3, [pc, #472]	; (80093bc <UART_SetConfig+0x660>)
 80091e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091e4:	f003 0307 	and.w	r3, r3, #7
 80091e8:	2b05      	cmp	r3, #5
 80091ea:	d827      	bhi.n	800923c <UART_SetConfig+0x4e0>
 80091ec:	a201      	add	r2, pc, #4	; (adr r2, 80091f4 <UART_SetConfig+0x498>)
 80091ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f2:	bf00      	nop
 80091f4:	0800920d 	.word	0x0800920d
 80091f8:	08009215 	.word	0x08009215
 80091fc:	0800921d 	.word	0x0800921d
 8009200:	08009225 	.word	0x08009225
 8009204:	0800922d 	.word	0x0800922d
 8009208:	08009235 	.word	0x08009235
 800920c:	2300      	movs	r3, #0
 800920e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009212:	e08b      	b.n	800932c <UART_SetConfig+0x5d0>
 8009214:	2304      	movs	r3, #4
 8009216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800921a:	e087      	b.n	800932c <UART_SetConfig+0x5d0>
 800921c:	2308      	movs	r3, #8
 800921e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009222:	e083      	b.n	800932c <UART_SetConfig+0x5d0>
 8009224:	2310      	movs	r3, #16
 8009226:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800922a:	e07f      	b.n	800932c <UART_SetConfig+0x5d0>
 800922c:	2320      	movs	r3, #32
 800922e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009232:	e07b      	b.n	800932c <UART_SetConfig+0x5d0>
 8009234:	2340      	movs	r3, #64	; 0x40
 8009236:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800923a:	e077      	b.n	800932c <UART_SetConfig+0x5d0>
 800923c:	2380      	movs	r3, #128	; 0x80
 800923e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009242:	bf00      	nop
 8009244:	e072      	b.n	800932c <UART_SetConfig+0x5d0>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a5e      	ldr	r2, [pc, #376]	; (80093c4 <UART_SetConfig+0x668>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d132      	bne.n	80092b6 <UART_SetConfig+0x55a>
 8009250:	4b5a      	ldr	r3, [pc, #360]	; (80093bc <UART_SetConfig+0x660>)
 8009252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009254:	f003 0307 	and.w	r3, r3, #7
 8009258:	2b05      	cmp	r3, #5
 800925a:	d827      	bhi.n	80092ac <UART_SetConfig+0x550>
 800925c:	a201      	add	r2, pc, #4	; (adr r2, 8009264 <UART_SetConfig+0x508>)
 800925e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009262:	bf00      	nop
 8009264:	0800927d 	.word	0x0800927d
 8009268:	08009285 	.word	0x08009285
 800926c:	0800928d 	.word	0x0800928d
 8009270:	08009295 	.word	0x08009295
 8009274:	0800929d 	.word	0x0800929d
 8009278:	080092a5 	.word	0x080092a5
 800927c:	2300      	movs	r3, #0
 800927e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009282:	e053      	b.n	800932c <UART_SetConfig+0x5d0>
 8009284:	2304      	movs	r3, #4
 8009286:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800928a:	e04f      	b.n	800932c <UART_SetConfig+0x5d0>
 800928c:	2308      	movs	r3, #8
 800928e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009292:	e04b      	b.n	800932c <UART_SetConfig+0x5d0>
 8009294:	2310      	movs	r3, #16
 8009296:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800929a:	e047      	b.n	800932c <UART_SetConfig+0x5d0>
 800929c:	2320      	movs	r3, #32
 800929e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092a2:	e043      	b.n	800932c <UART_SetConfig+0x5d0>
 80092a4:	2340      	movs	r3, #64	; 0x40
 80092a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092aa:	e03f      	b.n	800932c <UART_SetConfig+0x5d0>
 80092ac:	2380      	movs	r3, #128	; 0x80
 80092ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092b2:	bf00      	nop
 80092b4:	e03a      	b.n	800932c <UART_SetConfig+0x5d0>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a43      	ldr	r2, [pc, #268]	; (80093c8 <UART_SetConfig+0x66c>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d132      	bne.n	8009326 <UART_SetConfig+0x5ca>
 80092c0:	4b3e      	ldr	r3, [pc, #248]	; (80093bc <UART_SetConfig+0x660>)
 80092c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092c4:	f003 0307 	and.w	r3, r3, #7
 80092c8:	2b05      	cmp	r3, #5
 80092ca:	d827      	bhi.n	800931c <UART_SetConfig+0x5c0>
 80092cc:	a201      	add	r2, pc, #4	; (adr r2, 80092d4 <UART_SetConfig+0x578>)
 80092ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d2:	bf00      	nop
 80092d4:	080092ed 	.word	0x080092ed
 80092d8:	080092f5 	.word	0x080092f5
 80092dc:	080092fd 	.word	0x080092fd
 80092e0:	08009305 	.word	0x08009305
 80092e4:	0800930d 	.word	0x0800930d
 80092e8:	08009315 	.word	0x08009315
 80092ec:	2302      	movs	r3, #2
 80092ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092f2:	e01b      	b.n	800932c <UART_SetConfig+0x5d0>
 80092f4:	2304      	movs	r3, #4
 80092f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092fa:	e017      	b.n	800932c <UART_SetConfig+0x5d0>
 80092fc:	2308      	movs	r3, #8
 80092fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009302:	e013      	b.n	800932c <UART_SetConfig+0x5d0>
 8009304:	2310      	movs	r3, #16
 8009306:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800930a:	e00f      	b.n	800932c <UART_SetConfig+0x5d0>
 800930c:	2320      	movs	r3, #32
 800930e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009312:	e00b      	b.n	800932c <UART_SetConfig+0x5d0>
 8009314:	2340      	movs	r3, #64	; 0x40
 8009316:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800931a:	e007      	b.n	800932c <UART_SetConfig+0x5d0>
 800931c:	2380      	movs	r3, #128	; 0x80
 800931e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009322:	bf00      	nop
 8009324:	e002      	b.n	800932c <UART_SetConfig+0x5d0>
 8009326:	2380      	movs	r3, #128	; 0x80
 8009328:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a25      	ldr	r2, [pc, #148]	; (80093c8 <UART_SetConfig+0x66c>)
 8009332:	4293      	cmp	r3, r2
 8009334:	f040 80b8 	bne.w	80094a8 <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009338:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800933c:	2b08      	cmp	r3, #8
 800933e:	d019      	beq.n	8009374 <UART_SetConfig+0x618>
 8009340:	2b08      	cmp	r3, #8
 8009342:	dc04      	bgt.n	800934e <UART_SetConfig+0x5f2>
 8009344:	2b02      	cmp	r3, #2
 8009346:	d009      	beq.n	800935c <UART_SetConfig+0x600>
 8009348:	2b04      	cmp	r3, #4
 800934a:	d00b      	beq.n	8009364 <UART_SetConfig+0x608>
 800934c:	e042      	b.n	80093d4 <UART_SetConfig+0x678>
 800934e:	2b20      	cmp	r3, #32
 8009350:	d02b      	beq.n	80093aa <UART_SetConfig+0x64e>
 8009352:	2b40      	cmp	r3, #64	; 0x40
 8009354:	d02c      	beq.n	80093b0 <UART_SetConfig+0x654>
 8009356:	2b10      	cmp	r3, #16
 8009358:	d014      	beq.n	8009384 <UART_SetConfig+0x628>
 800935a:	e03b      	b.n	80093d4 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800935c:	f7fe fc62 	bl	8007c24 <HAL_RCCEx_GetD3PCLK1Freq>
 8009360:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009362:	e03d      	b.n	80093e0 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009364:	f107 0314 	add.w	r3, r7, #20
 8009368:	4618      	mov	r0, r3
 800936a:	f7fe fc71 	bl	8007c50 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800936e:	69bb      	ldr	r3, [r7, #24]
 8009370:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009372:	e035      	b.n	80093e0 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009374:	f107 0308 	add.w	r3, r7, #8
 8009378:	4618      	mov	r0, r3
 800937a:	f7fe fdb5 	bl	8007ee8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009382:	e02d      	b.n	80093e0 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009384:	4b0d      	ldr	r3, [pc, #52]	; (80093bc <UART_SetConfig+0x660>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f003 0320 	and.w	r3, r3, #32
 800938c:	2b00      	cmp	r3, #0
 800938e:	d009      	beq.n	80093a4 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009390:	4b0a      	ldr	r3, [pc, #40]	; (80093bc <UART_SetConfig+0x660>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	08db      	lsrs	r3, r3, #3
 8009396:	f003 0303 	and.w	r3, r3, #3
 800939a:	4a0c      	ldr	r2, [pc, #48]	; (80093cc <UART_SetConfig+0x670>)
 800939c:	fa22 f303 	lsr.w	r3, r2, r3
 80093a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80093a2:	e01d      	b.n	80093e0 <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 80093a4:	4b09      	ldr	r3, [pc, #36]	; (80093cc <UART_SetConfig+0x670>)
 80093a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80093a8:	e01a      	b.n	80093e0 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80093aa:	4b09      	ldr	r3, [pc, #36]	; (80093d0 <UART_SetConfig+0x674>)
 80093ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80093ae:	e017      	b.n	80093e0 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80093b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80093b6:	e013      	b.n	80093e0 <UART_SetConfig+0x684>
 80093b8:	40011400 	.word	0x40011400
 80093bc:	58024400 	.word	0x58024400
 80093c0:	40007800 	.word	0x40007800
 80093c4:	40007c00 	.word	0x40007c00
 80093c8:	58000c00 	.word	0x58000c00
 80093cc:	03d09000 	.word	0x03d09000
 80093d0:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 80093d4:	2300      	movs	r3, #0
 80093d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80093d8:	2301      	movs	r3, #1
 80093da:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80093de:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80093e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	f000 824d 	beq.w	8009882 <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ec:	4aad      	ldr	r2, [pc, #692]	; (80096a4 <UART_SetConfig+0x948>)
 80093ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093f2:	461a      	mov	r2, r3
 80093f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80093fa:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	685a      	ldr	r2, [r3, #4]
 8009400:	4613      	mov	r3, r2
 8009402:	005b      	lsls	r3, r3, #1
 8009404:	4413      	add	r3, r2
 8009406:	6a3a      	ldr	r2, [r7, #32]
 8009408:	429a      	cmp	r2, r3
 800940a:	d305      	bcc.n	8009418 <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009412:	6a3a      	ldr	r2, [r7, #32]
 8009414:	429a      	cmp	r2, r3
 8009416:	d903      	bls.n	8009420 <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 8009418:	2301      	movs	r3, #1
 800941a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800941e:	e230      	b.n	8009882 <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009422:	4618      	mov	r0, r3
 8009424:	f04f 0100 	mov.w	r1, #0
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942c:	4a9d      	ldr	r2, [pc, #628]	; (80096a4 <UART_SetConfig+0x948>)
 800942e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009432:	b29b      	uxth	r3, r3
 8009434:	f04f 0400 	mov.w	r4, #0
 8009438:	461a      	mov	r2, r3
 800943a:	4623      	mov	r3, r4
 800943c:	f7f6 ffb8 	bl	80003b0 <__aeabi_uldivmod>
 8009440:	4603      	mov	r3, r0
 8009442:	460c      	mov	r4, r1
 8009444:	4619      	mov	r1, r3
 8009446:	4622      	mov	r2, r4
 8009448:	f04f 0300 	mov.w	r3, #0
 800944c:	f04f 0400 	mov.w	r4, #0
 8009450:	0214      	lsls	r4, r2, #8
 8009452:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009456:	020b      	lsls	r3, r1, #8
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	6852      	ldr	r2, [r2, #4]
 800945c:	0852      	lsrs	r2, r2, #1
 800945e:	4611      	mov	r1, r2
 8009460:	f04f 0200 	mov.w	r2, #0
 8009464:	eb13 0b01 	adds.w	fp, r3, r1
 8009468:	eb44 0c02 	adc.w	ip, r4, r2
 800946c:	4658      	mov	r0, fp
 800946e:	4661      	mov	r1, ip
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	f04f 0400 	mov.w	r4, #0
 8009478:	461a      	mov	r2, r3
 800947a:	4623      	mov	r3, r4
 800947c:	f7f6 ff98 	bl	80003b0 <__aeabi_uldivmod>
 8009480:	4603      	mov	r3, r0
 8009482:	460c      	mov	r4, r1
 8009484:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009488:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800948c:	d308      	bcc.n	80094a0 <UART_SetConfig+0x744>
 800948e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009490:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009494:	d204      	bcs.n	80094a0 <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800949c:	60da      	str	r2, [r3, #12]
 800949e:	e1f0      	b.n	8009882 <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 80094a0:	2301      	movs	r3, #1
 80094a2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80094a6:	e1ec      	b.n	8009882 <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	69db      	ldr	r3, [r3, #28]
 80094ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094b0:	f040 8100 	bne.w	80096b4 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 80094b4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80094b8:	2b40      	cmp	r3, #64	; 0x40
 80094ba:	f200 80b7 	bhi.w	800962c <UART_SetConfig+0x8d0>
 80094be:	a201      	add	r2, pc, #4	; (adr r2, 80094c4 <UART_SetConfig+0x768>)
 80094c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094c4:	080095c9 	.word	0x080095c9
 80094c8:	080095d1 	.word	0x080095d1
 80094cc:	0800962d 	.word	0x0800962d
 80094d0:	0800962d 	.word	0x0800962d
 80094d4:	080095d9 	.word	0x080095d9
 80094d8:	0800962d 	.word	0x0800962d
 80094dc:	0800962d 	.word	0x0800962d
 80094e0:	0800962d 	.word	0x0800962d
 80094e4:	080095e9 	.word	0x080095e9
 80094e8:	0800962d 	.word	0x0800962d
 80094ec:	0800962d 	.word	0x0800962d
 80094f0:	0800962d 	.word	0x0800962d
 80094f4:	0800962d 	.word	0x0800962d
 80094f8:	0800962d 	.word	0x0800962d
 80094fc:	0800962d 	.word	0x0800962d
 8009500:	0800962d 	.word	0x0800962d
 8009504:	080095f9 	.word	0x080095f9
 8009508:	0800962d 	.word	0x0800962d
 800950c:	0800962d 	.word	0x0800962d
 8009510:	0800962d 	.word	0x0800962d
 8009514:	0800962d 	.word	0x0800962d
 8009518:	0800962d 	.word	0x0800962d
 800951c:	0800962d 	.word	0x0800962d
 8009520:	0800962d 	.word	0x0800962d
 8009524:	0800962d 	.word	0x0800962d
 8009528:	0800962d 	.word	0x0800962d
 800952c:	0800962d 	.word	0x0800962d
 8009530:	0800962d 	.word	0x0800962d
 8009534:	0800962d 	.word	0x0800962d
 8009538:	0800962d 	.word	0x0800962d
 800953c:	0800962d 	.word	0x0800962d
 8009540:	0800962d 	.word	0x0800962d
 8009544:	0800961f 	.word	0x0800961f
 8009548:	0800962d 	.word	0x0800962d
 800954c:	0800962d 	.word	0x0800962d
 8009550:	0800962d 	.word	0x0800962d
 8009554:	0800962d 	.word	0x0800962d
 8009558:	0800962d 	.word	0x0800962d
 800955c:	0800962d 	.word	0x0800962d
 8009560:	0800962d 	.word	0x0800962d
 8009564:	0800962d 	.word	0x0800962d
 8009568:	0800962d 	.word	0x0800962d
 800956c:	0800962d 	.word	0x0800962d
 8009570:	0800962d 	.word	0x0800962d
 8009574:	0800962d 	.word	0x0800962d
 8009578:	0800962d 	.word	0x0800962d
 800957c:	0800962d 	.word	0x0800962d
 8009580:	0800962d 	.word	0x0800962d
 8009584:	0800962d 	.word	0x0800962d
 8009588:	0800962d 	.word	0x0800962d
 800958c:	0800962d 	.word	0x0800962d
 8009590:	0800962d 	.word	0x0800962d
 8009594:	0800962d 	.word	0x0800962d
 8009598:	0800962d 	.word	0x0800962d
 800959c:	0800962d 	.word	0x0800962d
 80095a0:	0800962d 	.word	0x0800962d
 80095a4:	0800962d 	.word	0x0800962d
 80095a8:	0800962d 	.word	0x0800962d
 80095ac:	0800962d 	.word	0x0800962d
 80095b0:	0800962d 	.word	0x0800962d
 80095b4:	0800962d 	.word	0x0800962d
 80095b8:	0800962d 	.word	0x0800962d
 80095bc:	0800962d 	.word	0x0800962d
 80095c0:	0800962d 	.word	0x0800962d
 80095c4:	08009625 	.word	0x08009625
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095c8:	f7fd fbd0 	bl	8006d6c <HAL_RCC_GetPCLK1Freq>
 80095cc:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80095ce:	e033      	b.n	8009638 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095d0:	f7fd fbe2 	bl	8006d98 <HAL_RCC_GetPCLK2Freq>
 80095d4:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80095d6:	e02f      	b.n	8009638 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095d8:	f107 0314 	add.w	r3, r7, #20
 80095dc:	4618      	mov	r0, r3
 80095de:	f7fe fb37 	bl	8007c50 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80095e2:	69bb      	ldr	r3, [r7, #24]
 80095e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80095e6:	e027      	b.n	8009638 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80095e8:	f107 0308 	add.w	r3, r7, #8
 80095ec:	4618      	mov	r0, r3
 80095ee:	f7fe fc7b 	bl	8007ee8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80095f6:	e01f      	b.n	8009638 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095f8:	4b2b      	ldr	r3, [pc, #172]	; (80096a8 <UART_SetConfig+0x94c>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f003 0320 	and.w	r3, r3, #32
 8009600:	2b00      	cmp	r3, #0
 8009602:	d009      	beq.n	8009618 <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009604:	4b28      	ldr	r3, [pc, #160]	; (80096a8 <UART_SetConfig+0x94c>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	08db      	lsrs	r3, r3, #3
 800960a:	f003 0303 	and.w	r3, r3, #3
 800960e:	4a27      	ldr	r2, [pc, #156]	; (80096ac <UART_SetConfig+0x950>)
 8009610:	fa22 f303 	lsr.w	r3, r2, r3
 8009614:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009616:	e00f      	b.n	8009638 <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 8009618:	4b24      	ldr	r3, [pc, #144]	; (80096ac <UART_SetConfig+0x950>)
 800961a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800961c:	e00c      	b.n	8009638 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800961e:	4b24      	ldr	r3, [pc, #144]	; (80096b0 <UART_SetConfig+0x954>)
 8009620:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009622:	e009      	b.n	8009638 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009624:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009628:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800962a:	e005      	b.n	8009638 <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 800962c:	2300      	movs	r3, #0
 800962e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009630:	2301      	movs	r3, #1
 8009632:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009636:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800963a:	2b00      	cmp	r3, #0
 800963c:	f000 8121 	beq.w	8009882 <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009644:	4a17      	ldr	r2, [pc, #92]	; (80096a4 <UART_SetConfig+0x948>)
 8009646:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800964a:	461a      	mov	r2, r3
 800964c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800964e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009652:	005a      	lsls	r2, r3, #1
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	085b      	lsrs	r3, r3, #1
 800965a:	441a      	add	r2, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	fbb2 f3f3 	udiv	r3, r2, r3
 8009664:	b29b      	uxth	r3, r3
 8009666:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800966a:	2b0f      	cmp	r3, #15
 800966c:	d916      	bls.n	800969c <UART_SetConfig+0x940>
 800966e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009674:	d212      	bcs.n	800969c <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009678:	b29b      	uxth	r3, r3
 800967a:	f023 030f 	bic.w	r3, r3, #15
 800967e:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009682:	085b      	lsrs	r3, r3, #1
 8009684:	b29b      	uxth	r3, r3
 8009686:	f003 0307 	and.w	r3, r3, #7
 800968a:	b29a      	uxth	r2, r3
 800968c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800968e:	4313      	orrs	r3, r2
 8009690:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009698:	60da      	str	r2, [r3, #12]
 800969a:	e0f2      	b.n	8009882 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 800969c:	2301      	movs	r3, #1
 800969e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80096a2:	e0ee      	b.n	8009882 <UART_SetConfig+0xb26>
 80096a4:	0801dc90 	.word	0x0801dc90
 80096a8:	58024400 	.word	0x58024400
 80096ac:	03d09000 	.word	0x03d09000
 80096b0:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 80096b4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80096b8:	2b40      	cmp	r3, #64	; 0x40
 80096ba:	f200 80b7 	bhi.w	800982c <UART_SetConfig+0xad0>
 80096be:	a201      	add	r2, pc, #4	; (adr r2, 80096c4 <UART_SetConfig+0x968>)
 80096c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096c4:	080097c9 	.word	0x080097c9
 80096c8:	080097d1 	.word	0x080097d1
 80096cc:	0800982d 	.word	0x0800982d
 80096d0:	0800982d 	.word	0x0800982d
 80096d4:	080097d9 	.word	0x080097d9
 80096d8:	0800982d 	.word	0x0800982d
 80096dc:	0800982d 	.word	0x0800982d
 80096e0:	0800982d 	.word	0x0800982d
 80096e4:	080097e9 	.word	0x080097e9
 80096e8:	0800982d 	.word	0x0800982d
 80096ec:	0800982d 	.word	0x0800982d
 80096f0:	0800982d 	.word	0x0800982d
 80096f4:	0800982d 	.word	0x0800982d
 80096f8:	0800982d 	.word	0x0800982d
 80096fc:	0800982d 	.word	0x0800982d
 8009700:	0800982d 	.word	0x0800982d
 8009704:	080097f9 	.word	0x080097f9
 8009708:	0800982d 	.word	0x0800982d
 800970c:	0800982d 	.word	0x0800982d
 8009710:	0800982d 	.word	0x0800982d
 8009714:	0800982d 	.word	0x0800982d
 8009718:	0800982d 	.word	0x0800982d
 800971c:	0800982d 	.word	0x0800982d
 8009720:	0800982d 	.word	0x0800982d
 8009724:	0800982d 	.word	0x0800982d
 8009728:	0800982d 	.word	0x0800982d
 800972c:	0800982d 	.word	0x0800982d
 8009730:	0800982d 	.word	0x0800982d
 8009734:	0800982d 	.word	0x0800982d
 8009738:	0800982d 	.word	0x0800982d
 800973c:	0800982d 	.word	0x0800982d
 8009740:	0800982d 	.word	0x0800982d
 8009744:	0800981f 	.word	0x0800981f
 8009748:	0800982d 	.word	0x0800982d
 800974c:	0800982d 	.word	0x0800982d
 8009750:	0800982d 	.word	0x0800982d
 8009754:	0800982d 	.word	0x0800982d
 8009758:	0800982d 	.word	0x0800982d
 800975c:	0800982d 	.word	0x0800982d
 8009760:	0800982d 	.word	0x0800982d
 8009764:	0800982d 	.word	0x0800982d
 8009768:	0800982d 	.word	0x0800982d
 800976c:	0800982d 	.word	0x0800982d
 8009770:	0800982d 	.word	0x0800982d
 8009774:	0800982d 	.word	0x0800982d
 8009778:	0800982d 	.word	0x0800982d
 800977c:	0800982d 	.word	0x0800982d
 8009780:	0800982d 	.word	0x0800982d
 8009784:	0800982d 	.word	0x0800982d
 8009788:	0800982d 	.word	0x0800982d
 800978c:	0800982d 	.word	0x0800982d
 8009790:	0800982d 	.word	0x0800982d
 8009794:	0800982d 	.word	0x0800982d
 8009798:	0800982d 	.word	0x0800982d
 800979c:	0800982d 	.word	0x0800982d
 80097a0:	0800982d 	.word	0x0800982d
 80097a4:	0800982d 	.word	0x0800982d
 80097a8:	0800982d 	.word	0x0800982d
 80097ac:	0800982d 	.word	0x0800982d
 80097b0:	0800982d 	.word	0x0800982d
 80097b4:	0800982d 	.word	0x0800982d
 80097b8:	0800982d 	.word	0x0800982d
 80097bc:	0800982d 	.word	0x0800982d
 80097c0:	0800982d 	.word	0x0800982d
 80097c4:	08009825 	.word	0x08009825
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097c8:	f7fd fad0 	bl	8006d6c <HAL_RCC_GetPCLK1Freq>
 80097cc:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80097ce:	e033      	b.n	8009838 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097d0:	f7fd fae2 	bl	8006d98 <HAL_RCC_GetPCLK2Freq>
 80097d4:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80097d6:	e02f      	b.n	8009838 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097d8:	f107 0314 	add.w	r3, r7, #20
 80097dc:	4618      	mov	r0, r3
 80097de:	f7fe fa37 	bl	8007c50 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097e6:	e027      	b.n	8009838 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097e8:	f107 0308 	add.w	r3, r7, #8
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7fe fb7b 	bl	8007ee8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097f6:	e01f      	b.n	8009838 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80097f8:	4b2c      	ldr	r3, [pc, #176]	; (80098ac <UART_SetConfig+0xb50>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f003 0320 	and.w	r3, r3, #32
 8009800:	2b00      	cmp	r3, #0
 8009802:	d009      	beq.n	8009818 <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009804:	4b29      	ldr	r3, [pc, #164]	; (80098ac <UART_SetConfig+0xb50>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	08db      	lsrs	r3, r3, #3
 800980a:	f003 0303 	and.w	r3, r3, #3
 800980e:	4a28      	ldr	r2, [pc, #160]	; (80098b0 <UART_SetConfig+0xb54>)
 8009810:	fa22 f303 	lsr.w	r3, r2, r3
 8009814:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009816:	e00f      	b.n	8009838 <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 8009818:	4b25      	ldr	r3, [pc, #148]	; (80098b0 <UART_SetConfig+0xb54>)
 800981a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800981c:	e00c      	b.n	8009838 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800981e:	4b25      	ldr	r3, [pc, #148]	; (80098b4 <UART_SetConfig+0xb58>)
 8009820:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009822:	e009      	b.n	8009838 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009824:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009828:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800982a:	e005      	b.n	8009838 <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 800982c:	2300      	movs	r3, #0
 800982e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009830:	2301      	movs	r3, #1
 8009832:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009836:	bf00      	nop
    }

    if (pclk != 0U)
 8009838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800983a:	2b00      	cmp	r3, #0
 800983c:	d021      	beq.n	8009882 <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009842:	4a1d      	ldr	r2, [pc, #116]	; (80098b8 <UART_SetConfig+0xb5c>)
 8009844:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009848:	461a      	mov	r2, r3
 800984a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800984c:	fbb3 f2f2 	udiv	r2, r3, r2
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	085b      	lsrs	r3, r3, #1
 8009856:	441a      	add	r2, r3
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009860:	b29b      	uxth	r3, r3
 8009862:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009866:	2b0f      	cmp	r3, #15
 8009868:	d908      	bls.n	800987c <UART_SetConfig+0xb20>
 800986a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800986c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009870:	d204      	bcs.n	800987c <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009878:	60da      	str	r2, [r3, #12]
 800987a:	e002      	b.n	8009882 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 800987c:	2301      	movs	r3, #1
 800987e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2201      	movs	r2, #1
 8009886:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2201      	movs	r2, #1
 800988e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800989e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3738      	adds	r7, #56	; 0x38
 80098a6:	46bd      	mov	sp, r7
 80098a8:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80098ac:	58024400 	.word	0x58024400
 80098b0:	03d09000 	.word	0x03d09000
 80098b4:	003d0900 	.word	0x003d0900
 80098b8:	0801dc90 	.word	0x0801dc90

080098bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80098bc:	b480      	push	{r7}
 80098be:	b083      	sub	sp, #12
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098c8:	f003 0301 	and.w	r3, r3, #1
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d00a      	beq.n	80098e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	430a      	orrs	r2, r1
 80098e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098ea:	f003 0302 	and.w	r3, r3, #2
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00a      	beq.n	8009908 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	430a      	orrs	r2, r1
 8009906:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800990c:	f003 0304 	and.w	r3, r3, #4
 8009910:	2b00      	cmp	r3, #0
 8009912:	d00a      	beq.n	800992a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	430a      	orrs	r2, r1
 8009928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800992e:	f003 0308 	and.w	r3, r3, #8
 8009932:	2b00      	cmp	r3, #0
 8009934:	d00a      	beq.n	800994c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	430a      	orrs	r2, r1
 800994a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009950:	f003 0310 	and.w	r3, r3, #16
 8009954:	2b00      	cmp	r3, #0
 8009956:	d00a      	beq.n	800996e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	430a      	orrs	r2, r1
 800996c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009972:	f003 0320 	and.w	r3, r3, #32
 8009976:	2b00      	cmp	r3, #0
 8009978:	d00a      	beq.n	8009990 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	430a      	orrs	r2, r1
 800998e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009998:	2b00      	cmp	r3, #0
 800999a:	d01a      	beq.n	80099d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	430a      	orrs	r2, r1
 80099b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80099ba:	d10a      	bne.n	80099d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	430a      	orrs	r2, r1
 80099d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00a      	beq.n	80099f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	430a      	orrs	r2, r1
 80099f2:	605a      	str	r2, [r3, #4]
  }
}
 80099f4:	bf00      	nop
 80099f6:	370c      	adds	r7, #12
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b086      	sub	sp, #24
 8009a04:	af02      	add	r7, sp, #8
 8009a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009a10:	f7f8 f9a8 	bl	8001d64 <HAL_GetTick>
 8009a14:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f003 0308 	and.w	r3, r3, #8
 8009a20:	2b08      	cmp	r3, #8
 8009a22:	d10e      	bne.n	8009a42 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009a28:	9300      	str	r3, [sp, #0]
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 f82c 	bl	8009a90 <UART_WaitOnFlagUntilTimeout>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d001      	beq.n	8009a42 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	e022      	b.n	8009a88 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f003 0304 	and.w	r3, r3, #4
 8009a4c:	2b04      	cmp	r3, #4
 8009a4e:	d10e      	bne.n	8009a6e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 f816 	bl	8009a90 <UART_WaitOnFlagUntilTimeout>
 8009a64:	4603      	mov	r3, r0
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d001      	beq.n	8009a6e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	e00c      	b.n	8009a88 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2220      	movs	r2, #32
 8009a72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2220      	movs	r2, #32
 8009a7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2200      	movs	r2, #0
 8009a82:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009a86:	2300      	movs	r3, #0
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3710      	adds	r7, #16
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	603b      	str	r3, [r7, #0]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009aa0:	e062      	b.n	8009b68 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009aa2:	69bb      	ldr	r3, [r7, #24]
 8009aa4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009aa8:	d05e      	beq.n	8009b68 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009aaa:	f7f8 f95b 	bl	8001d64 <HAL_GetTick>
 8009aae:	4602      	mov	r2, r0
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	1ad3      	subs	r3, r2, r3
 8009ab4:	69ba      	ldr	r2, [r7, #24]
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	d302      	bcc.n	8009ac0 <UART_WaitOnFlagUntilTimeout+0x30>
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d11d      	bne.n	8009afc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	681a      	ldr	r2, [r3, #0]
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009ace:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	689a      	ldr	r2, [r3, #8]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f022 0201 	bic.w	r2, r2, #1
 8009ade:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2220      	movs	r2, #32
 8009ae4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2220      	movs	r2, #32
 8009aec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2200      	movs	r2, #0
 8009af4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e045      	b.n	8009b88 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f003 0304 	and.w	r3, r3, #4
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d02e      	beq.n	8009b68 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	69db      	ldr	r3, [r3, #28]
 8009b10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009b14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b18:	d126      	bne.n	8009b68 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009b22:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009b32:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	689a      	ldr	r2, [r3, #8]
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f022 0201 	bic.w	r2, r2, #1
 8009b42:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2220      	movs	r2, #32
 8009b48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2220      	movs	r2, #32
 8009b50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2220      	movs	r2, #32
 8009b58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8009b64:	2303      	movs	r3, #3
 8009b66:	e00f      	b.n	8009b88 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	69da      	ldr	r2, [r3, #28]
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	4013      	ands	r3, r2
 8009b72:	68ba      	ldr	r2, [r7, #8]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	bf0c      	ite	eq
 8009b78:	2301      	moveq	r3, #1
 8009b7a:	2300      	movne	r3, #0
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	461a      	mov	r2, r3
 8009b80:	79fb      	ldrb	r3, [r7, #7]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d08d      	beq.n	8009aa2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3710      	adds	r7, #16
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}

08009b90 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b085      	sub	sp, #20
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d101      	bne.n	8009ba6 <HAL_UARTEx_DisableFifoMode+0x16>
 8009ba2:	2302      	movs	r3, #2
 8009ba4:	e027      	b.n	8009bf6 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2201      	movs	r2, #1
 8009baa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2224      	movs	r2, #36	; 0x24
 8009bb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	681a      	ldr	r2, [r3, #0]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f022 0201 	bic.w	r2, r2, #1
 8009bcc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009bd4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	68fa      	ldr	r2, [r7, #12]
 8009be2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2220      	movs	r2, #32
 8009be8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009bf4:	2300      	movs	r3, #0
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3714      	adds	r7, #20
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c00:	4770      	bx	lr

08009c02 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b084      	sub	sp, #16
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
 8009c0a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d101      	bne.n	8009c1a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009c16:	2302      	movs	r3, #2
 8009c18:	e02d      	b.n	8009c76 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2224      	movs	r2, #36	; 0x24
 8009c26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f022 0201 	bic.w	r2, r2, #1
 8009c40:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	683a      	ldr	r2, [r7, #0]
 8009c52:	430a      	orrs	r2, r1
 8009c54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 f850 	bl	8009cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2220      	movs	r2, #32
 8009c68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009c74:	2300      	movs	r3, #0
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3710      	adds	r7, #16
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}

08009c7e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b084      	sub	sp, #16
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
 8009c86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009c8e:	2b01      	cmp	r3, #1
 8009c90:	d101      	bne.n	8009c96 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009c92:	2302      	movs	r3, #2
 8009c94:	e02d      	b.n	8009cf2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2224      	movs	r2, #36	; 0x24
 8009ca2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f022 0201 	bic.w	r2, r2, #1
 8009cbc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	683a      	ldr	r2, [r7, #0]
 8009cce:	430a      	orrs	r2, r1
 8009cd0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 f812 	bl	8009cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	68fa      	ldr	r2, [r7, #12]
 8009cde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2220      	movs	r2, #32
 8009ce4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
	...

08009cfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b089      	sub	sp, #36	; 0x24
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009d04:	4a2f      	ldr	r2, [pc, #188]	; (8009dc4 <UARTEx_SetNbDataToProcess+0xc8>)
 8009d06:	f107 0314 	add.w	r3, r7, #20
 8009d0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009d0e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009d12:	4a2d      	ldr	r2, [pc, #180]	; (8009dc8 <UARTEx_SetNbDataToProcess+0xcc>)
 8009d14:	f107 030c 	add.w	r3, r7, #12
 8009d18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009d1c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d108      	bne.n	8009d3a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2201      	movs	r2, #1
 8009d34:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009d38:	e03d      	b.n	8009db6 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009d3a:	2310      	movs	r3, #16
 8009d3c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009d3e:	2310      	movs	r3, #16
 8009d40:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	689b      	ldr	r3, [r3, #8]
 8009d48:	0e5b      	lsrs	r3, r3, #25
 8009d4a:	b2db      	uxtb	r3, r3
 8009d4c:	f003 0307 	and.w	r3, r3, #7
 8009d50:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	0f5b      	lsrs	r3, r3, #29
 8009d5a:	b2db      	uxtb	r3, r3
 8009d5c:	f003 0307 	and.w	r3, r3, #7
 8009d60:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009d62:	7fbb      	ldrb	r3, [r7, #30]
 8009d64:	7f3a      	ldrb	r2, [r7, #28]
 8009d66:	f107 0120 	add.w	r1, r7, #32
 8009d6a:	440a      	add	r2, r1
 8009d6c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009d70:	fb02 f303 	mul.w	r3, r2, r3
 8009d74:	7f3a      	ldrb	r2, [r7, #28]
 8009d76:	f107 0120 	add.w	r1, r7, #32
 8009d7a:	440a      	add	r2, r1
 8009d7c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009d80:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d84:	b29a      	uxth	r2, r3
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009d8c:	7ffb      	ldrb	r3, [r7, #31]
 8009d8e:	7f7a      	ldrb	r2, [r7, #29]
 8009d90:	f107 0120 	add.w	r1, r7, #32
 8009d94:	440a      	add	r2, r1
 8009d96:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009d9a:	fb02 f303 	mul.w	r3, r2, r3
 8009d9e:	7f7a      	ldrb	r2, [r7, #29]
 8009da0:	f107 0120 	add.w	r1, r7, #32
 8009da4:	440a      	add	r2, r1
 8009da6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009daa:	fb93 f3f2 	sdiv	r3, r3, r2
 8009dae:	b29a      	uxth	r2, r3
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009db6:	bf00      	nop
 8009db8:	3724      	adds	r7, #36	; 0x24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop
 8009dc4:	0801af00 	.word	0x0801af00
 8009dc8:	0801af08 	.word	0x0801af08

08009dcc <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b087      	sub	sp, #28
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8009dde:	2320      	movs	r3, #32
 8009de0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009de2:	f3bf 8f4f 	dsb	sy

    __DSB();

    while (op_size > 0) {
 8009de6:	e00b      	b.n	8009e00 <SCB_InvalidateDCache_by_Addr+0x34>
      SCB->DCIMVAC = op_addr;
 8009de8:	4a0c      	ldr	r2, [pc, #48]	; (8009e1c <SCB_InvalidateDCache_by_Addr+0x50>)
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	693a      	ldr	r2, [r7, #16]
 8009df4:	4413      	add	r3, r2
 8009df6:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8009df8:	697a      	ldr	r2, [r7, #20]
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	1ad3      	subs	r3, r2, r3
 8009dfe:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	dcf0      	bgt.n	8009de8 <SCB_InvalidateDCache_by_Addr+0x1c>
 8009e06:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8009e0a:	f3bf 8f6f 	isb	sy
    }

    __DSB();
    __ISB();
  #endif
}
 8009e0e:	bf00      	nop
 8009e10:	371c      	adds	r7, #28
 8009e12:	46bd      	mov	sp, r7
 8009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e18:	4770      	bx	lr
 8009e1a:	bf00      	nop
 8009e1c:	e000ed00 	.word	0xe000ed00

08009e20 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b08e      	sub	sp, #56	; 0x38
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	601a      	str	r2, [r3, #0]
 8009e30:	605a      	str	r2, [r3, #4]
 8009e32:	609a      	str	r2, [r3, #8]
 8009e34:	60da      	str	r2, [r3, #12]
 8009e36:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a5d      	ldr	r2, [pc, #372]	; (8009fb4 <HAL_ETH_MspInit+0x194>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	f040 80b3 	bne.w	8009faa <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8009e44:	4b5c      	ldr	r3, [pc, #368]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e46:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009e4a:	4a5b      	ldr	r2, [pc, #364]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e50:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009e54:	4b58      	ldr	r3, [pc, #352]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e56:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009e5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e5e:	623b      	str	r3, [r7, #32]
 8009e60:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8009e62:	4b55      	ldr	r3, [pc, #340]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009e68:	4a53      	ldr	r2, [pc, #332]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e6e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009e72:	4b51      	ldr	r3, [pc, #324]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009e78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e7c:	61fb      	str	r3, [r7, #28]
 8009e7e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8009e80:	4b4d      	ldr	r3, [pc, #308]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009e86:	4a4c      	ldr	r2, [pc, #304]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e8c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009e90:	4b49      	ldr	r3, [pc, #292]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009e92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e9a:	61bb      	str	r3, [r7, #24]
 8009e9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009e9e:	4b46      	ldr	r3, [pc, #280]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009ea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009ea4:	4a44      	ldr	r2, [pc, #272]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009ea6:	f043 0304 	orr.w	r3, r3, #4
 8009eaa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009eae:	4b42      	ldr	r3, [pc, #264]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009eb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009eb4:	f003 0304 	and.w	r3, r3, #4
 8009eb8:	617b      	str	r3, [r7, #20]
 8009eba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ebc:	4b3e      	ldr	r3, [pc, #248]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009ec2:	4a3d      	ldr	r2, [pc, #244]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009ec4:	f043 0301 	orr.w	r3, r3, #1
 8009ec8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009ecc:	4b3a      	ldr	r3, [pc, #232]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009ed2:	f003 0301 	and.w	r3, r3, #1
 8009ed6:	613b      	str	r3, [r7, #16]
 8009ed8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009eda:	4b37      	ldr	r3, [pc, #220]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009edc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009ee0:	4a35      	ldr	r2, [pc, #212]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009ee2:	f043 0302 	orr.w	r3, r3, #2
 8009ee6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009eea:	4b33      	ldr	r3, [pc, #204]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009eec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009ef0:	f003 0302 	and.w	r3, r3, #2
 8009ef4:	60fb      	str	r3, [r7, #12]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009ef8:	4b2f      	ldr	r3, [pc, #188]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009efe:	4a2e      	ldr	r2, [pc, #184]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009f08:	4b2b      	ldr	r3, [pc, #172]	; (8009fb8 <HAL_ETH_MspInit+0x198>)
 8009f0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f12:	60bb      	str	r3, [r7, #8]
 8009f14:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8009f16:	2332      	movs	r3, #50	; 0x32
 8009f18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f1a:	2302      	movs	r3, #2
 8009f1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f22:	2303      	movs	r3, #3
 8009f24:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009f26:	230b      	movs	r3, #11
 8009f28:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009f2e:	4619      	mov	r1, r3
 8009f30:	4822      	ldr	r0, [pc, #136]	; (8009fbc <HAL_ETH_MspInit+0x19c>)
 8009f32:	f7fb fced 	bl	8005910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8009f36:	2386      	movs	r3, #134	; 0x86
 8009f38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f3a:	2302      	movs	r3, #2
 8009f3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f42:	2303      	movs	r3, #3
 8009f44:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009f46:	230b      	movs	r3, #11
 8009f48:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009f4e:	4619      	mov	r1, r3
 8009f50:	481b      	ldr	r0, [pc, #108]	; (8009fc0 <HAL_ETH_MspInit+0x1a0>)
 8009f52:	f7fb fcdd 	bl	8005910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009f56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009f5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f60:	2300      	movs	r3, #0
 8009f62:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f64:	2303      	movs	r3, #3
 8009f66:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009f68:	230b      	movs	r3, #11
 8009f6a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009f6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009f70:	4619      	mov	r1, r3
 8009f72:	4814      	ldr	r0, [pc, #80]	; (8009fc4 <HAL_ETH_MspInit+0x1a4>)
 8009f74:	f7fb fccc 	bl	8005910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8009f78:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8009f7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f7e:	2302      	movs	r3, #2
 8009f80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f82:	2300      	movs	r3, #0
 8009f84:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f86:	2303      	movs	r3, #3
 8009f88:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009f8a:	230b      	movs	r3, #11
 8009f8c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009f8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009f92:	4619      	mov	r1, r3
 8009f94:	480c      	ldr	r0, [pc, #48]	; (8009fc8 <HAL_ETH_MspInit+0x1a8>)
 8009f96:	f7fb fcbb 	bl	8005910 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 7, 0);
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	2107      	movs	r1, #7
 8009f9e:	203d      	movs	r0, #61	; 0x3d
 8009fa0:	f7f7 ffc4 	bl	8001f2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8009fa4:	203d      	movs	r0, #61	; 0x3d
 8009fa6:	f7f7 ffdb 	bl	8001f60 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8009faa:	bf00      	nop
 8009fac:	3738      	adds	r7, #56	; 0x38
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	40028000 	.word	0x40028000
 8009fb8:	58024400 	.word	0x58024400
 8009fbc:	58020800 	.word	0x58020800
 8009fc0:	58020000 	.word	0x58020000
 8009fc4:	58020400 	.word	0x58020400
 8009fc8:	58021800 	.word	0x58021800

08009fcc <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b082      	sub	sp, #8
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8009fd4:	4b04      	ldr	r3, [pc, #16]	; (8009fe8 <HAL_ETH_RxCpltCallback+0x1c>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f000 fd31 	bl	800aa40 <osSemaphoreRelease>
}
 8009fde:	bf00      	nop
 8009fe0:	3708      	adds	r7, #8
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}
 8009fe6:	bf00      	nop
 8009fe8:	24000a7c 	.word	0x24000a7c

08009fec <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8009fec:	b5b0      	push	{r4, r5, r7, lr}
 8009fee:	b0ac      	sub	sp, #176	; 0xb0
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
  uint32_t idx = 0;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t duplex, speed = 0;
 800a000:	2300      	movs	r3, #0
 800a002:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a006:	4b91      	ldr	r3, [pc, #580]	; (800a24c <low_level_init+0x260>)
 800a008:	4a91      	ldr	r2, [pc, #580]	; (800a250 <low_level_init+0x264>)
 800a00a:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800a00c:	2300      	movs	r3, #0
 800a00e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800a012:	2380      	movs	r3, #128	; 0x80
 800a014:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800a018:	23e1      	movs	r3, #225	; 0xe1
 800a01a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800a01e:	2300      	movs	r3, #0
 800a020:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800a024:	2300      	movs	r3, #0
 800a026:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800a02a:	2300      	movs	r3, #0
 800a02c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800a030:	4a86      	ldr	r2, [pc, #536]	; (800a24c <low_level_init+0x260>)
 800a032:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a036:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800a038:	4b84      	ldr	r3, [pc, #528]	; (800a24c <low_level_init+0x260>)
 800a03a:	2201      	movs	r2, #1
 800a03c:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800a03e:	4b83      	ldr	r3, [pc, #524]	; (800a24c <low_level_init+0x260>)
 800a040:	4a84      	ldr	r2, [pc, #528]	; (800a254 <low_level_init+0x268>)
 800a042:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800a044:	4b81      	ldr	r3, [pc, #516]	; (800a24c <low_level_init+0x260>)
 800a046:	4a84      	ldr	r2, [pc, #528]	; (800a258 <low_level_init+0x26c>)
 800a048:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800a04a:	4b80      	ldr	r3, [pc, #512]	; (800a24c <low_level_init+0x260>)
 800a04c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a050:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a052:	487e      	ldr	r0, [pc, #504]	; (800a24c <low_level_init+0x260>)
 800a054:	f7f9 fdca 	bl	8003bec <HAL_ETH_Init>
 800a058:	4603      	mov	r3, r0
 800a05a:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800a05e:	2234      	movs	r2, #52	; 0x34
 800a060:	2100      	movs	r1, #0
 800a062:	487e      	ldr	r0, [pc, #504]	; (800a25c <low_level_init+0x270>)
 800a064:	f00e fa0b 	bl	801847e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800a068:	4b7c      	ldr	r3, [pc, #496]	; (800a25c <low_level_init+0x270>)
 800a06a:	2221      	movs	r2, #33	; 0x21
 800a06c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800a06e:	4b7b      	ldr	r3, [pc, #492]	; (800a25c <low_level_init+0x270>)
 800a070:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a074:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800a076:	4b79      	ldr	r3, [pc, #484]	; (800a25c <low_level_init+0x270>)
 800a078:	2200      	movs	r2, #0
 800a07a:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800a07c:	4878      	ldr	r0, [pc, #480]	; (800a260 <low_level_init+0x274>)
 800a07e:	f006 f9d5 	bl	801042c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2206      	movs	r2, #6
 800a086:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a08a:	4b70      	ldr	r3, [pc, #448]	; (800a24c <low_level_init+0x260>)
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	781a      	ldrb	r2, [r3, #0]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a096:	4b6d      	ldr	r3, [pc, #436]	; (800a24c <low_level_init+0x260>)
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	785a      	ldrb	r2, [r3, #1]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a0a2:	4b6a      	ldr	r3, [pc, #424]	; (800a24c <low_level_init+0x260>)
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	789a      	ldrb	r2, [r3, #2]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a0ae:	4b67      	ldr	r3, [pc, #412]	; (800a24c <low_level_init+0x260>)
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	78da      	ldrb	r2, [r3, #3]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a0ba:	4b64      	ldr	r3, [pc, #400]	; (800a24c <low_level_init+0x260>)
 800a0bc:	685b      	ldr	r3, [r3, #4]
 800a0be:	791a      	ldrb	r2, [r3, #4]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a0c6:	4b61      	ldr	r3, [pc, #388]	; (800a24c <low_level_init+0x260>)
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	795a      	ldrb	r2, [r3, #5]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a0d8:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a0e0:	f043 030a 	orr.w	r3, r3, #10
 800a0e4:	b2da      	uxtb	r2, r3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a0f2:	e012      	b.n	800a11a <low_level_init+0x12e>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 800a0f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a0f8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a0fc:	fb02 f303 	mul.w	r3, r2, r3
 800a100:	4a58      	ldr	r2, [pc, #352]	; (800a264 <low_level_init+0x278>)
 800a102:	441a      	add	r2, r3
 800a104:	2300      	movs	r3, #0
 800a106:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800a10a:	4850      	ldr	r0, [pc, #320]	; (800a24c <low_level_init+0x260>)
 800a10c:	f7f9 fe48 	bl	8003da0 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800a110:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a114:	3301      	adds	r3, #1
 800a116:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a11a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a11e:	2b03      	cmp	r3, #3
 800a120:	d9e8      	bls.n	800a0f4 <low_level_init+0x108>
  }

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800a122:	2300      	movs	r3, #0
 800a124:	62bb      	str	r3, [r7, #40]	; 0x28
 800a126:	2300      	movs	r3, #0
 800a128:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 800a12a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a12e:	2101      	movs	r1, #1
 800a130:	4618      	mov	r0, r3
 800a132:	f000 fc03 	bl	800a93c <osSemaphoreCreate>
 800a136:	4602      	mov	r2, r0
 800a138:	4b4b      	ldr	r3, [pc, #300]	; (800a268 <low_level_init+0x27c>)
 800a13a:	601a      	str	r2, [r3, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800a13c:	4b4b      	ldr	r3, [pc, #300]	; (800a26c <low_level_init+0x280>)
 800a13e:	f107 040c 	add.w	r4, r7, #12
 800a142:	461d      	mov	r5, r3
 800a144:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a146:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a148:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a14c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800a150:	f107 030c 	add.w	r3, r7, #12
 800a154:	6879      	ldr	r1, [r7, #4]
 800a156:	4618      	mov	r0, r3
 800a158:	f000 faf3 	bl	800a742 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800a15c:	4944      	ldr	r1, [pc, #272]	; (800a270 <low_level_init+0x284>)
 800a15e:	4845      	ldr	r0, [pc, #276]	; (800a274 <low_level_init+0x288>)
 800a160:	f7f7 fc4f 	bl	8001a02 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800a164:	4843      	ldr	r0, [pc, #268]	; (800a274 <low_level_init+0x288>)
 800a166:	f7f7 fc7e 	bl	8001a66 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800a16a:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d165      	bne.n	800a23e <low_level_init+0x252>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a172:	4840      	ldr	r0, [pc, #256]	; (800a274 <low_level_init+0x288>)
 800a174:	f7f7 fd1f 	bl	8001bb6 <LAN8742_GetLinkState>
 800a178:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800a17c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a180:	2b01      	cmp	r3, #1
 800a182:	dc06      	bgt.n	800a192 <low_level_init+0x1a6>
    {
      netif_set_link_down(netif);
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f006 fd2b 	bl	8010be0 <netif_set_link_down>
      netif_set_down(netif);
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f006 fcc2 	bl	8010b14 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a190:	e057      	b.n	800a242 <low_level_init+0x256>
      switch (PHYLinkState)
 800a192:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a196:	3b02      	subs	r3, #2
 800a198:	2b03      	cmp	r3, #3
 800a19a:	d82b      	bhi.n	800a1f4 <low_level_init+0x208>
 800a19c:	a201      	add	r2, pc, #4	; (adr r2, 800a1a4 <low_level_init+0x1b8>)
 800a19e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1a2:	bf00      	nop
 800a1a4:	0800a1b5 	.word	0x0800a1b5
 800a1a8:	0800a1c7 	.word	0x0800a1c7
 800a1ac:	0800a1d7 	.word	0x0800a1d7
 800a1b0:	0800a1e7 	.word	0x0800a1e7
        duplex = ETH_FULLDUPLEX_MODE;
 800a1b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a1b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a1bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a1c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a1c4:	e01f      	b.n	800a206 <low_level_init+0x21a>
        duplex = ETH_HALFDUPLEX_MODE;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a1cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a1d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a1d4:	e017      	b.n	800a206 <low_level_init+0x21a>
        duplex = ETH_FULLDUPLEX_MODE;
 800a1d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a1da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a1e4:	e00f      	b.n	800a206 <low_level_init+0x21a>
        duplex = ETH_HALFDUPLEX_MODE;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a1f2:	e008      	b.n	800a206 <low_level_init+0x21a>
        duplex = ETH_FULLDUPLEX_MODE;
 800a1f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a1f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a1fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a200:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a204:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a206:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a20a:	4619      	mov	r1, r3
 800a20c:	480f      	ldr	r0, [pc, #60]	; (800a24c <low_level_init+0x260>)
 800a20e:	f7fa fba9 	bl	8004964 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800a212:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a216:	653b      	str	r3, [r7, #80]	; 0x50
    MACConf.Speed = speed;
 800a218:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a21c:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a21e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a222:	4619      	mov	r1, r3
 800a224:	4809      	ldr	r0, [pc, #36]	; (800a24c <low_level_init+0x260>)
 800a226:	f7fa fd71 	bl	8004d0c <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800a22a:	4808      	ldr	r0, [pc, #32]	; (800a24c <low_level_init+0x260>)
 800a22c:	f7f9 fdf9 	bl	8003e22 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f006 fc03 	bl	8010a3c <netif_set_up>
    netif_set_link_up(netif);
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f006 fc9e 	bl	8010b78 <netif_set_link_up>
}
 800a23c:	e001      	b.n	800a242 <low_level_init+0x256>
    Error_Handler();
 800a23e:	f7f6 fe21 	bl	8000e84 <Error_Handler>
}
 800a242:	bf00      	nop
 800a244:	37b0      	adds	r7, #176	; 0xb0
 800a246:	46bd      	mov	sp, r7
 800a248:	bdb0      	pop	{r4, r5, r7, pc}
 800a24a:	bf00      	nop
 800a24c:	240053f4 	.word	0x240053f4
 800a250:	40028000 	.word	0x40028000
 800a254:	30040060 	.word	0x30040060
 800a258:	30040000 	.word	0x30040000
 800a25c:	24005464 	.word	0x24005464
 800a260:	0801dca8 	.word	0x0801dca8
 800a264:	30040200 	.word	0x30040200
 800a268:	24000a7c 	.word	0x24000a7c
 800a26c:	0801af18 	.word	0x0801af18
 800a270:	24000010 	.word	0x24000010
 800a274:	240053d4 	.word	0x240053d4

0800a278 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b092      	sub	sp, #72	; 0x48
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
 800a280:	6039      	str	r1, [r7, #0]
  uint32_t i=0;
 800a282:	2300      	movs	r3, #0
 800a284:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q;
  err_t errval = ERR_OK;
 800a286:	2300      	movs	r3, #0
 800a288:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a28c:	f107 030c 	add.w	r3, r7, #12
 800a290:	2230      	movs	r2, #48	; 0x30
 800a292:	2100      	movs	r1, #0
 800a294:	4618      	mov	r0, r3
 800a296:	f00e f8f2 	bl	801847e <memset>

  for(q = p; q != NULL; q = q->next)
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	643b      	str	r3, [r7, #64]	; 0x40
 800a29e:	e049      	b.n	800a334 <low_level_output+0xbc>
  {
    if(i >= ETH_TX_DESC_CNT)
 800a2a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2a2:	2b03      	cmp	r3, #3
 800a2a4:	d902      	bls.n	800a2ac <low_level_output+0x34>
      return ERR_IF;
 800a2a6:	f06f 030b 	mvn.w	r3, #11
 800a2aa:	e056      	b.n	800a35a <low_level_output+0xe2>

    Txbuffer[i].buffer = q->payload;
 800a2ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2ae:	6859      	ldr	r1, [r3, #4]
 800a2b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a2b2:	4613      	mov	r3, r2
 800a2b4:	005b      	lsls	r3, r3, #1
 800a2b6:	4413      	add	r3, r2
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a2be:	4413      	add	r3, r2
 800a2c0:	3b3c      	subs	r3, #60	; 0x3c
 800a2c2:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800a2c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2c6:	895b      	ldrh	r3, [r3, #10]
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a2cc:	4613      	mov	r3, r2
 800a2ce:	005b      	lsls	r3, r3, #1
 800a2d0:	4413      	add	r3, r2
 800a2d2:	009b      	lsls	r3, r3, #2
 800a2d4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a2d8:	4413      	add	r3, r2
 800a2da:	3b38      	subs	r3, #56	; 0x38
 800a2dc:	6019      	str	r1, [r3, #0]

    if(i>0)
 800a2de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d012      	beq.n	800a30a <low_level_output+0x92>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800a2e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2e6:	1e5a      	subs	r2, r3, #1
 800a2e8:	f107 000c 	add.w	r0, r7, #12
 800a2ec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	005b      	lsls	r3, r3, #1
 800a2f2:	440b      	add	r3, r1
 800a2f4:	009b      	lsls	r3, r3, #2
 800a2f6:	18c1      	adds	r1, r0, r3
 800a2f8:	4613      	mov	r3, r2
 800a2fa:	005b      	lsls	r3, r3, #1
 800a2fc:	4413      	add	r3, r2
 800a2fe:	009b      	lsls	r3, r3, #2
 800a300:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a304:	4413      	add	r3, r2
 800a306:	3b34      	subs	r3, #52	; 0x34
 800a308:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800a30a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10a      	bne.n	800a328 <low_level_output+0xb0>
    {
      Txbuffer[i].next = NULL;
 800a312:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a314:	4613      	mov	r3, r2
 800a316:	005b      	lsls	r3, r3, #1
 800a318:	4413      	add	r3, r2
 800a31a:	009b      	lsls	r3, r3, #2
 800a31c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a320:	4413      	add	r3, r2
 800a322:	3b34      	subs	r3, #52	; 0x34
 800a324:	2200      	movs	r2, #0
 800a326:	601a      	str	r2, [r3, #0]
    }

    i++;
 800a328:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a32a:	3301      	adds	r3, #1
 800a32c:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800a32e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	643b      	str	r3, [r7, #64]	; 0x40
 800a334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a336:	2b00      	cmp	r3, #0
 800a338:	d1b2      	bne.n	800a2a0 <low_level_output+0x28>
  }

  TxConfig.Length =  p->tot_len;
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	891b      	ldrh	r3, [r3, #8]
 800a33e:	461a      	mov	r2, r3
 800a340:	4b08      	ldr	r3, [pc, #32]	; (800a364 <low_level_output+0xec>)
 800a342:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800a344:	4a07      	ldr	r2, [pc, #28]	; (800a364 <low_level_output+0xec>)
 800a346:	f107 030c 	add.w	r3, r7, #12
 800a34a:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800a34c:	2214      	movs	r2, #20
 800a34e:	4905      	ldr	r1, [pc, #20]	; (800a364 <low_level_output+0xec>)
 800a350:	4805      	ldr	r0, [pc, #20]	; (800a368 <low_level_output+0xf0>)
 800a352:	f7f9 fe65 	bl	8004020 <HAL_ETH_Transmit>

  return errval;
 800a356:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3748      	adds	r7, #72	; 0x48
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	24005464 	.word	0x24005464
 800a368:	240053f4 	.word	0x240053f4

0800a36c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b094      	sub	sp, #80	; 0x50
 800a370:	af02      	add	r7, sp, #8
 800a372:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a374:	2300      	movs	r3, #0
 800a376:	647b      	str	r3, [r7, #68]	; 0x44
  ETH_BufferTypeDef RxBuff[ETH_RX_DESC_CNT];
  uint32_t framelength = 0, i = 0;
 800a378:	2300      	movs	r3, #0
 800a37a:	60bb      	str	r3, [r7, #8]
 800a37c:	2300      	movs	r3, #0
 800a37e:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf_custom* custom_pbuf;

  memset(RxBuff, 0 , ETH_RX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a380:	f107 030c 	add.w	r3, r7, #12
 800a384:	2230      	movs	r2, #48	; 0x30
 800a386:	2100      	movs	r1, #0
 800a388:	4618      	mov	r0, r3
 800a38a:	f00e f878 	bl	801847e <memset>

  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 800a38e:	2300      	movs	r3, #0
 800a390:	643b      	str	r3, [r7, #64]	; 0x40
 800a392:	e015      	b.n	800a3c0 <low_level_input+0x54>
  {
    RxBuff[i].next=&RxBuff[i+1];
 800a394:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a396:	1c5a      	adds	r2, r3, #1
 800a398:	f107 010c 	add.w	r1, r7, #12
 800a39c:	4613      	mov	r3, r2
 800a39e:	005b      	lsls	r3, r3, #1
 800a3a0:	4413      	add	r3, r2
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4419      	add	r1, r3
 800a3a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a3a8:	4613      	mov	r3, r2
 800a3aa:	005b      	lsls	r3, r3, #1
 800a3ac:	4413      	add	r3, r2
 800a3ae:	009b      	lsls	r3, r3, #2
 800a3b0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a3b4:	4413      	add	r3, r2
 800a3b6:	3b34      	subs	r3, #52	; 0x34
 800a3b8:	6019      	str	r1, [r3, #0]
  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 800a3ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3bc:	3301      	adds	r3, #1
 800a3be:	643b      	str	r3, [r7, #64]	; 0x40
 800a3c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3c2:	2b02      	cmp	r3, #2
 800a3c4:	d9e6      	bls.n	800a394 <low_level_input+0x28>
  }

  if (HAL_ETH_GetRxDataBuffer(&heth, RxBuff) == HAL_OK)
 800a3c6:	f107 030c 	add.w	r3, r7, #12
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	4818      	ldr	r0, [pc, #96]	; (800a430 <low_level_input+0xc4>)
 800a3ce:	f7f9 ffa0 	bl	8004312 <HAL_ETH_GetRxDataBuffer>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d125      	bne.n	800a424 <low_level_input+0xb8>
  {
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 800a3d8:	f107 0308 	add.w	r3, r7, #8
 800a3dc:	4619      	mov	r1, r3
 800a3de:	4814      	ldr	r0, [pc, #80]	; (800a430 <low_level_input+0xc4>)
 800a3e0:	f7fa f835 	bl	800444e <HAL_ETH_GetRxDataLength>

    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 800a3e4:	4812      	ldr	r0, [pc, #72]	; (800a430 <low_level_input+0xc4>)
 800a3e6:	f7fa f865 	bl	80044b4 <HAL_ETH_BuildRxDescriptors>

#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff->buffer, framelength);
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	68ba      	ldr	r2, [r7, #8]
 800a3ee:	4611      	mov	r1, r2
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	f7ff fceb 	bl	8009dcc <SCB_InvalidateDCache_by_Addr>
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 800a3f6:	480f      	ldr	r0, [pc, #60]	; (800a434 <low_level_input+0xc8>)
 800a3f8:	f006 f894 	bl	8010524 <memp_malloc_pool>
 800a3fc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(custom_pbuf != NULL)
 800a3fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a400:	2b00      	cmp	r3, #0
 800a402:	d00f      	beq.n	800a424 <low_level_input+0xb8>
    {
      custom_pbuf->custom_free_function = pbuf_free_custom;
 800a404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a406:	4a0c      	ldr	r2, [pc, #48]	; (800a438 <low_level_input+0xcc>)
 800a408:	611a      	str	r2, [r3, #16]
      p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	b299      	uxth	r1, r3
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	68ba      	ldr	r2, [r7, #8]
 800a412:	b292      	uxth	r2, r2
 800a414:	9201      	str	r2, [sp, #4]
 800a416:	9300      	str	r3, [sp, #0]
 800a418:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a41a:	2241      	movs	r2, #65	; 0x41
 800a41c:	2000      	movs	r0, #0
 800a41e:	f006 fdff 	bl	8011020 <pbuf_alloced_custom>
 800a422:	6478      	str	r0, [r7, #68]	; 0x44
    }
  }

  return p;
 800a424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800a426:	4618      	mov	r0, r3
 800a428:	3748      	adds	r7, #72	; 0x48
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	240053f4 	.word	0x240053f4
 800a434:	0801dca8 	.word	0x0801dca8
 800a438:	0800a4e9 	.word	0x0800a4e9

0800a43c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b084      	sub	sp, #16
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a448:	4b0f      	ldr	r3, [pc, #60]	; (800a488 <ethernetif_input+0x4c>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a450:	4618      	mov	r0, r3
 800a452:	f000 faa7 	bl	800a9a4 <osSemaphoreWait>
 800a456:	4603      	mov	r3, r0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d1f5      	bne.n	800a448 <ethernetif_input+0xc>
    {
      do
      {
        p = low_level_input( netif );
 800a45c:	68f8      	ldr	r0, [r7, #12]
 800a45e:	f7ff ff85 	bl	800a36c <low_level_input>
 800a462:	60b8      	str	r0, [r7, #8]
        if (p != NULL)
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d00a      	beq.n	800a480 <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	691b      	ldr	r3, [r3, #16]
 800a46e:	68f9      	ldr	r1, [r7, #12]
 800a470:	68b8      	ldr	r0, [r7, #8]
 800a472:	4798      	blx	r3
 800a474:	4603      	mov	r3, r0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d002      	beq.n	800a480 <ethernetif_input+0x44>
          {
            pbuf_free(p);
 800a47a:	68b8      	ldr	r0, [r7, #8]
 800a47c:	f006 ff8a 	bl	8011394 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800a480:	68bb      	ldr	r3, [r7, #8]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1ea      	bne.n	800a45c <ethernetif_input+0x20>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a486:	e7df      	b.n	800a448 <ethernetif_input+0xc>
 800a488:	24000a7c 	.word	0x24000a7c

0800a48c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b082      	sub	sp, #8
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d106      	bne.n	800a4a8 <ethernetif_init+0x1c>
 800a49a:	4b0e      	ldr	r3, [pc, #56]	; (800a4d4 <ethernetif_init+0x48>)
 800a49c:	f44f 7212 	mov.w	r2, #584	; 0x248
 800a4a0:	490d      	ldr	r1, [pc, #52]	; (800a4d8 <ethernetif_init+0x4c>)
 800a4a2:	480e      	ldr	r0, [pc, #56]	; (800a4dc <ethernetif_init+0x50>)
 800a4a4:	f00e fc2c 	bl	8018d00 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2273      	movs	r2, #115	; 0x73
 800a4ac:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2274      	movs	r2, #116	; 0x74
 800a4b4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	4a09      	ldr	r2, [pc, #36]	; (800a4e0 <ethernetif_init+0x54>)
 800a4bc:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	4a08      	ldr	r2, [pc, #32]	; (800a4e4 <ethernetif_init+0x58>)
 800a4c2:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f7ff fd91 	bl	8009fec <low_level_init>

  return ERR_OK;
 800a4ca:	2300      	movs	r3, #0
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3708      	adds	r7, #8
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}
 800a4d4:	0801af34 	.word	0x0801af34
 800a4d8:	0801af50 	.word	0x0801af50
 800a4dc:	0801af60 	.word	0x0801af60
 800a4e0:	0800dd5d 	.word	0x0800dd5d
 800a4e4:	0800a279 	.word	0x0800a279

0800a4e8 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b084      	sub	sp, #16
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	60fb      	str	r3, [r7, #12]

  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a4f4:	68f9      	ldr	r1, [r7, #12]
 800a4f6:	4803      	ldr	r0, [pc, #12]	; (800a504 <pbuf_free_custom+0x1c>)
 800a4f8:	f006 f888 	bl	801060c <memp_free_pool>
}
 800a4fc:	bf00      	nop
 800a4fe:	3710      	adds	r7, #16
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}
 800a504:	0801dca8 	.word	0x0801dca8

0800a508 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a50c:	f7f7 fc2a 	bl	8001d64 <HAL_GetTick>
 800a510:	4603      	mov	r3, r0
}
 800a512:	4618      	mov	r0, r3
 800a514:	bd80      	pop	{r7, pc}
	...

0800a518 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800a51c:	4802      	ldr	r0, [pc, #8]	; (800a528 <ETH_PHY_IO_Init+0x10>)
 800a51e:	f7fa fc0f 	bl	8004d40 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800a522:	2300      	movs	r3, #0
}
 800a524:	4618      	mov	r0, r3
 800a526:	bd80      	pop	{r7, pc}
 800a528:	240053f4 	.word	0x240053f4

0800a52c <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800a52c:	b480      	push	{r7}
 800a52e:	af00      	add	r7, sp, #0
  return 0;
 800a530:	2300      	movs	r3, #0
}
 800a532:	4618      	mov	r0, r3
 800a534:	46bd      	mov	sp, r7
 800a536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53a:	4770      	bx	lr

0800a53c <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	68ba      	ldr	r2, [r7, #8]
 800a54c:	68f9      	ldr	r1, [r7, #12]
 800a54e:	4807      	ldr	r0, [pc, #28]	; (800a56c <ETH_PHY_IO_ReadReg+0x30>)
 800a550:	f7fa f960 	bl	8004814 <HAL_ETH_ReadPHYRegister>
 800a554:	4603      	mov	r3, r0
 800a556:	2b00      	cmp	r3, #0
 800a558:	d002      	beq.n	800a560 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800a55a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a55e:	e000      	b.n	800a562 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3710      	adds	r7, #16
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	240053f4 	.word	0x240053f4

0800a570 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b084      	sub	sp, #16
 800a574:	af00      	add	r7, sp, #0
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	68ba      	ldr	r2, [r7, #8]
 800a580:	68f9      	ldr	r1, [r7, #12]
 800a582:	4807      	ldr	r0, [pc, #28]	; (800a5a0 <ETH_PHY_IO_WriteReg+0x30>)
 800a584:	f7fa f99a 	bl	80048bc <HAL_ETH_WritePHYRegister>
 800a588:	4603      	mov	r3, r0
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d002      	beq.n	800a594 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800a58e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a592:	e000      	b.n	800a596 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800a594:	2300      	movs	r3, #0
}
 800a596:	4618      	mov	r0, r3
 800a598:	3710      	adds	r7, #16
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	240053f4 	.word	0x240053f4

0800a5a4 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a5a8:	f7f7 fbdc 	bl	8001d64 <HAL_GetTick>
 800a5ac:	4603      	mov	r3, r0
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	bd80      	pop	{r7, pc}
	...

0800a5b4 <ethernet_link_thread>:
  * @param  argument: netif
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b0a0      	sub	sp, #128	; 0x80
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  uint32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	67bb      	str	r3, [r7, #120]	; 0x78
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	677b      	str	r3, [r7, #116]	; 0x74

  struct netif *netif = (struct netif *) argument;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	673b      	str	r3, [r7, #112]	; 0x70

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a5cc:	483a      	ldr	r0, [pc, #232]	; (800a6b8 <ethernet_link_thread+0x104>)
 800a5ce:	f7f7 faf2 	bl	8001bb6 <LAN8742_GetLinkState>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	66fb      	str	r3, [r7, #108]	; 0x6c

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800a5d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a5d8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a5dc:	089b      	lsrs	r3, r3, #2
 800a5de:	f003 0301 	and.w	r3, r3, #1
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00c      	beq.n	800a602 <ethernet_link_thread+0x4e>
 800a5e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5ea:	2b01      	cmp	r3, #1
 800a5ec:	d809      	bhi.n	800a602 <ethernet_link_thread+0x4e>
  {
    HAL_ETH_Stop_IT(&heth);
 800a5ee:	4833      	ldr	r0, [pc, #204]	; (800a6bc <ethernet_link_thread+0x108>)
 800a5f0:	f7f9 fc9c 	bl	8003f2c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800a5f4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a5f6:	f006 fa8d 	bl	8010b14 <netif_set_down>
    netif_set_link_down(netif);
 800a5fa:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a5fc:	f006 faf0 	bl	8010be0 <netif_set_link_down>
 800a600:	e055      	b.n	800a6ae <ethernet_link_thread+0xfa>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800a602:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a604:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a608:	f003 0304 	and.w	r3, r3, #4
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d14e      	bne.n	800a6ae <ethernet_link_thread+0xfa>
 800a610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a612:	2b01      	cmp	r3, #1
 800a614:	d94b      	bls.n	800a6ae <ethernet_link_thread+0xfa>
  {
    switch (PHYLinkState)
 800a616:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a618:	3b02      	subs	r3, #2
 800a61a:	2b03      	cmp	r3, #3
 800a61c:	d82a      	bhi.n	800a674 <ethernet_link_thread+0xc0>
 800a61e:	a201      	add	r2, pc, #4	; (adr r2, 800a624 <ethernet_link_thread+0x70>)
 800a620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a624:	0800a635 	.word	0x0800a635
 800a628:	0800a647 	.word	0x0800a647
 800a62c:	0800a657 	.word	0x0800a657
 800a630:	0800a667 	.word	0x0800a667
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800a634:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a638:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800a63a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a63e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a640:	2301      	movs	r3, #1
 800a642:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a644:	e017      	b.n	800a676 <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800a646:	2300      	movs	r3, #0
 800a648:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800a64a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a64e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a650:	2301      	movs	r3, #1
 800a652:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a654:	e00f      	b.n	800a676 <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800a656:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a65a:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800a65c:	2300      	movs	r3, #0
 800a65e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a660:	2301      	movs	r3, #1
 800a662:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a664:	e007      	b.n	800a676 <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800a666:	2300      	movs	r3, #0
 800a668:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800a66a:	2300      	movs	r3, #0
 800a66c:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a66e:	2301      	movs	r3, #1
 800a670:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a672:	e000      	b.n	800a676 <ethernet_link_thread+0xc2>
    default:
      break;
 800a674:	bf00      	nop
    }

    if(linkchanged)
 800a676:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d018      	beq.n	800a6ae <ethernet_link_thread+0xfa>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a67c:	f107 0308 	add.w	r3, r7, #8
 800a680:	4619      	mov	r1, r3
 800a682:	480e      	ldr	r0, [pc, #56]	; (800a6bc <ethernet_link_thread+0x108>)
 800a684:	f7fa f96e 	bl	8004964 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800a688:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a68a:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800a68c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a68e:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a690:	f107 0308 	add.w	r3, r7, #8
 800a694:	4619      	mov	r1, r3
 800a696:	4809      	ldr	r0, [pc, #36]	; (800a6bc <ethernet_link_thread+0x108>)
 800a698:	f7fa fb38 	bl	8004d0c <HAL_ETH_SetMACConfig>

      HAL_ETH_Start_IT(&heth);
 800a69c:	4807      	ldr	r0, [pc, #28]	; (800a6bc <ethernet_link_thread+0x108>)
 800a69e:	f7f9 fbc0 	bl	8003e22 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800a6a2:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a6a4:	f006 f9ca 	bl	8010a3c <netif_set_up>
      netif_set_link_up(netif);
 800a6a8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a6aa:	f006 fa65 	bl	8010b78 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800a6ae:	2064      	movs	r0, #100	; 0x64
 800a6b0:	f000 f893 	bl	800a7da <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a6b4:	e78a      	b.n	800a5cc <ethernet_link_thread+0x18>
 800a6b6:	bf00      	nop
 800a6b8:	240053d4 	.word	0x240053d4
 800a6bc:	240053f4 	.word	0x240053f4

0800a6c0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b085      	sub	sp, #20
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a6ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a6d2:	2b84      	cmp	r3, #132	; 0x84
 800a6d4:	d005      	beq.n	800a6e2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a6d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	4413      	add	r3, r2
 800a6de:	3303      	adds	r3, #3
 800a6e0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3714      	adds	r7, #20
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr

0800a6f0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6f6:	f3ef 8305 	mrs	r3, IPSR
 800a6fa:	607b      	str	r3, [r7, #4]
  return(result);
 800a6fc:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	bf14      	ite	ne
 800a702:	2301      	movne	r3, #1
 800a704:	2300      	moveq	r3, #0
 800a706:	b2db      	uxtb	r3, r3
}
 800a708:	4618      	mov	r0, r3
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr

0800a714 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a718:	f002 f85c 	bl	800c7d4 <vTaskStartScheduler>
  
  return osOK;
 800a71c:	2300      	movs	r3, #0
}
 800a71e:	4618      	mov	r0, r3
 800a720:	bd80      	pop	{r7, pc}

0800a722 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a726:	f7ff ffe3 	bl	800a6f0 <inHandlerMode>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d003      	beq.n	800a738 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a730:	f002 f968 	bl	800ca04 <xTaskGetTickCountFromISR>
 800a734:	4603      	mov	r3, r0
 800a736:	e002      	b.n	800a73e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a738:	f002 f954 	bl	800c9e4 <xTaskGetTickCount>
 800a73c:	4603      	mov	r3, r0
  }
}
 800a73e:	4618      	mov	r0, r3
 800a740:	bd80      	pop	{r7, pc}

0800a742 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a742:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a744:	b089      	sub	sp, #36	; 0x24
 800a746:	af04      	add	r7, sp, #16
 800a748:	6078      	str	r0, [r7, #4]
 800a74a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	695b      	ldr	r3, [r3, #20]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d020      	beq.n	800a796 <osThreadCreate+0x54>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	699b      	ldr	r3, [r3, #24]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d01c      	beq.n	800a796 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	685c      	ldr	r4, [r3, #4]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681d      	ldr	r5, [r3, #0]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	691e      	ldr	r6, [r3, #16]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a76e:	4618      	mov	r0, r3
 800a770:	f7ff ffa6 	bl	800a6c0 <makeFreeRtosPriority>
 800a774:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	695b      	ldr	r3, [r3, #20]
 800a77a:	687a      	ldr	r2, [r7, #4]
 800a77c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a77e:	9202      	str	r2, [sp, #8]
 800a780:	9301      	str	r3, [sp, #4]
 800a782:	9100      	str	r1, [sp, #0]
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	4632      	mov	r2, r6
 800a788:	4629      	mov	r1, r5
 800a78a:	4620      	mov	r0, r4
 800a78c:	f001 fe5f 	bl	800c44e <xTaskCreateStatic>
 800a790:	4603      	mov	r3, r0
 800a792:	60fb      	str	r3, [r7, #12]
 800a794:	e01c      	b.n	800a7d0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	685c      	ldr	r4, [r3, #4]
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a7a2:	b29e      	uxth	r6, r3
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	f7ff ff88 	bl	800a6c0 <makeFreeRtosPriority>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	f107 030c 	add.w	r3, r7, #12
 800a7b6:	9301      	str	r3, [sp, #4]
 800a7b8:	9200      	str	r2, [sp, #0]
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	4632      	mov	r2, r6
 800a7be:	4629      	mov	r1, r5
 800a7c0:	4620      	mov	r0, r4
 800a7c2:	f001 fe9e 	bl	800c502 <xTaskCreate>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d001      	beq.n	800a7d0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	e000      	b.n	800a7d2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3714      	adds	r7, #20
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a7da <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b084      	sub	sp, #16
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d001      	beq.n	800a7f0 <osDelay+0x16>
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	e000      	b.n	800a7f2 <osDelay+0x18>
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f001 ffba 	bl	800c76c <vTaskDelay>
  
  return osOK;
 800a7f8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3710      	adds	r7, #16
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800a802:	b580      	push	{r7, lr}
 800a804:	b082      	sub	sp, #8
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	685b      	ldr	r3, [r3, #4]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d007      	beq.n	800a822 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	4619      	mov	r1, r3
 800a818:	2001      	movs	r0, #1
 800a81a:	f001 f85c 	bl	800b8d6 <xQueueCreateMutexStatic>
 800a81e:	4603      	mov	r3, r0
 800a820:	e003      	b.n	800a82a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800a822:	2001      	movs	r0, #1
 800a824:	f001 f83f 	bl	800b8a6 <xQueueCreateMutex>
 800a828:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3708      	adds	r7, #8
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
	...

0800a834 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a83e:	2300      	movs	r3, #0
 800a840:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d101      	bne.n	800a84c <osMutexWait+0x18>
    return osErrorParameter;
 800a848:	2380      	movs	r3, #128	; 0x80
 800a84a:	e03a      	b.n	800a8c2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800a84c:	2300      	movs	r3, #0
 800a84e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a856:	d103      	bne.n	800a860 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800a858:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a85c:	60fb      	str	r3, [r7, #12]
 800a85e:	e009      	b.n	800a874 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d006      	beq.n	800a874 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d101      	bne.n	800a874 <osMutexWait+0x40>
      ticks = 1;
 800a870:	2301      	movs	r3, #1
 800a872:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a874:	f7ff ff3c 	bl	800a6f0 <inHandlerMode>
 800a878:	4603      	mov	r3, r0
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d017      	beq.n	800a8ae <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a87e:	f107 0308 	add.w	r3, r7, #8
 800a882:	461a      	mov	r2, r3
 800a884:	2100      	movs	r1, #0
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f001 fc3c 	bl	800c104 <xQueueReceiveFromISR>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b01      	cmp	r3, #1
 800a890:	d001      	beq.n	800a896 <osMutexWait+0x62>
      return osErrorOS;
 800a892:	23ff      	movs	r3, #255	; 0xff
 800a894:	e015      	b.n	800a8c2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d011      	beq.n	800a8c0 <osMutexWait+0x8c>
 800a89c:	4b0b      	ldr	r3, [pc, #44]	; (800a8cc <osMutexWait+0x98>)
 800a89e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8a2:	601a      	str	r2, [r3, #0]
 800a8a4:	f3bf 8f4f 	dsb	sy
 800a8a8:	f3bf 8f6f 	isb	sy
 800a8ac:	e008      	b.n	800a8c0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800a8ae:	68f9      	ldr	r1, [r7, #12]
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f001 fb1f 	bl	800bef4 <xQueueSemaphoreTake>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d001      	beq.n	800a8c0 <osMutexWait+0x8c>
    return osErrorOS;
 800a8bc:	23ff      	movs	r3, #255	; 0xff
 800a8be:	e000      	b.n	800a8c2 <osMutexWait+0x8e>
  }
  
  return osOK;
 800a8c0:	2300      	movs	r3, #0
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3710      	adds	r7, #16
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	e000ed04 	.word	0xe000ed04

0800a8d0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800a8e0:	f7ff ff06 	bl	800a6f0 <inHandlerMode>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d016      	beq.n	800a918 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a8ea:	f107 0308 	add.w	r3, r7, #8
 800a8ee:	4619      	mov	r1, r3
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f001 f999 	bl	800bc28 <xQueueGiveFromISR>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d001      	beq.n	800a900 <osMutexRelease+0x30>
      return osErrorOS;
 800a8fc:	23ff      	movs	r3, #255	; 0xff
 800a8fe:	e017      	b.n	800a930 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d013      	beq.n	800a92e <osMutexRelease+0x5e>
 800a906:	4b0c      	ldr	r3, [pc, #48]	; (800a938 <osMutexRelease+0x68>)
 800a908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a90c:	601a      	str	r2, [r3, #0]
 800a90e:	f3bf 8f4f 	dsb	sy
 800a912:	f3bf 8f6f 	isb	sy
 800a916:	e00a      	b.n	800a92e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800a918:	2300      	movs	r3, #0
 800a91a:	2200      	movs	r2, #0
 800a91c:	2100      	movs	r1, #0
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f000 fff4 	bl	800b90c <xQueueGenericSend>
 800a924:	4603      	mov	r3, r0
 800a926:	2b01      	cmp	r3, #1
 800a928:	d001      	beq.n	800a92e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800a92a:	23ff      	movs	r3, #255	; 0xff
 800a92c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800a92e:	68fb      	ldr	r3, [r7, #12]
}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}
 800a938:	e000ed04 	.word	0xe000ed04

0800a93c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b086      	sub	sp, #24
 800a940:	af02      	add	r7, sp, #8
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d010      	beq.n	800a970 <osSemaphoreCreate+0x34>
    if (count == 1) {
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	2b01      	cmp	r3, #1
 800a952:	d10b      	bne.n	800a96c <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	685a      	ldr	r2, [r3, #4]
 800a958:	2303      	movs	r3, #3
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	4613      	mov	r3, r2
 800a95e:	2200      	movs	r2, #0
 800a960:	2100      	movs	r1, #0
 800a962:	2001      	movs	r0, #1
 800a964:	f000 feb4 	bl	800b6d0 <xQueueGenericCreateStatic>
 800a968:	4603      	mov	r3, r0
 800a96a:	e016      	b.n	800a99a <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800a96c:	2300      	movs	r3, #0
 800a96e:	e014      	b.n	800a99a <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	2b01      	cmp	r3, #1
 800a974:	d110      	bne.n	800a998 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800a976:	2203      	movs	r2, #3
 800a978:	2100      	movs	r1, #0
 800a97a:	2001      	movs	r0, #1
 800a97c:	f000 ff1b 	bl	800b7b6 <xQueueGenericCreate>
 800a980:	60f8      	str	r0, [r7, #12]
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d005      	beq.n	800a994 <osSemaphoreCreate+0x58>
 800a988:	2300      	movs	r3, #0
 800a98a:	2200      	movs	r2, #0
 800a98c:	2100      	movs	r1, #0
 800a98e:	68f8      	ldr	r0, [r7, #12]
 800a990:	f000 ffbc 	bl	800b90c <xQueueGenericSend>
      return sema;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	e000      	b.n	800a99a <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800a998:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3710      	adds	r7, #16
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}
	...

0800a9a4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b084      	sub	sp, #16
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d101      	bne.n	800a9bc <osSemaphoreWait+0x18>
    return osErrorParameter;
 800a9b8:	2380      	movs	r3, #128	; 0x80
 800a9ba:	e03a      	b.n	800aa32 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a9c6:	d103      	bne.n	800a9d0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800a9c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a9cc:	60fb      	str	r3, [r7, #12]
 800a9ce:	e009      	b.n	800a9e4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d006      	beq.n	800a9e4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d101      	bne.n	800a9e4 <osSemaphoreWait+0x40>
      ticks = 1;
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a9e4:	f7ff fe84 	bl	800a6f0 <inHandlerMode>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d017      	beq.n	800aa1e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a9ee:	f107 0308 	add.w	r3, r7, #8
 800a9f2:	461a      	mov	r2, r3
 800a9f4:	2100      	movs	r1, #0
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f001 fb84 	bl	800c104 <xQueueReceiveFromISR>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d001      	beq.n	800aa06 <osSemaphoreWait+0x62>
      return osErrorOS;
 800aa02:	23ff      	movs	r3, #255	; 0xff
 800aa04:	e015      	b.n	800aa32 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d011      	beq.n	800aa30 <osSemaphoreWait+0x8c>
 800aa0c:	4b0b      	ldr	r3, [pc, #44]	; (800aa3c <osSemaphoreWait+0x98>)
 800aa0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa12:	601a      	str	r2, [r3, #0]
 800aa14:	f3bf 8f4f 	dsb	sy
 800aa18:	f3bf 8f6f 	isb	sy
 800aa1c:	e008      	b.n	800aa30 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800aa1e:	68f9      	ldr	r1, [r7, #12]
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f001 fa67 	bl	800bef4 <xQueueSemaphoreTake>
 800aa26:	4603      	mov	r3, r0
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	d001      	beq.n	800aa30 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800aa2c:	23ff      	movs	r3, #255	; 0xff
 800aa2e:	e000      	b.n	800aa32 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800aa30:	2300      	movs	r3, #0
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	3710      	adds	r7, #16
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bd80      	pop	{r7, pc}
 800aa3a:	bf00      	nop
 800aa3c:	e000ed04 	.word	0xe000ed04

0800aa40 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b084      	sub	sp, #16
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800aa50:	f7ff fe4e 	bl	800a6f0 <inHandlerMode>
 800aa54:	4603      	mov	r3, r0
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d016      	beq.n	800aa88 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800aa5a:	f107 0308 	add.w	r3, r7, #8
 800aa5e:	4619      	mov	r1, r3
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f001 f8e1 	bl	800bc28 <xQueueGiveFromISR>
 800aa66:	4603      	mov	r3, r0
 800aa68:	2b01      	cmp	r3, #1
 800aa6a:	d001      	beq.n	800aa70 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800aa6c:	23ff      	movs	r3, #255	; 0xff
 800aa6e:	e017      	b.n	800aaa0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d013      	beq.n	800aa9e <osSemaphoreRelease+0x5e>
 800aa76:	4b0c      	ldr	r3, [pc, #48]	; (800aaa8 <osSemaphoreRelease+0x68>)
 800aa78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa7c:	601a      	str	r2, [r3, #0]
 800aa7e:	f3bf 8f4f 	dsb	sy
 800aa82:	f3bf 8f6f 	isb	sy
 800aa86:	e00a      	b.n	800aa9e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800aa88:	2300      	movs	r3, #0
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f000 ff3c 	bl	800b90c <xQueueGenericSend>
 800aa94:	4603      	mov	r3, r0
 800aa96:	2b01      	cmp	r3, #1
 800aa98:	d001      	beq.n	800aa9e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800aa9a:	23ff      	movs	r3, #255	; 0xff
 800aa9c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3710      	adds	r7, #16
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}
 800aaa8:	e000ed04 	.word	0xe000ed04

0800aaac <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800aaac:	b590      	push	{r4, r7, lr}
 800aaae:	b085      	sub	sp, #20
 800aab0:	af02      	add	r7, sp, #8
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d012      	beq.n	800aae4 <osMessageCreate+0x38>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	68db      	ldr	r3, [r3, #12]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d00e      	beq.n	800aae4 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6818      	ldr	r0, [r3, #0]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6859      	ldr	r1, [r3, #4]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	689a      	ldr	r2, [r3, #8]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	68dc      	ldr	r4, [r3, #12]
 800aad6:	2300      	movs	r3, #0
 800aad8:	9300      	str	r3, [sp, #0]
 800aada:	4623      	mov	r3, r4
 800aadc:	f000 fdf8 	bl	800b6d0 <xQueueGenericCreateStatic>
 800aae0:	4603      	mov	r3, r0
 800aae2:	e008      	b.n	800aaf6 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6818      	ldr	r0, [r3, #0]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	2200      	movs	r2, #0
 800aaee:	4619      	mov	r1, r3
 800aaf0:	f000 fe61 	bl	800b7b6 <xQueueGenericCreate>
 800aaf4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	370c      	adds	r7, #12
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd90      	pop	{r4, r7, pc}
	...

0800ab00 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b086      	sub	sp, #24
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	60f8      	str	r0, [r7, #12]
 800ab08:	60b9      	str	r1, [r7, #8]
 800ab0a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d101      	bne.n	800ab1e <osMessagePut+0x1e>
    ticks = 1;
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800ab1e:	f7ff fde7 	bl	800a6f0 <inHandlerMode>
 800ab22:	4603      	mov	r3, r0
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d018      	beq.n	800ab5a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800ab28:	f107 0210 	add.w	r2, r7, #16
 800ab2c:	f107 0108 	add.w	r1, r7, #8
 800ab30:	2300      	movs	r3, #0
 800ab32:	68f8      	ldr	r0, [r7, #12]
 800ab34:	f000 ffe4 	bl	800bb00 <xQueueGenericSendFromISR>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	2b01      	cmp	r3, #1
 800ab3c:	d001      	beq.n	800ab42 <osMessagePut+0x42>
      return osErrorOS;
 800ab3e:	23ff      	movs	r3, #255	; 0xff
 800ab40:	e018      	b.n	800ab74 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d014      	beq.n	800ab72 <osMessagePut+0x72>
 800ab48:	4b0c      	ldr	r3, [pc, #48]	; (800ab7c <osMessagePut+0x7c>)
 800ab4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab4e:	601a      	str	r2, [r3, #0]
 800ab50:	f3bf 8f4f 	dsb	sy
 800ab54:	f3bf 8f6f 	isb	sy
 800ab58:	e00b      	b.n	800ab72 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800ab5a:	f107 0108 	add.w	r1, r7, #8
 800ab5e:	2300      	movs	r3, #0
 800ab60:	697a      	ldr	r2, [r7, #20]
 800ab62:	68f8      	ldr	r0, [r7, #12]
 800ab64:	f000 fed2 	bl	800b90c <xQueueGenericSend>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	2b01      	cmp	r3, #1
 800ab6c:	d001      	beq.n	800ab72 <osMessagePut+0x72>
      return osErrorOS;
 800ab6e:	23ff      	movs	r3, #255	; 0xff
 800ab70:	e000      	b.n	800ab74 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ab72:	2300      	movs	r3, #0
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3718      	adds	r7, #24
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}
 800ab7c:	e000ed04 	.word	0xe000ed04

0800ab80 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800ab80:	b590      	push	{r4, r7, lr}
 800ab82:	b08b      	sub	sp, #44	; 0x2c
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	60f8      	str	r0, [r7, #12]
 800ab88:	60b9      	str	r1, [r7, #8]
 800ab8a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800ab90:	2300      	movs	r3, #0
 800ab92:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d10a      	bne.n	800abb0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800ab9a:	2380      	movs	r3, #128	; 0x80
 800ab9c:	617b      	str	r3, [r7, #20]
    return event;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	461c      	mov	r4, r3
 800aba2:	f107 0314 	add.w	r3, r7, #20
 800aba6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800abaa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800abae:	e054      	b.n	800ac5a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800abb0:	2300      	movs	r3, #0
 800abb2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800abb4:	2300      	movs	r3, #0
 800abb6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800abbe:	d103      	bne.n	800abc8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800abc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800abc4:	627b      	str	r3, [r7, #36]	; 0x24
 800abc6:	e009      	b.n	800abdc <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d006      	beq.n	800abdc <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800abd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d101      	bne.n	800abdc <osMessageGet+0x5c>
      ticks = 1;
 800abd8:	2301      	movs	r3, #1
 800abda:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800abdc:	f7ff fd88 	bl	800a6f0 <inHandlerMode>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d01c      	beq.n	800ac20 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800abe6:	f107 0220 	add.w	r2, r7, #32
 800abea:	f107 0314 	add.w	r3, r7, #20
 800abee:	3304      	adds	r3, #4
 800abf0:	4619      	mov	r1, r3
 800abf2:	68b8      	ldr	r0, [r7, #8]
 800abf4:	f001 fa86 	bl	800c104 <xQueueReceiveFromISR>
 800abf8:	4603      	mov	r3, r0
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d102      	bne.n	800ac04 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800abfe:	2310      	movs	r3, #16
 800ac00:	617b      	str	r3, [r7, #20]
 800ac02:	e001      	b.n	800ac08 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800ac04:	2300      	movs	r3, #0
 800ac06:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ac08:	6a3b      	ldr	r3, [r7, #32]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d01d      	beq.n	800ac4a <osMessageGet+0xca>
 800ac0e:	4b15      	ldr	r3, [pc, #84]	; (800ac64 <osMessageGet+0xe4>)
 800ac10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac14:	601a      	str	r2, [r3, #0]
 800ac16:	f3bf 8f4f 	dsb	sy
 800ac1a:	f3bf 8f6f 	isb	sy
 800ac1e:	e014      	b.n	800ac4a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800ac20:	f107 0314 	add.w	r3, r7, #20
 800ac24:	3304      	adds	r3, #4
 800ac26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac28:	4619      	mov	r1, r3
 800ac2a:	68b8      	ldr	r0, [r7, #8]
 800ac2c:	f001 f886 	bl	800bd3c <xQueueReceive>
 800ac30:	4603      	mov	r3, r0
 800ac32:	2b01      	cmp	r3, #1
 800ac34:	d102      	bne.n	800ac3c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800ac36:	2310      	movs	r3, #16
 800ac38:	617b      	str	r3, [r7, #20]
 800ac3a:	e006      	b.n	800ac4a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800ac3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d101      	bne.n	800ac46 <osMessageGet+0xc6>
 800ac42:	2300      	movs	r3, #0
 800ac44:	e000      	b.n	800ac48 <osMessageGet+0xc8>
 800ac46:	2340      	movs	r3, #64	; 0x40
 800ac48:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	461c      	mov	r4, r3
 800ac4e:	f107 0314 	add.w	r3, r7, #20
 800ac52:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ac56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800ac5a:	68f8      	ldr	r0, [r7, #12]
 800ac5c:	372c      	adds	r7, #44	; 0x2c
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd90      	pop	{r4, r7, pc}
 800ac62:	bf00      	nop
 800ac64:	e000ed04 	.word	0xe000ed04

0800ac68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b08a      	sub	sp, #40	; 0x28
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ac70:	2300      	movs	r3, #0
 800ac72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ac74:	f001 fe0c 	bl	800c890 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ac78:	4b57      	ldr	r3, [pc, #348]	; (800add8 <pvPortMalloc+0x170>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d101      	bne.n	800ac84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac80:	f000 f90c 	bl	800ae9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac84:	4b55      	ldr	r3, [pc, #340]	; (800addc <pvPortMalloc+0x174>)
 800ac86:	681a      	ldr	r2, [r3, #0]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	4013      	ands	r3, r2
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	f040 808c 	bne.w	800adaa <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d01c      	beq.n	800acd2 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800ac98:	2208      	movs	r2, #8
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	4413      	add	r3, r2
 800ac9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	f003 0307 	and.w	r3, r3, #7
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d013      	beq.n	800acd2 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f023 0307 	bic.w	r3, r3, #7
 800acb0:	3308      	adds	r3, #8
 800acb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f003 0307 	and.w	r3, r3, #7
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d009      	beq.n	800acd2 <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800acbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc2:	f383 8811 	msr	BASEPRI, r3
 800acc6:	f3bf 8f6f 	isb	sy
 800acca:	f3bf 8f4f 	dsb	sy
 800acce:	617b      	str	r3, [r7, #20]
 800acd0:	e7fe      	b.n	800acd0 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d068      	beq.n	800adaa <pvPortMalloc+0x142>
 800acd8:	4b41      	ldr	r3, [pc, #260]	; (800ade0 <pvPortMalloc+0x178>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	687a      	ldr	r2, [r7, #4]
 800acde:	429a      	cmp	r2, r3
 800ace0:	d863      	bhi.n	800adaa <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ace2:	4b40      	ldr	r3, [pc, #256]	; (800ade4 <pvPortMalloc+0x17c>)
 800ace4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ace6:	4b3f      	ldr	r3, [pc, #252]	; (800ade4 <pvPortMalloc+0x17c>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800acec:	e004      	b.n	800acf8 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800acee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acf0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800acf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800acf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acfa:	685b      	ldr	r3, [r3, #4]
 800acfc:	687a      	ldr	r2, [r7, #4]
 800acfe:	429a      	cmp	r2, r3
 800ad00:	d903      	bls.n	800ad0a <pvPortMalloc+0xa2>
 800ad02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d1f1      	bne.n	800acee <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ad0a:	4b33      	ldr	r3, [pc, #204]	; (800add8 <pvPortMalloc+0x170>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d04a      	beq.n	800adaa <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ad14:	6a3b      	ldr	r3, [r7, #32]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2208      	movs	r2, #8
 800ad1a:	4413      	add	r3, r2
 800ad1c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ad1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad20:	681a      	ldr	r2, [r3, #0]
 800ad22:	6a3b      	ldr	r3, [r7, #32]
 800ad24:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ad26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad28:	685a      	ldr	r2, [r3, #4]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	1ad2      	subs	r2, r2, r3
 800ad2e:	2308      	movs	r3, #8
 800ad30:	005b      	lsls	r3, r3, #1
 800ad32:	429a      	cmp	r2, r3
 800ad34:	d91e      	bls.n	800ad74 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ad36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4413      	add	r3, r2
 800ad3c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad3e:	69bb      	ldr	r3, [r7, #24]
 800ad40:	f003 0307 	and.w	r3, r3, #7
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d009      	beq.n	800ad5c <pvPortMalloc+0xf4>
 800ad48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad4c:	f383 8811 	msr	BASEPRI, r3
 800ad50:	f3bf 8f6f 	isb	sy
 800ad54:	f3bf 8f4f 	dsb	sy
 800ad58:	613b      	str	r3, [r7, #16]
 800ad5a:	e7fe      	b.n	800ad5a <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ad5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad5e:	685a      	ldr	r2, [r3, #4]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	1ad2      	subs	r2, r2, r3
 800ad64:	69bb      	ldr	r3, [r7, #24]
 800ad66:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ad68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad6a:	687a      	ldr	r2, [r7, #4]
 800ad6c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ad6e:	69b8      	ldr	r0, [r7, #24]
 800ad70:	f000 f8f6 	bl	800af60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ad74:	4b1a      	ldr	r3, [pc, #104]	; (800ade0 <pvPortMalloc+0x178>)
 800ad76:	681a      	ldr	r2, [r3, #0]
 800ad78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	1ad3      	subs	r3, r2, r3
 800ad7e:	4a18      	ldr	r2, [pc, #96]	; (800ade0 <pvPortMalloc+0x178>)
 800ad80:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ad82:	4b17      	ldr	r3, [pc, #92]	; (800ade0 <pvPortMalloc+0x178>)
 800ad84:	681a      	ldr	r2, [r3, #0]
 800ad86:	4b18      	ldr	r3, [pc, #96]	; (800ade8 <pvPortMalloc+0x180>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d203      	bcs.n	800ad96 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ad8e:	4b14      	ldr	r3, [pc, #80]	; (800ade0 <pvPortMalloc+0x178>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	4a15      	ldr	r2, [pc, #84]	; (800ade8 <pvPortMalloc+0x180>)
 800ad94:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ad96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad98:	685a      	ldr	r2, [r3, #4]
 800ad9a:	4b10      	ldr	r3, [pc, #64]	; (800addc <pvPortMalloc+0x174>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	431a      	orrs	r2, r3
 800ada0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ada4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada6:	2200      	movs	r2, #0
 800ada8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800adaa:	f001 fd7f 	bl	800c8ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800adae:	69fb      	ldr	r3, [r7, #28]
 800adb0:	f003 0307 	and.w	r3, r3, #7
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d009      	beq.n	800adcc <pvPortMalloc+0x164>
 800adb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adbc:	f383 8811 	msr	BASEPRI, r3
 800adc0:	f3bf 8f6f 	isb	sy
 800adc4:	f3bf 8f4f 	dsb	sy
 800adc8:	60fb      	str	r3, [r7, #12]
 800adca:	e7fe      	b.n	800adca <pvPortMalloc+0x162>
	return pvReturn;
 800adcc:	69fb      	ldr	r3, [r7, #28]
}
 800adce:	4618      	mov	r0, r3
 800add0:	3728      	adds	r7, #40	; 0x28
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	2400468c 	.word	0x2400468c
 800addc:	24004698 	.word	0x24004698
 800ade0:	24004690 	.word	0x24004690
 800ade4:	24004684 	.word	0x24004684
 800ade8:	24004694 	.word	0x24004694

0800adec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b086      	sub	sp, #24
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d046      	beq.n	800ae8c <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800adfe:	2308      	movs	r3, #8
 800ae00:	425b      	negs	r3, r3
 800ae02:	697a      	ldr	r2, [r7, #20]
 800ae04:	4413      	add	r3, r2
 800ae06:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	685a      	ldr	r2, [r3, #4]
 800ae10:	4b20      	ldr	r3, [pc, #128]	; (800ae94 <vPortFree+0xa8>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	4013      	ands	r3, r2
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d109      	bne.n	800ae2e <vPortFree+0x42>
 800ae1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae1e:	f383 8811 	msr	BASEPRI, r3
 800ae22:	f3bf 8f6f 	isb	sy
 800ae26:	f3bf 8f4f 	dsb	sy
 800ae2a:	60fb      	str	r3, [r7, #12]
 800ae2c:	e7fe      	b.n	800ae2c <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d009      	beq.n	800ae4a <vPortFree+0x5e>
 800ae36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae3a:	f383 8811 	msr	BASEPRI, r3
 800ae3e:	f3bf 8f6f 	isb	sy
 800ae42:	f3bf 8f4f 	dsb	sy
 800ae46:	60bb      	str	r3, [r7, #8]
 800ae48:	e7fe      	b.n	800ae48 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	685a      	ldr	r2, [r3, #4]
 800ae4e:	4b11      	ldr	r3, [pc, #68]	; (800ae94 <vPortFree+0xa8>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	4013      	ands	r3, r2
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d019      	beq.n	800ae8c <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d115      	bne.n	800ae8c <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	685a      	ldr	r2, [r3, #4]
 800ae64:	4b0b      	ldr	r3, [pc, #44]	; (800ae94 <vPortFree+0xa8>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	43db      	mvns	r3, r3
 800ae6a:	401a      	ands	r2, r3
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae70:	f001 fd0e 	bl	800c890 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	685a      	ldr	r2, [r3, #4]
 800ae78:	4b07      	ldr	r3, [pc, #28]	; (800ae98 <vPortFree+0xac>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4413      	add	r3, r2
 800ae7e:	4a06      	ldr	r2, [pc, #24]	; (800ae98 <vPortFree+0xac>)
 800ae80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ae82:	6938      	ldr	r0, [r7, #16]
 800ae84:	f000 f86c 	bl	800af60 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ae88:	f001 fd10 	bl	800c8ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae8c:	bf00      	nop
 800ae8e:	3718      	adds	r7, #24
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}
 800ae94:	24004698 	.word	0x24004698
 800ae98:	24004690 	.word	0x24004690

0800ae9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b085      	sub	sp, #20
 800aea0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aea2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800aea6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aea8:	4b27      	ldr	r3, [pc, #156]	; (800af48 <prvHeapInit+0xac>)
 800aeaa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	f003 0307 	and.w	r3, r3, #7
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d00c      	beq.n	800aed0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	3307      	adds	r3, #7
 800aeba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	f023 0307 	bic.w	r3, r3, #7
 800aec2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aec4:	68ba      	ldr	r2, [r7, #8]
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	1ad3      	subs	r3, r2, r3
 800aeca:	4a1f      	ldr	r2, [pc, #124]	; (800af48 <prvHeapInit+0xac>)
 800aecc:	4413      	add	r3, r2
 800aece:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aed4:	4a1d      	ldr	r2, [pc, #116]	; (800af4c <prvHeapInit+0xb0>)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aeda:	4b1c      	ldr	r3, [pc, #112]	; (800af4c <prvHeapInit+0xb0>)
 800aedc:	2200      	movs	r2, #0
 800aede:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	68ba      	ldr	r2, [r7, #8]
 800aee4:	4413      	add	r3, r2
 800aee6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aee8:	2208      	movs	r2, #8
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	1a9b      	subs	r3, r3, r2
 800aeee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f023 0307 	bic.w	r3, r3, #7
 800aef6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	4a15      	ldr	r2, [pc, #84]	; (800af50 <prvHeapInit+0xb4>)
 800aefc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aefe:	4b14      	ldr	r3, [pc, #80]	; (800af50 <prvHeapInit+0xb4>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	2200      	movs	r2, #0
 800af04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800af06:	4b12      	ldr	r3, [pc, #72]	; (800af50 <prvHeapInit+0xb4>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	2200      	movs	r2, #0
 800af0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	68fa      	ldr	r2, [r7, #12]
 800af16:	1ad2      	subs	r2, r2, r3
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800af1c:	4b0c      	ldr	r3, [pc, #48]	; (800af50 <prvHeapInit+0xb4>)
 800af1e:	681a      	ldr	r2, [r3, #0]
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	4a0a      	ldr	r2, [pc, #40]	; (800af54 <prvHeapInit+0xb8>)
 800af2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	4a09      	ldr	r2, [pc, #36]	; (800af58 <prvHeapInit+0xbc>)
 800af32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800af34:	4b09      	ldr	r3, [pc, #36]	; (800af5c <prvHeapInit+0xc0>)
 800af36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800af3a:	601a      	str	r2, [r3, #0]
}
 800af3c:	bf00      	nop
 800af3e:	3714      	adds	r7, #20
 800af40:	46bd      	mov	sp, r7
 800af42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af46:	4770      	bx	lr
 800af48:	24000a84 	.word	0x24000a84
 800af4c:	24004684 	.word	0x24004684
 800af50:	2400468c 	.word	0x2400468c
 800af54:	24004694 	.word	0x24004694
 800af58:	24004690 	.word	0x24004690
 800af5c:	24004698 	.word	0x24004698

0800af60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af60:	b480      	push	{r7}
 800af62:	b085      	sub	sp, #20
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af68:	4b28      	ldr	r3, [pc, #160]	; (800b00c <prvInsertBlockIntoFreeList+0xac>)
 800af6a:	60fb      	str	r3, [r7, #12]
 800af6c:	e002      	b.n	800af74 <prvInsertBlockIntoFreeList+0x14>
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	60fb      	str	r3, [r7, #12]
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	687a      	ldr	r2, [r7, #4]
 800af7a:	429a      	cmp	r2, r3
 800af7c:	d8f7      	bhi.n	800af6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	685b      	ldr	r3, [r3, #4]
 800af86:	68ba      	ldr	r2, [r7, #8]
 800af88:	4413      	add	r3, r2
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d108      	bne.n	800afa2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	685a      	ldr	r2, [r3, #4]
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	441a      	add	r2, r3
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	68ba      	ldr	r2, [r7, #8]
 800afac:	441a      	add	r2, r3
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	429a      	cmp	r2, r3
 800afb4:	d118      	bne.n	800afe8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681a      	ldr	r2, [r3, #0]
 800afba:	4b15      	ldr	r3, [pc, #84]	; (800b010 <prvInsertBlockIntoFreeList+0xb0>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d00d      	beq.n	800afde <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	685a      	ldr	r2, [r3, #4]
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	441a      	add	r2, r3
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	601a      	str	r2, [r3, #0]
 800afdc:	e008      	b.n	800aff0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800afde:	4b0c      	ldr	r3, [pc, #48]	; (800b010 <prvInsertBlockIntoFreeList+0xb0>)
 800afe0:	681a      	ldr	r2, [r3, #0]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	601a      	str	r2, [r3, #0]
 800afe6:	e003      	b.n	800aff0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681a      	ldr	r2, [r3, #0]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	429a      	cmp	r2, r3
 800aff6:	d002      	beq.n	800affe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800affe:	bf00      	nop
 800b000:	3714      	adds	r7, #20
 800b002:	46bd      	mov	sp, r7
 800b004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b008:	4770      	bx	lr
 800b00a:	bf00      	nop
 800b00c:	24004684 	.word	0x24004684
 800b010:	2400468c 	.word	0x2400468c

0800b014 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f103 0208 	add.w	r2, r3, #8
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b02c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f103 0208 	add.w	r2, r3, #8
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f103 0208 	add.w	r2, r3, #8
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	2200      	movs	r2, #0
 800b046:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b048:	bf00      	nop
 800b04a:	370c      	adds	r7, #12
 800b04c:	46bd      	mov	sp, r7
 800b04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b052:	4770      	bx	lr

0800b054 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2200      	movs	r2, #0
 800b060:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b062:	bf00      	nop
 800b064:	370c      	adds	r7, #12
 800b066:	46bd      	mov	sp, r7
 800b068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06c:	4770      	bx	lr

0800b06e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b06e:	b480      	push	{r7}
 800b070:	b085      	sub	sp, #20
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
 800b076:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	68fa      	ldr	r2, [r7, #12]
 800b082:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	689a      	ldr	r2, [r3, #8]
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	689b      	ldr	r3, [r3, #8]
 800b090:	683a      	ldr	r2, [r7, #0]
 800b092:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	683a      	ldr	r2, [r7, #0]
 800b098:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	1c5a      	adds	r2, r3, #1
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	601a      	str	r2, [r3, #0]
}
 800b0aa:	bf00      	nop
 800b0ac:	3714      	adds	r7, #20
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr

0800b0b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b0b6:	b480      	push	{r7}
 800b0b8:	b085      	sub	sp, #20
 800b0ba:	af00      	add	r7, sp, #0
 800b0bc:	6078      	str	r0, [r7, #4]
 800b0be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0cc:	d103      	bne.n	800b0d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	691b      	ldr	r3, [r3, #16]
 800b0d2:	60fb      	str	r3, [r7, #12]
 800b0d4:	e00c      	b.n	800b0f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	3308      	adds	r3, #8
 800b0da:	60fb      	str	r3, [r7, #12]
 800b0dc:	e002      	b.n	800b0e4 <vListInsert+0x2e>
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	685b      	ldr	r3, [r3, #4]
 800b0e2:	60fb      	str	r3, [r7, #12]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	685b      	ldr	r3, [r3, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	68ba      	ldr	r2, [r7, #8]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d2f6      	bcs.n	800b0de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	685a      	ldr	r2, [r3, #4]
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	685b      	ldr	r3, [r3, #4]
 800b0fc:	683a      	ldr	r2, [r7, #0]
 800b0fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	68fa      	ldr	r2, [r7, #12]
 800b104:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	683a      	ldr	r2, [r7, #0]
 800b10a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	1c5a      	adds	r2, r3, #1
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	601a      	str	r2, [r3, #0]
}
 800b11c:	bf00      	nop
 800b11e:	3714      	adds	r7, #20
 800b120:	46bd      	mov	sp, r7
 800b122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b126:	4770      	bx	lr

0800b128 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b128:	b480      	push	{r7}
 800b12a:	b085      	sub	sp, #20
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	691b      	ldr	r3, [r3, #16]
 800b134:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	687a      	ldr	r2, [r7, #4]
 800b13c:	6892      	ldr	r2, [r2, #8]
 800b13e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	689b      	ldr	r3, [r3, #8]
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	6852      	ldr	r2, [r2, #4]
 800b148:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	685b      	ldr	r3, [r3, #4]
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	429a      	cmp	r2, r3
 800b152:	d103      	bne.n	800b15c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	689a      	ldr	r2, [r3, #8]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	2200      	movs	r2, #0
 800b160:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	1e5a      	subs	r2, r3, #1
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
}
 800b170:	4618      	mov	r0, r3
 800b172:	3714      	adds	r7, #20
 800b174:	46bd      	mov	sp, r7
 800b176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17a:	4770      	bx	lr

0800b17c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b17c:	b480      	push	{r7}
 800b17e:	b085      	sub	sp, #20
 800b180:	af00      	add	r7, sp, #0
 800b182:	60f8      	str	r0, [r7, #12]
 800b184:	60b9      	str	r1, [r7, #8]
 800b186:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	3b04      	subs	r3, #4
 800b18c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b194:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	3b04      	subs	r3, #4
 800b19a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	f023 0201 	bic.w	r2, r3, #1
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	3b04      	subs	r3, #4
 800b1aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b1ac:	4a0c      	ldr	r2, [pc, #48]	; (800b1e0 <pxPortInitialiseStack+0x64>)
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	3b14      	subs	r3, #20
 800b1b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b1b8:	687a      	ldr	r2, [r7, #4]
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	3b04      	subs	r3, #4
 800b1c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f06f 0202 	mvn.w	r2, #2
 800b1ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	3b20      	subs	r3, #32
 800b1d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3714      	adds	r7, #20
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1de:	4770      	bx	lr
 800b1e0:	0800b1e5 	.word	0x0800b1e5

0800b1e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b085      	sub	sp, #20
 800b1e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b1ee:	4b11      	ldr	r3, [pc, #68]	; (800b234 <prvTaskExitError+0x50>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b1f6:	d009      	beq.n	800b20c <prvTaskExitError+0x28>
 800b1f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1fc:	f383 8811 	msr	BASEPRI, r3
 800b200:	f3bf 8f6f 	isb	sy
 800b204:	f3bf 8f4f 	dsb	sy
 800b208:	60fb      	str	r3, [r7, #12]
 800b20a:	e7fe      	b.n	800b20a <prvTaskExitError+0x26>
 800b20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b210:	f383 8811 	msr	BASEPRI, r3
 800b214:	f3bf 8f6f 	isb	sy
 800b218:	f3bf 8f4f 	dsb	sy
 800b21c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b21e:	bf00      	nop
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d0fc      	beq.n	800b220 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b226:	bf00      	nop
 800b228:	3714      	adds	r7, #20
 800b22a:	46bd      	mov	sp, r7
 800b22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b230:	4770      	bx	lr
 800b232:	bf00      	nop
 800b234:	24000024 	.word	0x24000024
	...

0800b240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b240:	4b07      	ldr	r3, [pc, #28]	; (800b260 <pxCurrentTCBConst2>)
 800b242:	6819      	ldr	r1, [r3, #0]
 800b244:	6808      	ldr	r0, [r1, #0]
 800b246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b24a:	f380 8809 	msr	PSP, r0
 800b24e:	f3bf 8f6f 	isb	sy
 800b252:	f04f 0000 	mov.w	r0, #0
 800b256:	f380 8811 	msr	BASEPRI, r0
 800b25a:	4770      	bx	lr
 800b25c:	f3af 8000 	nop.w

0800b260 <pxCurrentTCBConst2>:
 800b260:	240046a4 	.word	0x240046a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b264:	bf00      	nop
 800b266:	bf00      	nop

0800b268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b268:	4808      	ldr	r0, [pc, #32]	; (800b28c <prvPortStartFirstTask+0x24>)
 800b26a:	6800      	ldr	r0, [r0, #0]
 800b26c:	6800      	ldr	r0, [r0, #0]
 800b26e:	f380 8808 	msr	MSP, r0
 800b272:	f04f 0000 	mov.w	r0, #0
 800b276:	f380 8814 	msr	CONTROL, r0
 800b27a:	b662      	cpsie	i
 800b27c:	b661      	cpsie	f
 800b27e:	f3bf 8f4f 	dsb	sy
 800b282:	f3bf 8f6f 	isb	sy
 800b286:	df00      	svc	0
 800b288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b28a:	bf00      	nop
 800b28c:	e000ed08 	.word	0xe000ed08

0800b290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b086      	sub	sp, #24
 800b294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b296:	4b44      	ldr	r3, [pc, #272]	; (800b3a8 <xPortStartScheduler+0x118>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	4a44      	ldr	r2, [pc, #272]	; (800b3ac <xPortStartScheduler+0x11c>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d109      	bne.n	800b2b4 <xPortStartScheduler+0x24>
 800b2a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2a4:	f383 8811 	msr	BASEPRI, r3
 800b2a8:	f3bf 8f6f 	isb	sy
 800b2ac:	f3bf 8f4f 	dsb	sy
 800b2b0:	613b      	str	r3, [r7, #16]
 800b2b2:	e7fe      	b.n	800b2b2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b2b4:	4b3c      	ldr	r3, [pc, #240]	; (800b3a8 <xPortStartScheduler+0x118>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	4a3d      	ldr	r2, [pc, #244]	; (800b3b0 <xPortStartScheduler+0x120>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d109      	bne.n	800b2d2 <xPortStartScheduler+0x42>
 800b2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c2:	f383 8811 	msr	BASEPRI, r3
 800b2c6:	f3bf 8f6f 	isb	sy
 800b2ca:	f3bf 8f4f 	dsb	sy
 800b2ce:	60fb      	str	r3, [r7, #12]
 800b2d0:	e7fe      	b.n	800b2d0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b2d2:	4b38      	ldr	r3, [pc, #224]	; (800b3b4 <xPortStartScheduler+0x124>)
 800b2d4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	22ff      	movs	r2, #255	; 0xff
 800b2e2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	781b      	ldrb	r3, [r3, #0]
 800b2e8:	b2db      	uxtb	r3, r3
 800b2ea:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b2ec:	78fb      	ldrb	r3, [r7, #3]
 800b2ee:	b2db      	uxtb	r3, r3
 800b2f0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b2f4:	b2da      	uxtb	r2, r3
 800b2f6:	4b30      	ldr	r3, [pc, #192]	; (800b3b8 <xPortStartScheduler+0x128>)
 800b2f8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b2fa:	4b30      	ldr	r3, [pc, #192]	; (800b3bc <xPortStartScheduler+0x12c>)
 800b2fc:	2207      	movs	r2, #7
 800b2fe:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b300:	e009      	b.n	800b316 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800b302:	4b2e      	ldr	r3, [pc, #184]	; (800b3bc <xPortStartScheduler+0x12c>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	3b01      	subs	r3, #1
 800b308:	4a2c      	ldr	r2, [pc, #176]	; (800b3bc <xPortStartScheduler+0x12c>)
 800b30a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b30c:	78fb      	ldrb	r3, [r7, #3]
 800b30e:	b2db      	uxtb	r3, r3
 800b310:	005b      	lsls	r3, r3, #1
 800b312:	b2db      	uxtb	r3, r3
 800b314:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b316:	78fb      	ldrb	r3, [r7, #3]
 800b318:	b2db      	uxtb	r3, r3
 800b31a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b31e:	2b80      	cmp	r3, #128	; 0x80
 800b320:	d0ef      	beq.n	800b302 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b322:	4b26      	ldr	r3, [pc, #152]	; (800b3bc <xPortStartScheduler+0x12c>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	f1c3 0307 	rsb	r3, r3, #7
 800b32a:	2b04      	cmp	r3, #4
 800b32c:	d009      	beq.n	800b342 <xPortStartScheduler+0xb2>
 800b32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b332:	f383 8811 	msr	BASEPRI, r3
 800b336:	f3bf 8f6f 	isb	sy
 800b33a:	f3bf 8f4f 	dsb	sy
 800b33e:	60bb      	str	r3, [r7, #8]
 800b340:	e7fe      	b.n	800b340 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b342:	4b1e      	ldr	r3, [pc, #120]	; (800b3bc <xPortStartScheduler+0x12c>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	021b      	lsls	r3, r3, #8
 800b348:	4a1c      	ldr	r2, [pc, #112]	; (800b3bc <xPortStartScheduler+0x12c>)
 800b34a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b34c:	4b1b      	ldr	r3, [pc, #108]	; (800b3bc <xPortStartScheduler+0x12c>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b354:	4a19      	ldr	r2, [pc, #100]	; (800b3bc <xPortStartScheduler+0x12c>)
 800b356:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	b2da      	uxtb	r2, r3
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b360:	4b17      	ldr	r3, [pc, #92]	; (800b3c0 <xPortStartScheduler+0x130>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a16      	ldr	r2, [pc, #88]	; (800b3c0 <xPortStartScheduler+0x130>)
 800b366:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b36a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b36c:	4b14      	ldr	r3, [pc, #80]	; (800b3c0 <xPortStartScheduler+0x130>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a13      	ldr	r2, [pc, #76]	; (800b3c0 <xPortStartScheduler+0x130>)
 800b372:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b376:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b378:	f000 f8d6 	bl	800b528 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b37c:	4b11      	ldr	r3, [pc, #68]	; (800b3c4 <xPortStartScheduler+0x134>)
 800b37e:	2200      	movs	r2, #0
 800b380:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b382:	f000 f8f5 	bl	800b570 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b386:	4b10      	ldr	r3, [pc, #64]	; (800b3c8 <xPortStartScheduler+0x138>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	4a0f      	ldr	r2, [pc, #60]	; (800b3c8 <xPortStartScheduler+0x138>)
 800b38c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b390:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b392:	f7ff ff69 	bl	800b268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b396:	f001 fbff 	bl	800cb98 <vTaskSwitchContext>
	prvTaskExitError();
 800b39a:	f7ff ff23 	bl	800b1e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b39e:	2300      	movs	r3, #0
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3718      	adds	r7, #24
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}
 800b3a8:	e000ed00 	.word	0xe000ed00
 800b3ac:	410fc271 	.word	0x410fc271
 800b3b0:	410fc270 	.word	0x410fc270
 800b3b4:	e000e400 	.word	0xe000e400
 800b3b8:	2400469c 	.word	0x2400469c
 800b3bc:	240046a0 	.word	0x240046a0
 800b3c0:	e000ed20 	.word	0xe000ed20
 800b3c4:	24000024 	.word	0x24000024
 800b3c8:	e000ef34 	.word	0xe000ef34

0800b3cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d6:	f383 8811 	msr	BASEPRI, r3
 800b3da:	f3bf 8f6f 	isb	sy
 800b3de:	f3bf 8f4f 	dsb	sy
 800b3e2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b3e4:	4b0e      	ldr	r3, [pc, #56]	; (800b420 <vPortEnterCritical+0x54>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	4a0d      	ldr	r2, [pc, #52]	; (800b420 <vPortEnterCritical+0x54>)
 800b3ec:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b3ee:	4b0c      	ldr	r3, [pc, #48]	; (800b420 <vPortEnterCritical+0x54>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	2b01      	cmp	r3, #1
 800b3f4:	d10e      	bne.n	800b414 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b3f6:	4b0b      	ldr	r3, [pc, #44]	; (800b424 <vPortEnterCritical+0x58>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	b2db      	uxtb	r3, r3
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d009      	beq.n	800b414 <vPortEnterCritical+0x48>
 800b400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b404:	f383 8811 	msr	BASEPRI, r3
 800b408:	f3bf 8f6f 	isb	sy
 800b40c:	f3bf 8f4f 	dsb	sy
 800b410:	603b      	str	r3, [r7, #0]
 800b412:	e7fe      	b.n	800b412 <vPortEnterCritical+0x46>
	}
}
 800b414:	bf00      	nop
 800b416:	370c      	adds	r7, #12
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr
 800b420:	24000024 	.word	0x24000024
 800b424:	e000ed04 	.word	0xe000ed04

0800b428 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b428:	b480      	push	{r7}
 800b42a:	b083      	sub	sp, #12
 800b42c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b42e:	4b11      	ldr	r3, [pc, #68]	; (800b474 <vPortExitCritical+0x4c>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d109      	bne.n	800b44a <vPortExitCritical+0x22>
 800b436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b43a:	f383 8811 	msr	BASEPRI, r3
 800b43e:	f3bf 8f6f 	isb	sy
 800b442:	f3bf 8f4f 	dsb	sy
 800b446:	607b      	str	r3, [r7, #4]
 800b448:	e7fe      	b.n	800b448 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800b44a:	4b0a      	ldr	r3, [pc, #40]	; (800b474 <vPortExitCritical+0x4c>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	3b01      	subs	r3, #1
 800b450:	4a08      	ldr	r2, [pc, #32]	; (800b474 <vPortExitCritical+0x4c>)
 800b452:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b454:	4b07      	ldr	r3, [pc, #28]	; (800b474 <vPortExitCritical+0x4c>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d104      	bne.n	800b466 <vPortExitCritical+0x3e>
 800b45c:	2300      	movs	r3, #0
 800b45e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b466:	bf00      	nop
 800b468:	370c      	adds	r7, #12
 800b46a:	46bd      	mov	sp, r7
 800b46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b470:	4770      	bx	lr
 800b472:	bf00      	nop
 800b474:	24000024 	.word	0x24000024
	...

0800b480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b480:	f3ef 8009 	mrs	r0, PSP
 800b484:	f3bf 8f6f 	isb	sy
 800b488:	4b15      	ldr	r3, [pc, #84]	; (800b4e0 <pxCurrentTCBConst>)
 800b48a:	681a      	ldr	r2, [r3, #0]
 800b48c:	f01e 0f10 	tst.w	lr, #16
 800b490:	bf08      	it	eq
 800b492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b49a:	6010      	str	r0, [r2, #0]
 800b49c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b4a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b4a4:	f380 8811 	msr	BASEPRI, r0
 800b4a8:	f3bf 8f4f 	dsb	sy
 800b4ac:	f3bf 8f6f 	isb	sy
 800b4b0:	f001 fb72 	bl	800cb98 <vTaskSwitchContext>
 800b4b4:	f04f 0000 	mov.w	r0, #0
 800b4b8:	f380 8811 	msr	BASEPRI, r0
 800b4bc:	bc09      	pop	{r0, r3}
 800b4be:	6819      	ldr	r1, [r3, #0]
 800b4c0:	6808      	ldr	r0, [r1, #0]
 800b4c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c6:	f01e 0f10 	tst.w	lr, #16
 800b4ca:	bf08      	it	eq
 800b4cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b4d0:	f380 8809 	msr	PSP, r0
 800b4d4:	f3bf 8f6f 	isb	sy
 800b4d8:	4770      	bx	lr
 800b4da:	bf00      	nop
 800b4dc:	f3af 8000 	nop.w

0800b4e0 <pxCurrentTCBConst>:
 800b4e0:	240046a4 	.word	0x240046a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b4e4:	bf00      	nop
 800b4e6:	bf00      	nop

0800b4e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b082      	sub	sp, #8
 800b4ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f2:	f383 8811 	msr	BASEPRI, r3
 800b4f6:	f3bf 8f6f 	isb	sy
 800b4fa:	f3bf 8f4f 	dsb	sy
 800b4fe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b500:	f001 fa92 	bl	800ca28 <xTaskIncrementTick>
 800b504:	4603      	mov	r3, r0
 800b506:	2b00      	cmp	r3, #0
 800b508:	d003      	beq.n	800b512 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b50a:	4b06      	ldr	r3, [pc, #24]	; (800b524 <SysTick_Handler+0x3c>)
 800b50c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b510:	601a      	str	r2, [r3, #0]
 800b512:	2300      	movs	r3, #0
 800b514:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b51c:	bf00      	nop
 800b51e:	3708      	adds	r7, #8
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}
 800b524:	e000ed04 	.word	0xe000ed04

0800b528 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b528:	b480      	push	{r7}
 800b52a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b52c:	4b0b      	ldr	r3, [pc, #44]	; (800b55c <vPortSetupTimerInterrupt+0x34>)
 800b52e:	2200      	movs	r2, #0
 800b530:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b532:	4b0b      	ldr	r3, [pc, #44]	; (800b560 <vPortSetupTimerInterrupt+0x38>)
 800b534:	2200      	movs	r2, #0
 800b536:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b538:	4b0a      	ldr	r3, [pc, #40]	; (800b564 <vPortSetupTimerInterrupt+0x3c>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4a0a      	ldr	r2, [pc, #40]	; (800b568 <vPortSetupTimerInterrupt+0x40>)
 800b53e:	fba2 2303 	umull	r2, r3, r2, r3
 800b542:	099b      	lsrs	r3, r3, #6
 800b544:	4a09      	ldr	r2, [pc, #36]	; (800b56c <vPortSetupTimerInterrupt+0x44>)
 800b546:	3b01      	subs	r3, #1
 800b548:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b54a:	4b04      	ldr	r3, [pc, #16]	; (800b55c <vPortSetupTimerInterrupt+0x34>)
 800b54c:	2207      	movs	r2, #7
 800b54e:	601a      	str	r2, [r3, #0]
}
 800b550:	bf00      	nop
 800b552:	46bd      	mov	sp, r7
 800b554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b558:	4770      	bx	lr
 800b55a:	bf00      	nop
 800b55c:	e000e010 	.word	0xe000e010
 800b560:	e000e018 	.word	0xe000e018
 800b564:	24000000 	.word	0x24000000
 800b568:	10624dd3 	.word	0x10624dd3
 800b56c:	e000e014 	.word	0xe000e014

0800b570 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b570:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b580 <vPortEnableVFP+0x10>
 800b574:	6801      	ldr	r1, [r0, #0]
 800b576:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b57a:	6001      	str	r1, [r0, #0]
 800b57c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b57e:	bf00      	nop
 800b580:	e000ed88 	.word	0xe000ed88

0800b584 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b584:	b480      	push	{r7}
 800b586:	b085      	sub	sp, #20
 800b588:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b58a:	f3ef 8305 	mrs	r3, IPSR
 800b58e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	2b0f      	cmp	r3, #15
 800b594:	d913      	bls.n	800b5be <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b596:	4a16      	ldr	r2, [pc, #88]	; (800b5f0 <vPortValidateInterruptPriority+0x6c>)
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	4413      	add	r3, r2
 800b59c:	781b      	ldrb	r3, [r3, #0]
 800b59e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b5a0:	4b14      	ldr	r3, [pc, #80]	; (800b5f4 <vPortValidateInterruptPriority+0x70>)
 800b5a2:	781b      	ldrb	r3, [r3, #0]
 800b5a4:	7afa      	ldrb	r2, [r7, #11]
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d209      	bcs.n	800b5be <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800b5aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ae:	f383 8811 	msr	BASEPRI, r3
 800b5b2:	f3bf 8f6f 	isb	sy
 800b5b6:	f3bf 8f4f 	dsb	sy
 800b5ba:	607b      	str	r3, [r7, #4]
 800b5bc:	e7fe      	b.n	800b5bc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b5be:	4b0e      	ldr	r3, [pc, #56]	; (800b5f8 <vPortValidateInterruptPriority+0x74>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b5c6:	4b0d      	ldr	r3, [pc, #52]	; (800b5fc <vPortValidateInterruptPriority+0x78>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	429a      	cmp	r2, r3
 800b5cc:	d909      	bls.n	800b5e2 <vPortValidateInterruptPriority+0x5e>
 800b5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d2:	f383 8811 	msr	BASEPRI, r3
 800b5d6:	f3bf 8f6f 	isb	sy
 800b5da:	f3bf 8f4f 	dsb	sy
 800b5de:	603b      	str	r3, [r7, #0]
 800b5e0:	e7fe      	b.n	800b5e0 <vPortValidateInterruptPriority+0x5c>
	}
 800b5e2:	bf00      	nop
 800b5e4:	3714      	adds	r7, #20
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ec:	4770      	bx	lr
 800b5ee:	bf00      	nop
 800b5f0:	e000e3f0 	.word	0xe000e3f0
 800b5f4:	2400469c 	.word	0x2400469c
 800b5f8:	e000ed0c 	.word	0xe000ed0c
 800b5fc:	240046a0 	.word	0x240046a0

0800b600 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b084      	sub	sp, #16
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
 800b608:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d109      	bne.n	800b628 <xQueueGenericReset+0x28>
 800b614:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b618:	f383 8811 	msr	BASEPRI, r3
 800b61c:	f3bf 8f6f 	isb	sy
 800b620:	f3bf 8f4f 	dsb	sy
 800b624:	60bb      	str	r3, [r7, #8]
 800b626:	e7fe      	b.n	800b626 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800b628:	f7ff fed0 	bl	800b3cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	681a      	ldr	r2, [r3, #0]
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b634:	68f9      	ldr	r1, [r7, #12]
 800b636:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b638:	fb01 f303 	mul.w	r3, r1, r3
 800b63c:	441a      	add	r2, r3
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	2200      	movs	r2, #0
 800b646:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	681a      	ldr	r2, [r3, #0]
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	681a      	ldr	r2, [r3, #0]
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b658:	3b01      	subs	r3, #1
 800b65a:	68f9      	ldr	r1, [r7, #12]
 800b65c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b65e:	fb01 f303 	mul.w	r3, r1, r3
 800b662:	441a      	add	r2, r3
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	22ff      	movs	r2, #255	; 0xff
 800b66c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	22ff      	movs	r2, #255	; 0xff
 800b674:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d114      	bne.n	800b6a8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	691b      	ldr	r3, [r3, #16]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d01a      	beq.n	800b6bc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	3310      	adds	r3, #16
 800b68a:	4618      	mov	r0, r3
 800b68c:	f001 fb02 	bl	800cc94 <xTaskRemoveFromEventList>
 800b690:	4603      	mov	r3, r0
 800b692:	2b00      	cmp	r3, #0
 800b694:	d012      	beq.n	800b6bc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b696:	4b0d      	ldr	r3, [pc, #52]	; (800b6cc <xQueueGenericReset+0xcc>)
 800b698:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b69c:	601a      	str	r2, [r3, #0]
 800b69e:	f3bf 8f4f 	dsb	sy
 800b6a2:	f3bf 8f6f 	isb	sy
 800b6a6:	e009      	b.n	800b6bc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	3310      	adds	r3, #16
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7ff fcb1 	bl	800b014 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	3324      	adds	r3, #36	; 0x24
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f7ff fcac 	bl	800b014 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b6bc:	f7ff feb4 	bl	800b428 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b6c0:	2301      	movs	r3, #1
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	3710      	adds	r7, #16
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}
 800b6ca:	bf00      	nop
 800b6cc:	e000ed04 	.word	0xe000ed04

0800b6d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b08e      	sub	sp, #56	; 0x38
 800b6d4:	af02      	add	r7, sp, #8
 800b6d6:	60f8      	str	r0, [r7, #12]
 800b6d8:	60b9      	str	r1, [r7, #8]
 800b6da:	607a      	str	r2, [r7, #4]
 800b6dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d109      	bne.n	800b6f8 <xQueueGenericCreateStatic+0x28>
 800b6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6e8:	f383 8811 	msr	BASEPRI, r3
 800b6ec:	f3bf 8f6f 	isb	sy
 800b6f0:	f3bf 8f4f 	dsb	sy
 800b6f4:	62bb      	str	r3, [r7, #40]	; 0x28
 800b6f6:	e7fe      	b.n	800b6f6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d109      	bne.n	800b712 <xQueueGenericCreateStatic+0x42>
 800b6fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b702:	f383 8811 	msr	BASEPRI, r3
 800b706:	f3bf 8f6f 	isb	sy
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	627b      	str	r3, [r7, #36]	; 0x24
 800b710:	e7fe      	b.n	800b710 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d002      	beq.n	800b71e <xQueueGenericCreateStatic+0x4e>
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d001      	beq.n	800b722 <xQueueGenericCreateStatic+0x52>
 800b71e:	2301      	movs	r3, #1
 800b720:	e000      	b.n	800b724 <xQueueGenericCreateStatic+0x54>
 800b722:	2300      	movs	r3, #0
 800b724:	2b00      	cmp	r3, #0
 800b726:	d109      	bne.n	800b73c <xQueueGenericCreateStatic+0x6c>
 800b728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b72c:	f383 8811 	msr	BASEPRI, r3
 800b730:	f3bf 8f6f 	isb	sy
 800b734:	f3bf 8f4f 	dsb	sy
 800b738:	623b      	str	r3, [r7, #32]
 800b73a:	e7fe      	b.n	800b73a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d102      	bne.n	800b748 <xQueueGenericCreateStatic+0x78>
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d101      	bne.n	800b74c <xQueueGenericCreateStatic+0x7c>
 800b748:	2301      	movs	r3, #1
 800b74a:	e000      	b.n	800b74e <xQueueGenericCreateStatic+0x7e>
 800b74c:	2300      	movs	r3, #0
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d109      	bne.n	800b766 <xQueueGenericCreateStatic+0x96>
 800b752:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b756:	f383 8811 	msr	BASEPRI, r3
 800b75a:	f3bf 8f6f 	isb	sy
 800b75e:	f3bf 8f4f 	dsb	sy
 800b762:	61fb      	str	r3, [r7, #28]
 800b764:	e7fe      	b.n	800b764 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b766:	2348      	movs	r3, #72	; 0x48
 800b768:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	2b48      	cmp	r3, #72	; 0x48
 800b76e:	d009      	beq.n	800b784 <xQueueGenericCreateStatic+0xb4>
 800b770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b774:	f383 8811 	msr	BASEPRI, r3
 800b778:	f3bf 8f6f 	isb	sy
 800b77c:	f3bf 8f4f 	dsb	sy
 800b780:	61bb      	str	r3, [r7, #24]
 800b782:	e7fe      	b.n	800b782 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b784:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b78a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d00d      	beq.n	800b7ac <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b792:	2201      	movs	r2, #1
 800b794:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b798:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b79e:	9300      	str	r3, [sp, #0]
 800b7a0:	4613      	mov	r3, r2
 800b7a2:	687a      	ldr	r2, [r7, #4]
 800b7a4:	68b9      	ldr	r1, [r7, #8]
 800b7a6:	68f8      	ldr	r0, [r7, #12]
 800b7a8:	f000 f844 	bl	800b834 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3730      	adds	r7, #48	; 0x30
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}

0800b7b6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b7b6:	b580      	push	{r7, lr}
 800b7b8:	b08a      	sub	sp, #40	; 0x28
 800b7ba:	af02      	add	r7, sp, #8
 800b7bc:	60f8      	str	r0, [r7, #12]
 800b7be:	60b9      	str	r1, [r7, #8]
 800b7c0:	4613      	mov	r3, r2
 800b7c2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d109      	bne.n	800b7de <xQueueGenericCreate+0x28>
 800b7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ce:	f383 8811 	msr	BASEPRI, r3
 800b7d2:	f3bf 8f6f 	isb	sy
 800b7d6:	f3bf 8f4f 	dsb	sy
 800b7da:	613b      	str	r3, [r7, #16]
 800b7dc:	e7fe      	b.n	800b7dc <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d102      	bne.n	800b7ea <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	61fb      	str	r3, [r7, #28]
 800b7e8:	e004      	b.n	800b7f4 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	68ba      	ldr	r2, [r7, #8]
 800b7ee:	fb02 f303 	mul.w	r3, r2, r3
 800b7f2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b7f4:	69fb      	ldr	r3, [r7, #28]
 800b7f6:	3348      	adds	r3, #72	; 0x48
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f7ff fa35 	bl	800ac68 <pvPortMalloc>
 800b7fe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b800:	69bb      	ldr	r3, [r7, #24]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d011      	beq.n	800b82a <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b806:	69bb      	ldr	r3, [r7, #24]
 800b808:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b80a:	697b      	ldr	r3, [r7, #20]
 800b80c:	3348      	adds	r3, #72	; 0x48
 800b80e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	2200      	movs	r2, #0
 800b814:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b818:	79fa      	ldrb	r2, [r7, #7]
 800b81a:	69bb      	ldr	r3, [r7, #24]
 800b81c:	9300      	str	r3, [sp, #0]
 800b81e:	4613      	mov	r3, r2
 800b820:	697a      	ldr	r2, [r7, #20]
 800b822:	68b9      	ldr	r1, [r7, #8]
 800b824:	68f8      	ldr	r0, [r7, #12]
 800b826:	f000 f805 	bl	800b834 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b82a:	69bb      	ldr	r3, [r7, #24]
	}
 800b82c:	4618      	mov	r0, r3
 800b82e:	3720      	adds	r7, #32
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}

0800b834 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b084      	sub	sp, #16
 800b838:	af00      	add	r7, sp, #0
 800b83a:	60f8      	str	r0, [r7, #12]
 800b83c:	60b9      	str	r1, [r7, #8]
 800b83e:	607a      	str	r2, [r7, #4]
 800b840:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d103      	bne.n	800b850 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	69ba      	ldr	r2, [r7, #24]
 800b84c:	601a      	str	r2, [r3, #0]
 800b84e:	e002      	b.n	800b856 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b850:	69bb      	ldr	r3, [r7, #24]
 800b852:	687a      	ldr	r2, [r7, #4]
 800b854:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b856:	69bb      	ldr	r3, [r7, #24]
 800b858:	68fa      	ldr	r2, [r7, #12]
 800b85a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b85c:	69bb      	ldr	r3, [r7, #24]
 800b85e:	68ba      	ldr	r2, [r7, #8]
 800b860:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b862:	2101      	movs	r1, #1
 800b864:	69b8      	ldr	r0, [r7, #24]
 800b866:	f7ff fecb 	bl	800b600 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b86a:	bf00      	nop
 800b86c:	3710      	adds	r7, #16
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}

0800b872 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b872:	b580      	push	{r7, lr}
 800b874:	b082      	sub	sp, #8
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d00e      	beq.n	800b89e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2200      	movs	r2, #0
 800b884:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2200      	movs	r2, #0
 800b88a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b892:	2300      	movs	r3, #0
 800b894:	2200      	movs	r2, #0
 800b896:	2100      	movs	r1, #0
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 f837 	bl	800b90c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b89e:	bf00      	nop
 800b8a0:	3708      	adds	r7, #8
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}

0800b8a6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b8a6:	b580      	push	{r7, lr}
 800b8a8:	b086      	sub	sp, #24
 800b8aa:	af00      	add	r7, sp, #0
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	617b      	str	r3, [r7, #20]
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b8b8:	79fb      	ldrb	r3, [r7, #7]
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	6939      	ldr	r1, [r7, #16]
 800b8be:	6978      	ldr	r0, [r7, #20]
 800b8c0:	f7ff ff79 	bl	800b7b6 <xQueueGenericCreate>
 800b8c4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	f7ff ffd3 	bl	800b872 <prvInitialiseMutex>

		return xNewQueue;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
	}
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	3718      	adds	r7, #24
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	bd80      	pop	{r7, pc}

0800b8d6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b8d6:	b580      	push	{r7, lr}
 800b8d8:	b088      	sub	sp, #32
 800b8da:	af02      	add	r7, sp, #8
 800b8dc:	4603      	mov	r3, r0
 800b8de:	6039      	str	r1, [r7, #0]
 800b8e0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b8e2:	2301      	movs	r3, #1
 800b8e4:	617b      	str	r3, [r7, #20]
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b8ea:	79fb      	ldrb	r3, [r7, #7]
 800b8ec:	9300      	str	r3, [sp, #0]
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	6939      	ldr	r1, [r7, #16]
 800b8f4:	6978      	ldr	r0, [r7, #20]
 800b8f6:	f7ff feeb 	bl	800b6d0 <xQueueGenericCreateStatic>
 800b8fa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b8fc:	68f8      	ldr	r0, [r7, #12]
 800b8fe:	f7ff ffb8 	bl	800b872 <prvInitialiseMutex>

		return xNewQueue;
 800b902:	68fb      	ldr	r3, [r7, #12]
	}
 800b904:	4618      	mov	r0, r3
 800b906:	3718      	adds	r7, #24
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}

0800b90c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b08e      	sub	sp, #56	; 0x38
 800b910:	af00      	add	r7, sp, #0
 800b912:	60f8      	str	r0, [r7, #12]
 800b914:	60b9      	str	r1, [r7, #8]
 800b916:	607a      	str	r2, [r7, #4]
 800b918:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b91a:	2300      	movs	r3, #0
 800b91c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b924:	2b00      	cmp	r3, #0
 800b926:	d109      	bne.n	800b93c <xQueueGenericSend+0x30>
 800b928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92c:	f383 8811 	msr	BASEPRI, r3
 800b930:	f3bf 8f6f 	isb	sy
 800b934:	f3bf 8f4f 	dsb	sy
 800b938:	62bb      	str	r3, [r7, #40]	; 0x28
 800b93a:	e7fe      	b.n	800b93a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d103      	bne.n	800b94a <xQueueGenericSend+0x3e>
 800b942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b946:	2b00      	cmp	r3, #0
 800b948:	d101      	bne.n	800b94e <xQueueGenericSend+0x42>
 800b94a:	2301      	movs	r3, #1
 800b94c:	e000      	b.n	800b950 <xQueueGenericSend+0x44>
 800b94e:	2300      	movs	r3, #0
 800b950:	2b00      	cmp	r3, #0
 800b952:	d109      	bne.n	800b968 <xQueueGenericSend+0x5c>
 800b954:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b958:	f383 8811 	msr	BASEPRI, r3
 800b95c:	f3bf 8f6f 	isb	sy
 800b960:	f3bf 8f4f 	dsb	sy
 800b964:	627b      	str	r3, [r7, #36]	; 0x24
 800b966:	e7fe      	b.n	800b966 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	2b02      	cmp	r3, #2
 800b96c:	d103      	bne.n	800b976 <xQueueGenericSend+0x6a>
 800b96e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b972:	2b01      	cmp	r3, #1
 800b974:	d101      	bne.n	800b97a <xQueueGenericSend+0x6e>
 800b976:	2301      	movs	r3, #1
 800b978:	e000      	b.n	800b97c <xQueueGenericSend+0x70>
 800b97a:	2300      	movs	r3, #0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d109      	bne.n	800b994 <xQueueGenericSend+0x88>
 800b980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b984:	f383 8811 	msr	BASEPRI, r3
 800b988:	f3bf 8f6f 	isb	sy
 800b98c:	f3bf 8f4f 	dsb	sy
 800b990:	623b      	str	r3, [r7, #32]
 800b992:	e7fe      	b.n	800b992 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b994:	f001 fb34 	bl	800d000 <xTaskGetSchedulerState>
 800b998:	4603      	mov	r3, r0
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d102      	bne.n	800b9a4 <xQueueGenericSend+0x98>
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <xQueueGenericSend+0x9c>
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	e000      	b.n	800b9aa <xQueueGenericSend+0x9e>
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d109      	bne.n	800b9c2 <xQueueGenericSend+0xb6>
 800b9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b2:	f383 8811 	msr	BASEPRI, r3
 800b9b6:	f3bf 8f6f 	isb	sy
 800b9ba:	f3bf 8f4f 	dsb	sy
 800b9be:	61fb      	str	r3, [r7, #28]
 800b9c0:	e7fe      	b.n	800b9c0 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9c2:	f7ff fd03 	bl	800b3cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b9ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d302      	bcc.n	800b9d8 <xQueueGenericSend+0xcc>
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	2b02      	cmp	r3, #2
 800b9d6:	d129      	bne.n	800ba2c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9d8:	683a      	ldr	r2, [r7, #0]
 800b9da:	68b9      	ldr	r1, [r7, #8]
 800b9dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9de:	f000 fc26 	bl	800c22e <prvCopyDataToQueue>
 800b9e2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d010      	beq.n	800ba0e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ee:	3324      	adds	r3, #36	; 0x24
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	f001 f94f 	bl	800cc94 <xTaskRemoveFromEventList>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d013      	beq.n	800ba24 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b9fc:	4b3f      	ldr	r3, [pc, #252]	; (800bafc <xQueueGenericSend+0x1f0>)
 800b9fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba02:	601a      	str	r2, [r3, #0]
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	f3bf 8f6f 	isb	sy
 800ba0c:	e00a      	b.n	800ba24 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d007      	beq.n	800ba24 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba14:	4b39      	ldr	r3, [pc, #228]	; (800bafc <xQueueGenericSend+0x1f0>)
 800ba16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba1a:	601a      	str	r2, [r3, #0]
 800ba1c:	f3bf 8f4f 	dsb	sy
 800ba20:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba24:	f7ff fd00 	bl	800b428 <vPortExitCritical>
				return pdPASS;
 800ba28:	2301      	movs	r3, #1
 800ba2a:	e063      	b.n	800baf4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d103      	bne.n	800ba3a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba32:	f7ff fcf9 	bl	800b428 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba36:	2300      	movs	r3, #0
 800ba38:	e05c      	b.n	800baf4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d106      	bne.n	800ba4e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba40:	f107 0314 	add.w	r3, r7, #20
 800ba44:	4618      	mov	r0, r3
 800ba46:	f001 f987 	bl	800cd58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba4e:	f7ff fceb 	bl	800b428 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba52:	f000 ff1d 	bl	800c890 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba56:	f7ff fcb9 	bl	800b3cc <vPortEnterCritical>
 800ba5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba60:	b25b      	sxtb	r3, r3
 800ba62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba66:	d103      	bne.n	800ba70 <xQueueGenericSend+0x164>
 800ba68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba76:	b25b      	sxtb	r3, r3
 800ba78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba7c:	d103      	bne.n	800ba86 <xQueueGenericSend+0x17a>
 800ba7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba80:	2200      	movs	r2, #0
 800ba82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba86:	f7ff fccf 	bl	800b428 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba8a:	1d3a      	adds	r2, r7, #4
 800ba8c:	f107 0314 	add.w	r3, r7, #20
 800ba90:	4611      	mov	r1, r2
 800ba92:	4618      	mov	r0, r3
 800ba94:	f001 f976 	bl	800cd84 <xTaskCheckForTimeOut>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d124      	bne.n	800bae8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ba9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baa0:	f000 fcbd 	bl	800c41e <prvIsQueueFull>
 800baa4:	4603      	mov	r3, r0
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d018      	beq.n	800badc <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800baaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baac:	3310      	adds	r3, #16
 800baae:	687a      	ldr	r2, [r7, #4]
 800bab0:	4611      	mov	r1, r2
 800bab2:	4618      	mov	r0, r3
 800bab4:	f001 f8ca 	bl	800cc4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bab8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baba:	f000 fc48 	bl	800c34e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800babe:	f000 fef5 	bl	800c8ac <xTaskResumeAll>
 800bac2:	4603      	mov	r3, r0
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	f47f af7c 	bne.w	800b9c2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800baca:	4b0c      	ldr	r3, [pc, #48]	; (800bafc <xQueueGenericSend+0x1f0>)
 800bacc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bad0:	601a      	str	r2, [r3, #0]
 800bad2:	f3bf 8f4f 	dsb	sy
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	e772      	b.n	800b9c2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800badc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bade:	f000 fc36 	bl	800c34e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bae2:	f000 fee3 	bl	800c8ac <xTaskResumeAll>
 800bae6:	e76c      	b.n	800b9c2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bae8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baea:	f000 fc30 	bl	800c34e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800baee:	f000 fedd 	bl	800c8ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800baf2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3738      	adds	r7, #56	; 0x38
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}
 800bafc:	e000ed04 	.word	0xe000ed04

0800bb00 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b08e      	sub	sp, #56	; 0x38
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	60f8      	str	r0, [r7, #12]
 800bb08:	60b9      	str	r1, [r7, #8]
 800bb0a:	607a      	str	r2, [r7, #4]
 800bb0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bb12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d109      	bne.n	800bb2c <xQueueGenericSendFromISR+0x2c>
 800bb18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb1c:	f383 8811 	msr	BASEPRI, r3
 800bb20:	f3bf 8f6f 	isb	sy
 800bb24:	f3bf 8f4f 	dsb	sy
 800bb28:	627b      	str	r3, [r7, #36]	; 0x24
 800bb2a:	e7fe      	b.n	800bb2a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb2c:	68bb      	ldr	r3, [r7, #8]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d103      	bne.n	800bb3a <xQueueGenericSendFromISR+0x3a>
 800bb32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d101      	bne.n	800bb3e <xQueueGenericSendFromISR+0x3e>
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	e000      	b.n	800bb40 <xQueueGenericSendFromISR+0x40>
 800bb3e:	2300      	movs	r3, #0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d109      	bne.n	800bb58 <xQueueGenericSendFromISR+0x58>
 800bb44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb48:	f383 8811 	msr	BASEPRI, r3
 800bb4c:	f3bf 8f6f 	isb	sy
 800bb50:	f3bf 8f4f 	dsb	sy
 800bb54:	623b      	str	r3, [r7, #32]
 800bb56:	e7fe      	b.n	800bb56 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	2b02      	cmp	r3, #2
 800bb5c:	d103      	bne.n	800bb66 <xQueueGenericSendFromISR+0x66>
 800bb5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb62:	2b01      	cmp	r3, #1
 800bb64:	d101      	bne.n	800bb6a <xQueueGenericSendFromISR+0x6a>
 800bb66:	2301      	movs	r3, #1
 800bb68:	e000      	b.n	800bb6c <xQueueGenericSendFromISR+0x6c>
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d109      	bne.n	800bb84 <xQueueGenericSendFromISR+0x84>
 800bb70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb74:	f383 8811 	msr	BASEPRI, r3
 800bb78:	f3bf 8f6f 	isb	sy
 800bb7c:	f3bf 8f4f 	dsb	sy
 800bb80:	61fb      	str	r3, [r7, #28]
 800bb82:	e7fe      	b.n	800bb82 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb84:	f7ff fcfe 	bl	800b584 <vPortValidateInterruptPriority>
	__asm volatile
 800bb88:	f3ef 8211 	mrs	r2, BASEPRI
 800bb8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb90:	f383 8811 	msr	BASEPRI, r3
 800bb94:	f3bf 8f6f 	isb	sy
 800bb98:	f3bf 8f4f 	dsb	sy
 800bb9c:	61ba      	str	r2, [r7, #24]
 800bb9e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800bba0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bba2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbac:	429a      	cmp	r2, r3
 800bbae:	d302      	bcc.n	800bbb6 <xQueueGenericSendFromISR+0xb6>
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	2b02      	cmp	r3, #2
 800bbb4:	d12c      	bne.n	800bc10 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bbb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbc0:	683a      	ldr	r2, [r7, #0]
 800bbc2:	68b9      	ldr	r1, [r7, #8]
 800bbc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bbc6:	f000 fb32 	bl	800c22e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bbca:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bbce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbd2:	d112      	bne.n	800bbfa <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d016      	beq.n	800bc0a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbde:	3324      	adds	r3, #36	; 0x24
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f001 f857 	bl	800cc94 <xTaskRemoveFromEventList>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d00e      	beq.n	800bc0a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d00b      	beq.n	800bc0a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2201      	movs	r2, #1
 800bbf6:	601a      	str	r2, [r3, #0]
 800bbf8:	e007      	b.n	800bc0a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bbfa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bbfe:	3301      	adds	r3, #1
 800bc00:	b2db      	uxtb	r3, r3
 800bc02:	b25a      	sxtb	r2, r3
 800bc04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bc0e:	e001      	b.n	800bc14 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc10:	2300      	movs	r3, #0
 800bc12:	637b      	str	r3, [r7, #52]	; 0x34
 800bc14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc16:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bc18:	693b      	ldr	r3, [r7, #16]
 800bc1a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3738      	adds	r7, #56	; 0x38
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}

0800bc28 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b08e      	sub	sp, #56	; 0x38
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
 800bc30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bc36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d109      	bne.n	800bc50 <xQueueGiveFromISR+0x28>
	__asm volatile
 800bc3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc40:	f383 8811 	msr	BASEPRI, r3
 800bc44:	f3bf 8f6f 	isb	sy
 800bc48:	f3bf 8f4f 	dsb	sy
 800bc4c:	623b      	str	r3, [r7, #32]
 800bc4e:	e7fe      	b.n	800bc4e <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bc50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d009      	beq.n	800bc6c <xQueueGiveFromISR+0x44>
 800bc58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5c:	f383 8811 	msr	BASEPRI, r3
 800bc60:	f3bf 8f6f 	isb	sy
 800bc64:	f3bf 8f4f 	dsb	sy
 800bc68:	61fb      	str	r3, [r7, #28]
 800bc6a:	e7fe      	b.n	800bc6a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bc6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d103      	bne.n	800bc7c <xQueueGiveFromISR+0x54>
 800bc74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc76:	689b      	ldr	r3, [r3, #8]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d101      	bne.n	800bc80 <xQueueGiveFromISR+0x58>
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	e000      	b.n	800bc82 <xQueueGiveFromISR+0x5a>
 800bc80:	2300      	movs	r3, #0
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d109      	bne.n	800bc9a <xQueueGiveFromISR+0x72>
 800bc86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc8a:	f383 8811 	msr	BASEPRI, r3
 800bc8e:	f3bf 8f6f 	isb	sy
 800bc92:	f3bf 8f4f 	dsb	sy
 800bc96:	61bb      	str	r3, [r7, #24]
 800bc98:	e7fe      	b.n	800bc98 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc9a:	f7ff fc73 	bl	800b584 <vPortValidateInterruptPriority>
	__asm volatile
 800bc9e:	f3ef 8211 	mrs	r2, BASEPRI
 800bca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca6:	f383 8811 	msr	BASEPRI, r3
 800bcaa:	f3bf 8f6f 	isb	sy
 800bcae:	f3bf 8f4f 	dsb	sy
 800bcb2:	617a      	str	r2, [r7, #20]
 800bcb4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bcb6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bcb8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcbe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bcc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bcc6:	429a      	cmp	r2, r3
 800bcc8:	d22b      	bcs.n	800bd22 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bcca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bccc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bcd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd6:	1c5a      	adds	r2, r3, #1
 800bcd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcda:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bcdc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bce0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bce4:	d112      	bne.n	800bd0c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d016      	beq.n	800bd1c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bcee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcf0:	3324      	adds	r3, #36	; 0x24
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f000 ffce 	bl	800cc94 <xTaskRemoveFromEventList>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d00e      	beq.n	800bd1c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d00b      	beq.n	800bd1c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	2201      	movs	r2, #1
 800bd08:	601a      	str	r2, [r3, #0]
 800bd0a:	e007      	b.n	800bd1c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bd0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd10:	3301      	adds	r3, #1
 800bd12:	b2db      	uxtb	r3, r3
 800bd14:	b25a      	sxtb	r2, r3
 800bd16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bd1c:	2301      	movs	r3, #1
 800bd1e:	637b      	str	r3, [r7, #52]	; 0x34
 800bd20:	e001      	b.n	800bd26 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bd22:	2300      	movs	r3, #0
 800bd24:	637b      	str	r3, [r7, #52]	; 0x34
 800bd26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd28:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bd30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3738      	adds	r7, #56	; 0x38
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
	...

0800bd3c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b08c      	sub	sp, #48	; 0x30
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	60f8      	str	r0, [r7, #12]
 800bd44:	60b9      	str	r1, [r7, #8]
 800bd46:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bd50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d109      	bne.n	800bd6a <xQueueReceive+0x2e>
	__asm volatile
 800bd56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd5a:	f383 8811 	msr	BASEPRI, r3
 800bd5e:	f3bf 8f6f 	isb	sy
 800bd62:	f3bf 8f4f 	dsb	sy
 800bd66:	623b      	str	r3, [r7, #32]
 800bd68:	e7fe      	b.n	800bd68 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d103      	bne.n	800bd78 <xQueueReceive+0x3c>
 800bd70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d101      	bne.n	800bd7c <xQueueReceive+0x40>
 800bd78:	2301      	movs	r3, #1
 800bd7a:	e000      	b.n	800bd7e <xQueueReceive+0x42>
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d109      	bne.n	800bd96 <xQueueReceive+0x5a>
 800bd82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd86:	f383 8811 	msr	BASEPRI, r3
 800bd8a:	f3bf 8f6f 	isb	sy
 800bd8e:	f3bf 8f4f 	dsb	sy
 800bd92:	61fb      	str	r3, [r7, #28]
 800bd94:	e7fe      	b.n	800bd94 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bd96:	f001 f933 	bl	800d000 <xTaskGetSchedulerState>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d102      	bne.n	800bda6 <xQueueReceive+0x6a>
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d101      	bne.n	800bdaa <xQueueReceive+0x6e>
 800bda6:	2301      	movs	r3, #1
 800bda8:	e000      	b.n	800bdac <xQueueReceive+0x70>
 800bdaa:	2300      	movs	r3, #0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d109      	bne.n	800bdc4 <xQueueReceive+0x88>
 800bdb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb4:	f383 8811 	msr	BASEPRI, r3
 800bdb8:	f3bf 8f6f 	isb	sy
 800bdbc:	f3bf 8f4f 	dsb	sy
 800bdc0:	61bb      	str	r3, [r7, #24]
 800bdc2:	e7fe      	b.n	800bdc2 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bdc4:	f7ff fb02 	bl	800b3cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bdc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdcc:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bdce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d01f      	beq.n	800be14 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bdd4:	68b9      	ldr	r1, [r7, #8]
 800bdd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdd8:	f000 fa93 	bl	800c302 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdde:	1e5a      	subs	r2, r3, #1
 800bde0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bde4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde6:	691b      	ldr	r3, [r3, #16]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d00f      	beq.n	800be0c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bdec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdee:	3310      	adds	r3, #16
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f000 ff4f 	bl	800cc94 <xTaskRemoveFromEventList>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d007      	beq.n	800be0c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bdfc:	4b3c      	ldr	r3, [pc, #240]	; (800bef0 <xQueueReceive+0x1b4>)
 800bdfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be02:	601a      	str	r2, [r3, #0]
 800be04:	f3bf 8f4f 	dsb	sy
 800be08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800be0c:	f7ff fb0c 	bl	800b428 <vPortExitCritical>
				return pdPASS;
 800be10:	2301      	movs	r3, #1
 800be12:	e069      	b.n	800bee8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d103      	bne.n	800be22 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800be1a:	f7ff fb05 	bl	800b428 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800be1e:	2300      	movs	r3, #0
 800be20:	e062      	b.n	800bee8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800be22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be24:	2b00      	cmp	r3, #0
 800be26:	d106      	bne.n	800be36 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800be28:	f107 0310 	add.w	r3, r7, #16
 800be2c:	4618      	mov	r0, r3
 800be2e:	f000 ff93 	bl	800cd58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800be32:	2301      	movs	r3, #1
 800be34:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800be36:	f7ff faf7 	bl	800b428 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800be3a:	f000 fd29 	bl	800c890 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800be3e:	f7ff fac5 	bl	800b3cc <vPortEnterCritical>
 800be42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800be48:	b25b      	sxtb	r3, r3
 800be4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be4e:	d103      	bne.n	800be58 <xQueueReceive+0x11c>
 800be50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be52:	2200      	movs	r2, #0
 800be54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800be58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be5e:	b25b      	sxtb	r3, r3
 800be60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be64:	d103      	bne.n	800be6e <xQueueReceive+0x132>
 800be66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be68:	2200      	movs	r2, #0
 800be6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800be6e:	f7ff fadb 	bl	800b428 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800be72:	1d3a      	adds	r2, r7, #4
 800be74:	f107 0310 	add.w	r3, r7, #16
 800be78:	4611      	mov	r1, r2
 800be7a:	4618      	mov	r0, r3
 800be7c:	f000 ff82 	bl	800cd84 <xTaskCheckForTimeOut>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d123      	bne.n	800bece <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800be86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be88:	f000 fab3 	bl	800c3f2 <prvIsQueueEmpty>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d017      	beq.n	800bec2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800be92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be94:	3324      	adds	r3, #36	; 0x24
 800be96:	687a      	ldr	r2, [r7, #4]
 800be98:	4611      	mov	r1, r2
 800be9a:	4618      	mov	r0, r3
 800be9c:	f000 fed6 	bl	800cc4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bea0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bea2:	f000 fa54 	bl	800c34e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bea6:	f000 fd01 	bl	800c8ac <xTaskResumeAll>
 800beaa:	4603      	mov	r3, r0
 800beac:	2b00      	cmp	r3, #0
 800beae:	d189      	bne.n	800bdc4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800beb0:	4b0f      	ldr	r3, [pc, #60]	; (800bef0 <xQueueReceive+0x1b4>)
 800beb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beb6:	601a      	str	r2, [r3, #0]
 800beb8:	f3bf 8f4f 	dsb	sy
 800bebc:	f3bf 8f6f 	isb	sy
 800bec0:	e780      	b.n	800bdc4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bec2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bec4:	f000 fa43 	bl	800c34e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bec8:	f000 fcf0 	bl	800c8ac <xTaskResumeAll>
 800becc:	e77a      	b.n	800bdc4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bece:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bed0:	f000 fa3d 	bl	800c34e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bed4:	f000 fcea 	bl	800c8ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bed8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800beda:	f000 fa8a 	bl	800c3f2 <prvIsQueueEmpty>
 800bede:	4603      	mov	r3, r0
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	f43f af6f 	beq.w	800bdc4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bee6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bee8:	4618      	mov	r0, r3
 800beea:	3730      	adds	r7, #48	; 0x30
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}
 800bef0:	e000ed04 	.word	0xe000ed04

0800bef4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b08e      	sub	sp, #56	; 0x38
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
 800befc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800befe:	2300      	movs	r3, #0
 800bf00:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bf06:	2300      	movs	r3, #0
 800bf08:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d109      	bne.n	800bf24 <xQueueSemaphoreTake+0x30>
 800bf10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf14:	f383 8811 	msr	BASEPRI, r3
 800bf18:	f3bf 8f6f 	isb	sy
 800bf1c:	f3bf 8f4f 	dsb	sy
 800bf20:	623b      	str	r3, [r7, #32]
 800bf22:	e7fe      	b.n	800bf22 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bf24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d009      	beq.n	800bf40 <xQueueSemaphoreTake+0x4c>
 800bf2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf30:	f383 8811 	msr	BASEPRI, r3
 800bf34:	f3bf 8f6f 	isb	sy
 800bf38:	f3bf 8f4f 	dsb	sy
 800bf3c:	61fb      	str	r3, [r7, #28]
 800bf3e:	e7fe      	b.n	800bf3e <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf40:	f001 f85e 	bl	800d000 <xTaskGetSchedulerState>
 800bf44:	4603      	mov	r3, r0
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d102      	bne.n	800bf50 <xQueueSemaphoreTake+0x5c>
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d101      	bne.n	800bf54 <xQueueSemaphoreTake+0x60>
 800bf50:	2301      	movs	r3, #1
 800bf52:	e000      	b.n	800bf56 <xQueueSemaphoreTake+0x62>
 800bf54:	2300      	movs	r3, #0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d109      	bne.n	800bf6e <xQueueSemaphoreTake+0x7a>
 800bf5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf5e:	f383 8811 	msr	BASEPRI, r3
 800bf62:	f3bf 8f6f 	isb	sy
 800bf66:	f3bf 8f4f 	dsb	sy
 800bf6a:	61bb      	str	r3, [r7, #24]
 800bf6c:	e7fe      	b.n	800bf6c <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf6e:	f7ff fa2d 	bl	800b3cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bf72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf76:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bf78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d024      	beq.n	800bfc8 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bf7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf80:	1e5a      	subs	r2, r3, #1
 800bf82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf84:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d104      	bne.n	800bf98 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bf8e:	f001 f9f1 	bl	800d374 <pvTaskIncrementMutexHeldCount>
 800bf92:	4602      	mov	r2, r0
 800bf94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf96:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf9a:	691b      	ldr	r3, [r3, #16]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d00f      	beq.n	800bfc0 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa2:	3310      	adds	r3, #16
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	f000 fe75 	bl	800cc94 <xTaskRemoveFromEventList>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d007      	beq.n	800bfc0 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfb0:	4b53      	ldr	r3, [pc, #332]	; (800c100 <xQueueSemaphoreTake+0x20c>)
 800bfb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfb6:	601a      	str	r2, [r3, #0]
 800bfb8:	f3bf 8f4f 	dsb	sy
 800bfbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bfc0:	f7ff fa32 	bl	800b428 <vPortExitCritical>
				return pdPASS;
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	e096      	b.n	800c0f6 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d110      	bne.n	800bff0 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bfce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d009      	beq.n	800bfe8 <xQueueSemaphoreTake+0xf4>
 800bfd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfd8:	f383 8811 	msr	BASEPRI, r3
 800bfdc:	f3bf 8f6f 	isb	sy
 800bfe0:	f3bf 8f4f 	dsb	sy
 800bfe4:	617b      	str	r3, [r7, #20]
 800bfe6:	e7fe      	b.n	800bfe6 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bfe8:	f7ff fa1e 	bl	800b428 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bfec:	2300      	movs	r3, #0
 800bfee:	e082      	b.n	800c0f6 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d106      	bne.n	800c004 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bff6:	f107 030c 	add.w	r3, r7, #12
 800bffa:	4618      	mov	r0, r3
 800bffc:	f000 feac 	bl	800cd58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c000:	2301      	movs	r3, #1
 800c002:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c004:	f7ff fa10 	bl	800b428 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c008:	f000 fc42 	bl	800c890 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c00c:	f7ff f9de 	bl	800b3cc <vPortEnterCritical>
 800c010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c012:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c016:	b25b      	sxtb	r3, r3
 800c018:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c01c:	d103      	bne.n	800c026 <xQueueSemaphoreTake+0x132>
 800c01e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c020:	2200      	movs	r2, #0
 800c022:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c028:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c02c:	b25b      	sxtb	r3, r3
 800c02e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c032:	d103      	bne.n	800c03c <xQueueSemaphoreTake+0x148>
 800c034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c036:	2200      	movs	r2, #0
 800c038:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c03c:	f7ff f9f4 	bl	800b428 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c040:	463a      	mov	r2, r7
 800c042:	f107 030c 	add.w	r3, r7, #12
 800c046:	4611      	mov	r1, r2
 800c048:	4618      	mov	r0, r3
 800c04a:	f000 fe9b 	bl	800cd84 <xTaskCheckForTimeOut>
 800c04e:	4603      	mov	r3, r0
 800c050:	2b00      	cmp	r3, #0
 800c052:	d132      	bne.n	800c0ba <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c054:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c056:	f000 f9cc 	bl	800c3f2 <prvIsQueueEmpty>
 800c05a:	4603      	mov	r3, r0
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d026      	beq.n	800c0ae <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d109      	bne.n	800c07c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800c068:	f7ff f9b0 	bl	800b3cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c06c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c06e:	689b      	ldr	r3, [r3, #8]
 800c070:	4618      	mov	r0, r3
 800c072:	f000 ffe3 	bl	800d03c <xTaskPriorityInherit>
 800c076:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c078:	f7ff f9d6 	bl	800b428 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c07c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c07e:	3324      	adds	r3, #36	; 0x24
 800c080:	683a      	ldr	r2, [r7, #0]
 800c082:	4611      	mov	r1, r2
 800c084:	4618      	mov	r0, r3
 800c086:	f000 fde1 	bl	800cc4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c08a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c08c:	f000 f95f 	bl	800c34e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c090:	f000 fc0c 	bl	800c8ac <xTaskResumeAll>
 800c094:	4603      	mov	r3, r0
 800c096:	2b00      	cmp	r3, #0
 800c098:	f47f af69 	bne.w	800bf6e <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800c09c:	4b18      	ldr	r3, [pc, #96]	; (800c100 <xQueueSemaphoreTake+0x20c>)
 800c09e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0a2:	601a      	str	r2, [r3, #0]
 800c0a4:	f3bf 8f4f 	dsb	sy
 800c0a8:	f3bf 8f6f 	isb	sy
 800c0ac:	e75f      	b.n	800bf6e <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c0ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0b0:	f000 f94d 	bl	800c34e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0b4:	f000 fbfa 	bl	800c8ac <xTaskResumeAll>
 800c0b8:	e759      	b.n	800bf6e <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c0ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0bc:	f000 f947 	bl	800c34e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0c0:	f000 fbf4 	bl	800c8ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0c6:	f000 f994 	bl	800c3f2 <prvIsQueueEmpty>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	f43f af4e 	beq.w	800bf6e <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d00d      	beq.n	800c0f4 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800c0d8:	f7ff f978 	bl	800b3cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c0dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0de:	f000 f88e 	bl	800c1fe <prvGetDisinheritPriorityAfterTimeout>
 800c0e2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c0e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0e6:	689b      	ldr	r3, [r3, #8]
 800c0e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f001 f8aa 	bl	800d244 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c0f0:	f7ff f99a 	bl	800b428 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c0f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3738      	adds	r7, #56	; 0x38
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}
 800c0fe:	bf00      	nop
 800c100:	e000ed04 	.word	0xe000ed04

0800c104 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b08e      	sub	sp, #56	; 0x38
 800c108:	af00      	add	r7, sp, #0
 800c10a:	60f8      	str	r0, [r7, #12]
 800c10c:	60b9      	str	r1, [r7, #8]
 800c10e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c116:	2b00      	cmp	r3, #0
 800c118:	d109      	bne.n	800c12e <xQueueReceiveFromISR+0x2a>
 800c11a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c11e:	f383 8811 	msr	BASEPRI, r3
 800c122:	f3bf 8f6f 	isb	sy
 800c126:	f3bf 8f4f 	dsb	sy
 800c12a:	623b      	str	r3, [r7, #32]
 800c12c:	e7fe      	b.n	800c12c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d103      	bne.n	800c13c <xQueueReceiveFromISR+0x38>
 800c134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d101      	bne.n	800c140 <xQueueReceiveFromISR+0x3c>
 800c13c:	2301      	movs	r3, #1
 800c13e:	e000      	b.n	800c142 <xQueueReceiveFromISR+0x3e>
 800c140:	2300      	movs	r3, #0
 800c142:	2b00      	cmp	r3, #0
 800c144:	d109      	bne.n	800c15a <xQueueReceiveFromISR+0x56>
 800c146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c14a:	f383 8811 	msr	BASEPRI, r3
 800c14e:	f3bf 8f6f 	isb	sy
 800c152:	f3bf 8f4f 	dsb	sy
 800c156:	61fb      	str	r3, [r7, #28]
 800c158:	e7fe      	b.n	800c158 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c15a:	f7ff fa13 	bl	800b584 <vPortValidateInterruptPriority>
	__asm volatile
 800c15e:	f3ef 8211 	mrs	r2, BASEPRI
 800c162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	61ba      	str	r2, [r7, #24]
 800c174:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c176:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c178:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c17a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c17c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c17e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c182:	2b00      	cmp	r3, #0
 800c184:	d02f      	beq.n	800c1e6 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c188:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c18c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c190:	68b9      	ldr	r1, [r7, #8]
 800c192:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c194:	f000 f8b5 	bl	800c302 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c19a:	1e5a      	subs	r2, r3, #1
 800c19c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c19e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c1a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c1a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1a8:	d112      	bne.n	800c1d0 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ac:	691b      	ldr	r3, [r3, #16]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d016      	beq.n	800c1e0 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1b4:	3310      	adds	r3, #16
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f000 fd6c 	bl	800cc94 <xTaskRemoveFromEventList>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d00e      	beq.n	800c1e0 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d00b      	beq.n	800c1e0 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	601a      	str	r2, [r3, #0]
 800c1ce:	e007      	b.n	800c1e0 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c1d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1d4:	3301      	adds	r3, #1
 800c1d6:	b2db      	uxtb	r3, r3
 800c1d8:	b25a      	sxtb	r2, r3
 800c1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	637b      	str	r3, [r7, #52]	; 0x34
 800c1e4:	e001      	b.n	800c1ea <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	637b      	str	r3, [r7, #52]	; 0x34
 800c1ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1ec:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c1f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	3738      	adds	r7, #56	; 0x38
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bd80      	pop	{r7, pc}

0800c1fe <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c1fe:	b480      	push	{r7}
 800c200:	b085      	sub	sp, #20
 800c202:	af00      	add	r7, sp, #0
 800c204:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d006      	beq.n	800c21c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f1c3 0307 	rsb	r3, r3, #7
 800c218:	60fb      	str	r3, [r7, #12]
 800c21a:	e001      	b.n	800c220 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c21c:	2300      	movs	r3, #0
 800c21e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c220:	68fb      	ldr	r3, [r7, #12]
	}
 800c222:	4618      	mov	r0, r3
 800c224:	3714      	adds	r7, #20
 800c226:	46bd      	mov	sp, r7
 800c228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22c:	4770      	bx	lr

0800c22e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c22e:	b580      	push	{r7, lr}
 800c230:	b086      	sub	sp, #24
 800c232:	af00      	add	r7, sp, #0
 800c234:	60f8      	str	r0, [r7, #12]
 800c236:	60b9      	str	r1, [r7, #8]
 800c238:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c23a:	2300      	movs	r3, #0
 800c23c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c242:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d10d      	bne.n	800c268 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d14d      	bne.n	800c2f0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	689b      	ldr	r3, [r3, #8]
 800c258:	4618      	mov	r0, r3
 800c25a:	f000 ff6f 	bl	800d13c <xTaskPriorityDisinherit>
 800c25e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	2200      	movs	r2, #0
 800c264:	609a      	str	r2, [r3, #8]
 800c266:	e043      	b.n	800c2f0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d119      	bne.n	800c2a2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	6858      	ldr	r0, [r3, #4]
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c276:	461a      	mov	r2, r3
 800c278:	68b9      	ldr	r1, [r7, #8]
 800c27a:	f00c f8dc 	bl	8018436 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	685a      	ldr	r2, [r3, #4]
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c286:	441a      	add	r2, r3
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	685a      	ldr	r2, [r3, #4]
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	689b      	ldr	r3, [r3, #8]
 800c294:	429a      	cmp	r2, r3
 800c296:	d32b      	bcc.n	800c2f0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681a      	ldr	r2, [r3, #0]
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	605a      	str	r2, [r3, #4]
 800c2a0:	e026      	b.n	800c2f0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	68d8      	ldr	r0, [r3, #12]
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2aa:	461a      	mov	r2, r3
 800c2ac:	68b9      	ldr	r1, [r7, #8]
 800c2ae:	f00c f8c2 	bl	8018436 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	68da      	ldr	r2, [r3, #12]
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2ba:	425b      	negs	r3, r3
 800c2bc:	441a      	add	r2, r3
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	68da      	ldr	r2, [r3, #12]
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	429a      	cmp	r2, r3
 800c2cc:	d207      	bcs.n	800c2de <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	689a      	ldr	r2, [r3, #8]
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2d6:	425b      	negs	r3, r3
 800c2d8:	441a      	add	r2, r3
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	2b02      	cmp	r3, #2
 800c2e2:	d105      	bne.n	800c2f0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c2e4:	693b      	ldr	r3, [r7, #16]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d002      	beq.n	800c2f0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c2ea:	693b      	ldr	r3, [r7, #16]
 800c2ec:	3b01      	subs	r3, #1
 800c2ee:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	1c5a      	adds	r2, r3, #1
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c2f8:	697b      	ldr	r3, [r7, #20]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3718      	adds	r7, #24
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}

0800c302 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c302:	b580      	push	{r7, lr}
 800c304:	b082      	sub	sp, #8
 800c306:	af00      	add	r7, sp, #0
 800c308:	6078      	str	r0, [r7, #4]
 800c30a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c310:	2b00      	cmp	r3, #0
 800c312:	d018      	beq.n	800c346 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	68da      	ldr	r2, [r3, #12]
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c31c:	441a      	add	r2, r3
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	68da      	ldr	r2, [r3, #12]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	689b      	ldr	r3, [r3, #8]
 800c32a:	429a      	cmp	r2, r3
 800c32c:	d303      	bcc.n	800c336 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681a      	ldr	r2, [r3, #0]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	68d9      	ldr	r1, [r3, #12]
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c33e:	461a      	mov	r2, r3
 800c340:	6838      	ldr	r0, [r7, #0]
 800c342:	f00c f878 	bl	8018436 <memcpy>
	}
}
 800c346:	bf00      	nop
 800c348:	3708      	adds	r7, #8
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}

0800c34e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c34e:	b580      	push	{r7, lr}
 800c350:	b084      	sub	sp, #16
 800c352:	af00      	add	r7, sp, #0
 800c354:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c356:	f7ff f839 	bl	800b3cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c360:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c362:	e011      	b.n	800c388 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d012      	beq.n	800c392 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	3324      	adds	r3, #36	; 0x24
 800c370:	4618      	mov	r0, r3
 800c372:	f000 fc8f 	bl	800cc94 <xTaskRemoveFromEventList>
 800c376:	4603      	mov	r3, r0
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d001      	beq.n	800c380 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c37c:	f000 fd62 	bl	800ce44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c380:	7bfb      	ldrb	r3, [r7, #15]
 800c382:	3b01      	subs	r3, #1
 800c384:	b2db      	uxtb	r3, r3
 800c386:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c388:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	dce9      	bgt.n	800c364 <prvUnlockQueue+0x16>
 800c390:	e000      	b.n	800c394 <prvUnlockQueue+0x46>
					break;
 800c392:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	22ff      	movs	r2, #255	; 0xff
 800c398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c39c:	f7ff f844 	bl	800b428 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c3a0:	f7ff f814 	bl	800b3cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c3aa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c3ac:	e011      	b.n	800c3d2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	691b      	ldr	r3, [r3, #16]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d012      	beq.n	800c3dc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	3310      	adds	r3, #16
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f000 fc6a 	bl	800cc94 <xTaskRemoveFromEventList>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d001      	beq.n	800c3ca <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c3c6:	f000 fd3d 	bl	800ce44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c3ca:	7bbb      	ldrb	r3, [r7, #14]
 800c3cc:	3b01      	subs	r3, #1
 800c3ce:	b2db      	uxtb	r3, r3
 800c3d0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c3d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	dce9      	bgt.n	800c3ae <prvUnlockQueue+0x60>
 800c3da:	e000      	b.n	800c3de <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c3dc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	22ff      	movs	r2, #255	; 0xff
 800c3e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c3e6:	f7ff f81f 	bl	800b428 <vPortExitCritical>
}
 800c3ea:	bf00      	nop
 800c3ec:	3710      	adds	r7, #16
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c3f2:	b580      	push	{r7, lr}
 800c3f4:	b084      	sub	sp, #16
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c3fa:	f7fe ffe7 	bl	800b3cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c402:	2b00      	cmp	r3, #0
 800c404:	d102      	bne.n	800c40c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c406:	2301      	movs	r3, #1
 800c408:	60fb      	str	r3, [r7, #12]
 800c40a:	e001      	b.n	800c410 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c40c:	2300      	movs	r3, #0
 800c40e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c410:	f7ff f80a 	bl	800b428 <vPortExitCritical>

	return xReturn;
 800c414:	68fb      	ldr	r3, [r7, #12]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3710      	adds	r7, #16
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}

0800c41e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c41e:	b580      	push	{r7, lr}
 800c420:	b084      	sub	sp, #16
 800c422:	af00      	add	r7, sp, #0
 800c424:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c426:	f7fe ffd1 	bl	800b3cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c432:	429a      	cmp	r2, r3
 800c434:	d102      	bne.n	800c43c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c436:	2301      	movs	r3, #1
 800c438:	60fb      	str	r3, [r7, #12]
 800c43a:	e001      	b.n	800c440 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c43c:	2300      	movs	r3, #0
 800c43e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c440:	f7fe fff2 	bl	800b428 <vPortExitCritical>

	return xReturn;
 800c444:	68fb      	ldr	r3, [r7, #12]
}
 800c446:	4618      	mov	r0, r3
 800c448:	3710      	adds	r7, #16
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}

0800c44e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c44e:	b580      	push	{r7, lr}
 800c450:	b08e      	sub	sp, #56	; 0x38
 800c452:	af04      	add	r7, sp, #16
 800c454:	60f8      	str	r0, [r7, #12]
 800c456:	60b9      	str	r1, [r7, #8]
 800c458:	607a      	str	r2, [r7, #4]
 800c45a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c45c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d109      	bne.n	800c476 <xTaskCreateStatic+0x28>
	__asm volatile
 800c462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c466:	f383 8811 	msr	BASEPRI, r3
 800c46a:	f3bf 8f6f 	isb	sy
 800c46e:	f3bf 8f4f 	dsb	sy
 800c472:	623b      	str	r3, [r7, #32]
 800c474:	e7fe      	b.n	800c474 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800c476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d109      	bne.n	800c490 <xTaskCreateStatic+0x42>
 800c47c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c480:	f383 8811 	msr	BASEPRI, r3
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	f3bf 8f4f 	dsb	sy
 800c48c:	61fb      	str	r3, [r7, #28]
 800c48e:	e7fe      	b.n	800c48e <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c490:	2354      	movs	r3, #84	; 0x54
 800c492:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c494:	693b      	ldr	r3, [r7, #16]
 800c496:	2b54      	cmp	r3, #84	; 0x54
 800c498:	d009      	beq.n	800c4ae <xTaskCreateStatic+0x60>
 800c49a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c49e:	f383 8811 	msr	BASEPRI, r3
 800c4a2:	f3bf 8f6f 	isb	sy
 800c4a6:	f3bf 8f4f 	dsb	sy
 800c4aa:	61bb      	str	r3, [r7, #24]
 800c4ac:	e7fe      	b.n	800c4ac <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c4ae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c4b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d01e      	beq.n	800c4f4 <xTaskCreateStatic+0xa6>
 800c4b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d01b      	beq.n	800c4f4 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c4bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4be:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c4c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4c4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c4c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4c8:	2202      	movs	r2, #2
 800c4ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	9303      	str	r3, [sp, #12]
 800c4d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4d4:	9302      	str	r3, [sp, #8]
 800c4d6:	f107 0314 	add.w	r3, r7, #20
 800c4da:	9301      	str	r3, [sp, #4]
 800c4dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4de:	9300      	str	r3, [sp, #0]
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	687a      	ldr	r2, [r7, #4]
 800c4e4:	68b9      	ldr	r1, [r7, #8]
 800c4e6:	68f8      	ldr	r0, [r7, #12]
 800c4e8:	f000 f850 	bl	800c58c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c4ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c4ee:	f000 f8d3 	bl	800c698 <prvAddNewTaskToReadyList>
 800c4f2:	e001      	b.n	800c4f8 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c4f8:	697b      	ldr	r3, [r7, #20]
	}
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	3728      	adds	r7, #40	; 0x28
 800c4fe:	46bd      	mov	sp, r7
 800c500:	bd80      	pop	{r7, pc}

0800c502 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c502:	b580      	push	{r7, lr}
 800c504:	b08c      	sub	sp, #48	; 0x30
 800c506:	af04      	add	r7, sp, #16
 800c508:	60f8      	str	r0, [r7, #12]
 800c50a:	60b9      	str	r1, [r7, #8]
 800c50c:	603b      	str	r3, [r7, #0]
 800c50e:	4613      	mov	r3, r2
 800c510:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c512:	88fb      	ldrh	r3, [r7, #6]
 800c514:	009b      	lsls	r3, r3, #2
 800c516:	4618      	mov	r0, r3
 800c518:	f7fe fba6 	bl	800ac68 <pvPortMalloc>
 800c51c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c51e:	697b      	ldr	r3, [r7, #20]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d00e      	beq.n	800c542 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c524:	2054      	movs	r0, #84	; 0x54
 800c526:	f7fe fb9f 	bl	800ac68 <pvPortMalloc>
 800c52a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c52c:	69fb      	ldr	r3, [r7, #28]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d003      	beq.n	800c53a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c532:	69fb      	ldr	r3, [r7, #28]
 800c534:	697a      	ldr	r2, [r7, #20]
 800c536:	631a      	str	r2, [r3, #48]	; 0x30
 800c538:	e005      	b.n	800c546 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c53a:	6978      	ldr	r0, [r7, #20]
 800c53c:	f7fe fc56 	bl	800adec <vPortFree>
 800c540:	e001      	b.n	800c546 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c542:	2300      	movs	r3, #0
 800c544:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c546:	69fb      	ldr	r3, [r7, #28]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d017      	beq.n	800c57c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c54c:	69fb      	ldr	r3, [r7, #28]
 800c54e:	2200      	movs	r2, #0
 800c550:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c554:	88fa      	ldrh	r2, [r7, #6]
 800c556:	2300      	movs	r3, #0
 800c558:	9303      	str	r3, [sp, #12]
 800c55a:	69fb      	ldr	r3, [r7, #28]
 800c55c:	9302      	str	r3, [sp, #8]
 800c55e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c560:	9301      	str	r3, [sp, #4]
 800c562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c564:	9300      	str	r3, [sp, #0]
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	68b9      	ldr	r1, [r7, #8]
 800c56a:	68f8      	ldr	r0, [r7, #12]
 800c56c:	f000 f80e 	bl	800c58c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c570:	69f8      	ldr	r0, [r7, #28]
 800c572:	f000 f891 	bl	800c698 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c576:	2301      	movs	r3, #1
 800c578:	61bb      	str	r3, [r7, #24]
 800c57a:	e002      	b.n	800c582 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c57c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c580:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c582:	69bb      	ldr	r3, [r7, #24]
	}
 800c584:	4618      	mov	r0, r3
 800c586:	3720      	adds	r7, #32
 800c588:	46bd      	mov	sp, r7
 800c58a:	bd80      	pop	{r7, pc}

0800c58c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b088      	sub	sp, #32
 800c590:	af00      	add	r7, sp, #0
 800c592:	60f8      	str	r0, [r7, #12]
 800c594:	60b9      	str	r1, [r7, #8]
 800c596:	607a      	str	r2, [r7, #4]
 800c598:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c59a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c59c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c59e:	6879      	ldr	r1, [r7, #4]
 800c5a0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c5a4:	440b      	add	r3, r1
 800c5a6:	009b      	lsls	r3, r3, #2
 800c5a8:	4413      	add	r3, r2
 800c5aa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c5ac:	69bb      	ldr	r3, [r7, #24]
 800c5ae:	f023 0307 	bic.w	r3, r3, #7
 800c5b2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c5b4:	69bb      	ldr	r3, [r7, #24]
 800c5b6:	f003 0307 	and.w	r3, r3, #7
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d009      	beq.n	800c5d2 <prvInitialiseNewTask+0x46>
 800c5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5c2:	f383 8811 	msr	BASEPRI, r3
 800c5c6:	f3bf 8f6f 	isb	sy
 800c5ca:	f3bf 8f4f 	dsb	sy
 800c5ce:	617b      	str	r3, [r7, #20]
 800c5d0:	e7fe      	b.n	800c5d0 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c5d2:	68bb      	ldr	r3, [r7, #8]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d01f      	beq.n	800c618 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c5d8:	2300      	movs	r3, #0
 800c5da:	61fb      	str	r3, [r7, #28]
 800c5dc:	e012      	b.n	800c604 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c5de:	68ba      	ldr	r2, [r7, #8]
 800c5e0:	69fb      	ldr	r3, [r7, #28]
 800c5e2:	4413      	add	r3, r2
 800c5e4:	7819      	ldrb	r1, [r3, #0]
 800c5e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c5e8:	69fb      	ldr	r3, [r7, #28]
 800c5ea:	4413      	add	r3, r2
 800c5ec:	3334      	adds	r3, #52	; 0x34
 800c5ee:	460a      	mov	r2, r1
 800c5f0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c5f2:	68ba      	ldr	r2, [r7, #8]
 800c5f4:	69fb      	ldr	r3, [r7, #28]
 800c5f6:	4413      	add	r3, r2
 800c5f8:	781b      	ldrb	r3, [r3, #0]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d006      	beq.n	800c60c <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c5fe:	69fb      	ldr	r3, [r7, #28]
 800c600:	3301      	adds	r3, #1
 800c602:	61fb      	str	r3, [r7, #28]
 800c604:	69fb      	ldr	r3, [r7, #28]
 800c606:	2b0f      	cmp	r3, #15
 800c608:	d9e9      	bls.n	800c5de <prvInitialiseNewTask+0x52>
 800c60a:	e000      	b.n	800c60e <prvInitialiseNewTask+0x82>
			{
				break;
 800c60c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c610:	2200      	movs	r2, #0
 800c612:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c616:	e003      	b.n	800c620 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c61a:	2200      	movs	r2, #0
 800c61c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c622:	2b06      	cmp	r3, #6
 800c624:	d901      	bls.n	800c62a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c626:	2306      	movs	r3, #6
 800c628:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c62a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c62c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c62e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c632:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c634:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c638:	2200      	movs	r2, #0
 800c63a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c63e:	3304      	adds	r3, #4
 800c640:	4618      	mov	r0, r3
 800c642:	f7fe fd07 	bl	800b054 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c648:	3318      	adds	r3, #24
 800c64a:	4618      	mov	r0, r3
 800c64c:	f7fe fd02 	bl	800b054 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c652:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c654:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c658:	f1c3 0207 	rsb	r2, r3, #7
 800c65c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c65e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c662:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c664:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c668:	2200      	movs	r2, #0
 800c66a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c66e:	2200      	movs	r2, #0
 800c670:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c674:	683a      	ldr	r2, [r7, #0]
 800c676:	68f9      	ldr	r1, [r7, #12]
 800c678:	69b8      	ldr	r0, [r7, #24]
 800c67a:	f7fe fd7f 	bl	800b17c <pxPortInitialiseStack>
 800c67e:	4602      	mov	r2, r0
 800c680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c682:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c686:	2b00      	cmp	r3, #0
 800c688:	d002      	beq.n	800c690 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c68a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c68c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c68e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c690:	bf00      	nop
 800c692:	3720      	adds	r7, #32
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b082      	sub	sp, #8
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c6a0:	f7fe fe94 	bl	800b3cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c6a4:	4b2a      	ldr	r3, [pc, #168]	; (800c750 <prvAddNewTaskToReadyList+0xb8>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	4a29      	ldr	r2, [pc, #164]	; (800c750 <prvAddNewTaskToReadyList+0xb8>)
 800c6ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c6ae:	4b29      	ldr	r3, [pc, #164]	; (800c754 <prvAddNewTaskToReadyList+0xbc>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d109      	bne.n	800c6ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c6b6:	4a27      	ldr	r2, [pc, #156]	; (800c754 <prvAddNewTaskToReadyList+0xbc>)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c6bc:	4b24      	ldr	r3, [pc, #144]	; (800c750 <prvAddNewTaskToReadyList+0xb8>)
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d110      	bne.n	800c6e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c6c4:	f000 fbe2 	bl	800ce8c <prvInitialiseTaskLists>
 800c6c8:	e00d      	b.n	800c6e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c6ca:	4b23      	ldr	r3, [pc, #140]	; (800c758 <prvAddNewTaskToReadyList+0xc0>)
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d109      	bne.n	800c6e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c6d2:	4b20      	ldr	r3, [pc, #128]	; (800c754 <prvAddNewTaskToReadyList+0xbc>)
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6dc:	429a      	cmp	r2, r3
 800c6de:	d802      	bhi.n	800c6e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c6e0:	4a1c      	ldr	r2, [pc, #112]	; (800c754 <prvAddNewTaskToReadyList+0xbc>)
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c6e6:	4b1d      	ldr	r3, [pc, #116]	; (800c75c <prvAddNewTaskToReadyList+0xc4>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	3301      	adds	r3, #1
 800c6ec:	4a1b      	ldr	r2, [pc, #108]	; (800c75c <prvAddNewTaskToReadyList+0xc4>)
 800c6ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	409a      	lsls	r2, r3
 800c6f8:	4b19      	ldr	r3, [pc, #100]	; (800c760 <prvAddNewTaskToReadyList+0xc8>)
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	4313      	orrs	r3, r2
 800c6fe:	4a18      	ldr	r2, [pc, #96]	; (800c760 <prvAddNewTaskToReadyList+0xc8>)
 800c700:	6013      	str	r3, [r2, #0]
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c706:	4613      	mov	r3, r2
 800c708:	009b      	lsls	r3, r3, #2
 800c70a:	4413      	add	r3, r2
 800c70c:	009b      	lsls	r3, r3, #2
 800c70e:	4a15      	ldr	r2, [pc, #84]	; (800c764 <prvAddNewTaskToReadyList+0xcc>)
 800c710:	441a      	add	r2, r3
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	3304      	adds	r3, #4
 800c716:	4619      	mov	r1, r3
 800c718:	4610      	mov	r0, r2
 800c71a:	f7fe fca8 	bl	800b06e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c71e:	f7fe fe83 	bl	800b428 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c722:	4b0d      	ldr	r3, [pc, #52]	; (800c758 <prvAddNewTaskToReadyList+0xc0>)
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d00e      	beq.n	800c748 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c72a:	4b0a      	ldr	r3, [pc, #40]	; (800c754 <prvAddNewTaskToReadyList+0xbc>)
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c734:	429a      	cmp	r2, r3
 800c736:	d207      	bcs.n	800c748 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c738:	4b0b      	ldr	r3, [pc, #44]	; (800c768 <prvAddNewTaskToReadyList+0xd0>)
 800c73a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c73e:	601a      	str	r2, [r3, #0]
 800c740:	f3bf 8f4f 	dsb	sy
 800c744:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c748:	bf00      	nop
 800c74a:	3708      	adds	r7, #8
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}
 800c750:	240047a4 	.word	0x240047a4
 800c754:	240046a4 	.word	0x240046a4
 800c758:	240047b0 	.word	0x240047b0
 800c75c:	240047c0 	.word	0x240047c0
 800c760:	240047ac 	.word	0x240047ac
 800c764:	240046a8 	.word	0x240046a8
 800c768:	e000ed04 	.word	0xe000ed04

0800c76c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b084      	sub	sp, #16
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c774:	2300      	movs	r3, #0
 800c776:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d016      	beq.n	800c7ac <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c77e:	4b13      	ldr	r3, [pc, #76]	; (800c7cc <vTaskDelay+0x60>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d009      	beq.n	800c79a <vTaskDelay+0x2e>
 800c786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c78a:	f383 8811 	msr	BASEPRI, r3
 800c78e:	f3bf 8f6f 	isb	sy
 800c792:	f3bf 8f4f 	dsb	sy
 800c796:	60bb      	str	r3, [r7, #8]
 800c798:	e7fe      	b.n	800c798 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800c79a:	f000 f879 	bl	800c890 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c79e:	2100      	movs	r1, #0
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f000 fdfb 	bl	800d39c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c7a6:	f000 f881 	bl	800c8ac <xTaskResumeAll>
 800c7aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d107      	bne.n	800c7c2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800c7b2:	4b07      	ldr	r3, [pc, #28]	; (800c7d0 <vTaskDelay+0x64>)
 800c7b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7b8:	601a      	str	r2, [r3, #0]
 800c7ba:	f3bf 8f4f 	dsb	sy
 800c7be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c7c2:	bf00      	nop
 800c7c4:	3710      	adds	r7, #16
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	240047cc 	.word	0x240047cc
 800c7d0:	e000ed04 	.word	0xe000ed04

0800c7d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b08a      	sub	sp, #40	; 0x28
 800c7d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c7e2:	463a      	mov	r2, r7
 800c7e4:	1d39      	adds	r1, r7, #4
 800c7e6:	f107 0308 	add.w	r3, r7, #8
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f7f4 f896 	bl	800091c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c7f0:	6839      	ldr	r1, [r7, #0]
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	68ba      	ldr	r2, [r7, #8]
 800c7f6:	9202      	str	r2, [sp, #8]
 800c7f8:	9301      	str	r3, [sp, #4]
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	9300      	str	r3, [sp, #0]
 800c7fe:	2300      	movs	r3, #0
 800c800:	460a      	mov	r2, r1
 800c802:	491d      	ldr	r1, [pc, #116]	; (800c878 <vTaskStartScheduler+0xa4>)
 800c804:	481d      	ldr	r0, [pc, #116]	; (800c87c <vTaskStartScheduler+0xa8>)
 800c806:	f7ff fe22 	bl	800c44e <xTaskCreateStatic>
 800c80a:	4602      	mov	r2, r0
 800c80c:	4b1c      	ldr	r3, [pc, #112]	; (800c880 <vTaskStartScheduler+0xac>)
 800c80e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c810:	4b1b      	ldr	r3, [pc, #108]	; (800c880 <vTaskStartScheduler+0xac>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d002      	beq.n	800c81e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c818:	2301      	movs	r3, #1
 800c81a:	617b      	str	r3, [r7, #20]
 800c81c:	e001      	b.n	800c822 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c81e:	2300      	movs	r3, #0
 800c820:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c822:	697b      	ldr	r3, [r7, #20]
 800c824:	2b01      	cmp	r3, #1
 800c826:	d115      	bne.n	800c854 <vTaskStartScheduler+0x80>
 800c828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c82c:	f383 8811 	msr	BASEPRI, r3
 800c830:	f3bf 8f6f 	isb	sy
 800c834:	f3bf 8f4f 	dsb	sy
 800c838:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c83a:	4b12      	ldr	r3, [pc, #72]	; (800c884 <vTaskStartScheduler+0xb0>)
 800c83c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c840:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c842:	4b11      	ldr	r3, [pc, #68]	; (800c888 <vTaskStartScheduler+0xb4>)
 800c844:	2201      	movs	r2, #1
 800c846:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c848:	4b10      	ldr	r3, [pc, #64]	; (800c88c <vTaskStartScheduler+0xb8>)
 800c84a:	2200      	movs	r2, #0
 800c84c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c84e:	f7fe fd1f 	bl	800b290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c852:	e00d      	b.n	800c870 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c854:	697b      	ldr	r3, [r7, #20]
 800c856:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c85a:	d109      	bne.n	800c870 <vTaskStartScheduler+0x9c>
 800c85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c860:	f383 8811 	msr	BASEPRI, r3
 800c864:	f3bf 8f6f 	isb	sy
 800c868:	f3bf 8f4f 	dsb	sy
 800c86c:	60fb      	str	r3, [r7, #12]
 800c86e:	e7fe      	b.n	800c86e <vTaskStartScheduler+0x9a>
}
 800c870:	bf00      	nop
 800c872:	3718      	adds	r7, #24
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}
 800c878:	0801af88 	.word	0x0801af88
 800c87c:	0800ce5d 	.word	0x0800ce5d
 800c880:	240047c8 	.word	0x240047c8
 800c884:	240047c4 	.word	0x240047c4
 800c888:	240047b0 	.word	0x240047b0
 800c88c:	240047a8 	.word	0x240047a8

0800c890 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c890:	b480      	push	{r7}
 800c892:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c894:	4b04      	ldr	r3, [pc, #16]	; (800c8a8 <vTaskSuspendAll+0x18>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	3301      	adds	r3, #1
 800c89a:	4a03      	ldr	r2, [pc, #12]	; (800c8a8 <vTaskSuspendAll+0x18>)
 800c89c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c89e:	bf00      	nop
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a6:	4770      	bx	lr
 800c8a8:	240047cc 	.word	0x240047cc

0800c8ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b084      	sub	sp, #16
 800c8b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c8ba:	4b41      	ldr	r3, [pc, #260]	; (800c9c0 <xTaskResumeAll+0x114>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d109      	bne.n	800c8d6 <xTaskResumeAll+0x2a>
 800c8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8c6:	f383 8811 	msr	BASEPRI, r3
 800c8ca:	f3bf 8f6f 	isb	sy
 800c8ce:	f3bf 8f4f 	dsb	sy
 800c8d2:	603b      	str	r3, [r7, #0]
 800c8d4:	e7fe      	b.n	800c8d4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c8d6:	f7fe fd79 	bl	800b3cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c8da:	4b39      	ldr	r3, [pc, #228]	; (800c9c0 <xTaskResumeAll+0x114>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	3b01      	subs	r3, #1
 800c8e0:	4a37      	ldr	r2, [pc, #220]	; (800c9c0 <xTaskResumeAll+0x114>)
 800c8e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8e4:	4b36      	ldr	r3, [pc, #216]	; (800c9c0 <xTaskResumeAll+0x114>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d161      	bne.n	800c9b0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c8ec:	4b35      	ldr	r3, [pc, #212]	; (800c9c4 <xTaskResumeAll+0x118>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d05d      	beq.n	800c9b0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c8f4:	e02e      	b.n	800c954 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8f6:	4b34      	ldr	r3, [pc, #208]	; (800c9c8 <xTaskResumeAll+0x11c>)
 800c8f8:	68db      	ldr	r3, [r3, #12]
 800c8fa:	68db      	ldr	r3, [r3, #12]
 800c8fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	3318      	adds	r3, #24
 800c902:	4618      	mov	r0, r3
 800c904:	f7fe fc10 	bl	800b128 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	3304      	adds	r3, #4
 800c90c:	4618      	mov	r0, r3
 800c90e:	f7fe fc0b 	bl	800b128 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c916:	2201      	movs	r2, #1
 800c918:	409a      	lsls	r2, r3
 800c91a:	4b2c      	ldr	r3, [pc, #176]	; (800c9cc <xTaskResumeAll+0x120>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	4313      	orrs	r3, r2
 800c920:	4a2a      	ldr	r2, [pc, #168]	; (800c9cc <xTaskResumeAll+0x120>)
 800c922:	6013      	str	r3, [r2, #0]
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c928:	4613      	mov	r3, r2
 800c92a:	009b      	lsls	r3, r3, #2
 800c92c:	4413      	add	r3, r2
 800c92e:	009b      	lsls	r3, r3, #2
 800c930:	4a27      	ldr	r2, [pc, #156]	; (800c9d0 <xTaskResumeAll+0x124>)
 800c932:	441a      	add	r2, r3
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	3304      	adds	r3, #4
 800c938:	4619      	mov	r1, r3
 800c93a:	4610      	mov	r0, r2
 800c93c:	f7fe fb97 	bl	800b06e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c944:	4b23      	ldr	r3, [pc, #140]	; (800c9d4 <xTaskResumeAll+0x128>)
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c94a:	429a      	cmp	r2, r3
 800c94c:	d302      	bcc.n	800c954 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800c94e:	4b22      	ldr	r3, [pc, #136]	; (800c9d8 <xTaskResumeAll+0x12c>)
 800c950:	2201      	movs	r2, #1
 800c952:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c954:	4b1c      	ldr	r3, [pc, #112]	; (800c9c8 <xTaskResumeAll+0x11c>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d1cc      	bne.n	800c8f6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d001      	beq.n	800c966 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c962:	f000 fb2d 	bl	800cfc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c966:	4b1d      	ldr	r3, [pc, #116]	; (800c9dc <xTaskResumeAll+0x130>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d010      	beq.n	800c994 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c972:	f000 f859 	bl	800ca28 <xTaskIncrementTick>
 800c976:	4603      	mov	r3, r0
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d002      	beq.n	800c982 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800c97c:	4b16      	ldr	r3, [pc, #88]	; (800c9d8 <xTaskResumeAll+0x12c>)
 800c97e:	2201      	movs	r2, #1
 800c980:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	3b01      	subs	r3, #1
 800c986:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d1f1      	bne.n	800c972 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800c98e:	4b13      	ldr	r3, [pc, #76]	; (800c9dc <xTaskResumeAll+0x130>)
 800c990:	2200      	movs	r2, #0
 800c992:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c994:	4b10      	ldr	r3, [pc, #64]	; (800c9d8 <xTaskResumeAll+0x12c>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d009      	beq.n	800c9b0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c99c:	2301      	movs	r3, #1
 800c99e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c9a0:	4b0f      	ldr	r3, [pc, #60]	; (800c9e0 <xTaskResumeAll+0x134>)
 800c9a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9a6:	601a      	str	r2, [r3, #0]
 800c9a8:	f3bf 8f4f 	dsb	sy
 800c9ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c9b0:	f7fe fd3a 	bl	800b428 <vPortExitCritical>

	return xAlreadyYielded;
 800c9b4:	68bb      	ldr	r3, [r7, #8]
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3710      	adds	r7, #16
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	bd80      	pop	{r7, pc}
 800c9be:	bf00      	nop
 800c9c0:	240047cc 	.word	0x240047cc
 800c9c4:	240047a4 	.word	0x240047a4
 800c9c8:	24004764 	.word	0x24004764
 800c9cc:	240047ac 	.word	0x240047ac
 800c9d0:	240046a8 	.word	0x240046a8
 800c9d4:	240046a4 	.word	0x240046a4
 800c9d8:	240047b8 	.word	0x240047b8
 800c9dc:	240047b4 	.word	0x240047b4
 800c9e0:	e000ed04 	.word	0xe000ed04

0800c9e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b083      	sub	sp, #12
 800c9e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c9ea:	4b05      	ldr	r3, [pc, #20]	; (800ca00 <xTaskGetTickCount+0x1c>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c9f0:	687b      	ldr	r3, [r7, #4]
}
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	370c      	adds	r7, #12
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fc:	4770      	bx	lr
 800c9fe:	bf00      	nop
 800ca00:	240047a8 	.word	0x240047a8

0800ca04 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b082      	sub	sp, #8
 800ca08:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ca0a:	f7fe fdbb 	bl	800b584 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ca0e:	2300      	movs	r3, #0
 800ca10:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ca12:	4b04      	ldr	r3, [pc, #16]	; (800ca24 <xTaskGetTickCountFromISR+0x20>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ca18:	683b      	ldr	r3, [r7, #0]
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3708      	adds	r7, #8
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop
 800ca24:	240047a8 	.word	0x240047a8

0800ca28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b086      	sub	sp, #24
 800ca2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca32:	4b4e      	ldr	r3, [pc, #312]	; (800cb6c <xTaskIncrementTick+0x144>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	f040 8087 	bne.w	800cb4a <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ca3c:	4b4c      	ldr	r3, [pc, #304]	; (800cb70 <xTaskIncrementTick+0x148>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	3301      	adds	r3, #1
 800ca42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ca44:	4a4a      	ldr	r2, [pc, #296]	; (800cb70 <xTaskIncrementTick+0x148>)
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d11f      	bne.n	800ca90 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800ca50:	4b48      	ldr	r3, [pc, #288]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d009      	beq.n	800ca6e <xTaskIncrementTick+0x46>
 800ca5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca5e:	f383 8811 	msr	BASEPRI, r3
 800ca62:	f3bf 8f6f 	isb	sy
 800ca66:	f3bf 8f4f 	dsb	sy
 800ca6a:	603b      	str	r3, [r7, #0]
 800ca6c:	e7fe      	b.n	800ca6c <xTaskIncrementTick+0x44>
 800ca6e:	4b41      	ldr	r3, [pc, #260]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	60fb      	str	r3, [r7, #12]
 800ca74:	4b40      	ldr	r3, [pc, #256]	; (800cb78 <xTaskIncrementTick+0x150>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	4a3e      	ldr	r2, [pc, #248]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800ca7a:	6013      	str	r3, [r2, #0]
 800ca7c:	4a3e      	ldr	r2, [pc, #248]	; (800cb78 <xTaskIncrementTick+0x150>)
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	6013      	str	r3, [r2, #0]
 800ca82:	4b3e      	ldr	r3, [pc, #248]	; (800cb7c <xTaskIncrementTick+0x154>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	3301      	adds	r3, #1
 800ca88:	4a3c      	ldr	r2, [pc, #240]	; (800cb7c <xTaskIncrementTick+0x154>)
 800ca8a:	6013      	str	r3, [r2, #0]
 800ca8c:	f000 fa98 	bl	800cfc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ca90:	4b3b      	ldr	r3, [pc, #236]	; (800cb80 <xTaskIncrementTick+0x158>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	693a      	ldr	r2, [r7, #16]
 800ca96:	429a      	cmp	r2, r3
 800ca98:	d348      	bcc.n	800cb2c <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ca9a:	4b36      	ldr	r3, [pc, #216]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d104      	bne.n	800caae <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800caa4:	4b36      	ldr	r3, [pc, #216]	; (800cb80 <xTaskIncrementTick+0x158>)
 800caa6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800caaa:	601a      	str	r2, [r3, #0]
					break;
 800caac:	e03e      	b.n	800cb2c <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800caae:	4b31      	ldr	r3, [pc, #196]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	68db      	ldr	r3, [r3, #12]
 800cab4:	68db      	ldr	r3, [r3, #12]
 800cab6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	685b      	ldr	r3, [r3, #4]
 800cabc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cabe:	693a      	ldr	r2, [r7, #16]
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	429a      	cmp	r2, r3
 800cac4:	d203      	bcs.n	800cace <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cac6:	4a2e      	ldr	r2, [pc, #184]	; (800cb80 <xTaskIncrementTick+0x158>)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cacc:	e02e      	b.n	800cb2c <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	3304      	adds	r3, #4
 800cad2:	4618      	mov	r0, r3
 800cad4:	f7fe fb28 	bl	800b128 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d004      	beq.n	800caea <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	3318      	adds	r3, #24
 800cae4:	4618      	mov	r0, r3
 800cae6:	f7fe fb1f 	bl	800b128 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caee:	2201      	movs	r2, #1
 800caf0:	409a      	lsls	r2, r3
 800caf2:	4b24      	ldr	r3, [pc, #144]	; (800cb84 <xTaskIncrementTick+0x15c>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	4313      	orrs	r3, r2
 800caf8:	4a22      	ldr	r2, [pc, #136]	; (800cb84 <xTaskIncrementTick+0x15c>)
 800cafa:	6013      	str	r3, [r2, #0]
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb00:	4613      	mov	r3, r2
 800cb02:	009b      	lsls	r3, r3, #2
 800cb04:	4413      	add	r3, r2
 800cb06:	009b      	lsls	r3, r3, #2
 800cb08:	4a1f      	ldr	r2, [pc, #124]	; (800cb88 <xTaskIncrementTick+0x160>)
 800cb0a:	441a      	add	r2, r3
 800cb0c:	68bb      	ldr	r3, [r7, #8]
 800cb0e:	3304      	adds	r3, #4
 800cb10:	4619      	mov	r1, r3
 800cb12:	4610      	mov	r0, r2
 800cb14:	f7fe faab 	bl	800b06e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb1c:	4b1b      	ldr	r3, [pc, #108]	; (800cb8c <xTaskIncrementTick+0x164>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb22:	429a      	cmp	r2, r3
 800cb24:	d3b9      	bcc.n	800ca9a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800cb26:	2301      	movs	r3, #1
 800cb28:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb2a:	e7b6      	b.n	800ca9a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cb2c:	4b17      	ldr	r3, [pc, #92]	; (800cb8c <xTaskIncrementTick+0x164>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb32:	4915      	ldr	r1, [pc, #84]	; (800cb88 <xTaskIncrementTick+0x160>)
 800cb34:	4613      	mov	r3, r2
 800cb36:	009b      	lsls	r3, r3, #2
 800cb38:	4413      	add	r3, r2
 800cb3a:	009b      	lsls	r3, r3, #2
 800cb3c:	440b      	add	r3, r1
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	2b01      	cmp	r3, #1
 800cb42:	d907      	bls.n	800cb54 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800cb44:	2301      	movs	r3, #1
 800cb46:	617b      	str	r3, [r7, #20]
 800cb48:	e004      	b.n	800cb54 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800cb4a:	4b11      	ldr	r3, [pc, #68]	; (800cb90 <xTaskIncrementTick+0x168>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	3301      	adds	r3, #1
 800cb50:	4a0f      	ldr	r2, [pc, #60]	; (800cb90 <xTaskIncrementTick+0x168>)
 800cb52:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800cb54:	4b0f      	ldr	r3, [pc, #60]	; (800cb94 <xTaskIncrementTick+0x16c>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d001      	beq.n	800cb60 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800cb60:	697b      	ldr	r3, [r7, #20]
}
 800cb62:	4618      	mov	r0, r3
 800cb64:	3718      	adds	r7, #24
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bd80      	pop	{r7, pc}
 800cb6a:	bf00      	nop
 800cb6c:	240047cc 	.word	0x240047cc
 800cb70:	240047a8 	.word	0x240047a8
 800cb74:	2400475c 	.word	0x2400475c
 800cb78:	24004760 	.word	0x24004760
 800cb7c:	240047bc 	.word	0x240047bc
 800cb80:	240047c4 	.word	0x240047c4
 800cb84:	240047ac 	.word	0x240047ac
 800cb88:	240046a8 	.word	0x240046a8
 800cb8c:	240046a4 	.word	0x240046a4
 800cb90:	240047b4 	.word	0x240047b4
 800cb94:	240047b8 	.word	0x240047b8

0800cb98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cb98:	b480      	push	{r7}
 800cb9a:	b087      	sub	sp, #28
 800cb9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cb9e:	4b26      	ldr	r3, [pc, #152]	; (800cc38 <vTaskSwitchContext+0xa0>)
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d003      	beq.n	800cbae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cba6:	4b25      	ldr	r3, [pc, #148]	; (800cc3c <vTaskSwitchContext+0xa4>)
 800cba8:	2201      	movs	r2, #1
 800cbaa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cbac:	e03e      	b.n	800cc2c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800cbae:	4b23      	ldr	r3, [pc, #140]	; (800cc3c <vTaskSwitchContext+0xa4>)
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbb4:	4b22      	ldr	r3, [pc, #136]	; (800cc40 <vTaskSwitchContext+0xa8>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	fab3 f383 	clz	r3, r3
 800cbc0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800cbc2:	7afb      	ldrb	r3, [r7, #11]
 800cbc4:	f1c3 031f 	rsb	r3, r3, #31
 800cbc8:	617b      	str	r3, [r7, #20]
 800cbca:	491e      	ldr	r1, [pc, #120]	; (800cc44 <vTaskSwitchContext+0xac>)
 800cbcc:	697a      	ldr	r2, [r7, #20]
 800cbce:	4613      	mov	r3, r2
 800cbd0:	009b      	lsls	r3, r3, #2
 800cbd2:	4413      	add	r3, r2
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	440b      	add	r3, r1
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d109      	bne.n	800cbf2 <vTaskSwitchContext+0x5a>
	__asm volatile
 800cbde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe2:	f383 8811 	msr	BASEPRI, r3
 800cbe6:	f3bf 8f6f 	isb	sy
 800cbea:	f3bf 8f4f 	dsb	sy
 800cbee:	607b      	str	r3, [r7, #4]
 800cbf0:	e7fe      	b.n	800cbf0 <vTaskSwitchContext+0x58>
 800cbf2:	697a      	ldr	r2, [r7, #20]
 800cbf4:	4613      	mov	r3, r2
 800cbf6:	009b      	lsls	r3, r3, #2
 800cbf8:	4413      	add	r3, r2
 800cbfa:	009b      	lsls	r3, r3, #2
 800cbfc:	4a11      	ldr	r2, [pc, #68]	; (800cc44 <vTaskSwitchContext+0xac>)
 800cbfe:	4413      	add	r3, r2
 800cc00:	613b      	str	r3, [r7, #16]
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	685b      	ldr	r3, [r3, #4]
 800cc06:	685a      	ldr	r2, [r3, #4]
 800cc08:	693b      	ldr	r3, [r7, #16]
 800cc0a:	605a      	str	r2, [r3, #4]
 800cc0c:	693b      	ldr	r3, [r7, #16]
 800cc0e:	685a      	ldr	r2, [r3, #4]
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	3308      	adds	r3, #8
 800cc14:	429a      	cmp	r2, r3
 800cc16:	d104      	bne.n	800cc22 <vTaskSwitchContext+0x8a>
 800cc18:	693b      	ldr	r3, [r7, #16]
 800cc1a:	685b      	ldr	r3, [r3, #4]
 800cc1c:	685a      	ldr	r2, [r3, #4]
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	605a      	str	r2, [r3, #4]
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	685b      	ldr	r3, [r3, #4]
 800cc26:	68db      	ldr	r3, [r3, #12]
 800cc28:	4a07      	ldr	r2, [pc, #28]	; (800cc48 <vTaskSwitchContext+0xb0>)
 800cc2a:	6013      	str	r3, [r2, #0]
}
 800cc2c:	bf00      	nop
 800cc2e:	371c      	adds	r7, #28
 800cc30:	46bd      	mov	sp, r7
 800cc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc36:	4770      	bx	lr
 800cc38:	240047cc 	.word	0x240047cc
 800cc3c:	240047b8 	.word	0x240047b8
 800cc40:	240047ac 	.word	0x240047ac
 800cc44:	240046a8 	.word	0x240046a8
 800cc48:	240046a4 	.word	0x240046a4

0800cc4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
 800cc54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d109      	bne.n	800cc70 <vTaskPlaceOnEventList+0x24>
 800cc5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc60:	f383 8811 	msr	BASEPRI, r3
 800cc64:	f3bf 8f6f 	isb	sy
 800cc68:	f3bf 8f4f 	dsb	sy
 800cc6c:	60fb      	str	r3, [r7, #12]
 800cc6e:	e7fe      	b.n	800cc6e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc70:	4b07      	ldr	r3, [pc, #28]	; (800cc90 <vTaskPlaceOnEventList+0x44>)
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	3318      	adds	r3, #24
 800cc76:	4619      	mov	r1, r3
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f7fe fa1c 	bl	800b0b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cc7e:	2101      	movs	r1, #1
 800cc80:	6838      	ldr	r0, [r7, #0]
 800cc82:	f000 fb8b 	bl	800d39c <prvAddCurrentTaskToDelayedList>
}
 800cc86:	bf00      	nop
 800cc88:	3710      	adds	r7, #16
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd80      	pop	{r7, pc}
 800cc8e:	bf00      	nop
 800cc90:	240046a4 	.word	0x240046a4

0800cc94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b086      	sub	sp, #24
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	68db      	ldr	r3, [r3, #12]
 800cca0:	68db      	ldr	r3, [r3, #12]
 800cca2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cca4:	693b      	ldr	r3, [r7, #16]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d109      	bne.n	800ccbe <xTaskRemoveFromEventList+0x2a>
 800ccaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccae:	f383 8811 	msr	BASEPRI, r3
 800ccb2:	f3bf 8f6f 	isb	sy
 800ccb6:	f3bf 8f4f 	dsb	sy
 800ccba:	60fb      	str	r3, [r7, #12]
 800ccbc:	e7fe      	b.n	800ccbc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	3318      	adds	r3, #24
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f7fe fa30 	bl	800b128 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccc8:	4b1d      	ldr	r3, [pc, #116]	; (800cd40 <xTaskRemoveFromEventList+0xac>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d11c      	bne.n	800cd0a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	3304      	adds	r3, #4
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	f7fe fa27 	bl	800b128 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccde:	2201      	movs	r2, #1
 800cce0:	409a      	lsls	r2, r3
 800cce2:	4b18      	ldr	r3, [pc, #96]	; (800cd44 <xTaskRemoveFromEventList+0xb0>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	4313      	orrs	r3, r2
 800cce8:	4a16      	ldr	r2, [pc, #88]	; (800cd44 <xTaskRemoveFromEventList+0xb0>)
 800ccea:	6013      	str	r3, [r2, #0]
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccf0:	4613      	mov	r3, r2
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	4413      	add	r3, r2
 800ccf6:	009b      	lsls	r3, r3, #2
 800ccf8:	4a13      	ldr	r2, [pc, #76]	; (800cd48 <xTaskRemoveFromEventList+0xb4>)
 800ccfa:	441a      	add	r2, r3
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	3304      	adds	r3, #4
 800cd00:	4619      	mov	r1, r3
 800cd02:	4610      	mov	r0, r2
 800cd04:	f7fe f9b3 	bl	800b06e <vListInsertEnd>
 800cd08:	e005      	b.n	800cd16 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	3318      	adds	r3, #24
 800cd0e:	4619      	mov	r1, r3
 800cd10:	480e      	ldr	r0, [pc, #56]	; (800cd4c <xTaskRemoveFromEventList+0xb8>)
 800cd12:	f7fe f9ac 	bl	800b06e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cd16:	693b      	ldr	r3, [r7, #16]
 800cd18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd1a:	4b0d      	ldr	r3, [pc, #52]	; (800cd50 <xTaskRemoveFromEventList+0xbc>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd20:	429a      	cmp	r2, r3
 800cd22:	d905      	bls.n	800cd30 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cd24:	2301      	movs	r3, #1
 800cd26:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cd28:	4b0a      	ldr	r3, [pc, #40]	; (800cd54 <xTaskRemoveFromEventList+0xc0>)
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	601a      	str	r2, [r3, #0]
 800cd2e:	e001      	b.n	800cd34 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800cd30:	2300      	movs	r3, #0
 800cd32:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cd34:	697b      	ldr	r3, [r7, #20]
}
 800cd36:	4618      	mov	r0, r3
 800cd38:	3718      	adds	r7, #24
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}
 800cd3e:	bf00      	nop
 800cd40:	240047cc 	.word	0x240047cc
 800cd44:	240047ac 	.word	0x240047ac
 800cd48:	240046a8 	.word	0x240046a8
 800cd4c:	24004764 	.word	0x24004764
 800cd50:	240046a4 	.word	0x240046a4
 800cd54:	240047b8 	.word	0x240047b8

0800cd58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cd58:	b480      	push	{r7}
 800cd5a:	b083      	sub	sp, #12
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cd60:	4b06      	ldr	r3, [pc, #24]	; (800cd7c <vTaskInternalSetTimeOutState+0x24>)
 800cd62:	681a      	ldr	r2, [r3, #0]
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cd68:	4b05      	ldr	r3, [pc, #20]	; (800cd80 <vTaskInternalSetTimeOutState+0x28>)
 800cd6a:	681a      	ldr	r2, [r3, #0]
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	605a      	str	r2, [r3, #4]
}
 800cd70:	bf00      	nop
 800cd72:	370c      	adds	r7, #12
 800cd74:	46bd      	mov	sp, r7
 800cd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7a:	4770      	bx	lr
 800cd7c:	240047bc 	.word	0x240047bc
 800cd80:	240047a8 	.word	0x240047a8

0800cd84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b088      	sub	sp, #32
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
 800cd8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d109      	bne.n	800cda8 <xTaskCheckForTimeOut+0x24>
 800cd94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd98:	f383 8811 	msr	BASEPRI, r3
 800cd9c:	f3bf 8f6f 	isb	sy
 800cda0:	f3bf 8f4f 	dsb	sy
 800cda4:	613b      	str	r3, [r7, #16]
 800cda6:	e7fe      	b.n	800cda6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800cda8:	683b      	ldr	r3, [r7, #0]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d109      	bne.n	800cdc2 <xTaskCheckForTimeOut+0x3e>
 800cdae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdb2:	f383 8811 	msr	BASEPRI, r3
 800cdb6:	f3bf 8f6f 	isb	sy
 800cdba:	f3bf 8f4f 	dsb	sy
 800cdbe:	60fb      	str	r3, [r7, #12]
 800cdc0:	e7fe      	b.n	800cdc0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800cdc2:	f7fe fb03 	bl	800b3cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cdc6:	4b1d      	ldr	r3, [pc, #116]	; (800ce3c <xTaskCheckForTimeOut+0xb8>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	685b      	ldr	r3, [r3, #4]
 800cdd0:	69ba      	ldr	r2, [r7, #24]
 800cdd2:	1ad3      	subs	r3, r2, r3
 800cdd4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cdd6:	683b      	ldr	r3, [r7, #0]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cdde:	d102      	bne.n	800cde6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cde0:	2300      	movs	r3, #0
 800cde2:	61fb      	str	r3, [r7, #28]
 800cde4:	e023      	b.n	800ce2e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681a      	ldr	r2, [r3, #0]
 800cdea:	4b15      	ldr	r3, [pc, #84]	; (800ce40 <xTaskCheckForTimeOut+0xbc>)
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	d007      	beq.n	800ce02 <xTaskCheckForTimeOut+0x7e>
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	685b      	ldr	r3, [r3, #4]
 800cdf6:	69ba      	ldr	r2, [r7, #24]
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	d302      	bcc.n	800ce02 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cdfc:	2301      	movs	r3, #1
 800cdfe:	61fb      	str	r3, [r7, #28]
 800ce00:	e015      	b.n	800ce2e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	697a      	ldr	r2, [r7, #20]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d20b      	bcs.n	800ce24 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	681a      	ldr	r2, [r3, #0]
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	1ad2      	subs	r2, r2, r3
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	f7ff ff9d 	bl	800cd58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ce1e:	2300      	movs	r3, #0
 800ce20:	61fb      	str	r3, [r7, #28]
 800ce22:	e004      	b.n	800ce2e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	2200      	movs	r2, #0
 800ce28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ce2e:	f7fe fafb 	bl	800b428 <vPortExitCritical>

	return xReturn;
 800ce32:	69fb      	ldr	r3, [r7, #28]
}
 800ce34:	4618      	mov	r0, r3
 800ce36:	3720      	adds	r7, #32
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	bd80      	pop	{r7, pc}
 800ce3c:	240047a8 	.word	0x240047a8
 800ce40:	240047bc 	.word	0x240047bc

0800ce44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ce44:	b480      	push	{r7}
 800ce46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ce48:	4b03      	ldr	r3, [pc, #12]	; (800ce58 <vTaskMissedYield+0x14>)
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	601a      	str	r2, [r3, #0]
}
 800ce4e:	bf00      	nop
 800ce50:	46bd      	mov	sp, r7
 800ce52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce56:	4770      	bx	lr
 800ce58:	240047b8 	.word	0x240047b8

0800ce5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b082      	sub	sp, #8
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ce64:	f000 f852 	bl	800cf0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ce68:	4b06      	ldr	r3, [pc, #24]	; (800ce84 <prvIdleTask+0x28>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	2b01      	cmp	r3, #1
 800ce6e:	d9f9      	bls.n	800ce64 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ce70:	4b05      	ldr	r3, [pc, #20]	; (800ce88 <prvIdleTask+0x2c>)
 800ce72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce76:	601a      	str	r2, [r3, #0]
 800ce78:	f3bf 8f4f 	dsb	sy
 800ce7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ce80:	e7f0      	b.n	800ce64 <prvIdleTask+0x8>
 800ce82:	bf00      	nop
 800ce84:	240046a8 	.word	0x240046a8
 800ce88:	e000ed04 	.word	0xe000ed04

0800ce8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b082      	sub	sp, #8
 800ce90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ce92:	2300      	movs	r3, #0
 800ce94:	607b      	str	r3, [r7, #4]
 800ce96:	e00c      	b.n	800ceb2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ce98:	687a      	ldr	r2, [r7, #4]
 800ce9a:	4613      	mov	r3, r2
 800ce9c:	009b      	lsls	r3, r3, #2
 800ce9e:	4413      	add	r3, r2
 800cea0:	009b      	lsls	r3, r3, #2
 800cea2:	4a12      	ldr	r2, [pc, #72]	; (800ceec <prvInitialiseTaskLists+0x60>)
 800cea4:	4413      	add	r3, r2
 800cea6:	4618      	mov	r0, r3
 800cea8:	f7fe f8b4 	bl	800b014 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	3301      	adds	r3, #1
 800ceb0:	607b      	str	r3, [r7, #4]
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2b06      	cmp	r3, #6
 800ceb6:	d9ef      	bls.n	800ce98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ceb8:	480d      	ldr	r0, [pc, #52]	; (800cef0 <prvInitialiseTaskLists+0x64>)
 800ceba:	f7fe f8ab 	bl	800b014 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cebe:	480d      	ldr	r0, [pc, #52]	; (800cef4 <prvInitialiseTaskLists+0x68>)
 800cec0:	f7fe f8a8 	bl	800b014 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cec4:	480c      	ldr	r0, [pc, #48]	; (800cef8 <prvInitialiseTaskLists+0x6c>)
 800cec6:	f7fe f8a5 	bl	800b014 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ceca:	480c      	ldr	r0, [pc, #48]	; (800cefc <prvInitialiseTaskLists+0x70>)
 800cecc:	f7fe f8a2 	bl	800b014 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ced0:	480b      	ldr	r0, [pc, #44]	; (800cf00 <prvInitialiseTaskLists+0x74>)
 800ced2:	f7fe f89f 	bl	800b014 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ced6:	4b0b      	ldr	r3, [pc, #44]	; (800cf04 <prvInitialiseTaskLists+0x78>)
 800ced8:	4a05      	ldr	r2, [pc, #20]	; (800cef0 <prvInitialiseTaskLists+0x64>)
 800ceda:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cedc:	4b0a      	ldr	r3, [pc, #40]	; (800cf08 <prvInitialiseTaskLists+0x7c>)
 800cede:	4a05      	ldr	r2, [pc, #20]	; (800cef4 <prvInitialiseTaskLists+0x68>)
 800cee0:	601a      	str	r2, [r3, #0]
}
 800cee2:	bf00      	nop
 800cee4:	3708      	adds	r7, #8
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}
 800ceea:	bf00      	nop
 800ceec:	240046a8 	.word	0x240046a8
 800cef0:	24004734 	.word	0x24004734
 800cef4:	24004748 	.word	0x24004748
 800cef8:	24004764 	.word	0x24004764
 800cefc:	24004778 	.word	0x24004778
 800cf00:	24004790 	.word	0x24004790
 800cf04:	2400475c 	.word	0x2400475c
 800cf08:	24004760 	.word	0x24004760

0800cf0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b082      	sub	sp, #8
 800cf10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf12:	e019      	b.n	800cf48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cf14:	f7fe fa5a 	bl	800b3cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf18:	4b0f      	ldr	r3, [pc, #60]	; (800cf58 <prvCheckTasksWaitingTermination+0x4c>)
 800cf1a:	68db      	ldr	r3, [r3, #12]
 800cf1c:	68db      	ldr	r3, [r3, #12]
 800cf1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	3304      	adds	r3, #4
 800cf24:	4618      	mov	r0, r3
 800cf26:	f7fe f8ff 	bl	800b128 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cf2a:	4b0c      	ldr	r3, [pc, #48]	; (800cf5c <prvCheckTasksWaitingTermination+0x50>)
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	3b01      	subs	r3, #1
 800cf30:	4a0a      	ldr	r2, [pc, #40]	; (800cf5c <prvCheckTasksWaitingTermination+0x50>)
 800cf32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cf34:	4b0a      	ldr	r3, [pc, #40]	; (800cf60 <prvCheckTasksWaitingTermination+0x54>)
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	3b01      	subs	r3, #1
 800cf3a:	4a09      	ldr	r2, [pc, #36]	; (800cf60 <prvCheckTasksWaitingTermination+0x54>)
 800cf3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cf3e:	f7fe fa73 	bl	800b428 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	f000 f80e 	bl	800cf64 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf48:	4b05      	ldr	r3, [pc, #20]	; (800cf60 <prvCheckTasksWaitingTermination+0x54>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d1e1      	bne.n	800cf14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cf50:	bf00      	nop
 800cf52:	3708      	adds	r7, #8
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	24004778 	.word	0x24004778
 800cf5c:	240047a4 	.word	0x240047a4
 800cf60:	2400478c 	.word	0x2400478c

0800cf64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b084      	sub	sp, #16
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d108      	bne.n	800cf88 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f7fd ff36 	bl	800adec <vPortFree>
				vPortFree( pxTCB );
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f7fd ff33 	bl	800adec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cf86:	e017      	b.n	800cfb8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cf8e:	2b01      	cmp	r3, #1
 800cf90:	d103      	bne.n	800cf9a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f7fd ff2a 	bl	800adec <vPortFree>
	}
 800cf98:	e00e      	b.n	800cfb8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cfa0:	2b02      	cmp	r3, #2
 800cfa2:	d009      	beq.n	800cfb8 <prvDeleteTCB+0x54>
 800cfa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa8:	f383 8811 	msr	BASEPRI, r3
 800cfac:	f3bf 8f6f 	isb	sy
 800cfb0:	f3bf 8f4f 	dsb	sy
 800cfb4:	60fb      	str	r3, [r7, #12]
 800cfb6:	e7fe      	b.n	800cfb6 <prvDeleteTCB+0x52>
	}
 800cfb8:	bf00      	nop
 800cfba:	3710      	adds	r7, #16
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}

0800cfc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cfc0:	b480      	push	{r7}
 800cfc2:	b083      	sub	sp, #12
 800cfc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cfc6:	4b0c      	ldr	r3, [pc, #48]	; (800cff8 <prvResetNextTaskUnblockTime+0x38>)
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d104      	bne.n	800cfda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cfd0:	4b0a      	ldr	r3, [pc, #40]	; (800cffc <prvResetNextTaskUnblockTime+0x3c>)
 800cfd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cfd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cfd8:	e008      	b.n	800cfec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfda:	4b07      	ldr	r3, [pc, #28]	; (800cff8 <prvResetNextTaskUnblockTime+0x38>)
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	68db      	ldr	r3, [r3, #12]
 800cfe0:	68db      	ldr	r3, [r3, #12]
 800cfe2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	685b      	ldr	r3, [r3, #4]
 800cfe8:	4a04      	ldr	r2, [pc, #16]	; (800cffc <prvResetNextTaskUnblockTime+0x3c>)
 800cfea:	6013      	str	r3, [r2, #0]
}
 800cfec:	bf00      	nop
 800cfee:	370c      	adds	r7, #12
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr
 800cff8:	2400475c 	.word	0x2400475c
 800cffc:	240047c4 	.word	0x240047c4

0800d000 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d000:	b480      	push	{r7}
 800d002:	b083      	sub	sp, #12
 800d004:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d006:	4b0b      	ldr	r3, [pc, #44]	; (800d034 <xTaskGetSchedulerState+0x34>)
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d102      	bne.n	800d014 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d00e:	2301      	movs	r3, #1
 800d010:	607b      	str	r3, [r7, #4]
 800d012:	e008      	b.n	800d026 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d014:	4b08      	ldr	r3, [pc, #32]	; (800d038 <xTaskGetSchedulerState+0x38>)
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d102      	bne.n	800d022 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d01c:	2302      	movs	r3, #2
 800d01e:	607b      	str	r3, [r7, #4]
 800d020:	e001      	b.n	800d026 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d022:	2300      	movs	r3, #0
 800d024:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d026:	687b      	ldr	r3, [r7, #4]
	}
 800d028:	4618      	mov	r0, r3
 800d02a:	370c      	adds	r7, #12
 800d02c:	46bd      	mov	sp, r7
 800d02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d032:	4770      	bx	lr
 800d034:	240047b0 	.word	0x240047b0
 800d038:	240047cc 	.word	0x240047cc

0800d03c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d03c:	b580      	push	{r7, lr}
 800d03e:	b084      	sub	sp, #16
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d048:	2300      	movs	r3, #0
 800d04a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d069      	beq.n	800d126 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d056:	4b36      	ldr	r3, [pc, #216]	; (800d130 <xTaskPriorityInherit+0xf4>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d05c:	429a      	cmp	r2, r3
 800d05e:	d259      	bcs.n	800d114 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d060:	68bb      	ldr	r3, [r7, #8]
 800d062:	699b      	ldr	r3, [r3, #24]
 800d064:	2b00      	cmp	r3, #0
 800d066:	db06      	blt.n	800d076 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d068:	4b31      	ldr	r3, [pc, #196]	; (800d130 <xTaskPriorityInherit+0xf4>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d06e:	f1c3 0207 	rsb	r2, r3, #7
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	6959      	ldr	r1, [r3, #20]
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d07e:	4613      	mov	r3, r2
 800d080:	009b      	lsls	r3, r3, #2
 800d082:	4413      	add	r3, r2
 800d084:	009b      	lsls	r3, r3, #2
 800d086:	4a2b      	ldr	r2, [pc, #172]	; (800d134 <xTaskPriorityInherit+0xf8>)
 800d088:	4413      	add	r3, r2
 800d08a:	4299      	cmp	r1, r3
 800d08c:	d13a      	bne.n	800d104 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d08e:	68bb      	ldr	r3, [r7, #8]
 800d090:	3304      	adds	r3, #4
 800d092:	4618      	mov	r0, r3
 800d094:	f7fe f848 	bl	800b128 <uxListRemove>
 800d098:	4603      	mov	r3, r0
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d115      	bne.n	800d0ca <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d09e:	68bb      	ldr	r3, [r7, #8]
 800d0a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0a2:	4924      	ldr	r1, [pc, #144]	; (800d134 <xTaskPriorityInherit+0xf8>)
 800d0a4:	4613      	mov	r3, r2
 800d0a6:	009b      	lsls	r3, r3, #2
 800d0a8:	4413      	add	r3, r2
 800d0aa:	009b      	lsls	r3, r3, #2
 800d0ac:	440b      	add	r3, r1
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d10a      	bne.n	800d0ca <xTaskPriorityInherit+0x8e>
 800d0b4:	68bb      	ldr	r3, [r7, #8]
 800d0b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0b8:	2201      	movs	r2, #1
 800d0ba:	fa02 f303 	lsl.w	r3, r2, r3
 800d0be:	43da      	mvns	r2, r3
 800d0c0:	4b1d      	ldr	r3, [pc, #116]	; (800d138 <xTaskPriorityInherit+0xfc>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	4013      	ands	r3, r2
 800d0c6:	4a1c      	ldr	r2, [pc, #112]	; (800d138 <xTaskPriorityInherit+0xfc>)
 800d0c8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d0ca:	4b19      	ldr	r3, [pc, #100]	; (800d130 <xTaskPriorityInherit+0xf4>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0d0:	68bb      	ldr	r3, [r7, #8]
 800d0d2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d0d4:	68bb      	ldr	r3, [r7, #8]
 800d0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0d8:	2201      	movs	r2, #1
 800d0da:	409a      	lsls	r2, r3
 800d0dc:	4b16      	ldr	r3, [pc, #88]	; (800d138 <xTaskPriorityInherit+0xfc>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	4313      	orrs	r3, r2
 800d0e2:	4a15      	ldr	r2, [pc, #84]	; (800d138 <xTaskPriorityInherit+0xfc>)
 800d0e4:	6013      	str	r3, [r2, #0]
 800d0e6:	68bb      	ldr	r3, [r7, #8]
 800d0e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0ea:	4613      	mov	r3, r2
 800d0ec:	009b      	lsls	r3, r3, #2
 800d0ee:	4413      	add	r3, r2
 800d0f0:	009b      	lsls	r3, r3, #2
 800d0f2:	4a10      	ldr	r2, [pc, #64]	; (800d134 <xTaskPriorityInherit+0xf8>)
 800d0f4:	441a      	add	r2, r3
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	3304      	adds	r3, #4
 800d0fa:	4619      	mov	r1, r3
 800d0fc:	4610      	mov	r0, r2
 800d0fe:	f7fd ffb6 	bl	800b06e <vListInsertEnd>
 800d102:	e004      	b.n	800d10e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d104:	4b0a      	ldr	r3, [pc, #40]	; (800d130 <xTaskPriorityInherit+0xf4>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d10e:	2301      	movs	r3, #1
 800d110:	60fb      	str	r3, [r7, #12]
 800d112:	e008      	b.n	800d126 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d118:	4b05      	ldr	r3, [pc, #20]	; (800d130 <xTaskPriorityInherit+0xf4>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d11e:	429a      	cmp	r2, r3
 800d120:	d201      	bcs.n	800d126 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d122:	2301      	movs	r3, #1
 800d124:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d126:	68fb      	ldr	r3, [r7, #12]
	}
 800d128:	4618      	mov	r0, r3
 800d12a:	3710      	adds	r7, #16
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}
 800d130:	240046a4 	.word	0x240046a4
 800d134:	240046a8 	.word	0x240046a8
 800d138:	240047ac 	.word	0x240047ac

0800d13c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b086      	sub	sp, #24
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d148:	2300      	movs	r3, #0
 800d14a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d06c      	beq.n	800d22c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d152:	4b39      	ldr	r3, [pc, #228]	; (800d238 <xTaskPriorityDisinherit+0xfc>)
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	693a      	ldr	r2, [r7, #16]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d009      	beq.n	800d170 <xTaskPriorityDisinherit+0x34>
 800d15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d160:	f383 8811 	msr	BASEPRI, r3
 800d164:	f3bf 8f6f 	isb	sy
 800d168:	f3bf 8f4f 	dsb	sy
 800d16c:	60fb      	str	r3, [r7, #12]
 800d16e:	e7fe      	b.n	800d16e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d174:	2b00      	cmp	r3, #0
 800d176:	d109      	bne.n	800d18c <xTaskPriorityDisinherit+0x50>
 800d178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d17c:	f383 8811 	msr	BASEPRI, r3
 800d180:	f3bf 8f6f 	isb	sy
 800d184:	f3bf 8f4f 	dsb	sy
 800d188:	60bb      	str	r3, [r7, #8]
 800d18a:	e7fe      	b.n	800d18a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d190:	1e5a      	subs	r2, r3, #1
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d196:	693b      	ldr	r3, [r7, #16]
 800d198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d19a:	693b      	ldr	r3, [r7, #16]
 800d19c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	d044      	beq.n	800d22c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d140      	bne.n	800d22c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	3304      	adds	r3, #4
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	f7fd ffba 	bl	800b128 <uxListRemove>
 800d1b4:	4603      	mov	r3, r0
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d115      	bne.n	800d1e6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1be:	491f      	ldr	r1, [pc, #124]	; (800d23c <xTaskPriorityDisinherit+0x100>)
 800d1c0:	4613      	mov	r3, r2
 800d1c2:	009b      	lsls	r3, r3, #2
 800d1c4:	4413      	add	r3, r2
 800d1c6:	009b      	lsls	r3, r3, #2
 800d1c8:	440b      	add	r3, r1
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d10a      	bne.n	800d1e6 <xTaskPriorityDisinherit+0xaa>
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1d4:	2201      	movs	r2, #1
 800d1d6:	fa02 f303 	lsl.w	r3, r2, r3
 800d1da:	43da      	mvns	r2, r3
 800d1dc:	4b18      	ldr	r3, [pc, #96]	; (800d240 <xTaskPriorityDisinherit+0x104>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	4013      	ands	r3, r2
 800d1e2:	4a17      	ldr	r2, [pc, #92]	; (800d240 <xTaskPriorityDisinherit+0x104>)
 800d1e4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d1ea:	693b      	ldr	r3, [r7, #16]
 800d1ec:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1f2:	f1c3 0207 	rsb	r2, r3, #7
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1fe:	2201      	movs	r2, #1
 800d200:	409a      	lsls	r2, r3
 800d202:	4b0f      	ldr	r3, [pc, #60]	; (800d240 <xTaskPriorityDisinherit+0x104>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	4313      	orrs	r3, r2
 800d208:	4a0d      	ldr	r2, [pc, #52]	; (800d240 <xTaskPriorityDisinherit+0x104>)
 800d20a:	6013      	str	r3, [r2, #0]
 800d20c:	693b      	ldr	r3, [r7, #16]
 800d20e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d210:	4613      	mov	r3, r2
 800d212:	009b      	lsls	r3, r3, #2
 800d214:	4413      	add	r3, r2
 800d216:	009b      	lsls	r3, r3, #2
 800d218:	4a08      	ldr	r2, [pc, #32]	; (800d23c <xTaskPriorityDisinherit+0x100>)
 800d21a:	441a      	add	r2, r3
 800d21c:	693b      	ldr	r3, [r7, #16]
 800d21e:	3304      	adds	r3, #4
 800d220:	4619      	mov	r1, r3
 800d222:	4610      	mov	r0, r2
 800d224:	f7fd ff23 	bl	800b06e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d228:	2301      	movs	r3, #1
 800d22a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d22c:	697b      	ldr	r3, [r7, #20]
	}
 800d22e:	4618      	mov	r0, r3
 800d230:	3718      	adds	r7, #24
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}
 800d236:	bf00      	nop
 800d238:	240046a4 	.word	0x240046a4
 800d23c:	240046a8 	.word	0x240046a8
 800d240:	240047ac 	.word	0x240047ac

0800d244 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d244:	b580      	push	{r7, lr}
 800d246:	b088      	sub	sp, #32
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
 800d24c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d252:	2301      	movs	r3, #1
 800d254:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	f000 8081 	beq.w	800d360 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d25e:	69bb      	ldr	r3, [r7, #24]
 800d260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d262:	2b00      	cmp	r3, #0
 800d264:	d109      	bne.n	800d27a <vTaskPriorityDisinheritAfterTimeout+0x36>
 800d266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d26a:	f383 8811 	msr	BASEPRI, r3
 800d26e:	f3bf 8f6f 	isb	sy
 800d272:	f3bf 8f4f 	dsb	sy
 800d276:	60fb      	str	r3, [r7, #12]
 800d278:	e7fe      	b.n	800d278 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d27a:	69bb      	ldr	r3, [r7, #24]
 800d27c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d27e:	683a      	ldr	r2, [r7, #0]
 800d280:	429a      	cmp	r2, r3
 800d282:	d902      	bls.n	800d28a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	61fb      	str	r3, [r7, #28]
 800d288:	e002      	b.n	800d290 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d28a:	69bb      	ldr	r3, [r7, #24]
 800d28c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d28e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d290:	69bb      	ldr	r3, [r7, #24]
 800d292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d294:	69fa      	ldr	r2, [r7, #28]
 800d296:	429a      	cmp	r2, r3
 800d298:	d062      	beq.n	800d360 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d29a:	69bb      	ldr	r3, [r7, #24]
 800d29c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d29e:	697a      	ldr	r2, [r7, #20]
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d15d      	bne.n	800d360 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d2a4:	4b30      	ldr	r3, [pc, #192]	; (800d368 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	69ba      	ldr	r2, [r7, #24]
 800d2aa:	429a      	cmp	r2, r3
 800d2ac:	d109      	bne.n	800d2c2 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800d2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2b2:	f383 8811 	msr	BASEPRI, r3
 800d2b6:	f3bf 8f6f 	isb	sy
 800d2ba:	f3bf 8f4f 	dsb	sy
 800d2be:	60bb      	str	r3, [r7, #8]
 800d2c0:	e7fe      	b.n	800d2c0 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d2c2:	69bb      	ldr	r3, [r7, #24]
 800d2c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2c6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d2c8:	69bb      	ldr	r3, [r7, #24]
 800d2ca:	69fa      	ldr	r2, [r7, #28]
 800d2cc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d2ce:	69bb      	ldr	r3, [r7, #24]
 800d2d0:	699b      	ldr	r3, [r3, #24]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	db04      	blt.n	800d2e0 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2d6:	69fb      	ldr	r3, [r7, #28]
 800d2d8:	f1c3 0207 	rsb	r2, r3, #7
 800d2dc:	69bb      	ldr	r3, [r7, #24]
 800d2de:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d2e0:	69bb      	ldr	r3, [r7, #24]
 800d2e2:	6959      	ldr	r1, [r3, #20]
 800d2e4:	693a      	ldr	r2, [r7, #16]
 800d2e6:	4613      	mov	r3, r2
 800d2e8:	009b      	lsls	r3, r3, #2
 800d2ea:	4413      	add	r3, r2
 800d2ec:	009b      	lsls	r3, r3, #2
 800d2ee:	4a1f      	ldr	r2, [pc, #124]	; (800d36c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800d2f0:	4413      	add	r3, r2
 800d2f2:	4299      	cmp	r1, r3
 800d2f4:	d134      	bne.n	800d360 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d2f6:	69bb      	ldr	r3, [r7, #24]
 800d2f8:	3304      	adds	r3, #4
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f7fd ff14 	bl	800b128 <uxListRemove>
 800d300:	4603      	mov	r3, r0
 800d302:	2b00      	cmp	r3, #0
 800d304:	d115      	bne.n	800d332 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d306:	69bb      	ldr	r3, [r7, #24]
 800d308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d30a:	4918      	ldr	r1, [pc, #96]	; (800d36c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800d30c:	4613      	mov	r3, r2
 800d30e:	009b      	lsls	r3, r3, #2
 800d310:	4413      	add	r3, r2
 800d312:	009b      	lsls	r3, r3, #2
 800d314:	440b      	add	r3, r1
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d10a      	bne.n	800d332 <vTaskPriorityDisinheritAfterTimeout+0xee>
 800d31c:	69bb      	ldr	r3, [r7, #24]
 800d31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d320:	2201      	movs	r2, #1
 800d322:	fa02 f303 	lsl.w	r3, r2, r3
 800d326:	43da      	mvns	r2, r3
 800d328:	4b11      	ldr	r3, [pc, #68]	; (800d370 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	4013      	ands	r3, r2
 800d32e:	4a10      	ldr	r2, [pc, #64]	; (800d370 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d330:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d332:	69bb      	ldr	r3, [r7, #24]
 800d334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d336:	2201      	movs	r2, #1
 800d338:	409a      	lsls	r2, r3
 800d33a:	4b0d      	ldr	r3, [pc, #52]	; (800d370 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	4313      	orrs	r3, r2
 800d340:	4a0b      	ldr	r2, [pc, #44]	; (800d370 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d342:	6013      	str	r3, [r2, #0]
 800d344:	69bb      	ldr	r3, [r7, #24]
 800d346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d348:	4613      	mov	r3, r2
 800d34a:	009b      	lsls	r3, r3, #2
 800d34c:	4413      	add	r3, r2
 800d34e:	009b      	lsls	r3, r3, #2
 800d350:	4a06      	ldr	r2, [pc, #24]	; (800d36c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800d352:	441a      	add	r2, r3
 800d354:	69bb      	ldr	r3, [r7, #24]
 800d356:	3304      	adds	r3, #4
 800d358:	4619      	mov	r1, r3
 800d35a:	4610      	mov	r0, r2
 800d35c:	f7fd fe87 	bl	800b06e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d360:	bf00      	nop
 800d362:	3720      	adds	r7, #32
 800d364:	46bd      	mov	sp, r7
 800d366:	bd80      	pop	{r7, pc}
 800d368:	240046a4 	.word	0x240046a4
 800d36c:	240046a8 	.word	0x240046a8
 800d370:	240047ac 	.word	0x240047ac

0800d374 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d374:	b480      	push	{r7}
 800d376:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d378:	4b07      	ldr	r3, [pc, #28]	; (800d398 <pvTaskIncrementMutexHeldCount+0x24>)
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d004      	beq.n	800d38a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d380:	4b05      	ldr	r3, [pc, #20]	; (800d398 <pvTaskIncrementMutexHeldCount+0x24>)
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d386:	3201      	adds	r2, #1
 800d388:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d38a:	4b03      	ldr	r3, [pc, #12]	; (800d398 <pvTaskIncrementMutexHeldCount+0x24>)
 800d38c:	681b      	ldr	r3, [r3, #0]
	}
 800d38e:	4618      	mov	r0, r3
 800d390:	46bd      	mov	sp, r7
 800d392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d396:	4770      	bx	lr
 800d398:	240046a4 	.word	0x240046a4

0800d39c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b084      	sub	sp, #16
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
 800d3a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d3a6:	4b29      	ldr	r3, [pc, #164]	; (800d44c <prvAddCurrentTaskToDelayedList+0xb0>)
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d3ac:	4b28      	ldr	r3, [pc, #160]	; (800d450 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	3304      	adds	r3, #4
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	f7fd feb8 	bl	800b128 <uxListRemove>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d10b      	bne.n	800d3d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d3be:	4b24      	ldr	r3, [pc, #144]	; (800d450 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3c4:	2201      	movs	r2, #1
 800d3c6:	fa02 f303 	lsl.w	r3, r2, r3
 800d3ca:	43da      	mvns	r2, r3
 800d3cc:	4b21      	ldr	r3, [pc, #132]	; (800d454 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4013      	ands	r3, r2
 800d3d2:	4a20      	ldr	r2, [pc, #128]	; (800d454 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d3d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d3dc:	d10a      	bne.n	800d3f4 <prvAddCurrentTaskToDelayedList+0x58>
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d007      	beq.n	800d3f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d3e4:	4b1a      	ldr	r3, [pc, #104]	; (800d450 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	3304      	adds	r3, #4
 800d3ea:	4619      	mov	r1, r3
 800d3ec:	481a      	ldr	r0, [pc, #104]	; (800d458 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d3ee:	f7fd fe3e 	bl	800b06e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d3f2:	e026      	b.n	800d442 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d3f4:	68fa      	ldr	r2, [r7, #12]
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	4413      	add	r3, r2
 800d3fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d3fc:	4b14      	ldr	r3, [pc, #80]	; (800d450 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	68ba      	ldr	r2, [r7, #8]
 800d402:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d404:	68ba      	ldr	r2, [r7, #8]
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	429a      	cmp	r2, r3
 800d40a:	d209      	bcs.n	800d420 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d40c:	4b13      	ldr	r3, [pc, #76]	; (800d45c <prvAddCurrentTaskToDelayedList+0xc0>)
 800d40e:	681a      	ldr	r2, [r3, #0]
 800d410:	4b0f      	ldr	r3, [pc, #60]	; (800d450 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	3304      	adds	r3, #4
 800d416:	4619      	mov	r1, r3
 800d418:	4610      	mov	r0, r2
 800d41a:	f7fd fe4c 	bl	800b0b6 <vListInsert>
}
 800d41e:	e010      	b.n	800d442 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d420:	4b0f      	ldr	r3, [pc, #60]	; (800d460 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d422:	681a      	ldr	r2, [r3, #0]
 800d424:	4b0a      	ldr	r3, [pc, #40]	; (800d450 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	3304      	adds	r3, #4
 800d42a:	4619      	mov	r1, r3
 800d42c:	4610      	mov	r0, r2
 800d42e:	f7fd fe42 	bl	800b0b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d432:	4b0c      	ldr	r3, [pc, #48]	; (800d464 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	68ba      	ldr	r2, [r7, #8]
 800d438:	429a      	cmp	r2, r3
 800d43a:	d202      	bcs.n	800d442 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d43c:	4a09      	ldr	r2, [pc, #36]	; (800d464 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	6013      	str	r3, [r2, #0]
}
 800d442:	bf00      	nop
 800d444:	3710      	adds	r7, #16
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}
 800d44a:	bf00      	nop
 800d44c:	240047a8 	.word	0x240047a8
 800d450:	240046a4 	.word	0x240046a4
 800d454:	240047ac 	.word	0x240047ac
 800d458:	24004790 	.word	0x24004790
 800d45c:	24004760 	.word	0x24004760
 800d460:	2400475c 	.word	0x2400475c
 800d464:	240047c4 	.word	0x240047c4

0800d468 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800d468:	b480      	push	{r7}
 800d46a:	b083      	sub	sp, #12
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	4603      	mov	r3, r0
 800d470:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800d472:	88fb      	ldrh	r3, [r7, #6]
 800d474:	021b      	lsls	r3, r3, #8
 800d476:	b21a      	sxth	r2, r3
 800d478:	88fb      	ldrh	r3, [r7, #6]
 800d47a:	0a1b      	lsrs	r3, r3, #8
 800d47c:	b29b      	uxth	r3, r3
 800d47e:	b21b      	sxth	r3, r3
 800d480:	4313      	orrs	r3, r2
 800d482:	b21b      	sxth	r3, r3
 800d484:	b29b      	uxth	r3, r3
}
 800d486:	4618      	mov	r0, r3
 800d488:	370c      	adds	r7, #12
 800d48a:	46bd      	mov	sp, r7
 800d48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d490:	4770      	bx	lr

0800d492 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800d492:	b480      	push	{r7}
 800d494:	b083      	sub	sp, #12
 800d496:	af00      	add	r7, sp, #0
 800d498:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	061a      	lsls	r2, r3, #24
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	021b      	lsls	r3, r3, #8
 800d4a2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d4a6:	431a      	orrs	r2, r3
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	0a1b      	lsrs	r3, r3, #8
 800d4ac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d4b0:	431a      	orrs	r2, r3
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	0e1b      	lsrs	r3, r3, #24
 800d4b6:	4313      	orrs	r3, r2
}
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	370c      	adds	r7, #12
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c2:	4770      	bx	lr

0800d4c4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b082      	sub	sp, #8
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800d4cc:	4915      	ldr	r1, [pc, #84]	; (800d524 <etharp_free_entry+0x60>)
 800d4ce:	687a      	ldr	r2, [r7, #4]
 800d4d0:	4613      	mov	r3, r2
 800d4d2:	005b      	lsls	r3, r3, #1
 800d4d4:	4413      	add	r3, r2
 800d4d6:	00db      	lsls	r3, r3, #3
 800d4d8:	440b      	add	r3, r1
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d013      	beq.n	800d508 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800d4e0:	4910      	ldr	r1, [pc, #64]	; (800d524 <etharp_free_entry+0x60>)
 800d4e2:	687a      	ldr	r2, [r7, #4]
 800d4e4:	4613      	mov	r3, r2
 800d4e6:	005b      	lsls	r3, r3, #1
 800d4e8:	4413      	add	r3, r2
 800d4ea:	00db      	lsls	r3, r3, #3
 800d4ec:	440b      	add	r3, r1
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	f003 ff4f 	bl	8011394 <pbuf_free>
    arp_table[i].q = NULL;
 800d4f6:	490b      	ldr	r1, [pc, #44]	; (800d524 <etharp_free_entry+0x60>)
 800d4f8:	687a      	ldr	r2, [r7, #4]
 800d4fa:	4613      	mov	r3, r2
 800d4fc:	005b      	lsls	r3, r3, #1
 800d4fe:	4413      	add	r3, r2
 800d500:	00db      	lsls	r3, r3, #3
 800d502:	440b      	add	r3, r1
 800d504:	2200      	movs	r2, #0
 800d506:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800d508:	4906      	ldr	r1, [pc, #24]	; (800d524 <etharp_free_entry+0x60>)
 800d50a:	687a      	ldr	r2, [r7, #4]
 800d50c:	4613      	mov	r3, r2
 800d50e:	005b      	lsls	r3, r3, #1
 800d510:	4413      	add	r3, r2
 800d512:	00db      	lsls	r3, r3, #3
 800d514:	440b      	add	r3, r1
 800d516:	3314      	adds	r3, #20
 800d518:	2200      	movs	r2, #0
 800d51a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800d51c:	bf00      	nop
 800d51e:	3708      	adds	r7, #8
 800d520:	46bd      	mov	sp, r7
 800d522:	bd80      	pop	{r7, pc}
 800d524:	240047d0 	.word	0x240047d0

0800d528 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b082      	sub	sp, #8
 800d52c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d52e:	2300      	movs	r3, #0
 800d530:	607b      	str	r3, [r7, #4]
 800d532:	e096      	b.n	800d662 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800d534:	494f      	ldr	r1, [pc, #316]	; (800d674 <etharp_tmr+0x14c>)
 800d536:	687a      	ldr	r2, [r7, #4]
 800d538:	4613      	mov	r3, r2
 800d53a:	005b      	lsls	r3, r3, #1
 800d53c:	4413      	add	r3, r2
 800d53e:	00db      	lsls	r3, r3, #3
 800d540:	440b      	add	r3, r1
 800d542:	3314      	adds	r3, #20
 800d544:	781b      	ldrb	r3, [r3, #0]
 800d546:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800d548:	78fb      	ldrb	r3, [r7, #3]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	f000 8086 	beq.w	800d65c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800d550:	4948      	ldr	r1, [pc, #288]	; (800d674 <etharp_tmr+0x14c>)
 800d552:	687a      	ldr	r2, [r7, #4]
 800d554:	4613      	mov	r3, r2
 800d556:	005b      	lsls	r3, r3, #1
 800d558:	4413      	add	r3, r2
 800d55a:	00db      	lsls	r3, r3, #3
 800d55c:	440b      	add	r3, r1
 800d55e:	3312      	adds	r3, #18
 800d560:	881b      	ldrh	r3, [r3, #0]
 800d562:	3301      	adds	r3, #1
 800d564:	b298      	uxth	r0, r3
 800d566:	4943      	ldr	r1, [pc, #268]	; (800d674 <etharp_tmr+0x14c>)
 800d568:	687a      	ldr	r2, [r7, #4]
 800d56a:	4613      	mov	r3, r2
 800d56c:	005b      	lsls	r3, r3, #1
 800d56e:	4413      	add	r3, r2
 800d570:	00db      	lsls	r3, r3, #3
 800d572:	440b      	add	r3, r1
 800d574:	3312      	adds	r3, #18
 800d576:	4602      	mov	r2, r0
 800d578:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800d57a:	493e      	ldr	r1, [pc, #248]	; (800d674 <etharp_tmr+0x14c>)
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	4613      	mov	r3, r2
 800d580:	005b      	lsls	r3, r3, #1
 800d582:	4413      	add	r3, r2
 800d584:	00db      	lsls	r3, r3, #3
 800d586:	440b      	add	r3, r1
 800d588:	3312      	adds	r3, #18
 800d58a:	881b      	ldrh	r3, [r3, #0]
 800d58c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800d590:	d215      	bcs.n	800d5be <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800d592:	4938      	ldr	r1, [pc, #224]	; (800d674 <etharp_tmr+0x14c>)
 800d594:	687a      	ldr	r2, [r7, #4]
 800d596:	4613      	mov	r3, r2
 800d598:	005b      	lsls	r3, r3, #1
 800d59a:	4413      	add	r3, r2
 800d59c:	00db      	lsls	r3, r3, #3
 800d59e:	440b      	add	r3, r1
 800d5a0:	3314      	adds	r3, #20
 800d5a2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800d5a4:	2b01      	cmp	r3, #1
 800d5a6:	d10e      	bne.n	800d5c6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800d5a8:	4932      	ldr	r1, [pc, #200]	; (800d674 <etharp_tmr+0x14c>)
 800d5aa:	687a      	ldr	r2, [r7, #4]
 800d5ac:	4613      	mov	r3, r2
 800d5ae:	005b      	lsls	r3, r3, #1
 800d5b0:	4413      	add	r3, r2
 800d5b2:	00db      	lsls	r3, r3, #3
 800d5b4:	440b      	add	r3, r1
 800d5b6:	3312      	adds	r3, #18
 800d5b8:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800d5ba:	2b04      	cmp	r3, #4
 800d5bc:	d903      	bls.n	800d5c6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f7ff ff80 	bl	800d4c4 <etharp_free_entry>
 800d5c4:	e04a      	b.n	800d65c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800d5c6:	492b      	ldr	r1, [pc, #172]	; (800d674 <etharp_tmr+0x14c>)
 800d5c8:	687a      	ldr	r2, [r7, #4]
 800d5ca:	4613      	mov	r3, r2
 800d5cc:	005b      	lsls	r3, r3, #1
 800d5ce:	4413      	add	r3, r2
 800d5d0:	00db      	lsls	r3, r3, #3
 800d5d2:	440b      	add	r3, r1
 800d5d4:	3314      	adds	r3, #20
 800d5d6:	781b      	ldrb	r3, [r3, #0]
 800d5d8:	2b03      	cmp	r3, #3
 800d5da:	d10a      	bne.n	800d5f2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800d5dc:	4925      	ldr	r1, [pc, #148]	; (800d674 <etharp_tmr+0x14c>)
 800d5de:	687a      	ldr	r2, [r7, #4]
 800d5e0:	4613      	mov	r3, r2
 800d5e2:	005b      	lsls	r3, r3, #1
 800d5e4:	4413      	add	r3, r2
 800d5e6:	00db      	lsls	r3, r3, #3
 800d5e8:	440b      	add	r3, r1
 800d5ea:	3314      	adds	r3, #20
 800d5ec:	2204      	movs	r2, #4
 800d5ee:	701a      	strb	r2, [r3, #0]
 800d5f0:	e034      	b.n	800d65c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800d5f2:	4920      	ldr	r1, [pc, #128]	; (800d674 <etharp_tmr+0x14c>)
 800d5f4:	687a      	ldr	r2, [r7, #4]
 800d5f6:	4613      	mov	r3, r2
 800d5f8:	005b      	lsls	r3, r3, #1
 800d5fa:	4413      	add	r3, r2
 800d5fc:	00db      	lsls	r3, r3, #3
 800d5fe:	440b      	add	r3, r1
 800d600:	3314      	adds	r3, #20
 800d602:	781b      	ldrb	r3, [r3, #0]
 800d604:	2b04      	cmp	r3, #4
 800d606:	d10a      	bne.n	800d61e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800d608:	491a      	ldr	r1, [pc, #104]	; (800d674 <etharp_tmr+0x14c>)
 800d60a:	687a      	ldr	r2, [r7, #4]
 800d60c:	4613      	mov	r3, r2
 800d60e:	005b      	lsls	r3, r3, #1
 800d610:	4413      	add	r3, r2
 800d612:	00db      	lsls	r3, r3, #3
 800d614:	440b      	add	r3, r1
 800d616:	3314      	adds	r3, #20
 800d618:	2202      	movs	r2, #2
 800d61a:	701a      	strb	r2, [r3, #0]
 800d61c:	e01e      	b.n	800d65c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800d61e:	4915      	ldr	r1, [pc, #84]	; (800d674 <etharp_tmr+0x14c>)
 800d620:	687a      	ldr	r2, [r7, #4]
 800d622:	4613      	mov	r3, r2
 800d624:	005b      	lsls	r3, r3, #1
 800d626:	4413      	add	r3, r2
 800d628:	00db      	lsls	r3, r3, #3
 800d62a:	440b      	add	r3, r1
 800d62c:	3314      	adds	r3, #20
 800d62e:	781b      	ldrb	r3, [r3, #0]
 800d630:	2b01      	cmp	r3, #1
 800d632:	d113      	bne.n	800d65c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800d634:	490f      	ldr	r1, [pc, #60]	; (800d674 <etharp_tmr+0x14c>)
 800d636:	687a      	ldr	r2, [r7, #4]
 800d638:	4613      	mov	r3, r2
 800d63a:	005b      	lsls	r3, r3, #1
 800d63c:	4413      	add	r3, r2
 800d63e:	00db      	lsls	r3, r3, #3
 800d640:	440b      	add	r3, r1
 800d642:	3308      	adds	r3, #8
 800d644:	6818      	ldr	r0, [r3, #0]
 800d646:	687a      	ldr	r2, [r7, #4]
 800d648:	4613      	mov	r3, r2
 800d64a:	005b      	lsls	r3, r3, #1
 800d64c:	4413      	add	r3, r2
 800d64e:	00db      	lsls	r3, r3, #3
 800d650:	4a08      	ldr	r2, [pc, #32]	; (800d674 <etharp_tmr+0x14c>)
 800d652:	4413      	add	r3, r2
 800d654:	3304      	adds	r3, #4
 800d656:	4619      	mov	r1, r3
 800d658:	f000 fe6e 	bl	800e338 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	3301      	adds	r3, #1
 800d660:	607b      	str	r3, [r7, #4]
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2b09      	cmp	r3, #9
 800d666:	f77f af65 	ble.w	800d534 <etharp_tmr+0xc>
      }
    }
  }
}
 800d66a:	bf00      	nop
 800d66c:	3708      	adds	r7, #8
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}
 800d672:	bf00      	nop
 800d674:	240047d0 	.word	0x240047d0

0800d678 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b08a      	sub	sp, #40	; 0x28
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	60f8      	str	r0, [r7, #12]
 800d680:	460b      	mov	r3, r1
 800d682:	607a      	str	r2, [r7, #4]
 800d684:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800d686:	230a      	movs	r3, #10
 800d688:	84fb      	strh	r3, [r7, #38]	; 0x26
 800d68a:	230a      	movs	r3, #10
 800d68c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 800d68e:	230a      	movs	r3, #10
 800d690:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 800d692:	2300      	movs	r3, #0
 800d694:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800d696:	230a      	movs	r3, #10
 800d698:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800d69a:	2300      	movs	r3, #0
 800d69c:	83bb      	strh	r3, [r7, #28]
 800d69e:	2300      	movs	r3, #0
 800d6a0:	837b      	strh	r3, [r7, #26]
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	843b      	strh	r3, [r7, #32]
 800d6aa:	e0ae      	b.n	800d80a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 800d6ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d6b0:	49a6      	ldr	r1, [pc, #664]	; (800d94c <etharp_find_entry+0x2d4>)
 800d6b2:	4613      	mov	r3, r2
 800d6b4:	005b      	lsls	r3, r3, #1
 800d6b6:	4413      	add	r3, r2
 800d6b8:	00db      	lsls	r3, r3, #3
 800d6ba:	440b      	add	r3, r1
 800d6bc:	3314      	adds	r3, #20
 800d6be:	781b      	ldrb	r3, [r3, #0]
 800d6c0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800d6c2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800d6c6:	2b0a      	cmp	r3, #10
 800d6c8:	d105      	bne.n	800d6d6 <etharp_find_entry+0x5e>
 800d6ca:	7dfb      	ldrb	r3, [r7, #23]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d102      	bne.n	800d6d6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 800d6d0:	8c3b      	ldrh	r3, [r7, #32]
 800d6d2:	847b      	strh	r3, [r7, #34]	; 0x22
 800d6d4:	e095      	b.n	800d802 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800d6d6:	7dfb      	ldrb	r3, [r7, #23]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	f000 8092 	beq.w	800d802 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800d6de:	7dfb      	ldrb	r3, [r7, #23]
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d009      	beq.n	800d6f8 <etharp_find_entry+0x80>
 800d6e4:	7dfb      	ldrb	r3, [r7, #23]
 800d6e6:	2b01      	cmp	r3, #1
 800d6e8:	d806      	bhi.n	800d6f8 <etharp_find_entry+0x80>
 800d6ea:	4b99      	ldr	r3, [pc, #612]	; (800d950 <etharp_find_entry+0x2d8>)
 800d6ec:	f44f 7292 	mov.w	r2, #292	; 0x124
 800d6f0:	4998      	ldr	r1, [pc, #608]	; (800d954 <etharp_find_entry+0x2dc>)
 800d6f2:	4899      	ldr	r0, [pc, #612]	; (800d958 <etharp_find_entry+0x2e0>)
 800d6f4:	f00b fb04 	bl	8018d00 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d020      	beq.n	800d740 <etharp_find_entry+0xc8>
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	6819      	ldr	r1, [r3, #0]
 800d702:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d706:	4891      	ldr	r0, [pc, #580]	; (800d94c <etharp_find_entry+0x2d4>)
 800d708:	4613      	mov	r3, r2
 800d70a:	005b      	lsls	r3, r3, #1
 800d70c:	4413      	add	r3, r2
 800d70e:	00db      	lsls	r3, r3, #3
 800d710:	4403      	add	r3, r0
 800d712:	3304      	adds	r3, #4
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	4299      	cmp	r1, r3
 800d718:	d112      	bne.n	800d740 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d00c      	beq.n	800d73a <etharp_find_entry+0xc2>
 800d720:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d724:	4989      	ldr	r1, [pc, #548]	; (800d94c <etharp_find_entry+0x2d4>)
 800d726:	4613      	mov	r3, r2
 800d728:	005b      	lsls	r3, r3, #1
 800d72a:	4413      	add	r3, r2
 800d72c:	00db      	lsls	r3, r3, #3
 800d72e:	440b      	add	r3, r1
 800d730:	3308      	adds	r3, #8
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	687a      	ldr	r2, [r7, #4]
 800d736:	429a      	cmp	r2, r3
 800d738:	d102      	bne.n	800d740 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800d73a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d73e:	e100      	b.n	800d942 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800d740:	7dfb      	ldrb	r3, [r7, #23]
 800d742:	2b01      	cmp	r3, #1
 800d744:	d140      	bne.n	800d7c8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800d746:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d74a:	4980      	ldr	r1, [pc, #512]	; (800d94c <etharp_find_entry+0x2d4>)
 800d74c:	4613      	mov	r3, r2
 800d74e:	005b      	lsls	r3, r3, #1
 800d750:	4413      	add	r3, r2
 800d752:	00db      	lsls	r3, r3, #3
 800d754:	440b      	add	r3, r1
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d01a      	beq.n	800d792 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800d75c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d760:	497a      	ldr	r1, [pc, #488]	; (800d94c <etharp_find_entry+0x2d4>)
 800d762:	4613      	mov	r3, r2
 800d764:	005b      	lsls	r3, r3, #1
 800d766:	4413      	add	r3, r2
 800d768:	00db      	lsls	r3, r3, #3
 800d76a:	440b      	add	r3, r1
 800d76c:	3312      	adds	r3, #18
 800d76e:	881b      	ldrh	r3, [r3, #0]
 800d770:	8bba      	ldrh	r2, [r7, #28]
 800d772:	429a      	cmp	r2, r3
 800d774:	d845      	bhi.n	800d802 <etharp_find_entry+0x18a>
            old_queue = i;
 800d776:	8c3b      	ldrh	r3, [r7, #32]
 800d778:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800d77a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d77e:	4973      	ldr	r1, [pc, #460]	; (800d94c <etharp_find_entry+0x2d4>)
 800d780:	4613      	mov	r3, r2
 800d782:	005b      	lsls	r3, r3, #1
 800d784:	4413      	add	r3, r2
 800d786:	00db      	lsls	r3, r3, #3
 800d788:	440b      	add	r3, r1
 800d78a:	3312      	adds	r3, #18
 800d78c:	881b      	ldrh	r3, [r3, #0]
 800d78e:	83bb      	strh	r3, [r7, #28]
 800d790:	e037      	b.n	800d802 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800d792:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d796:	496d      	ldr	r1, [pc, #436]	; (800d94c <etharp_find_entry+0x2d4>)
 800d798:	4613      	mov	r3, r2
 800d79a:	005b      	lsls	r3, r3, #1
 800d79c:	4413      	add	r3, r2
 800d79e:	00db      	lsls	r3, r3, #3
 800d7a0:	440b      	add	r3, r1
 800d7a2:	3312      	adds	r3, #18
 800d7a4:	881b      	ldrh	r3, [r3, #0]
 800d7a6:	8b7a      	ldrh	r2, [r7, #26]
 800d7a8:	429a      	cmp	r2, r3
 800d7aa:	d82a      	bhi.n	800d802 <etharp_find_entry+0x18a>
            old_pending = i;
 800d7ac:	8c3b      	ldrh	r3, [r7, #32]
 800d7ae:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 800d7b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7b4:	4965      	ldr	r1, [pc, #404]	; (800d94c <etharp_find_entry+0x2d4>)
 800d7b6:	4613      	mov	r3, r2
 800d7b8:	005b      	lsls	r3, r3, #1
 800d7ba:	4413      	add	r3, r2
 800d7bc:	00db      	lsls	r3, r3, #3
 800d7be:	440b      	add	r3, r1
 800d7c0:	3312      	adds	r3, #18
 800d7c2:	881b      	ldrh	r3, [r3, #0]
 800d7c4:	837b      	strh	r3, [r7, #26]
 800d7c6:	e01c      	b.n	800d802 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800d7c8:	7dfb      	ldrb	r3, [r7, #23]
 800d7ca:	2b01      	cmp	r3, #1
 800d7cc:	d919      	bls.n	800d802 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800d7ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7d2:	495e      	ldr	r1, [pc, #376]	; (800d94c <etharp_find_entry+0x2d4>)
 800d7d4:	4613      	mov	r3, r2
 800d7d6:	005b      	lsls	r3, r3, #1
 800d7d8:	4413      	add	r3, r2
 800d7da:	00db      	lsls	r3, r3, #3
 800d7dc:	440b      	add	r3, r1
 800d7de:	3312      	adds	r3, #18
 800d7e0:	881b      	ldrh	r3, [r3, #0]
 800d7e2:	8b3a      	ldrh	r2, [r7, #24]
 800d7e4:	429a      	cmp	r2, r3
 800d7e6:	d80c      	bhi.n	800d802 <etharp_find_entry+0x18a>
            old_stable = i;
 800d7e8:	8c3b      	ldrh	r3, [r7, #32]
 800d7ea:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 800d7ec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7f0:	4956      	ldr	r1, [pc, #344]	; (800d94c <etharp_find_entry+0x2d4>)
 800d7f2:	4613      	mov	r3, r2
 800d7f4:	005b      	lsls	r3, r3, #1
 800d7f6:	4413      	add	r3, r2
 800d7f8:	00db      	lsls	r3, r3, #3
 800d7fa:	440b      	add	r3, r1
 800d7fc:	3312      	adds	r3, #18
 800d7fe:	881b      	ldrh	r3, [r3, #0]
 800d800:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d802:	8c3b      	ldrh	r3, [r7, #32]
 800d804:	3301      	adds	r3, #1
 800d806:	b29b      	uxth	r3, r3
 800d808:	843b      	strh	r3, [r7, #32]
 800d80a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d80e:	2b09      	cmp	r3, #9
 800d810:	f77f af4c 	ble.w	800d6ac <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800d814:	7afb      	ldrb	r3, [r7, #11]
 800d816:	f003 0302 	and.w	r3, r3, #2
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d108      	bne.n	800d830 <etharp_find_entry+0x1b8>
 800d81e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800d822:	2b0a      	cmp	r3, #10
 800d824:	d107      	bne.n	800d836 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800d826:	7afb      	ldrb	r3, [r7, #11]
 800d828:	f003 0301 	and.w	r3, r3, #1
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d102      	bne.n	800d836 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 800d830:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d834:	e085      	b.n	800d942 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800d836:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800d83a:	2b09      	cmp	r3, #9
 800d83c:	dc02      	bgt.n	800d844 <etharp_find_entry+0x1cc>
    i = empty;
 800d83e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d840:	843b      	strh	r3, [r7, #32]
 800d842:	e039      	b.n	800d8b8 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800d844:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800d848:	2b09      	cmp	r3, #9
 800d84a:	dc14      	bgt.n	800d876 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 800d84c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d84e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800d850:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d854:	493d      	ldr	r1, [pc, #244]	; (800d94c <etharp_find_entry+0x2d4>)
 800d856:	4613      	mov	r3, r2
 800d858:	005b      	lsls	r3, r3, #1
 800d85a:	4413      	add	r3, r2
 800d85c:	00db      	lsls	r3, r3, #3
 800d85e:	440b      	add	r3, r1
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d018      	beq.n	800d898 <etharp_find_entry+0x220>
 800d866:	4b3a      	ldr	r3, [pc, #232]	; (800d950 <etharp_find_entry+0x2d8>)
 800d868:	f240 126d 	movw	r2, #365	; 0x16d
 800d86c:	493b      	ldr	r1, [pc, #236]	; (800d95c <etharp_find_entry+0x2e4>)
 800d86e:	483a      	ldr	r0, [pc, #232]	; (800d958 <etharp_find_entry+0x2e0>)
 800d870:	f00b fa46 	bl	8018d00 <iprintf>
 800d874:	e010      	b.n	800d898 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800d876:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800d87a:	2b09      	cmp	r3, #9
 800d87c:	dc02      	bgt.n	800d884 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 800d87e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d880:	843b      	strh	r3, [r7, #32]
 800d882:	e009      	b.n	800d898 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800d884:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800d888:	2b09      	cmp	r3, #9
 800d88a:	dc02      	bgt.n	800d892 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800d88c:	8bfb      	ldrh	r3, [r7, #30]
 800d88e:	843b      	strh	r3, [r7, #32]
 800d890:	e002      	b.n	800d898 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 800d892:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d896:	e054      	b.n	800d942 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d898:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d89c:	2b09      	cmp	r3, #9
 800d89e:	dd06      	ble.n	800d8ae <etharp_find_entry+0x236>
 800d8a0:	4b2b      	ldr	r3, [pc, #172]	; (800d950 <etharp_find_entry+0x2d8>)
 800d8a2:	f240 127f 	movw	r2, #383	; 0x17f
 800d8a6:	492e      	ldr	r1, [pc, #184]	; (800d960 <etharp_find_entry+0x2e8>)
 800d8a8:	482b      	ldr	r0, [pc, #172]	; (800d958 <etharp_find_entry+0x2e0>)
 800d8aa:	f00b fa29 	bl	8018d00 <iprintf>
    etharp_free_entry(i);
 800d8ae:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7ff fe06 	bl	800d4c4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d8b8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d8bc:	2b09      	cmp	r3, #9
 800d8be:	dd06      	ble.n	800d8ce <etharp_find_entry+0x256>
 800d8c0:	4b23      	ldr	r3, [pc, #140]	; (800d950 <etharp_find_entry+0x2d8>)
 800d8c2:	f240 1283 	movw	r2, #387	; 0x183
 800d8c6:	4926      	ldr	r1, [pc, #152]	; (800d960 <etharp_find_entry+0x2e8>)
 800d8c8:	4823      	ldr	r0, [pc, #140]	; (800d958 <etharp_find_entry+0x2e0>)
 800d8ca:	f00b fa19 	bl	8018d00 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800d8ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d8d2:	491e      	ldr	r1, [pc, #120]	; (800d94c <etharp_find_entry+0x2d4>)
 800d8d4:	4613      	mov	r3, r2
 800d8d6:	005b      	lsls	r3, r3, #1
 800d8d8:	4413      	add	r3, r2
 800d8da:	00db      	lsls	r3, r3, #3
 800d8dc:	440b      	add	r3, r1
 800d8de:	3314      	adds	r3, #20
 800d8e0:	781b      	ldrb	r3, [r3, #0]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d006      	beq.n	800d8f4 <etharp_find_entry+0x27c>
 800d8e6:	4b1a      	ldr	r3, [pc, #104]	; (800d950 <etharp_find_entry+0x2d8>)
 800d8e8:	f240 1285 	movw	r2, #389	; 0x185
 800d8ec:	491d      	ldr	r1, [pc, #116]	; (800d964 <etharp_find_entry+0x2ec>)
 800d8ee:	481a      	ldr	r0, [pc, #104]	; (800d958 <etharp_find_entry+0x2e0>)
 800d8f0:	f00b fa06 	bl	8018d00 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d00b      	beq.n	800d912 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800d8fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	6819      	ldr	r1, [r3, #0]
 800d902:	4812      	ldr	r0, [pc, #72]	; (800d94c <etharp_find_entry+0x2d4>)
 800d904:	4613      	mov	r3, r2
 800d906:	005b      	lsls	r3, r3, #1
 800d908:	4413      	add	r3, r2
 800d90a:	00db      	lsls	r3, r3, #3
 800d90c:	4403      	add	r3, r0
 800d90e:	3304      	adds	r3, #4
 800d910:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800d912:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d916:	490d      	ldr	r1, [pc, #52]	; (800d94c <etharp_find_entry+0x2d4>)
 800d918:	4613      	mov	r3, r2
 800d91a:	005b      	lsls	r3, r3, #1
 800d91c:	4413      	add	r3, r2
 800d91e:	00db      	lsls	r3, r3, #3
 800d920:	440b      	add	r3, r1
 800d922:	3312      	adds	r3, #18
 800d924:	2200      	movs	r2, #0
 800d926:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800d928:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d92c:	4907      	ldr	r1, [pc, #28]	; (800d94c <etharp_find_entry+0x2d4>)
 800d92e:	4613      	mov	r3, r2
 800d930:	005b      	lsls	r3, r3, #1
 800d932:	4413      	add	r3, r2
 800d934:	00db      	lsls	r3, r3, #3
 800d936:	440b      	add	r3, r1
 800d938:	3308      	adds	r3, #8
 800d93a:	687a      	ldr	r2, [r7, #4]
 800d93c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 800d93e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 800d942:	4618      	mov	r0, r3
 800d944:	3728      	adds	r7, #40	; 0x28
 800d946:	46bd      	mov	sp, r7
 800d948:	bd80      	pop	{r7, pc}
 800d94a:	bf00      	nop
 800d94c:	240047d0 	.word	0x240047d0
 800d950:	0801af90 	.word	0x0801af90
 800d954:	0801afe4 	.word	0x0801afe4
 800d958:	0801b024 	.word	0x0801b024
 800d95c:	0801b04c 	.word	0x0801b04c
 800d960:	0801b064 	.word	0x0801b064
 800d964:	0801b078 	.word	0x0801b078

0800d968 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b088      	sub	sp, #32
 800d96c:	af02      	add	r7, sp, #8
 800d96e:	60f8      	str	r0, [r7, #12]
 800d970:	60b9      	str	r1, [r7, #8]
 800d972:	607a      	str	r2, [r7, #4]
 800d974:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800d97c:	2b06      	cmp	r3, #6
 800d97e:	d006      	beq.n	800d98e <etharp_update_arp_entry+0x26>
 800d980:	4b48      	ldr	r3, [pc, #288]	; (800daa4 <etharp_update_arp_entry+0x13c>)
 800d982:	f240 12a9 	movw	r2, #425	; 0x1a9
 800d986:	4948      	ldr	r1, [pc, #288]	; (800daa8 <etharp_update_arp_entry+0x140>)
 800d988:	4848      	ldr	r0, [pc, #288]	; (800daac <etharp_update_arp_entry+0x144>)
 800d98a:	f00b f9b9 	bl	8018d00 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d012      	beq.n	800d9ba <etharp_update_arp_entry+0x52>
 800d994:	68bb      	ldr	r3, [r7, #8]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d00e      	beq.n	800d9ba <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	68f9      	ldr	r1, [r7, #12]
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f001 facc 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 800d9a8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d105      	bne.n	800d9ba <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800d9ae:	68bb      	ldr	r3, [r7, #8]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d9b6:	2be0      	cmp	r3, #224	; 0xe0
 800d9b8:	d102      	bne.n	800d9c0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d9ba:	f06f 030f 	mvn.w	r3, #15
 800d9be:	e06c      	b.n	800da9a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800d9c0:	78fb      	ldrb	r3, [r7, #3]
 800d9c2:	68fa      	ldr	r2, [r7, #12]
 800d9c4:	4619      	mov	r1, r3
 800d9c6:	68b8      	ldr	r0, [r7, #8]
 800d9c8:	f7ff fe56 	bl	800d678 <etharp_find_entry>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 800d9d0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	da02      	bge.n	800d9de <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800d9d8:	8afb      	ldrh	r3, [r7, #22]
 800d9da:	b25b      	sxtb	r3, r3
 800d9dc:	e05d      	b.n	800da9a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800d9de:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d9e2:	4933      	ldr	r1, [pc, #204]	; (800dab0 <etharp_update_arp_entry+0x148>)
 800d9e4:	4613      	mov	r3, r2
 800d9e6:	005b      	lsls	r3, r3, #1
 800d9e8:	4413      	add	r3, r2
 800d9ea:	00db      	lsls	r3, r3, #3
 800d9ec:	440b      	add	r3, r1
 800d9ee:	3314      	adds	r3, #20
 800d9f0:	2202      	movs	r2, #2
 800d9f2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800d9f4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d9f8:	492d      	ldr	r1, [pc, #180]	; (800dab0 <etharp_update_arp_entry+0x148>)
 800d9fa:	4613      	mov	r3, r2
 800d9fc:	005b      	lsls	r3, r3, #1
 800d9fe:	4413      	add	r3, r2
 800da00:	00db      	lsls	r3, r3, #3
 800da02:	440b      	add	r3, r1
 800da04:	3308      	adds	r3, #8
 800da06:	68fa      	ldr	r2, [r7, #12]
 800da08:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800da0a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da0e:	4613      	mov	r3, r2
 800da10:	005b      	lsls	r3, r3, #1
 800da12:	4413      	add	r3, r2
 800da14:	00db      	lsls	r3, r3, #3
 800da16:	3308      	adds	r3, #8
 800da18:	4a25      	ldr	r2, [pc, #148]	; (800dab0 <etharp_update_arp_entry+0x148>)
 800da1a:	4413      	add	r3, r2
 800da1c:	3304      	adds	r3, #4
 800da1e:	2206      	movs	r2, #6
 800da20:	6879      	ldr	r1, [r7, #4]
 800da22:	4618      	mov	r0, r3
 800da24:	f00a fd07 	bl	8018436 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800da28:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da2c:	4920      	ldr	r1, [pc, #128]	; (800dab0 <etharp_update_arp_entry+0x148>)
 800da2e:	4613      	mov	r3, r2
 800da30:	005b      	lsls	r3, r3, #1
 800da32:	4413      	add	r3, r2
 800da34:	00db      	lsls	r3, r3, #3
 800da36:	440b      	add	r3, r1
 800da38:	3312      	adds	r3, #18
 800da3a:	2200      	movs	r2, #0
 800da3c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800da3e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da42:	491b      	ldr	r1, [pc, #108]	; (800dab0 <etharp_update_arp_entry+0x148>)
 800da44:	4613      	mov	r3, r2
 800da46:	005b      	lsls	r3, r3, #1
 800da48:	4413      	add	r3, r2
 800da4a:	00db      	lsls	r3, r3, #3
 800da4c:	440b      	add	r3, r1
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d021      	beq.n	800da98 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800da54:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da58:	4915      	ldr	r1, [pc, #84]	; (800dab0 <etharp_update_arp_entry+0x148>)
 800da5a:	4613      	mov	r3, r2
 800da5c:	005b      	lsls	r3, r3, #1
 800da5e:	4413      	add	r3, r2
 800da60:	00db      	lsls	r3, r3, #3
 800da62:	440b      	add	r3, r1
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800da68:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da6c:	4910      	ldr	r1, [pc, #64]	; (800dab0 <etharp_update_arp_entry+0x148>)
 800da6e:	4613      	mov	r3, r2
 800da70:	005b      	lsls	r3, r3, #1
 800da72:	4413      	add	r3, r2
 800da74:	00db      	lsls	r3, r3, #3
 800da76:	440b      	add	r3, r1
 800da78:	2200      	movs	r2, #0
 800da7a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 800da82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800da86:	9300      	str	r3, [sp, #0]
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	6939      	ldr	r1, [r7, #16]
 800da8c:	68f8      	ldr	r0, [r7, #12]
 800da8e:	f000 fcf3 	bl	800e478 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800da92:	6938      	ldr	r0, [r7, #16]
 800da94:	f003 fc7e 	bl	8011394 <pbuf_free>
  }
  return ERR_OK;
 800da98:	2300      	movs	r3, #0
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3718      	adds	r7, #24
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}
 800daa2:	bf00      	nop
 800daa4:	0801af90 	.word	0x0801af90
 800daa8:	0801b0a4 	.word	0x0801b0a4
 800daac:	0801b024 	.word	0x0801b024
 800dab0:	240047d0 	.word	0x240047d0

0800dab4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b084      	sub	sp, #16
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800dabc:	2300      	movs	r3, #0
 800dabe:	60fb      	str	r3, [r7, #12]
 800dac0:	e01e      	b.n	800db00 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 800dac2:	4913      	ldr	r1, [pc, #76]	; (800db10 <etharp_cleanup_netif+0x5c>)
 800dac4:	68fa      	ldr	r2, [r7, #12]
 800dac6:	4613      	mov	r3, r2
 800dac8:	005b      	lsls	r3, r3, #1
 800daca:	4413      	add	r3, r2
 800dacc:	00db      	lsls	r3, r3, #3
 800dace:	440b      	add	r3, r1
 800dad0:	3314      	adds	r3, #20
 800dad2:	781b      	ldrb	r3, [r3, #0]
 800dad4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800dad6:	7afb      	ldrb	r3, [r7, #11]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d00e      	beq.n	800dafa <etharp_cleanup_netif+0x46>
 800dadc:	490c      	ldr	r1, [pc, #48]	; (800db10 <etharp_cleanup_netif+0x5c>)
 800dade:	68fa      	ldr	r2, [r7, #12]
 800dae0:	4613      	mov	r3, r2
 800dae2:	005b      	lsls	r3, r3, #1
 800dae4:	4413      	add	r3, r2
 800dae6:	00db      	lsls	r3, r3, #3
 800dae8:	440b      	add	r3, r1
 800daea:	3308      	adds	r3, #8
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	687a      	ldr	r2, [r7, #4]
 800daf0:	429a      	cmp	r2, r3
 800daf2:	d102      	bne.n	800dafa <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 800daf4:	68f8      	ldr	r0, [r7, #12]
 800daf6:	f7ff fce5 	bl	800d4c4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	3301      	adds	r3, #1
 800dafe:	60fb      	str	r3, [r7, #12]
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	2b09      	cmp	r3, #9
 800db04:	dddd      	ble.n	800dac2 <etharp_cleanup_netif+0xe>
    }
  }
}
 800db06:	bf00      	nop
 800db08:	3710      	adds	r7, #16
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}
 800db0e:	bf00      	nop
 800db10:	240047d0 	.word	0x240047d0

0800db14 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800db14:	b5b0      	push	{r4, r5, r7, lr}
 800db16:	b08a      	sub	sp, #40	; 0x28
 800db18:	af04      	add	r7, sp, #16
 800db1a:	6078      	str	r0, [r7, #4]
 800db1c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d107      	bne.n	800db34 <etharp_input+0x20>
 800db24:	4b3d      	ldr	r3, [pc, #244]	; (800dc1c <etharp_input+0x108>)
 800db26:	f240 228a 	movw	r2, #650	; 0x28a
 800db2a:	493d      	ldr	r1, [pc, #244]	; (800dc20 <etharp_input+0x10c>)
 800db2c:	483d      	ldr	r0, [pc, #244]	; (800dc24 <etharp_input+0x110>)
 800db2e:	f00b f8e7 	bl	8018d00 <iprintf>
 800db32:	e06f      	b.n	800dc14 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	685b      	ldr	r3, [r3, #4]
 800db38:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800db3a:	693b      	ldr	r3, [r7, #16]
 800db3c:	881b      	ldrh	r3, [r3, #0]
 800db3e:	b29b      	uxth	r3, r3
 800db40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800db44:	d10c      	bne.n	800db60 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800db46:	693b      	ldr	r3, [r7, #16]
 800db48:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800db4a:	2b06      	cmp	r3, #6
 800db4c:	d108      	bne.n	800db60 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800db4e:	693b      	ldr	r3, [r7, #16]
 800db50:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800db52:	2b04      	cmp	r3, #4
 800db54:	d104      	bne.n	800db60 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800db56:	693b      	ldr	r3, [r7, #16]
 800db58:	885b      	ldrh	r3, [r3, #2]
 800db5a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800db5c:	2b08      	cmp	r3, #8
 800db5e:	d003      	beq.n	800db68 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f003 fc17 	bl	8011394 <pbuf_free>
    return;
 800db66:	e055      	b.n	800dc14 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800db68:	693b      	ldr	r3, [r7, #16]
 800db6a:	330e      	adds	r3, #14
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	3318      	adds	r3, #24
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	3304      	adds	r3, #4
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d102      	bne.n	800db88 <etharp_input+0x74>
    for_us = 0;
 800db82:	2300      	movs	r3, #0
 800db84:	75fb      	strb	r3, [r7, #23]
 800db86:	e009      	b.n	800db9c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800db88:	68ba      	ldr	r2, [r7, #8]
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	3304      	adds	r3, #4
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	429a      	cmp	r2, r3
 800db92:	bf0c      	ite	eq
 800db94:	2301      	moveq	r3, #1
 800db96:	2300      	movne	r3, #0
 800db98:	b2db      	uxtb	r3, r3
 800db9a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800db9c:	693b      	ldr	r3, [r7, #16]
 800db9e:	f103 0208 	add.w	r2, r3, #8
 800dba2:	7dfb      	ldrb	r3, [r7, #23]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d001      	beq.n	800dbac <etharp_input+0x98>
 800dba8:	2301      	movs	r3, #1
 800dbaa:	e000      	b.n	800dbae <etharp_input+0x9a>
 800dbac:	2302      	movs	r3, #2
 800dbae:	f107 010c 	add.w	r1, r7, #12
 800dbb2:	6838      	ldr	r0, [r7, #0]
 800dbb4:	f7ff fed8 	bl	800d968 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	88db      	ldrh	r3, [r3, #6]
 800dbbc:	b29b      	uxth	r3, r3
 800dbbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dbc2:	d003      	beq.n	800dbcc <etharp_input+0xb8>
 800dbc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dbc8:	d01e      	beq.n	800dc08 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800dbca:	e020      	b.n	800dc0e <etharp_input+0xfa>
      if (for_us) {
 800dbcc:	7dfb      	ldrb	r3, [r7, #23]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d01c      	beq.n	800dc0c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	f103 0026 	add.w	r0, r3, #38	; 0x26
 800dbd8:	693b      	ldr	r3, [r7, #16]
 800dbda:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800dbde:	683b      	ldr	r3, [r7, #0]
 800dbe0:	f103 0526 	add.w	r5, r3, #38	; 0x26
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800dbe8:	693a      	ldr	r2, [r7, #16]
 800dbea:	3208      	adds	r2, #8
        etharp_raw(netif,
 800dbec:	2102      	movs	r1, #2
 800dbee:	9103      	str	r1, [sp, #12]
 800dbf0:	f107 010c 	add.w	r1, r7, #12
 800dbf4:	9102      	str	r1, [sp, #8]
 800dbf6:	9201      	str	r2, [sp, #4]
 800dbf8:	9300      	str	r3, [sp, #0]
 800dbfa:	462b      	mov	r3, r5
 800dbfc:	4622      	mov	r2, r4
 800dbfe:	4601      	mov	r1, r0
 800dc00:	6838      	ldr	r0, [r7, #0]
 800dc02:	f000 faeb 	bl	800e1dc <etharp_raw>
      break;
 800dc06:	e001      	b.n	800dc0c <etharp_input+0xf8>
      break;
 800dc08:	bf00      	nop
 800dc0a:	e000      	b.n	800dc0e <etharp_input+0xfa>
      break;
 800dc0c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f003 fbc0 	bl	8011394 <pbuf_free>
}
 800dc14:	3718      	adds	r7, #24
 800dc16:	46bd      	mov	sp, r7
 800dc18:	bdb0      	pop	{r4, r5, r7, pc}
 800dc1a:	bf00      	nop
 800dc1c:	0801af90 	.word	0x0801af90
 800dc20:	0801b0fc 	.word	0x0801b0fc
 800dc24:	0801b024 	.word	0x0801b024

0800dc28 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b086      	sub	sp, #24
 800dc2c:	af02      	add	r7, sp, #8
 800dc2e:	60f8      	str	r0, [r7, #12]
 800dc30:	60b9      	str	r1, [r7, #8]
 800dc32:	4613      	mov	r3, r2
 800dc34:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800dc36:	79fa      	ldrb	r2, [r7, #7]
 800dc38:	4944      	ldr	r1, [pc, #272]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dc3a:	4613      	mov	r3, r2
 800dc3c:	005b      	lsls	r3, r3, #1
 800dc3e:	4413      	add	r3, r2
 800dc40:	00db      	lsls	r3, r3, #3
 800dc42:	440b      	add	r3, r1
 800dc44:	3314      	adds	r3, #20
 800dc46:	781b      	ldrb	r3, [r3, #0]
 800dc48:	2b01      	cmp	r3, #1
 800dc4a:	d806      	bhi.n	800dc5a <etharp_output_to_arp_index+0x32>
 800dc4c:	4b40      	ldr	r3, [pc, #256]	; (800dd50 <etharp_output_to_arp_index+0x128>)
 800dc4e:	f240 22ef 	movw	r2, #751	; 0x2ef
 800dc52:	4940      	ldr	r1, [pc, #256]	; (800dd54 <etharp_output_to_arp_index+0x12c>)
 800dc54:	4840      	ldr	r0, [pc, #256]	; (800dd58 <etharp_output_to_arp_index+0x130>)
 800dc56:	f00b f853 	bl	8018d00 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800dc5a:	79fa      	ldrb	r2, [r7, #7]
 800dc5c:	493b      	ldr	r1, [pc, #236]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dc5e:	4613      	mov	r3, r2
 800dc60:	005b      	lsls	r3, r3, #1
 800dc62:	4413      	add	r3, r2
 800dc64:	00db      	lsls	r3, r3, #3
 800dc66:	440b      	add	r3, r1
 800dc68:	3314      	adds	r3, #20
 800dc6a:	781b      	ldrb	r3, [r3, #0]
 800dc6c:	2b02      	cmp	r3, #2
 800dc6e:	d153      	bne.n	800dd18 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800dc70:	79fa      	ldrb	r2, [r7, #7]
 800dc72:	4936      	ldr	r1, [pc, #216]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dc74:	4613      	mov	r3, r2
 800dc76:	005b      	lsls	r3, r3, #1
 800dc78:	4413      	add	r3, r2
 800dc7a:	00db      	lsls	r3, r3, #3
 800dc7c:	440b      	add	r3, r1
 800dc7e:	3312      	adds	r3, #18
 800dc80:	881b      	ldrh	r3, [r3, #0]
 800dc82:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800dc86:	d919      	bls.n	800dcbc <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800dc88:	79fa      	ldrb	r2, [r7, #7]
 800dc8a:	4613      	mov	r3, r2
 800dc8c:	005b      	lsls	r3, r3, #1
 800dc8e:	4413      	add	r3, r2
 800dc90:	00db      	lsls	r3, r3, #3
 800dc92:	4a2e      	ldr	r2, [pc, #184]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dc94:	4413      	add	r3, r2
 800dc96:	3304      	adds	r3, #4
 800dc98:	4619      	mov	r1, r3
 800dc9a:	68f8      	ldr	r0, [r7, #12]
 800dc9c:	f000 fb4c 	bl	800e338 <etharp_request>
 800dca0:	4603      	mov	r3, r0
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d138      	bne.n	800dd18 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800dca6:	79fa      	ldrb	r2, [r7, #7]
 800dca8:	4928      	ldr	r1, [pc, #160]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dcaa:	4613      	mov	r3, r2
 800dcac:	005b      	lsls	r3, r3, #1
 800dcae:	4413      	add	r3, r2
 800dcb0:	00db      	lsls	r3, r3, #3
 800dcb2:	440b      	add	r3, r1
 800dcb4:	3314      	adds	r3, #20
 800dcb6:	2203      	movs	r2, #3
 800dcb8:	701a      	strb	r2, [r3, #0]
 800dcba:	e02d      	b.n	800dd18 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800dcbc:	79fa      	ldrb	r2, [r7, #7]
 800dcbe:	4923      	ldr	r1, [pc, #140]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dcc0:	4613      	mov	r3, r2
 800dcc2:	005b      	lsls	r3, r3, #1
 800dcc4:	4413      	add	r3, r2
 800dcc6:	00db      	lsls	r3, r3, #3
 800dcc8:	440b      	add	r3, r1
 800dcca:	3312      	adds	r3, #18
 800dccc:	881b      	ldrh	r3, [r3, #0]
 800dcce:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800dcd2:	d321      	bcc.n	800dd18 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800dcd4:	79fa      	ldrb	r2, [r7, #7]
 800dcd6:	4613      	mov	r3, r2
 800dcd8:	005b      	lsls	r3, r3, #1
 800dcda:	4413      	add	r3, r2
 800dcdc:	00db      	lsls	r3, r3, #3
 800dcde:	4a1b      	ldr	r2, [pc, #108]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dce0:	4413      	add	r3, r2
 800dce2:	1d19      	adds	r1, r3, #4
 800dce4:	79fa      	ldrb	r2, [r7, #7]
 800dce6:	4613      	mov	r3, r2
 800dce8:	005b      	lsls	r3, r3, #1
 800dcea:	4413      	add	r3, r2
 800dcec:	00db      	lsls	r3, r3, #3
 800dcee:	3308      	adds	r3, #8
 800dcf0:	4a16      	ldr	r2, [pc, #88]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dcf2:	4413      	add	r3, r2
 800dcf4:	3304      	adds	r3, #4
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	68f8      	ldr	r0, [r7, #12]
 800dcfa:	f000 fafb 	bl	800e2f4 <etharp_request_dst>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d109      	bne.n	800dd18 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800dd04:	79fa      	ldrb	r2, [r7, #7]
 800dd06:	4911      	ldr	r1, [pc, #68]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dd08:	4613      	mov	r3, r2
 800dd0a:	005b      	lsls	r3, r3, #1
 800dd0c:	4413      	add	r3, r2
 800dd0e:	00db      	lsls	r3, r3, #3
 800dd10:	440b      	add	r3, r1
 800dd12:	3314      	adds	r3, #20
 800dd14:	2203      	movs	r2, #3
 800dd16:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	f103 0126 	add.w	r1, r3, #38	; 0x26
 800dd1e:	79fa      	ldrb	r2, [r7, #7]
 800dd20:	4613      	mov	r3, r2
 800dd22:	005b      	lsls	r3, r3, #1
 800dd24:	4413      	add	r3, r2
 800dd26:	00db      	lsls	r3, r3, #3
 800dd28:	3308      	adds	r3, #8
 800dd2a:	4a08      	ldr	r2, [pc, #32]	; (800dd4c <etharp_output_to_arp_index+0x124>)
 800dd2c:	4413      	add	r3, r2
 800dd2e:	1d1a      	adds	r2, r3, #4
 800dd30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dd34:	9300      	str	r3, [sp, #0]
 800dd36:	4613      	mov	r3, r2
 800dd38:	460a      	mov	r2, r1
 800dd3a:	68b9      	ldr	r1, [r7, #8]
 800dd3c:	68f8      	ldr	r0, [r7, #12]
 800dd3e:	f000 fb9b 	bl	800e478 <ethernet_output>
 800dd42:	4603      	mov	r3, r0
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3710      	adds	r7, #16
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}
 800dd4c:	240047d0 	.word	0x240047d0
 800dd50:	0801af90 	.word	0x0801af90
 800dd54:	0801b11c 	.word	0x0801b11c
 800dd58:	0801b024 	.word	0x0801b024

0800dd5c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	b08a      	sub	sp, #40	; 0x28
 800dd60:	af02      	add	r7, sp, #8
 800dd62:	60f8      	str	r0, [r7, #12]
 800dd64:	60b9      	str	r1, [r7, #8]
 800dd66:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d106      	bne.n	800dd80 <etharp_output+0x24>
 800dd72:	4b73      	ldr	r3, [pc, #460]	; (800df40 <etharp_output+0x1e4>)
 800dd74:	f240 321e 	movw	r2, #798	; 0x31e
 800dd78:	4972      	ldr	r1, [pc, #456]	; (800df44 <etharp_output+0x1e8>)
 800dd7a:	4873      	ldr	r0, [pc, #460]	; (800df48 <etharp_output+0x1ec>)
 800dd7c:	f00a ffc0 	bl	8018d00 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d106      	bne.n	800dd94 <etharp_output+0x38>
 800dd86:	4b6e      	ldr	r3, [pc, #440]	; (800df40 <etharp_output+0x1e4>)
 800dd88:	f240 321f 	movw	r2, #799	; 0x31f
 800dd8c:	496f      	ldr	r1, [pc, #444]	; (800df4c <etharp_output+0x1f0>)
 800dd8e:	486e      	ldr	r0, [pc, #440]	; (800df48 <etharp_output+0x1ec>)
 800dd90:	f00a ffb6 	bl	8018d00 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d106      	bne.n	800dda8 <etharp_output+0x4c>
 800dd9a:	4b69      	ldr	r3, [pc, #420]	; (800df40 <etharp_output+0x1e4>)
 800dd9c:	f44f 7248 	mov.w	r2, #800	; 0x320
 800dda0:	496b      	ldr	r1, [pc, #428]	; (800df50 <etharp_output+0x1f4>)
 800dda2:	4869      	ldr	r0, [pc, #420]	; (800df48 <etharp_output+0x1ec>)
 800dda4:	f00a ffac 	bl	8018d00 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	68f9      	ldr	r1, [r7, #12]
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f001 f8c6 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d002      	beq.n	800ddc0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800ddba:	4b66      	ldr	r3, [pc, #408]	; (800df54 <etharp_output+0x1f8>)
 800ddbc:	61fb      	str	r3, [r7, #28]
 800ddbe:	e0af      	b.n	800df20 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ddc8:	2be0      	cmp	r3, #224	; 0xe0
 800ddca:	d118      	bne.n	800ddfe <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800ddcc:	2301      	movs	r3, #1
 800ddce:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800ddd4:	235e      	movs	r3, #94	; 0x5e
 800ddd6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	3301      	adds	r3, #1
 800dddc:	781b      	ldrb	r3, [r3, #0]
 800ddde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dde2:	b2db      	uxtb	r3, r3
 800dde4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	3302      	adds	r3, #2
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	3303      	adds	r3, #3
 800ddf2:	781b      	ldrb	r3, [r3, #0]
 800ddf4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800ddf6:	f107 0310 	add.w	r3, r7, #16
 800ddfa:	61fb      	str	r3, [r7, #28]
 800ddfc:	e090      	b.n	800df20 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	681a      	ldr	r2, [r3, #0]
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	3304      	adds	r3, #4
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	405a      	eors	r2, r3
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	3308      	adds	r3, #8
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	4013      	ands	r3, r2
 800de12:	2b00      	cmp	r3, #0
 800de14:	d012      	beq.n	800de3c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800de1c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800de20:	4293      	cmp	r3, r2
 800de22:	d00b      	beq.n	800de3c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	330c      	adds	r3, #12
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d003      	beq.n	800de36 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	330c      	adds	r3, #12
 800de32:	61bb      	str	r3, [r7, #24]
 800de34:	e002      	b.n	800de3c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800de36:	f06f 0303 	mvn.w	r3, #3
 800de3a:	e07d      	b.n	800df38 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800de3c:	4b46      	ldr	r3, [pc, #280]	; (800df58 <etharp_output+0x1fc>)
 800de3e:	781b      	ldrb	r3, [r3, #0]
 800de40:	4619      	mov	r1, r3
 800de42:	4a46      	ldr	r2, [pc, #280]	; (800df5c <etharp_output+0x200>)
 800de44:	460b      	mov	r3, r1
 800de46:	005b      	lsls	r3, r3, #1
 800de48:	440b      	add	r3, r1
 800de4a:	00db      	lsls	r3, r3, #3
 800de4c:	4413      	add	r3, r2
 800de4e:	3314      	adds	r3, #20
 800de50:	781b      	ldrb	r3, [r3, #0]
 800de52:	2b01      	cmp	r3, #1
 800de54:	d925      	bls.n	800dea2 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800de56:	4b40      	ldr	r3, [pc, #256]	; (800df58 <etharp_output+0x1fc>)
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	4619      	mov	r1, r3
 800de5c:	4a3f      	ldr	r2, [pc, #252]	; (800df5c <etharp_output+0x200>)
 800de5e:	460b      	mov	r3, r1
 800de60:	005b      	lsls	r3, r3, #1
 800de62:	440b      	add	r3, r1
 800de64:	00db      	lsls	r3, r3, #3
 800de66:	4413      	add	r3, r2
 800de68:	3308      	adds	r3, #8
 800de6a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800de6c:	68fa      	ldr	r2, [r7, #12]
 800de6e:	429a      	cmp	r2, r3
 800de70:	d117      	bne.n	800dea2 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800de72:	69bb      	ldr	r3, [r7, #24]
 800de74:	681a      	ldr	r2, [r3, #0]
 800de76:	4b38      	ldr	r3, [pc, #224]	; (800df58 <etharp_output+0x1fc>)
 800de78:	781b      	ldrb	r3, [r3, #0]
 800de7a:	4618      	mov	r0, r3
 800de7c:	4937      	ldr	r1, [pc, #220]	; (800df5c <etharp_output+0x200>)
 800de7e:	4603      	mov	r3, r0
 800de80:	005b      	lsls	r3, r3, #1
 800de82:	4403      	add	r3, r0
 800de84:	00db      	lsls	r3, r3, #3
 800de86:	440b      	add	r3, r1
 800de88:	3304      	adds	r3, #4
 800de8a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d108      	bne.n	800dea2 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800de90:	4b31      	ldr	r3, [pc, #196]	; (800df58 <etharp_output+0x1fc>)
 800de92:	781b      	ldrb	r3, [r3, #0]
 800de94:	461a      	mov	r2, r3
 800de96:	68b9      	ldr	r1, [r7, #8]
 800de98:	68f8      	ldr	r0, [r7, #12]
 800de9a:	f7ff fec5 	bl	800dc28 <etharp_output_to_arp_index>
 800de9e:	4603      	mov	r3, r0
 800dea0:	e04a      	b.n	800df38 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800dea2:	2300      	movs	r3, #0
 800dea4:	75fb      	strb	r3, [r7, #23]
 800dea6:	e031      	b.n	800df0c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800dea8:	7dfa      	ldrb	r2, [r7, #23]
 800deaa:	492c      	ldr	r1, [pc, #176]	; (800df5c <etharp_output+0x200>)
 800deac:	4613      	mov	r3, r2
 800deae:	005b      	lsls	r3, r3, #1
 800deb0:	4413      	add	r3, r2
 800deb2:	00db      	lsls	r3, r3, #3
 800deb4:	440b      	add	r3, r1
 800deb6:	3314      	adds	r3, #20
 800deb8:	781b      	ldrb	r3, [r3, #0]
 800deba:	2b01      	cmp	r3, #1
 800debc:	d923      	bls.n	800df06 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 800debe:	7dfa      	ldrb	r2, [r7, #23]
 800dec0:	4926      	ldr	r1, [pc, #152]	; (800df5c <etharp_output+0x200>)
 800dec2:	4613      	mov	r3, r2
 800dec4:	005b      	lsls	r3, r3, #1
 800dec6:	4413      	add	r3, r2
 800dec8:	00db      	lsls	r3, r3, #3
 800deca:	440b      	add	r3, r1
 800decc:	3308      	adds	r3, #8
 800dece:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800ded0:	68fa      	ldr	r2, [r7, #12]
 800ded2:	429a      	cmp	r2, r3
 800ded4:	d117      	bne.n	800df06 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800ded6:	69bb      	ldr	r3, [r7, #24]
 800ded8:	6819      	ldr	r1, [r3, #0]
 800deda:	7dfa      	ldrb	r2, [r7, #23]
 800dedc:	481f      	ldr	r0, [pc, #124]	; (800df5c <etharp_output+0x200>)
 800dede:	4613      	mov	r3, r2
 800dee0:	005b      	lsls	r3, r3, #1
 800dee2:	4413      	add	r3, r2
 800dee4:	00db      	lsls	r3, r3, #3
 800dee6:	4403      	add	r3, r0
 800dee8:	3304      	adds	r3, #4
 800deea:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 800deec:	4299      	cmp	r1, r3
 800deee:	d10a      	bne.n	800df06 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 800def0:	4a19      	ldr	r2, [pc, #100]	; (800df58 <etharp_output+0x1fc>)
 800def2:	7dfb      	ldrb	r3, [r7, #23]
 800def4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800def6:	7dfb      	ldrb	r3, [r7, #23]
 800def8:	461a      	mov	r2, r3
 800defa:	68b9      	ldr	r1, [r7, #8]
 800defc:	68f8      	ldr	r0, [r7, #12]
 800defe:	f7ff fe93 	bl	800dc28 <etharp_output_to_arp_index>
 800df02:	4603      	mov	r3, r0
 800df04:	e018      	b.n	800df38 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800df06:	7dfb      	ldrb	r3, [r7, #23]
 800df08:	3301      	adds	r3, #1
 800df0a:	75fb      	strb	r3, [r7, #23]
 800df0c:	7dfb      	ldrb	r3, [r7, #23]
 800df0e:	2b09      	cmp	r3, #9
 800df10:	d9ca      	bls.n	800dea8 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800df12:	68ba      	ldr	r2, [r7, #8]
 800df14:	69b9      	ldr	r1, [r7, #24]
 800df16:	68f8      	ldr	r0, [r7, #12]
 800df18:	f000 f822 	bl	800df60 <etharp_query>
 800df1c:	4603      	mov	r3, r0
 800df1e:	e00b      	b.n	800df38 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	f103 0226 	add.w	r2, r3, #38	; 0x26
 800df26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800df2a:	9300      	str	r3, [sp, #0]
 800df2c:	69fb      	ldr	r3, [r7, #28]
 800df2e:	68b9      	ldr	r1, [r7, #8]
 800df30:	68f8      	ldr	r0, [r7, #12]
 800df32:	f000 faa1 	bl	800e478 <ethernet_output>
 800df36:	4603      	mov	r3, r0
}
 800df38:	4618      	mov	r0, r3
 800df3a:	3720      	adds	r7, #32
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	0801af90 	.word	0x0801af90
 800df44:	0801b0fc 	.word	0x0801b0fc
 800df48:	0801b024 	.word	0x0801b024
 800df4c:	0801b14c 	.word	0x0801b14c
 800df50:	0801b0ec 	.word	0x0801b0ec
 800df54:	0801dcb4 	.word	0x0801dcb4
 800df58:	240048c0 	.word	0x240048c0
 800df5c:	240047d0 	.word	0x240047d0

0800df60 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b08c      	sub	sp, #48	; 0x30
 800df64:	af02      	add	r7, sp, #8
 800df66:	60f8      	str	r0, [r7, #12]
 800df68:	60b9      	str	r1, [r7, #8]
 800df6a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	3326      	adds	r3, #38	; 0x26
 800df70:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800df72:	23ff      	movs	r3, #255	; 0xff
 800df74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 800df78:	2300      	movs	r3, #0
 800df7a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	68f9      	ldr	r1, [r7, #12]
 800df82:	4618      	mov	r0, r3
 800df84:	f000 ffdc 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 800df88:	4603      	mov	r3, r0
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d10c      	bne.n	800dfa8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800df8e:	68bb      	ldr	r3, [r7, #8]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800df96:	2be0      	cmp	r3, #224	; 0xe0
 800df98:	d006      	beq.n	800dfa8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800df9a:	68bb      	ldr	r3, [r7, #8]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d003      	beq.n	800dfa8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800dfa0:	68bb      	ldr	r3, [r7, #8]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d102      	bne.n	800dfae <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800dfa8:	f06f 030f 	mvn.w	r3, #15
 800dfac:	e102      	b.n	800e1b4 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800dfae:	68fa      	ldr	r2, [r7, #12]
 800dfb0:	2101      	movs	r1, #1
 800dfb2:	68b8      	ldr	r0, [r7, #8]
 800dfb4:	f7ff fb60 	bl	800d678 <etharp_find_entry>
 800dfb8:	4603      	mov	r3, r0
 800dfba:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 800dfbc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	da02      	bge.n	800dfca <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 800dfc4:	8a7b      	ldrh	r3, [r7, #18]
 800dfc6:	b25b      	sxtb	r3, r3
 800dfc8:	e0f4      	b.n	800e1b4 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800dfca:	8a7b      	ldrh	r3, [r7, #18]
 800dfcc:	2b7e      	cmp	r3, #126	; 0x7e
 800dfce:	d906      	bls.n	800dfde <etharp_query+0x7e>
 800dfd0:	4b7a      	ldr	r3, [pc, #488]	; (800e1bc <etharp_query+0x25c>)
 800dfd2:	f240 32c1 	movw	r2, #961	; 0x3c1
 800dfd6:	497a      	ldr	r1, [pc, #488]	; (800e1c0 <etharp_query+0x260>)
 800dfd8:	487a      	ldr	r0, [pc, #488]	; (800e1c4 <etharp_query+0x264>)
 800dfda:	f00a fe91 	bl	8018d00 <iprintf>
  i = (netif_addr_idx_t)i_err;
 800dfde:	8a7b      	ldrh	r3, [r7, #18]
 800dfe0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800dfe2:	7c7a      	ldrb	r2, [r7, #17]
 800dfe4:	4978      	ldr	r1, [pc, #480]	; (800e1c8 <etharp_query+0x268>)
 800dfe6:	4613      	mov	r3, r2
 800dfe8:	005b      	lsls	r3, r3, #1
 800dfea:	4413      	add	r3, r2
 800dfec:	00db      	lsls	r3, r3, #3
 800dfee:	440b      	add	r3, r1
 800dff0:	3314      	adds	r3, #20
 800dff2:	781b      	ldrb	r3, [r3, #0]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d115      	bne.n	800e024 <etharp_query+0xc4>
    is_new_entry = 1;
 800dff8:	2301      	movs	r3, #1
 800dffa:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800dffc:	7c7a      	ldrb	r2, [r7, #17]
 800dffe:	4972      	ldr	r1, [pc, #456]	; (800e1c8 <etharp_query+0x268>)
 800e000:	4613      	mov	r3, r2
 800e002:	005b      	lsls	r3, r3, #1
 800e004:	4413      	add	r3, r2
 800e006:	00db      	lsls	r3, r3, #3
 800e008:	440b      	add	r3, r1
 800e00a:	3314      	adds	r3, #20
 800e00c:	2201      	movs	r2, #1
 800e00e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800e010:	7c7a      	ldrb	r2, [r7, #17]
 800e012:	496d      	ldr	r1, [pc, #436]	; (800e1c8 <etharp_query+0x268>)
 800e014:	4613      	mov	r3, r2
 800e016:	005b      	lsls	r3, r3, #1
 800e018:	4413      	add	r3, r2
 800e01a:	00db      	lsls	r3, r3, #3
 800e01c:	440b      	add	r3, r1
 800e01e:	3308      	adds	r3, #8
 800e020:	68fa      	ldr	r2, [r7, #12]
 800e022:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800e024:	7c7a      	ldrb	r2, [r7, #17]
 800e026:	4968      	ldr	r1, [pc, #416]	; (800e1c8 <etharp_query+0x268>)
 800e028:	4613      	mov	r3, r2
 800e02a:	005b      	lsls	r3, r3, #1
 800e02c:	4413      	add	r3, r2
 800e02e:	00db      	lsls	r3, r3, #3
 800e030:	440b      	add	r3, r1
 800e032:	3314      	adds	r3, #20
 800e034:	781b      	ldrb	r3, [r3, #0]
 800e036:	2b01      	cmp	r3, #1
 800e038:	d011      	beq.n	800e05e <etharp_query+0xfe>
 800e03a:	7c7a      	ldrb	r2, [r7, #17]
 800e03c:	4962      	ldr	r1, [pc, #392]	; (800e1c8 <etharp_query+0x268>)
 800e03e:	4613      	mov	r3, r2
 800e040:	005b      	lsls	r3, r3, #1
 800e042:	4413      	add	r3, r2
 800e044:	00db      	lsls	r3, r3, #3
 800e046:	440b      	add	r3, r1
 800e048:	3314      	adds	r3, #20
 800e04a:	781b      	ldrb	r3, [r3, #0]
 800e04c:	2b01      	cmp	r3, #1
 800e04e:	d806      	bhi.n	800e05e <etharp_query+0xfe>
 800e050:	4b5a      	ldr	r3, [pc, #360]	; (800e1bc <etharp_query+0x25c>)
 800e052:	f240 32cf 	movw	r2, #975	; 0x3cf
 800e056:	495d      	ldr	r1, [pc, #372]	; (800e1cc <etharp_query+0x26c>)
 800e058:	485a      	ldr	r0, [pc, #360]	; (800e1c4 <etharp_query+0x264>)
 800e05a:	f00a fe51 	bl	8018d00 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800e05e:	6a3b      	ldr	r3, [r7, #32]
 800e060:	2b00      	cmp	r3, #0
 800e062:	d102      	bne.n	800e06a <etharp_query+0x10a>
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d10c      	bne.n	800e084 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800e06a:	68b9      	ldr	r1, [r7, #8]
 800e06c:	68f8      	ldr	r0, [r7, #12]
 800e06e:	f000 f963 	bl	800e338 <etharp_request>
 800e072:	4603      	mov	r3, r0
 800e074:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d102      	bne.n	800e084 <etharp_query+0x124>
      return result;
 800e07e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e082:	e097      	b.n	800e1b4 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d106      	bne.n	800e098 <etharp_query+0x138>
 800e08a:	4b4c      	ldr	r3, [pc, #304]	; (800e1bc <etharp_query+0x25c>)
 800e08c:	f240 32e1 	movw	r2, #993	; 0x3e1
 800e090:	494f      	ldr	r1, [pc, #316]	; (800e1d0 <etharp_query+0x270>)
 800e092:	484c      	ldr	r0, [pc, #304]	; (800e1c4 <etharp_query+0x264>)
 800e094:	f00a fe34 	bl	8018d00 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800e098:	7c7a      	ldrb	r2, [r7, #17]
 800e09a:	494b      	ldr	r1, [pc, #300]	; (800e1c8 <etharp_query+0x268>)
 800e09c:	4613      	mov	r3, r2
 800e09e:	005b      	lsls	r3, r3, #1
 800e0a0:	4413      	add	r3, r2
 800e0a2:	00db      	lsls	r3, r3, #3
 800e0a4:	440b      	add	r3, r1
 800e0a6:	3314      	adds	r3, #20
 800e0a8:	781b      	ldrb	r3, [r3, #0]
 800e0aa:	2b01      	cmp	r3, #1
 800e0ac:	d918      	bls.n	800e0e0 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 800e0ae:	4a49      	ldr	r2, [pc, #292]	; (800e1d4 <etharp_query+0x274>)
 800e0b0:	7c7b      	ldrb	r3, [r7, #17]
 800e0b2:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800e0b4:	7c7a      	ldrb	r2, [r7, #17]
 800e0b6:	4613      	mov	r3, r2
 800e0b8:	005b      	lsls	r3, r3, #1
 800e0ba:	4413      	add	r3, r2
 800e0bc:	00db      	lsls	r3, r3, #3
 800e0be:	3308      	adds	r3, #8
 800e0c0:	4a41      	ldr	r2, [pc, #260]	; (800e1c8 <etharp_query+0x268>)
 800e0c2:	4413      	add	r3, r2
 800e0c4:	1d1a      	adds	r2, r3, #4
 800e0c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e0ca:	9300      	str	r3, [sp, #0]
 800e0cc:	4613      	mov	r3, r2
 800e0ce:	697a      	ldr	r2, [r7, #20]
 800e0d0:	6879      	ldr	r1, [r7, #4]
 800e0d2:	68f8      	ldr	r0, [r7, #12]
 800e0d4:	f000 f9d0 	bl	800e478 <ethernet_output>
 800e0d8:	4603      	mov	r3, r0
 800e0da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e0de:	e067      	b.n	800e1b0 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800e0e0:	7c7a      	ldrb	r2, [r7, #17]
 800e0e2:	4939      	ldr	r1, [pc, #228]	; (800e1c8 <etharp_query+0x268>)
 800e0e4:	4613      	mov	r3, r2
 800e0e6:	005b      	lsls	r3, r3, #1
 800e0e8:	4413      	add	r3, r2
 800e0ea:	00db      	lsls	r3, r3, #3
 800e0ec:	440b      	add	r3, r1
 800e0ee:	3314      	adds	r3, #20
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	2b01      	cmp	r3, #1
 800e0f4:	d15c      	bne.n	800e1b0 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	61fb      	str	r3, [r7, #28]
    while (p) {
 800e0fe:	e01c      	b.n	800e13a <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800e100:	69fb      	ldr	r3, [r7, #28]
 800e102:	895a      	ldrh	r2, [r3, #10]
 800e104:	69fb      	ldr	r3, [r7, #28]
 800e106:	891b      	ldrh	r3, [r3, #8]
 800e108:	429a      	cmp	r2, r3
 800e10a:	d10a      	bne.n	800e122 <etharp_query+0x1c2>
 800e10c:	69fb      	ldr	r3, [r7, #28]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d006      	beq.n	800e122 <etharp_query+0x1c2>
 800e114:	4b29      	ldr	r3, [pc, #164]	; (800e1bc <etharp_query+0x25c>)
 800e116:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800e11a:	492f      	ldr	r1, [pc, #188]	; (800e1d8 <etharp_query+0x278>)
 800e11c:	4829      	ldr	r0, [pc, #164]	; (800e1c4 <etharp_query+0x264>)
 800e11e:	f00a fdef 	bl	8018d00 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 800e122:	69fb      	ldr	r3, [r7, #28]
 800e124:	7b1b      	ldrb	r3, [r3, #12]
 800e126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d002      	beq.n	800e134 <etharp_query+0x1d4>
        copy_needed = 1;
 800e12e:	2301      	movs	r3, #1
 800e130:	61bb      	str	r3, [r7, #24]
        break;
 800e132:	e005      	b.n	800e140 <etharp_query+0x1e0>
      }
      p = p->next;
 800e134:	69fb      	ldr	r3, [r7, #28]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	61fb      	str	r3, [r7, #28]
    while (p) {
 800e13a:	69fb      	ldr	r3, [r7, #28]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d1df      	bne.n	800e100 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 800e140:	69bb      	ldr	r3, [r7, #24]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d007      	beq.n	800e156 <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 800e146:	687a      	ldr	r2, [r7, #4]
 800e148:	f44f 7120 	mov.w	r1, #640	; 0x280
 800e14c:	200e      	movs	r0, #14
 800e14e:	f003 fb89 	bl	8011864 <pbuf_clone>
 800e152:	61f8      	str	r0, [r7, #28]
 800e154:	e004      	b.n	800e160 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800e15a:	69f8      	ldr	r0, [r7, #28]
 800e15c:	f003 f9c0 	bl	80114e0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800e160:	69fb      	ldr	r3, [r7, #28]
 800e162:	2b00      	cmp	r3, #0
 800e164:	d021      	beq.n	800e1aa <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800e166:	7c7a      	ldrb	r2, [r7, #17]
 800e168:	4917      	ldr	r1, [pc, #92]	; (800e1c8 <etharp_query+0x268>)
 800e16a:	4613      	mov	r3, r2
 800e16c:	005b      	lsls	r3, r3, #1
 800e16e:	4413      	add	r3, r2
 800e170:	00db      	lsls	r3, r3, #3
 800e172:	440b      	add	r3, r1
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d00a      	beq.n	800e190 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 800e17a:	7c7a      	ldrb	r2, [r7, #17]
 800e17c:	4912      	ldr	r1, [pc, #72]	; (800e1c8 <etharp_query+0x268>)
 800e17e:	4613      	mov	r3, r2
 800e180:	005b      	lsls	r3, r3, #1
 800e182:	4413      	add	r3, r2
 800e184:	00db      	lsls	r3, r3, #3
 800e186:	440b      	add	r3, r1
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	4618      	mov	r0, r3
 800e18c:	f003 f902 	bl	8011394 <pbuf_free>
      }
      arp_table[i].q = p;
 800e190:	7c7a      	ldrb	r2, [r7, #17]
 800e192:	490d      	ldr	r1, [pc, #52]	; (800e1c8 <etharp_query+0x268>)
 800e194:	4613      	mov	r3, r2
 800e196:	005b      	lsls	r3, r3, #1
 800e198:	4413      	add	r3, r2
 800e19a:	00db      	lsls	r3, r3, #3
 800e19c:	440b      	add	r3, r1
 800e19e:	69fa      	ldr	r2, [r7, #28]
 800e1a0:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e1a8:	e002      	b.n	800e1b0 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800e1aa:	23ff      	movs	r3, #255	; 0xff
 800e1ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 800e1b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	3728      	adds	r7, #40	; 0x28
 800e1b8:	46bd      	mov	sp, r7
 800e1ba:	bd80      	pop	{r7, pc}
 800e1bc:	0801af90 	.word	0x0801af90
 800e1c0:	0801b158 	.word	0x0801b158
 800e1c4:	0801b024 	.word	0x0801b024
 800e1c8:	240047d0 	.word	0x240047d0
 800e1cc:	0801b168 	.word	0x0801b168
 800e1d0:	0801b14c 	.word	0x0801b14c
 800e1d4:	240048c0 	.word	0x240048c0
 800e1d8:	0801b190 	.word	0x0801b190

0800e1dc <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b08a      	sub	sp, #40	; 0x28
 800e1e0:	af02      	add	r7, sp, #8
 800e1e2:	60f8      	str	r0, [r7, #12]
 800e1e4:	60b9      	str	r1, [r7, #8]
 800e1e6:	607a      	str	r2, [r7, #4]
 800e1e8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d106      	bne.n	800e202 <etharp_raw+0x26>
 800e1f4:	4b3a      	ldr	r3, [pc, #232]	; (800e2e0 <etharp_raw+0x104>)
 800e1f6:	f240 4257 	movw	r2, #1111	; 0x457
 800e1fa:	493a      	ldr	r1, [pc, #232]	; (800e2e4 <etharp_raw+0x108>)
 800e1fc:	483a      	ldr	r0, [pc, #232]	; (800e2e8 <etharp_raw+0x10c>)
 800e1fe:	f00a fd7f 	bl	8018d00 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800e202:	f44f 7220 	mov.w	r2, #640	; 0x280
 800e206:	211c      	movs	r1, #28
 800e208:	200e      	movs	r0, #14
 800e20a:	f002 fde3 	bl	8010dd4 <pbuf_alloc>
 800e20e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800e210:	69bb      	ldr	r3, [r7, #24]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d102      	bne.n	800e21c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800e216:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e21a:	e05d      	b.n	800e2d8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800e21c:	69bb      	ldr	r3, [r7, #24]
 800e21e:	895b      	ldrh	r3, [r3, #10]
 800e220:	2b1b      	cmp	r3, #27
 800e222:	d806      	bhi.n	800e232 <etharp_raw+0x56>
 800e224:	4b2e      	ldr	r3, [pc, #184]	; (800e2e0 <etharp_raw+0x104>)
 800e226:	f240 4263 	movw	r2, #1123	; 0x463
 800e22a:	4930      	ldr	r1, [pc, #192]	; (800e2ec <etharp_raw+0x110>)
 800e22c:	482e      	ldr	r0, [pc, #184]	; (800e2e8 <etharp_raw+0x10c>)
 800e22e:	f00a fd67 	bl	8018d00 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800e232:	69bb      	ldr	r3, [r7, #24]
 800e234:	685b      	ldr	r3, [r3, #4]
 800e236:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800e238:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800e23a:	4618      	mov	r0, r3
 800e23c:	f7ff f914 	bl	800d468 <lwip_htons>
 800e240:	4603      	mov	r3, r0
 800e242:	461a      	mov	r2, r3
 800e244:	697b      	ldr	r3, [r7, #20]
 800e246:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e24e:	2b06      	cmp	r3, #6
 800e250:	d006      	beq.n	800e260 <etharp_raw+0x84>
 800e252:	4b23      	ldr	r3, [pc, #140]	; (800e2e0 <etharp_raw+0x104>)
 800e254:	f240 426a 	movw	r2, #1130	; 0x46a
 800e258:	4925      	ldr	r1, [pc, #148]	; (800e2f0 <etharp_raw+0x114>)
 800e25a:	4823      	ldr	r0, [pc, #140]	; (800e2e8 <etharp_raw+0x10c>)
 800e25c:	f00a fd50 	bl	8018d00 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800e260:	697b      	ldr	r3, [r7, #20]
 800e262:	3308      	adds	r3, #8
 800e264:	2206      	movs	r2, #6
 800e266:	6839      	ldr	r1, [r7, #0]
 800e268:	4618      	mov	r0, r3
 800e26a:	f00a f8e4 	bl	8018436 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 800e26e:	697b      	ldr	r3, [r7, #20]
 800e270:	3312      	adds	r3, #18
 800e272:	2206      	movs	r2, #6
 800e274:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e276:	4618      	mov	r0, r3
 800e278:	f00a f8dd 	bl	8018436 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 800e27c:	697b      	ldr	r3, [r7, #20]
 800e27e:	330e      	adds	r3, #14
 800e280:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e282:	6812      	ldr	r2, [r2, #0]
 800e284:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800e286:	697b      	ldr	r3, [r7, #20]
 800e288:	3318      	adds	r3, #24
 800e28a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e28c:	6812      	ldr	r2, [r2, #0]
 800e28e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800e290:	697b      	ldr	r3, [r7, #20]
 800e292:	2200      	movs	r2, #0
 800e294:	701a      	strb	r2, [r3, #0]
 800e296:	2200      	movs	r2, #0
 800e298:	f042 0201 	orr.w	r2, r2, #1
 800e29c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800e29e:	697b      	ldr	r3, [r7, #20]
 800e2a0:	2200      	movs	r2, #0
 800e2a2:	f042 0208 	orr.w	r2, r2, #8
 800e2a6:	709a      	strb	r2, [r3, #2]
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800e2ac:	697b      	ldr	r3, [r7, #20]
 800e2ae:	2206      	movs	r2, #6
 800e2b0:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800e2b2:	697b      	ldr	r3, [r7, #20]
 800e2b4:	2204      	movs	r2, #4
 800e2b6:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800e2b8:	f640 0306 	movw	r3, #2054	; 0x806
 800e2bc:	9300      	str	r3, [sp, #0]
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	68ba      	ldr	r2, [r7, #8]
 800e2c2:	69b9      	ldr	r1, [r7, #24]
 800e2c4:	68f8      	ldr	r0, [r7, #12]
 800e2c6:	f000 f8d7 	bl	800e478 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800e2ca:	69b8      	ldr	r0, [r7, #24]
 800e2cc:	f003 f862 	bl	8011394 <pbuf_free>
  p = NULL;
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800e2d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e2d8:	4618      	mov	r0, r3
 800e2da:	3720      	adds	r7, #32
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	bd80      	pop	{r7, pc}
 800e2e0:	0801af90 	.word	0x0801af90
 800e2e4:	0801b0fc 	.word	0x0801b0fc
 800e2e8:	0801b024 	.word	0x0801b024
 800e2ec:	0801b1ac 	.word	0x0801b1ac
 800e2f0:	0801b1e0 	.word	0x0801b1e0

0800e2f4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b088      	sub	sp, #32
 800e2f8:	af04      	add	r7, sp, #16
 800e2fa:	60f8      	str	r0, [r7, #12]
 800e2fc:	60b9      	str	r1, [r7, #8]
 800e2fe:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	f103 0026 	add.w	r0, r3, #38	; 0x26
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800e310:	2201      	movs	r2, #1
 800e312:	9203      	str	r2, [sp, #12]
 800e314:	68ba      	ldr	r2, [r7, #8]
 800e316:	9202      	str	r2, [sp, #8]
 800e318:	4a06      	ldr	r2, [pc, #24]	; (800e334 <etharp_request_dst+0x40>)
 800e31a:	9201      	str	r2, [sp, #4]
 800e31c:	9300      	str	r3, [sp, #0]
 800e31e:	4603      	mov	r3, r0
 800e320:	687a      	ldr	r2, [r7, #4]
 800e322:	68f8      	ldr	r0, [r7, #12]
 800e324:	f7ff ff5a 	bl	800e1dc <etharp_raw>
 800e328:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800e32a:	4618      	mov	r0, r3
 800e32c:	3710      	adds	r7, #16
 800e32e:	46bd      	mov	sp, r7
 800e330:	bd80      	pop	{r7, pc}
 800e332:	bf00      	nop
 800e334:	0801dcbc 	.word	0x0801dcbc

0800e338 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b082      	sub	sp, #8
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
 800e340:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800e342:	4a05      	ldr	r2, [pc, #20]	; (800e358 <etharp_request+0x20>)
 800e344:	6839      	ldr	r1, [r7, #0]
 800e346:	6878      	ldr	r0, [r7, #4]
 800e348:	f7ff ffd4 	bl	800e2f4 <etharp_request_dst>
 800e34c:	4603      	mov	r3, r0
}
 800e34e:	4618      	mov	r0, r3
 800e350:	3708      	adds	r7, #8
 800e352:	46bd      	mov	sp, r7
 800e354:	bd80      	pop	{r7, pc}
 800e356:	bf00      	nop
 800e358:	0801dcb4 	.word	0x0801dcb4

0800e35c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800e35c:	b580      	push	{r7, lr}
 800e35e:	b086      	sub	sp, #24
 800e360:	af00      	add	r7, sp, #0
 800e362:	6078      	str	r0, [r7, #4]
 800e364:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 800e366:	230e      	movs	r3, #14
 800e368:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	895b      	ldrh	r3, [r3, #10]
 800e36e:	2b0e      	cmp	r3, #14
 800e370:	d96e      	bls.n	800e450 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	7bdb      	ldrb	r3, [r3, #15]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d106      	bne.n	800e388 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 800e37a:	683b      	ldr	r3, [r7, #0]
 800e37c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e380:	3301      	adds	r3, #1
 800e382:	b2da      	uxtb	r2, r3
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	685b      	ldr	r3, [r3, #4]
 800e38c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800e38e:	693b      	ldr	r3, [r7, #16]
 800e390:	7b1a      	ldrb	r2, [r3, #12]
 800e392:	7b5b      	ldrb	r3, [r3, #13]
 800e394:	021b      	lsls	r3, r3, #8
 800e396:	4313      	orrs	r3, r2
 800e398:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800e39a:	693b      	ldr	r3, [r7, #16]
 800e39c:	781b      	ldrb	r3, [r3, #0]
 800e39e:	f003 0301 	and.w	r3, r3, #1
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d023      	beq.n	800e3ee <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800e3a6:	693b      	ldr	r3, [r7, #16]
 800e3a8:	781b      	ldrb	r3, [r3, #0]
 800e3aa:	2b01      	cmp	r3, #1
 800e3ac:	d10f      	bne.n	800e3ce <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800e3ae:	693b      	ldr	r3, [r7, #16]
 800e3b0:	785b      	ldrb	r3, [r3, #1]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d11b      	bne.n	800e3ee <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800e3b6:	693b      	ldr	r3, [r7, #16]
 800e3b8:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800e3ba:	2b5e      	cmp	r3, #94	; 0x5e
 800e3bc:	d117      	bne.n	800e3ee <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	7b5b      	ldrb	r3, [r3, #13]
 800e3c2:	f043 0310 	orr.w	r3, r3, #16
 800e3c6:	b2da      	uxtb	r2, r3
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	735a      	strb	r2, [r3, #13]
 800e3cc:	e00f      	b.n	800e3ee <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800e3ce:	693b      	ldr	r3, [r7, #16]
 800e3d0:	2206      	movs	r2, #6
 800e3d2:	4928      	ldr	r1, [pc, #160]	; (800e474 <ethernet_input+0x118>)
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	f00a f81f 	bl	8018418 <memcmp>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d106      	bne.n	800e3ee <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	7b5b      	ldrb	r3, [r3, #13]
 800e3e4:	f043 0308 	orr.w	r3, r3, #8
 800e3e8:	b2da      	uxtb	r2, r3
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800e3ee:	89fb      	ldrh	r3, [r7, #14]
 800e3f0:	2b08      	cmp	r3, #8
 800e3f2:	d003      	beq.n	800e3fc <ethernet_input+0xa0>
 800e3f4:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 800e3f8:	d014      	beq.n	800e424 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800e3fa:	e032      	b.n	800e462 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800e402:	f003 0308 	and.w	r3, r3, #8
 800e406:	2b00      	cmp	r3, #0
 800e408:	d024      	beq.n	800e454 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800e40a:	8afb      	ldrh	r3, [r7, #22]
 800e40c:	4619      	mov	r1, r3
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f002 ff3a 	bl	8011288 <pbuf_remove_header>
 800e414:	4603      	mov	r3, r0
 800e416:	2b00      	cmp	r3, #0
 800e418:	d11e      	bne.n	800e458 <ethernet_input+0xfc>
        ip4_input(p, netif);
 800e41a:	6839      	ldr	r1, [r7, #0]
 800e41c:	6878      	ldr	r0, [r7, #4]
 800e41e:	f000 fb95 	bl	800eb4c <ip4_input>
      break;
 800e422:	e013      	b.n	800e44c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800e42a:	f003 0308 	and.w	r3, r3, #8
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d014      	beq.n	800e45c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800e432:	8afb      	ldrh	r3, [r7, #22]
 800e434:	4619      	mov	r1, r3
 800e436:	6878      	ldr	r0, [r7, #4]
 800e438:	f002 ff26 	bl	8011288 <pbuf_remove_header>
 800e43c:	4603      	mov	r3, r0
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d10e      	bne.n	800e460 <ethernet_input+0x104>
        etharp_input(p, netif);
 800e442:	6839      	ldr	r1, [r7, #0]
 800e444:	6878      	ldr	r0, [r7, #4]
 800e446:	f7ff fb65 	bl	800db14 <etharp_input>
      break;
 800e44a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800e44c:	2300      	movs	r3, #0
 800e44e:	e00c      	b.n	800e46a <ethernet_input+0x10e>
    goto free_and_return;
 800e450:	bf00      	nop
 800e452:	e006      	b.n	800e462 <ethernet_input+0x106>
        goto free_and_return;
 800e454:	bf00      	nop
 800e456:	e004      	b.n	800e462 <ethernet_input+0x106>
        goto free_and_return;
 800e458:	bf00      	nop
 800e45a:	e002      	b.n	800e462 <ethernet_input+0x106>
        goto free_and_return;
 800e45c:	bf00      	nop
 800e45e:	e000      	b.n	800e462 <ethernet_input+0x106>
        goto free_and_return;
 800e460:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f002 ff96 	bl	8011394 <pbuf_free>
  return ERR_OK;
 800e468:	2300      	movs	r3, #0
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3718      	adds	r7, #24
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
 800e472:	bf00      	nop
 800e474:	0801dcb4 	.word	0x0801dcb4

0800e478 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 800e478:	b580      	push	{r7, lr}
 800e47a:	b086      	sub	sp, #24
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	60f8      	str	r0, [r7, #12]
 800e480:	60b9      	str	r1, [r7, #8]
 800e482:	607a      	str	r2, [r7, #4]
 800e484:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800e486:	8c3b      	ldrh	r3, [r7, #32]
 800e488:	4618      	mov	r0, r3
 800e48a:	f7fe ffed 	bl	800d468 <lwip_htons>
 800e48e:	4603      	mov	r3, r0
 800e490:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 800e492:	210e      	movs	r1, #14
 800e494:	68b8      	ldr	r0, [r7, #8]
 800e496:	f002 fee7 	bl	8011268 <pbuf_add_header>
 800e49a:	4603      	mov	r3, r0
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d125      	bne.n	800e4ec <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 800e4a0:	68bb      	ldr	r3, [r7, #8]
 800e4a2:	685b      	ldr	r3, [r3, #4]
 800e4a4:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800e4a6:	693b      	ldr	r3, [r7, #16]
 800e4a8:	8afa      	ldrh	r2, [r7, #22]
 800e4aa:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 800e4ac:	693b      	ldr	r3, [r7, #16]
 800e4ae:	2206      	movs	r2, #6
 800e4b0:	6839      	ldr	r1, [r7, #0]
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	f009 ffbf 	bl	8018436 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 800e4b8:	693b      	ldr	r3, [r7, #16]
 800e4ba:	3306      	adds	r3, #6
 800e4bc:	2206      	movs	r2, #6
 800e4be:	6879      	ldr	r1, [r7, #4]
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	f009 ffb8 	bl	8018436 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e4cc:	2b06      	cmp	r3, #6
 800e4ce:	d006      	beq.n	800e4de <ethernet_output+0x66>
 800e4d0:	4b0a      	ldr	r3, [pc, #40]	; (800e4fc <ethernet_output+0x84>)
 800e4d2:	f240 1233 	movw	r2, #307	; 0x133
 800e4d6:	490a      	ldr	r1, [pc, #40]	; (800e500 <ethernet_output+0x88>)
 800e4d8:	480a      	ldr	r0, [pc, #40]	; (800e504 <ethernet_output+0x8c>)
 800e4da:	f00a fc11 	bl	8018d00 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	699b      	ldr	r3, [r3, #24]
 800e4e2:	68b9      	ldr	r1, [r7, #8]
 800e4e4:	68f8      	ldr	r0, [r7, #12]
 800e4e6:	4798      	blx	r3
 800e4e8:	4603      	mov	r3, r0
 800e4ea:	e002      	b.n	800e4f2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800e4ec:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800e4ee:	f06f 0301 	mvn.w	r3, #1
}
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	3718      	adds	r7, #24
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}
 800e4fa:	bf00      	nop
 800e4fc:	0801b224 	.word	0x0801b224
 800e500:	0801b278 	.word	0x0801b278
 800e504:	0801b2ac 	.word	0x0801b2ac

0800e508 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b08e      	sub	sp, #56	; 0x38
 800e50c:	af04      	add	r7, sp, #16
 800e50e:	6078      	str	r0, [r7, #4]
 800e510:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800e512:	4b87      	ldr	r3, [pc, #540]	; (800e730 <icmp_input+0x228>)
 800e514:	689b      	ldr	r3, [r3, #8]
 800e516:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 800e518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e51a:	781b      	ldrb	r3, [r3, #0]
 800e51c:	f003 030f 	and.w	r3, r3, #15
 800e520:	b2db      	uxtb	r3, r3
 800e522:	009b      	lsls	r3, r3, #2
 800e524:	b2db      	uxtb	r3, r3
 800e526:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 800e528:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e52a:	2b13      	cmp	r3, #19
 800e52c:	f240 80e8 	bls.w	800e700 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	895b      	ldrh	r3, [r3, #10]
 800e534:	2b03      	cmp	r3, #3
 800e536:	f240 80e5 	bls.w	800e704 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	685b      	ldr	r3, [r3, #4]
 800e53e:	781b      	ldrb	r3, [r3, #0]
 800e540:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 800e544:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800e548:	2b00      	cmp	r3, #0
 800e54a:	f000 80d2 	beq.w	800e6f2 <icmp_input+0x1ea>
 800e54e:	2b08      	cmp	r3, #8
 800e550:	f040 80d2 	bne.w	800e6f8 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 800e554:	4b77      	ldr	r3, [pc, #476]	; (800e734 <icmp_input+0x22c>)
 800e556:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e558:	4b75      	ldr	r3, [pc, #468]	; (800e730 <icmp_input+0x228>)
 800e55a:	695b      	ldr	r3, [r3, #20]
 800e55c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e560:	2be0      	cmp	r3, #224	; 0xe0
 800e562:	f000 80d6 	beq.w	800e712 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800e566:	4b72      	ldr	r3, [pc, #456]	; (800e730 <icmp_input+0x228>)
 800e568:	695a      	ldr	r2, [r3, #20]
 800e56a:	4b71      	ldr	r3, [pc, #452]	; (800e730 <icmp_input+0x228>)
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	4619      	mov	r1, r3
 800e570:	4610      	mov	r0, r2
 800e572:	f000 fce5 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 800e576:	4603      	mov	r3, r0
 800e578:	2b00      	cmp	r3, #0
 800e57a:	f040 80cc 	bne.w	800e716 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	891b      	ldrh	r3, [r3, #8]
 800e582:	2b07      	cmp	r3, #7
 800e584:	f240 80c0 	bls.w	800e708 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f000 f9e0 	bl	800e94e <inet_chksum_pbuf>
 800e58e:	4603      	mov	r3, r0
 800e590:	2b00      	cmp	r3, #0
 800e592:	d003      	beq.n	800e59c <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 800e594:	6878      	ldr	r0, [r7, #4]
 800e596:	f002 fefd 	bl	8011394 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 800e59a:	e0c5      	b.n	800e728 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800e59c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e59e:	330e      	adds	r3, #14
 800e5a0:	4619      	mov	r1, r3
 800e5a2:	6878      	ldr	r0, [r7, #4]
 800e5a4:	f002 fe60 	bl	8011268 <pbuf_add_header>
 800e5a8:	4603      	mov	r3, r0
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d04b      	beq.n	800e646 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	891a      	ldrh	r2, [r3, #8]
 800e5b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e5b4:	4413      	add	r3, r2
 800e5b6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	891b      	ldrh	r3, [r3, #8]
 800e5bc:	8b7a      	ldrh	r2, [r7, #26]
 800e5be:	429a      	cmp	r2, r3
 800e5c0:	f0c0 80ab 	bcc.w	800e71a <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 800e5c4:	8b7b      	ldrh	r3, [r7, #26]
 800e5c6:	f44f 7220 	mov.w	r2, #640	; 0x280
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	200e      	movs	r0, #14
 800e5ce:	f002 fc01 	bl	8010dd4 <pbuf_alloc>
 800e5d2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 800e5d4:	697b      	ldr	r3, [r7, #20]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	f000 80a1 	beq.w	800e71e <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800e5dc:	697b      	ldr	r3, [r7, #20]
 800e5de:	895b      	ldrh	r3, [r3, #10]
 800e5e0:	461a      	mov	r2, r3
 800e5e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e5e4:	3308      	adds	r3, #8
 800e5e6:	429a      	cmp	r2, r3
 800e5e8:	d203      	bcs.n	800e5f2 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 800e5ea:	6978      	ldr	r0, [r7, #20]
 800e5ec:	f002 fed2 	bl	8011394 <pbuf_free>
          goto icmperr;
 800e5f0:	e096      	b.n	800e720 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	685b      	ldr	r3, [r3, #4]
 800e5f6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e5f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	f009 ff1b 	bl	8018436 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 800e600:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e602:	4619      	mov	r1, r3
 800e604:	6978      	ldr	r0, [r7, #20]
 800e606:	f002 fe3f 	bl	8011288 <pbuf_remove_header>
 800e60a:	4603      	mov	r3, r0
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d009      	beq.n	800e624 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800e610:	4b49      	ldr	r3, [pc, #292]	; (800e738 <icmp_input+0x230>)
 800e612:	22b6      	movs	r2, #182	; 0xb6
 800e614:	4949      	ldr	r1, [pc, #292]	; (800e73c <icmp_input+0x234>)
 800e616:	484a      	ldr	r0, [pc, #296]	; (800e740 <icmp_input+0x238>)
 800e618:	f00a fb72 	bl	8018d00 <iprintf>
          pbuf_free(r);
 800e61c:	6978      	ldr	r0, [r7, #20]
 800e61e:	f002 feb9 	bl	8011394 <pbuf_free>
          goto icmperr;
 800e622:	e07d      	b.n	800e720 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 800e624:	6879      	ldr	r1, [r7, #4]
 800e626:	6978      	ldr	r0, [r7, #20]
 800e628:	f002 ffd8 	bl	80115dc <pbuf_copy>
 800e62c:	4603      	mov	r3, r0
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d003      	beq.n	800e63a <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 800e632:	6978      	ldr	r0, [r7, #20]
 800e634:	f002 feae 	bl	8011394 <pbuf_free>
          goto icmperr;
 800e638:	e072      	b.n	800e720 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 800e63a:	6878      	ldr	r0, [r7, #4]
 800e63c:	f002 feaa 	bl	8011394 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 800e640:	697b      	ldr	r3, [r7, #20]
 800e642:	607b      	str	r3, [r7, #4]
 800e644:	e00f      	b.n	800e666 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800e646:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e648:	330e      	adds	r3, #14
 800e64a:	4619      	mov	r1, r3
 800e64c:	6878      	ldr	r0, [r7, #4]
 800e64e:	f002 fe1b 	bl	8011288 <pbuf_remove_header>
 800e652:	4603      	mov	r3, r0
 800e654:	2b00      	cmp	r3, #0
 800e656:	d006      	beq.n	800e666 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800e658:	4b37      	ldr	r3, [pc, #220]	; (800e738 <icmp_input+0x230>)
 800e65a:	22c7      	movs	r2, #199	; 0xc7
 800e65c:	4939      	ldr	r1, [pc, #228]	; (800e744 <icmp_input+0x23c>)
 800e65e:	4838      	ldr	r0, [pc, #224]	; (800e740 <icmp_input+0x238>)
 800e660:	f00a fb4e 	bl	8018d00 <iprintf>
          goto icmperr;
 800e664:	e05c      	b.n	800e720 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	685b      	ldr	r3, [r3, #4]
 800e66a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 800e66c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e66e:	4619      	mov	r1, r3
 800e670:	6878      	ldr	r0, [r7, #4]
 800e672:	f002 fdf9 	bl	8011268 <pbuf_add_header>
 800e676:	4603      	mov	r3, r0
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d13c      	bne.n	800e6f6 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	685b      	ldr	r3, [r3, #4]
 800e680:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 800e682:	69fb      	ldr	r3, [r7, #28]
 800e684:	681a      	ldr	r2, [r3, #0]
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800e68a:	4b29      	ldr	r3, [pc, #164]	; (800e730 <icmp_input+0x228>)
 800e68c:	691a      	ldr	r2, [r3, #16]
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 800e692:	693b      	ldr	r3, [r7, #16]
 800e694:	2200      	movs	r2, #0
 800e696:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 800e698:	693b      	ldr	r3, [r7, #16]
 800e69a:	885b      	ldrh	r3, [r3, #2]
 800e69c:	b29b      	uxth	r3, r3
 800e69e:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 800e6a2:	4293      	cmp	r3, r2
 800e6a4:	d907      	bls.n	800e6b6 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 800e6a6:	693b      	ldr	r3, [r7, #16]
 800e6a8:	885b      	ldrh	r3, [r3, #2]
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	3309      	adds	r3, #9
 800e6ae:	b29a      	uxth	r2, r3
 800e6b0:	693b      	ldr	r3, [r7, #16]
 800e6b2:	805a      	strh	r2, [r3, #2]
 800e6b4:	e006      	b.n	800e6c4 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 800e6b6:	693b      	ldr	r3, [r7, #16]
 800e6b8:	885b      	ldrh	r3, [r3, #2]
 800e6ba:	b29b      	uxth	r3, r3
 800e6bc:	3308      	adds	r3, #8
 800e6be:	b29a      	uxth	r2, r3
 800e6c0:	693b      	ldr	r3, [r7, #16]
 800e6c2:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	22ff      	movs	r2, #255	; 0xff
 800e6c8:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	729a      	strb	r2, [r3, #10]
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	9302      	str	r3, [sp, #8]
 800e6d8:	2301      	movs	r3, #1
 800e6da:	9301      	str	r3, [sp, #4]
 800e6dc:	2300      	movs	r3, #0
 800e6de:	9300      	str	r3, [sp, #0]
 800e6e0:	23ff      	movs	r3, #255	; 0xff
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	69f9      	ldr	r1, [r7, #28]
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	f000 fb52 	bl	800ed90 <ip4_output_if>
 800e6ec:	4603      	mov	r3, r0
 800e6ee:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 800e6f0:	e001      	b.n	800e6f6 <icmp_input+0x1ee>
      break;
 800e6f2:	bf00      	nop
 800e6f4:	e000      	b.n	800e6f8 <icmp_input+0x1f0>
      break;
 800e6f6:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800e6f8:	6878      	ldr	r0, [r7, #4]
 800e6fa:	f002 fe4b 	bl	8011394 <pbuf_free>
  return;
 800e6fe:	e013      	b.n	800e728 <icmp_input+0x220>
    goto lenerr;
 800e700:	bf00      	nop
 800e702:	e002      	b.n	800e70a <icmp_input+0x202>
    goto lenerr;
 800e704:	bf00      	nop
 800e706:	e000      	b.n	800e70a <icmp_input+0x202>
        goto lenerr;
 800e708:	bf00      	nop
lenerr:
  pbuf_free(p);
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f002 fe42 	bl	8011394 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800e710:	e00a      	b.n	800e728 <icmp_input+0x220>
        goto icmperr;
 800e712:	bf00      	nop
 800e714:	e004      	b.n	800e720 <icmp_input+0x218>
        goto icmperr;
 800e716:	bf00      	nop
 800e718:	e002      	b.n	800e720 <icmp_input+0x218>
          goto icmperr;
 800e71a:	bf00      	nop
 800e71c:	e000      	b.n	800e720 <icmp_input+0x218>
          goto icmperr;
 800e71e:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800e720:	6878      	ldr	r0, [r7, #4]
 800e722:	f002 fe37 	bl	8011394 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800e726:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800e728:	3728      	adds	r7, #40	; 0x28
 800e72a:	46bd      	mov	sp, r7
 800e72c:	bd80      	pop	{r7, pc}
 800e72e:	bf00      	nop
 800e730:	24005498 	.word	0x24005498
 800e734:	240054ac 	.word	0x240054ac
 800e738:	0801b2d4 	.word	0x0801b2d4
 800e73c:	0801b328 	.word	0x0801b328
 800e740:	0801b360 	.word	0x0801b360
 800e744:	0801b388 	.word	0x0801b388

0800e748 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b082      	sub	sp, #8
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
 800e750:	460b      	mov	r3, r1
 800e752:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800e754:	78fb      	ldrb	r3, [r7, #3]
 800e756:	461a      	mov	r2, r3
 800e758:	2103      	movs	r1, #3
 800e75a:	6878      	ldr	r0, [r7, #4]
 800e75c:	f000 f814 	bl	800e788 <icmp_send_response>
}
 800e760:	bf00      	nop
 800e762:	3708      	adds	r7, #8
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}

0800e768 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b082      	sub	sp, #8
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
 800e770:	460b      	mov	r3, r1
 800e772:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800e774:	78fb      	ldrb	r3, [r7, #3]
 800e776:	461a      	mov	r2, r3
 800e778:	210b      	movs	r1, #11
 800e77a:	6878      	ldr	r0, [r7, #4]
 800e77c:	f000 f804 	bl	800e788 <icmp_send_response>
}
 800e780:	bf00      	nop
 800e782:	3708      	adds	r7, #8
 800e784:	46bd      	mov	sp, r7
 800e786:	bd80      	pop	{r7, pc}

0800e788 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800e788:	b580      	push	{r7, lr}
 800e78a:	b08c      	sub	sp, #48	; 0x30
 800e78c:	af04      	add	r7, sp, #16
 800e78e:	6078      	str	r0, [r7, #4]
 800e790:	460b      	mov	r3, r1
 800e792:	70fb      	strb	r3, [r7, #3]
 800e794:	4613      	mov	r3, r2
 800e796:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800e798:	f44f 7220 	mov.w	r2, #640	; 0x280
 800e79c:	2124      	movs	r1, #36	; 0x24
 800e79e:	2022      	movs	r0, #34	; 0x22
 800e7a0:	f002 fb18 	bl	8010dd4 <pbuf_alloc>
 800e7a4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800e7a6:	69fb      	ldr	r3, [r7, #28]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d056      	beq.n	800e85a <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800e7ac:	69fb      	ldr	r3, [r7, #28]
 800e7ae:	895b      	ldrh	r3, [r3, #10]
 800e7b0:	2b23      	cmp	r3, #35	; 0x23
 800e7b2:	d806      	bhi.n	800e7c2 <icmp_send_response+0x3a>
 800e7b4:	4b2b      	ldr	r3, [pc, #172]	; (800e864 <icmp_send_response+0xdc>)
 800e7b6:	f240 1269 	movw	r2, #361	; 0x169
 800e7ba:	492b      	ldr	r1, [pc, #172]	; (800e868 <icmp_send_response+0xe0>)
 800e7bc:	482b      	ldr	r0, [pc, #172]	; (800e86c <icmp_send_response+0xe4>)
 800e7be:	f00a fa9f 	bl	8018d00 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	685b      	ldr	r3, [r3, #4]
 800e7c6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800e7c8:	69fb      	ldr	r3, [r7, #28]
 800e7ca:	685b      	ldr	r3, [r3, #4]
 800e7cc:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800e7ce:	697b      	ldr	r3, [r7, #20]
 800e7d0:	78fa      	ldrb	r2, [r7, #3]
 800e7d2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800e7d4:	697b      	ldr	r3, [r7, #20]
 800e7d6:	78ba      	ldrb	r2, [r7, #2]
 800e7d8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800e7da:	697b      	ldr	r3, [r7, #20]
 800e7dc:	2200      	movs	r2, #0
 800e7de:	711a      	strb	r2, [r3, #4]
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800e7e4:	697b      	ldr	r3, [r7, #20]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	719a      	strb	r2, [r3, #6]
 800e7ea:	2200      	movs	r2, #0
 800e7ec:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800e7ee:	69fb      	ldr	r3, [r7, #28]
 800e7f0:	685b      	ldr	r3, [r3, #4]
 800e7f2:	f103 0008 	add.w	r0, r3, #8
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	685b      	ldr	r3, [r3, #4]
 800e7fa:	221c      	movs	r2, #28
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	f009 fe1a 	bl	8018436 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800e802:	69bb      	ldr	r3, [r7, #24]
 800e804:	68db      	ldr	r3, [r3, #12]
 800e806:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 800e808:	f107 030c 	add.w	r3, r7, #12
 800e80c:	4618      	mov	r0, r3
 800e80e:	f000 f903 	bl	800ea18 <ip4_route>
 800e812:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800e814:	693b      	ldr	r3, [r7, #16]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d01b      	beq.n	800e852 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800e81a:	697b      	ldr	r3, [r7, #20]
 800e81c:	2200      	movs	r2, #0
 800e81e:	709a      	strb	r2, [r3, #2]
 800e820:	2200      	movs	r2, #0
 800e822:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 800e824:	69fb      	ldr	r3, [r7, #28]
 800e826:	895b      	ldrh	r3, [r3, #10]
 800e828:	4619      	mov	r1, r3
 800e82a:	6978      	ldr	r0, [r7, #20]
 800e82c:	f000 f87d 	bl	800e92a <inet_chksum>
 800e830:	4603      	mov	r3, r0
 800e832:	461a      	mov	r2, r3
 800e834:	697b      	ldr	r3, [r7, #20]
 800e836:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800e838:	f107 020c 	add.w	r2, r7, #12
 800e83c:	693b      	ldr	r3, [r7, #16]
 800e83e:	9302      	str	r3, [sp, #8]
 800e840:	2301      	movs	r3, #1
 800e842:	9301      	str	r3, [sp, #4]
 800e844:	2300      	movs	r3, #0
 800e846:	9300      	str	r3, [sp, #0]
 800e848:	23ff      	movs	r3, #255	; 0xff
 800e84a:	2100      	movs	r1, #0
 800e84c:	69f8      	ldr	r0, [r7, #28]
 800e84e:	f000 fa9f 	bl	800ed90 <ip4_output_if>
  }
  pbuf_free(q);
 800e852:	69f8      	ldr	r0, [r7, #28]
 800e854:	f002 fd9e 	bl	8011394 <pbuf_free>
 800e858:	e000      	b.n	800e85c <icmp_send_response+0xd4>
    return;
 800e85a:	bf00      	nop
}
 800e85c:	3720      	adds	r7, #32
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}
 800e862:	bf00      	nop
 800e864:	0801b2d4 	.word	0x0801b2d4
 800e868:	0801b3bc 	.word	0x0801b3bc
 800e86c:	0801b360 	.word	0x0801b360

0800e870 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800e870:	b480      	push	{r7}
 800e872:	b089      	sub	sp, #36	; 0x24
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800e87e:	2300      	movs	r3, #0
 800e880:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800e882:	2300      	movs	r3, #0
 800e884:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800e886:	69fb      	ldr	r3, [r7, #28]
 800e888:	f003 0301 	and.w	r3, r3, #1
 800e88c:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800e88e:	693b      	ldr	r3, [r7, #16]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d00d      	beq.n	800e8b0 <lwip_standard_chksum+0x40>
 800e894:	683b      	ldr	r3, [r7, #0]
 800e896:	2b00      	cmp	r3, #0
 800e898:	dd0a      	ble.n	800e8b0 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800e89a:	69fa      	ldr	r2, [r7, #28]
 800e89c:	1c53      	adds	r3, r2, #1
 800e89e:	61fb      	str	r3, [r7, #28]
 800e8a0:	f107 030e 	add.w	r3, r7, #14
 800e8a4:	3301      	adds	r3, #1
 800e8a6:	7812      	ldrb	r2, [r2, #0]
 800e8a8:	701a      	strb	r2, [r3, #0]
    len--;
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	3b01      	subs	r3, #1
 800e8ae:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800e8b0:	69fb      	ldr	r3, [r7, #28]
 800e8b2:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800e8b4:	e00a      	b.n	800e8cc <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800e8b6:	69bb      	ldr	r3, [r7, #24]
 800e8b8:	1c9a      	adds	r2, r3, #2
 800e8ba:	61ba      	str	r2, [r7, #24]
 800e8bc:	881b      	ldrh	r3, [r3, #0]
 800e8be:	461a      	mov	r2, r3
 800e8c0:	697b      	ldr	r3, [r7, #20]
 800e8c2:	4413      	add	r3, r2
 800e8c4:	617b      	str	r3, [r7, #20]
    len -= 2;
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	3b02      	subs	r3, #2
 800e8ca:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	2b01      	cmp	r3, #1
 800e8d0:	dcf1      	bgt.n	800e8b6 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800e8d2:	683b      	ldr	r3, [r7, #0]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	dd04      	ble.n	800e8e2 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800e8d8:	f107 030e 	add.w	r3, r7, #14
 800e8dc:	69ba      	ldr	r2, [r7, #24]
 800e8de:	7812      	ldrb	r2, [r2, #0]
 800e8e0:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800e8e2:	89fb      	ldrh	r3, [r7, #14]
 800e8e4:	461a      	mov	r2, r3
 800e8e6:	697b      	ldr	r3, [r7, #20]
 800e8e8:	4413      	add	r3, r2
 800e8ea:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800e8ec:	697b      	ldr	r3, [r7, #20]
 800e8ee:	0c1a      	lsrs	r2, r3, #16
 800e8f0:	697b      	ldr	r3, [r7, #20]
 800e8f2:	b29b      	uxth	r3, r3
 800e8f4:	4413      	add	r3, r2
 800e8f6:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	0c1a      	lsrs	r2, r3, #16
 800e8fc:	697b      	ldr	r3, [r7, #20]
 800e8fe:	b29b      	uxth	r3, r3
 800e900:	4413      	add	r3, r2
 800e902:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800e904:	693b      	ldr	r3, [r7, #16]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d007      	beq.n	800e91a <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800e90a:	697b      	ldr	r3, [r7, #20]
 800e90c:	021b      	lsls	r3, r3, #8
 800e90e:	b29a      	uxth	r2, r3
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	0a1b      	lsrs	r3, r3, #8
 800e914:	b2db      	uxtb	r3, r3
 800e916:	4313      	orrs	r3, r2
 800e918:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800e91a:	697b      	ldr	r3, [r7, #20]
 800e91c:	b29b      	uxth	r3, r3
}
 800e91e:	4618      	mov	r0, r3
 800e920:	3724      	adds	r7, #36	; 0x24
 800e922:	46bd      	mov	sp, r7
 800e924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e928:	4770      	bx	lr

0800e92a <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800e92a:	b580      	push	{r7, lr}
 800e92c:	b082      	sub	sp, #8
 800e92e:	af00      	add	r7, sp, #0
 800e930:	6078      	str	r0, [r7, #4]
 800e932:	460b      	mov	r3, r1
 800e934:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800e936:	887b      	ldrh	r3, [r7, #2]
 800e938:	4619      	mov	r1, r3
 800e93a:	6878      	ldr	r0, [r7, #4]
 800e93c:	f7ff ff98 	bl	800e870 <lwip_standard_chksum>
 800e940:	4603      	mov	r3, r0
 800e942:	43db      	mvns	r3, r3
 800e944:	b29b      	uxth	r3, r3
}
 800e946:	4618      	mov	r0, r3
 800e948:	3708      	adds	r7, #8
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}

0800e94e <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800e94e:	b580      	push	{r7, lr}
 800e950:	b086      	sub	sp, #24
 800e952:	af00      	add	r7, sp, #0
 800e954:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800e956:	2300      	movs	r3, #0
 800e958:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800e95a:	2300      	movs	r3, #0
 800e95c:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	613b      	str	r3, [r7, #16]
 800e962:	e02b      	b.n	800e9bc <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800e964:	693b      	ldr	r3, [r7, #16]
 800e966:	685a      	ldr	r2, [r3, #4]
 800e968:	693b      	ldr	r3, [r7, #16]
 800e96a:	895b      	ldrh	r3, [r3, #10]
 800e96c:	4619      	mov	r1, r3
 800e96e:	4610      	mov	r0, r2
 800e970:	f7ff ff7e 	bl	800e870 <lwip_standard_chksum>
 800e974:	4603      	mov	r3, r0
 800e976:	461a      	mov	r2, r3
 800e978:	697b      	ldr	r3, [r7, #20]
 800e97a:	4413      	add	r3, r2
 800e97c:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800e97e:	697b      	ldr	r3, [r7, #20]
 800e980:	0c1a      	lsrs	r2, r3, #16
 800e982:	697b      	ldr	r3, [r7, #20]
 800e984:	b29b      	uxth	r3, r3
 800e986:	4413      	add	r3, r2
 800e988:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800e98a:	693b      	ldr	r3, [r7, #16]
 800e98c:	895b      	ldrh	r3, [r3, #10]
 800e98e:	f003 0301 	and.w	r3, r3, #1
 800e992:	b29b      	uxth	r3, r3
 800e994:	2b00      	cmp	r3, #0
 800e996:	d00e      	beq.n	800e9b6 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	bf0c      	ite	eq
 800e99e:	2301      	moveq	r3, #1
 800e9a0:	2300      	movne	r3, #0
 800e9a2:	b2db      	uxtb	r3, r3
 800e9a4:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800e9a6:	697b      	ldr	r3, [r7, #20]
 800e9a8:	021b      	lsls	r3, r3, #8
 800e9aa:	b29a      	uxth	r2, r3
 800e9ac:	697b      	ldr	r3, [r7, #20]
 800e9ae:	0a1b      	lsrs	r3, r3, #8
 800e9b0:	b2db      	uxtb	r3, r3
 800e9b2:	4313      	orrs	r3, r2
 800e9b4:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800e9b6:	693b      	ldr	r3, [r7, #16]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	613b      	str	r3, [r7, #16]
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d1d0      	bne.n	800e964 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d007      	beq.n	800e9d8 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800e9c8:	697b      	ldr	r3, [r7, #20]
 800e9ca:	021b      	lsls	r3, r3, #8
 800e9cc:	b29a      	uxth	r2, r3
 800e9ce:	697b      	ldr	r3, [r7, #20]
 800e9d0:	0a1b      	lsrs	r3, r3, #8
 800e9d2:	b2db      	uxtb	r3, r3
 800e9d4:	4313      	orrs	r3, r2
 800e9d6:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	b29b      	uxth	r3, r3
 800e9dc:	43db      	mvns	r3, r3
 800e9de:	b29b      	uxth	r3, r3
}
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	3718      	adds	r7, #24
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	bd80      	pop	{r7, pc}

0800e9e8 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b082      	sub	sp, #8
 800e9ec:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800e9f2:	f002 fff5 	bl	80119e0 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800e9f6:	f001 f9e3 	bl	800fdc0 <mem_init>
  memp_init();
 800e9fa:	f001 fd47 	bl	801048c <memp_init>
  pbuf_init();
  netif_init();
 800e9fe:	f001 fe53 	bl	80106a8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ea02:	f008 fce9 	bl	80173d8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800ea06:	f003 f875 	bl	8011af4 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800ea0a:	f008 fc2d 	bl	8017268 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ea0e:	bf00      	nop
 800ea10:	3708      	adds	r7, #8
 800ea12:	46bd      	mov	sp, r7
 800ea14:	bd80      	pop	{r7, pc}
	...

0800ea18 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b085      	sub	sp, #20
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 800ea20:	4b33      	ldr	r3, [pc, #204]	; (800eaf0 <ip4_route+0xd8>)
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	60fb      	str	r3, [r7, #12]
 800ea26:	e036      	b.n	800ea96 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ea2e:	f003 0301 	and.w	r3, r3, #1
 800ea32:	b2db      	uxtb	r3, r3
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d02b      	beq.n	800ea90 <ip4_route+0x78>
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ea3e:	089b      	lsrs	r3, r3, #2
 800ea40:	f003 0301 	and.w	r3, r3, #1
 800ea44:	b2db      	uxtb	r3, r3
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d022      	beq.n	800ea90 <ip4_route+0x78>
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	3304      	adds	r3, #4
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d01d      	beq.n	800ea90 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681a      	ldr	r2, [r3, #0]
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	3304      	adds	r3, #4
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	405a      	eors	r2, r3
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	3308      	adds	r3, #8
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	4013      	ands	r3, r2
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d101      	bne.n	800ea70 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	e038      	b.n	800eae2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ea76:	f003 0302 	and.w	r3, r3, #2
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d108      	bne.n	800ea90 <ip4_route+0x78>
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	681a      	ldr	r2, [r3, #0]
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	330c      	adds	r3, #12
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	429a      	cmp	r2, r3
 800ea8a:	d101      	bne.n	800ea90 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	e028      	b.n	800eae2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	60fb      	str	r3, [r7, #12]
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d1c5      	bne.n	800ea28 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800ea9c:	4b15      	ldr	r3, [pc, #84]	; (800eaf4 <ip4_route+0xdc>)
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d01a      	beq.n	800eada <ip4_route+0xc2>
 800eaa4:	4b13      	ldr	r3, [pc, #76]	; (800eaf4 <ip4_route+0xdc>)
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eaac:	f003 0301 	and.w	r3, r3, #1
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d012      	beq.n	800eada <ip4_route+0xc2>
 800eab4:	4b0f      	ldr	r3, [pc, #60]	; (800eaf4 <ip4_route+0xdc>)
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eabc:	f003 0304 	and.w	r3, r3, #4
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d00a      	beq.n	800eada <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800eac4:	4b0b      	ldr	r3, [pc, #44]	; (800eaf4 <ip4_route+0xdc>)
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	3304      	adds	r3, #4
 800eaca:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d004      	beq.n	800eada <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	b2db      	uxtb	r3, r3
 800ead6:	2b7f      	cmp	r3, #127	; 0x7f
 800ead8:	d101      	bne.n	800eade <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800eada:	2300      	movs	r3, #0
 800eadc:	e001      	b.n	800eae2 <ip4_route+0xca>
  }

  return netif_default;
 800eade:	4b05      	ldr	r3, [pc, #20]	; (800eaf4 <ip4_route+0xdc>)
 800eae0:	681b      	ldr	r3, [r3, #0]
}
 800eae2:	4618      	mov	r0, r3
 800eae4:	3714      	adds	r7, #20
 800eae6:	46bd      	mov	sp, r7
 800eae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaec:	4770      	bx	lr
 800eaee:	bf00      	nop
 800eaf0:	24008548 	.word	0x24008548
 800eaf4:	2400854c 	.word	0x2400854c

0800eaf8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b082      	sub	sp, #8
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eb06:	f003 0301 	and.w	r3, r3, #1
 800eb0a:	b2db      	uxtb	r3, r3
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d016      	beq.n	800eb3e <ip4_input_accept+0x46>
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	3304      	adds	r3, #4
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d011      	beq.n	800eb3e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800eb1a:	4b0b      	ldr	r3, [pc, #44]	; (800eb48 <ip4_input_accept+0x50>)
 800eb1c:	695a      	ldr	r2, [r3, #20]
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	3304      	adds	r3, #4
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	429a      	cmp	r2, r3
 800eb26:	d008      	beq.n	800eb3a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800eb28:	4b07      	ldr	r3, [pc, #28]	; (800eb48 <ip4_input_accept+0x50>)
 800eb2a:	695b      	ldr	r3, [r3, #20]
 800eb2c:	6879      	ldr	r1, [r7, #4]
 800eb2e:	4618      	mov	r0, r3
 800eb30:	f000 fa06 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 800eb34:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d001      	beq.n	800eb3e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 800eb3a:	2301      	movs	r3, #1
 800eb3c:	e000      	b.n	800eb40 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 800eb3e:	2300      	movs	r3, #0
}
 800eb40:	4618      	mov	r0, r3
 800eb42:	3708      	adds	r7, #8
 800eb44:	46bd      	mov	sp, r7
 800eb46:	bd80      	pop	{r7, pc}
 800eb48:	24005498 	.word	0x24005498

0800eb4c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	b086      	sub	sp, #24
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
 800eb54:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	685b      	ldr	r3, [r3, #4]
 800eb5a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800eb5c:	697b      	ldr	r3, [r7, #20]
 800eb5e:	781b      	ldrb	r3, [r3, #0]
 800eb60:	091b      	lsrs	r3, r3, #4
 800eb62:	b2db      	uxtb	r3, r3
 800eb64:	2b04      	cmp	r3, #4
 800eb66:	d004      	beq.n	800eb72 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800eb68:	6878      	ldr	r0, [r7, #4]
 800eb6a:	f002 fc13 	bl	8011394 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	e105      	b.n	800ed7e <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 800eb72:	697b      	ldr	r3, [r7, #20]
 800eb74:	781b      	ldrb	r3, [r3, #0]
 800eb76:	f003 030f 	and.w	r3, r3, #15
 800eb7a:	b2db      	uxtb	r3, r3
 800eb7c:	009b      	lsls	r3, r3, #2
 800eb7e:	b2db      	uxtb	r3, r3
 800eb80:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800eb82:	697b      	ldr	r3, [r7, #20]
 800eb84:	885b      	ldrh	r3, [r3, #2]
 800eb86:	b29b      	uxth	r3, r3
 800eb88:	4618      	mov	r0, r3
 800eb8a:	f7fe fc6d 	bl	800d468 <lwip_htons>
 800eb8e:	4603      	mov	r3, r0
 800eb90:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	891b      	ldrh	r3, [r3, #8]
 800eb96:	89ba      	ldrh	r2, [r7, #12]
 800eb98:	429a      	cmp	r2, r3
 800eb9a:	d204      	bcs.n	800eba6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800eb9c:	89bb      	ldrh	r3, [r7, #12]
 800eb9e:	4619      	mov	r1, r3
 800eba0:	6878      	ldr	r0, [r7, #4]
 800eba2:	f002 fa71 	bl	8011088 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	895b      	ldrh	r3, [r3, #10]
 800ebaa:	89fa      	ldrh	r2, [r7, #14]
 800ebac:	429a      	cmp	r2, r3
 800ebae:	d807      	bhi.n	800ebc0 <ip4_input+0x74>
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	891b      	ldrh	r3, [r3, #8]
 800ebb4:	89ba      	ldrh	r2, [r7, #12]
 800ebb6:	429a      	cmp	r2, r3
 800ebb8:	d802      	bhi.n	800ebc0 <ip4_input+0x74>
 800ebba:	89fb      	ldrh	r3, [r7, #14]
 800ebbc:	2b13      	cmp	r3, #19
 800ebbe:	d804      	bhi.n	800ebca <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f002 fbe7 	bl	8011394 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	e0d9      	b.n	800ed7e <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	691b      	ldr	r3, [r3, #16]
 800ebce:	4a6e      	ldr	r2, [pc, #440]	; (800ed88 <ip4_input+0x23c>)
 800ebd0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800ebd2:	697b      	ldr	r3, [r7, #20]
 800ebd4:	68db      	ldr	r3, [r3, #12]
 800ebd6:	4a6c      	ldr	r2, [pc, #432]	; (800ed88 <ip4_input+0x23c>)
 800ebd8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800ebda:	4b6b      	ldr	r3, [pc, #428]	; (800ed88 <ip4_input+0x23c>)
 800ebdc:	695b      	ldr	r3, [r3, #20]
 800ebde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ebe2:	2be0      	cmp	r3, #224	; 0xe0
 800ebe4:	d112      	bne.n	800ec0c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ebec:	f003 0301 	and.w	r3, r3, #1
 800ebf0:	b2db      	uxtb	r3, r3
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d007      	beq.n	800ec06 <ip4_input+0xba>
 800ebf6:	683b      	ldr	r3, [r7, #0]
 800ebf8:	3304      	adds	r3, #4
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d002      	beq.n	800ec06 <ip4_input+0xba>
      netif = inp;
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	613b      	str	r3, [r7, #16]
 800ec04:	e02a      	b.n	800ec5c <ip4_input+0x110>
    } else {
      netif = NULL;
 800ec06:	2300      	movs	r3, #0
 800ec08:	613b      	str	r3, [r7, #16]
 800ec0a:	e027      	b.n	800ec5c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 800ec0c:	6838      	ldr	r0, [r7, #0]
 800ec0e:	f7ff ff73 	bl	800eaf8 <ip4_input_accept>
 800ec12:	4603      	mov	r3, r0
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d002      	beq.n	800ec1e <ip4_input+0xd2>
      netif = inp;
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	613b      	str	r3, [r7, #16]
 800ec1c:	e01e      	b.n	800ec5c <ip4_input+0x110>
    } else {
      netif = NULL;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 800ec22:	4b59      	ldr	r3, [pc, #356]	; (800ed88 <ip4_input+0x23c>)
 800ec24:	695b      	ldr	r3, [r3, #20]
 800ec26:	b2db      	uxtb	r3, r3
 800ec28:	2b7f      	cmp	r3, #127	; 0x7f
 800ec2a:	d017      	beq.n	800ec5c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 800ec2c:	4b57      	ldr	r3, [pc, #348]	; (800ed8c <ip4_input+0x240>)
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	613b      	str	r3, [r7, #16]
 800ec32:	e00e      	b.n	800ec52 <ip4_input+0x106>
          if (netif == inp) {
 800ec34:	693a      	ldr	r2, [r7, #16]
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	429a      	cmp	r2, r3
 800ec3a:	d006      	beq.n	800ec4a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 800ec3c:	6938      	ldr	r0, [r7, #16]
 800ec3e:	f7ff ff5b 	bl	800eaf8 <ip4_input_accept>
 800ec42:	4603      	mov	r3, r0
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d108      	bne.n	800ec5a <ip4_input+0x10e>
 800ec48:	e000      	b.n	800ec4c <ip4_input+0x100>
            continue;
 800ec4a:	bf00      	nop
        NETIF_FOREACH(netif) {
 800ec4c:	693b      	ldr	r3, [r7, #16]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	613b      	str	r3, [r7, #16]
 800ec52:	693b      	ldr	r3, [r7, #16]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d1ed      	bne.n	800ec34 <ip4_input+0xe8>
 800ec58:	e000      	b.n	800ec5c <ip4_input+0x110>
            break;
 800ec5a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800ec5c:	4b4a      	ldr	r3, [pc, #296]	; (800ed88 <ip4_input+0x23c>)
 800ec5e:	691b      	ldr	r3, [r3, #16]
 800ec60:	6839      	ldr	r1, [r7, #0]
 800ec62:	4618      	mov	r0, r3
 800ec64:	f000 f96c 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 800ec68:	4603      	mov	r3, r0
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d105      	bne.n	800ec7a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800ec6e:	4b46      	ldr	r3, [pc, #280]	; (800ed88 <ip4_input+0x23c>)
 800ec70:	691b      	ldr	r3, [r3, #16]
 800ec72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800ec76:	2be0      	cmp	r3, #224	; 0xe0
 800ec78:	d104      	bne.n	800ec84 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800ec7a:	6878      	ldr	r0, [r7, #4]
 800ec7c:	f002 fb8a 	bl	8011394 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800ec80:	2300      	movs	r3, #0
 800ec82:	e07c      	b.n	800ed7e <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800ec84:	693b      	ldr	r3, [r7, #16]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d104      	bne.n	800ec94 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f002 fb82 	bl	8011394 <pbuf_free>
    return ERR_OK;
 800ec90:	2300      	movs	r3, #0
 800ec92:	e074      	b.n	800ed7e <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800ec94:	697b      	ldr	r3, [r7, #20]
 800ec96:	88db      	ldrh	r3, [r3, #6]
 800ec98:	b29b      	uxth	r3, r3
 800ec9a:	461a      	mov	r2, r3
 800ec9c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800eca0:	4013      	ands	r3, r2
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d00b      	beq.n	800ecbe <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800eca6:	6878      	ldr	r0, [r7, #4]
 800eca8:	f000 fc90 	bl	800f5cc <ip4_reass>
 800ecac:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d101      	bne.n	800ecb8 <ip4_input+0x16c>
      return ERR_OK;
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	e062      	b.n	800ed7e <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	685b      	ldr	r3, [r3, #4]
 800ecbc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800ecbe:	4a32      	ldr	r2, [pc, #200]	; (800ed88 <ip4_input+0x23c>)
 800ecc0:	693b      	ldr	r3, [r7, #16]
 800ecc2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800ecc4:	4a30      	ldr	r2, [pc, #192]	; (800ed88 <ip4_input+0x23c>)
 800ecc6:	683b      	ldr	r3, [r7, #0]
 800ecc8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800ecca:	4a2f      	ldr	r2, [pc, #188]	; (800ed88 <ip4_input+0x23c>)
 800eccc:	697b      	ldr	r3, [r7, #20]
 800ecce:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	781b      	ldrb	r3, [r3, #0]
 800ecd4:	f003 030f 	and.w	r3, r3, #15
 800ecd8:	b2db      	uxtb	r3, r3
 800ecda:	009b      	lsls	r3, r3, #2
 800ecdc:	b2db      	uxtb	r3, r3
 800ecde:	b29a      	uxth	r2, r3
 800ece0:	4b29      	ldr	r3, [pc, #164]	; (800ed88 <ip4_input+0x23c>)
 800ece2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 800ece4:	89fb      	ldrh	r3, [r7, #14]
 800ece6:	4619      	mov	r1, r3
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f002 facd 	bl	8011288 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	7a5b      	ldrb	r3, [r3, #9]
 800ecf2:	2b06      	cmp	r3, #6
 800ecf4:	d009      	beq.n	800ed0a <ip4_input+0x1be>
 800ecf6:	2b11      	cmp	r3, #17
 800ecf8:	d002      	beq.n	800ed00 <ip4_input+0x1b4>
 800ecfa:	2b01      	cmp	r3, #1
 800ecfc:	d00a      	beq.n	800ed14 <ip4_input+0x1c8>
 800ecfe:	e00e      	b.n	800ed1e <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 800ed00:	6839      	ldr	r1, [r7, #0]
 800ed02:	6878      	ldr	r0, [r7, #4]
 800ed04:	f008 fbde 	bl	80174c4 <udp_input>
        break;
 800ed08:	e026      	b.n	800ed58 <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 800ed0a:	6839      	ldr	r1, [r7, #0]
 800ed0c:	6878      	ldr	r0, [r7, #4]
 800ed0e:	f004 fa7f 	bl	8013210 <tcp_input>
        break;
 800ed12:	e021      	b.n	800ed58 <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 800ed14:	6839      	ldr	r1, [r7, #0]
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f7ff fbf6 	bl	800e508 <icmp_input>
        break;
 800ed1c:	e01c      	b.n	800ed58 <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800ed1e:	4b1a      	ldr	r3, [pc, #104]	; (800ed88 <ip4_input+0x23c>)
 800ed20:	695b      	ldr	r3, [r3, #20]
 800ed22:	6939      	ldr	r1, [r7, #16]
 800ed24:	4618      	mov	r0, r3
 800ed26:	f000 f90b 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 800ed2a:	4603      	mov	r3, r0
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d10f      	bne.n	800ed50 <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800ed30:	4b15      	ldr	r3, [pc, #84]	; (800ed88 <ip4_input+0x23c>)
 800ed32:	695b      	ldr	r3, [r3, #20]
 800ed34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800ed38:	2be0      	cmp	r3, #224	; 0xe0
 800ed3a:	d009      	beq.n	800ed50 <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 800ed3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ed40:	4619      	mov	r1, r3
 800ed42:	6878      	ldr	r0, [r7, #4]
 800ed44:	f002 fb13 	bl	801136e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800ed48:	2102      	movs	r1, #2
 800ed4a:	6878      	ldr	r0, [r7, #4]
 800ed4c:	f7ff fcfc 	bl	800e748 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 800ed50:	6878      	ldr	r0, [r7, #4]
 800ed52:	f002 fb1f 	bl	8011394 <pbuf_free>
        break;
 800ed56:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800ed58:	4b0b      	ldr	r3, [pc, #44]	; (800ed88 <ip4_input+0x23c>)
 800ed5a:	2200      	movs	r2, #0
 800ed5c:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800ed5e:	4b0a      	ldr	r3, [pc, #40]	; (800ed88 <ip4_input+0x23c>)
 800ed60:	2200      	movs	r2, #0
 800ed62:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800ed64:	4b08      	ldr	r3, [pc, #32]	; (800ed88 <ip4_input+0x23c>)
 800ed66:	2200      	movs	r2, #0
 800ed68:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800ed6a:	4b07      	ldr	r3, [pc, #28]	; (800ed88 <ip4_input+0x23c>)
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800ed70:	4b05      	ldr	r3, [pc, #20]	; (800ed88 <ip4_input+0x23c>)
 800ed72:	2200      	movs	r2, #0
 800ed74:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800ed76:	4b04      	ldr	r3, [pc, #16]	; (800ed88 <ip4_input+0x23c>)
 800ed78:	2200      	movs	r2, #0
 800ed7a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800ed7c:	2300      	movs	r3, #0
}
 800ed7e:	4618      	mov	r0, r3
 800ed80:	3718      	adds	r7, #24
 800ed82:	46bd      	mov	sp, r7
 800ed84:	bd80      	pop	{r7, pc}
 800ed86:	bf00      	nop
 800ed88:	24005498 	.word	0x24005498
 800ed8c:	24008548 	.word	0x24008548

0800ed90 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 800ed90:	b580      	push	{r7, lr}
 800ed92:	b08a      	sub	sp, #40	; 0x28
 800ed94:	af04      	add	r7, sp, #16
 800ed96:	60f8      	str	r0, [r7, #12]
 800ed98:	60b9      	str	r1, [r7, #8]
 800ed9a:	607a      	str	r2, [r7, #4]
 800ed9c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800ed9e:	68bb      	ldr	r3, [r7, #8]
 800eda0:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d009      	beq.n	800edbc <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d003      	beq.n	800edb6 <ip4_output_if+0x26>
 800edae:	68bb      	ldr	r3, [r7, #8]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d102      	bne.n	800edbc <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800edb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edb8:	3304      	adds	r3, #4
 800edba:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800edbc:	78fa      	ldrb	r2, [r7, #3]
 800edbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edc0:	9302      	str	r3, [sp, #8]
 800edc2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800edc6:	9301      	str	r3, [sp, #4]
 800edc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800edcc:	9300      	str	r3, [sp, #0]
 800edce:	4613      	mov	r3, r2
 800edd0:	687a      	ldr	r2, [r7, #4]
 800edd2:	6979      	ldr	r1, [r7, #20]
 800edd4:	68f8      	ldr	r0, [r7, #12]
 800edd6:	f000 f805 	bl	800ede4 <ip4_output_if_src>
 800edda:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800eddc:	4618      	mov	r0, r3
 800edde:	3718      	adds	r7, #24
 800ede0:	46bd      	mov	sp, r7
 800ede2:	bd80      	pop	{r7, pc}

0800ede4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b088      	sub	sp, #32
 800ede8:	af00      	add	r7, sp, #0
 800edea:	60f8      	str	r0, [r7, #12]
 800edec:	60b9      	str	r1, [r7, #8]
 800edee:	607a      	str	r2, [r7, #4]
 800edf0:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	7b9b      	ldrb	r3, [r3, #14]
 800edf6:	2b01      	cmp	r3, #1
 800edf8:	d006      	beq.n	800ee08 <ip4_output_if_src+0x24>
 800edfa:	4b4b      	ldr	r3, [pc, #300]	; (800ef28 <ip4_output_if_src+0x144>)
 800edfc:	f44f 7255 	mov.w	r2, #852	; 0x354
 800ee00:	494a      	ldr	r1, [pc, #296]	; (800ef2c <ip4_output_if_src+0x148>)
 800ee02:	484b      	ldr	r0, [pc, #300]	; (800ef30 <ip4_output_if_src+0x14c>)
 800ee04:	f009 ff7c 	bl	8018d00 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d060      	beq.n	800eed0 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800ee0e:	2314      	movs	r3, #20
 800ee10:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 800ee12:	2114      	movs	r1, #20
 800ee14:	68f8      	ldr	r0, [r7, #12]
 800ee16:	f002 fa27 	bl	8011268 <pbuf_add_header>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d002      	beq.n	800ee26 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800ee20:	f06f 0301 	mvn.w	r3, #1
 800ee24:	e07c      	b.n	800ef20 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	685b      	ldr	r3, [r3, #4]
 800ee2a:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	895b      	ldrh	r3, [r3, #10]
 800ee30:	2b13      	cmp	r3, #19
 800ee32:	d806      	bhi.n	800ee42 <ip4_output_if_src+0x5e>
 800ee34:	4b3c      	ldr	r3, [pc, #240]	; (800ef28 <ip4_output_if_src+0x144>)
 800ee36:	f240 3289 	movw	r2, #905	; 0x389
 800ee3a:	493e      	ldr	r1, [pc, #248]	; (800ef34 <ip4_output_if_src+0x150>)
 800ee3c:	483c      	ldr	r0, [pc, #240]	; (800ef30 <ip4_output_if_src+0x14c>)
 800ee3e:	f009 ff5f 	bl	8018d00 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800ee42:	69fb      	ldr	r3, [r7, #28]
 800ee44:	78fa      	ldrb	r2, [r7, #3]
 800ee46:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800ee48:	69fb      	ldr	r3, [r7, #28]
 800ee4a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800ee4e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	681a      	ldr	r2, [r3, #0]
 800ee54:	69fb      	ldr	r3, [r7, #28]
 800ee56:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800ee58:	8b7b      	ldrh	r3, [r7, #26]
 800ee5a:	089b      	lsrs	r3, r3, #2
 800ee5c:	b29b      	uxth	r3, r3
 800ee5e:	b2db      	uxtb	r3, r3
 800ee60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee64:	b2da      	uxtb	r2, r3
 800ee66:	69fb      	ldr	r3, [r7, #28]
 800ee68:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800ee6a:	69fb      	ldr	r3, [r7, #28]
 800ee6c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800ee70:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	891b      	ldrh	r3, [r3, #8]
 800ee76:	4618      	mov	r0, r3
 800ee78:	f7fe faf6 	bl	800d468 <lwip_htons>
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	461a      	mov	r2, r3
 800ee80:	69fb      	ldr	r3, [r7, #28]
 800ee82:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800ee84:	69fb      	ldr	r3, [r7, #28]
 800ee86:	2200      	movs	r2, #0
 800ee88:	719a      	strb	r2, [r3, #6]
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800ee8e:	4b2a      	ldr	r3, [pc, #168]	; (800ef38 <ip4_output_if_src+0x154>)
 800ee90:	881b      	ldrh	r3, [r3, #0]
 800ee92:	4618      	mov	r0, r3
 800ee94:	f7fe fae8 	bl	800d468 <lwip_htons>
 800ee98:	4603      	mov	r3, r0
 800ee9a:	461a      	mov	r2, r3
 800ee9c:	69fb      	ldr	r3, [r7, #28]
 800ee9e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800eea0:	4b25      	ldr	r3, [pc, #148]	; (800ef38 <ip4_output_if_src+0x154>)
 800eea2:	881b      	ldrh	r3, [r3, #0]
 800eea4:	3301      	adds	r3, #1
 800eea6:	b29a      	uxth	r2, r3
 800eea8:	4b23      	ldr	r3, [pc, #140]	; (800ef38 <ip4_output_if_src+0x154>)
 800eeaa:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800eeac:	68bb      	ldr	r3, [r7, #8]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d104      	bne.n	800eebc <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800eeb2:	4b22      	ldr	r3, [pc, #136]	; (800ef3c <ip4_output_if_src+0x158>)
 800eeb4:	681a      	ldr	r2, [r3, #0]
 800eeb6:	69fb      	ldr	r3, [r7, #28]
 800eeb8:	60da      	str	r2, [r3, #12]
 800eeba:	e003      	b.n	800eec4 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800eebc:	68bb      	ldr	r3, [r7, #8]
 800eebe:	681a      	ldr	r2, [r3, #0]
 800eec0:	69fb      	ldr	r3, [r7, #28]
 800eec2:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800eec4:	69fb      	ldr	r3, [r7, #28]
 800eec6:	2200      	movs	r2, #0
 800eec8:	729a      	strb	r2, [r3, #10]
 800eeca:	2200      	movs	r2, #0
 800eecc:	72da      	strb	r2, [r3, #11]
 800eece:	e00f      	b.n	800eef0 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	895b      	ldrh	r3, [r3, #10]
 800eed4:	2b13      	cmp	r3, #19
 800eed6:	d802      	bhi.n	800eede <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800eed8:	f06f 0301 	mvn.w	r3, #1
 800eedc:	e020      	b.n	800ef20 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	685b      	ldr	r3, [r3, #4]
 800eee2:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800eee4:	69fb      	ldr	r3, [r7, #28]
 800eee6:	691b      	ldr	r3, [r3, #16]
 800eee8:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800eeea:	f107 0314 	add.w	r3, r7, #20
 800eeee:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800eef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eef2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d00c      	beq.n	800ef12 <ip4_output_if_src+0x12e>
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	891a      	ldrh	r2, [r3, #8]
 800eefc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eefe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ef00:	429a      	cmp	r2, r3
 800ef02:	d906      	bls.n	800ef12 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 800ef04:	687a      	ldr	r2, [r7, #4]
 800ef06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ef08:	68f8      	ldr	r0, [r7, #12]
 800ef0a:	f000 fd4b 	bl	800f9a4 <ip4_frag>
 800ef0e:	4603      	mov	r3, r0
 800ef10:	e006      	b.n	800ef20 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800ef12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef14:	695b      	ldr	r3, [r3, #20]
 800ef16:	687a      	ldr	r2, [r7, #4]
 800ef18:	68f9      	ldr	r1, [r7, #12]
 800ef1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ef1c:	4798      	blx	r3
 800ef1e:	4603      	mov	r3, r0
}
 800ef20:	4618      	mov	r0, r3
 800ef22:	3720      	adds	r7, #32
 800ef24:	46bd      	mov	sp, r7
 800ef26:	bd80      	pop	{r7, pc}
 800ef28:	0801b3e8 	.word	0x0801b3e8
 800ef2c:	0801b43c 	.word	0x0801b43c
 800ef30:	0801b448 	.word	0x0801b448
 800ef34:	0801b470 	.word	0x0801b470
 800ef38:	240048c2 	.word	0x240048c2
 800ef3c:	0801dcc4 	.word	0x0801dcc4

0800ef40 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800ef40:	b480      	push	{r7}
 800ef42:	b085      	sub	sp, #20
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
 800ef48:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ef54:	d002      	beq.n	800ef5c <ip4_addr_isbroadcast_u32+0x1c>
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d101      	bne.n	800ef60 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800ef5c:	2301      	movs	r3, #1
 800ef5e:	e02a      	b.n	800efb6 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ef66:	f003 0302 	and.w	r3, r3, #2
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d101      	bne.n	800ef72 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800ef6e:	2300      	movs	r3, #0
 800ef70:	e021      	b.n	800efb6 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	3304      	adds	r3, #4
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	687a      	ldr	r2, [r7, #4]
 800ef7a:	429a      	cmp	r2, r3
 800ef7c:	d101      	bne.n	800ef82 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800ef7e:	2300      	movs	r3, #0
 800ef80:	e019      	b.n	800efb6 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800ef82:	68fa      	ldr	r2, [r7, #12]
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	3304      	adds	r3, #4
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	405a      	eors	r2, r3
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	3308      	adds	r3, #8
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	4013      	ands	r3, r2
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d10d      	bne.n	800efb4 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	3308      	adds	r3, #8
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	43da      	mvns	r2, r3
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	3308      	adds	r3, #8
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800efac:	429a      	cmp	r2, r3
 800efae:	d101      	bne.n	800efb4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800efb0:	2301      	movs	r3, #1
 800efb2:	e000      	b.n	800efb6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800efb4:	2300      	movs	r3, #0
  }
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	3714      	adds	r7, #20
 800efba:	46bd      	mov	sp, r7
 800efbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc0:	4770      	bx	lr
	...

0800efc4 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b084      	sub	sp, #16
 800efc8:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800efca:	2300      	movs	r3, #0
 800efcc:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800efce:	4b12      	ldr	r3, [pc, #72]	; (800f018 <ip_reass_tmr+0x54>)
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800efd4:	e018      	b.n	800f008 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	7fdb      	ldrb	r3, [r3, #31]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d00b      	beq.n	800eff6 <ip_reass_tmr+0x32>
      r->timer--;
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	7fdb      	ldrb	r3, [r3, #31]
 800efe2:	3b01      	subs	r3, #1
 800efe4:	b2da      	uxtb	r2, r3
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	60fb      	str	r3, [r7, #12]
 800eff4:	e008      	b.n	800f008 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800f000:	68b9      	ldr	r1, [r7, #8]
 800f002:	6878      	ldr	r0, [r7, #4]
 800f004:	f000 f80a 	bl	800f01c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d1e3      	bne.n	800efd6 <ip_reass_tmr+0x12>
    }
  }
}
 800f00e:	bf00      	nop
 800f010:	3710      	adds	r7, #16
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}
 800f016:	bf00      	nop
 800f018:	240048c4 	.word	0x240048c4

0800f01c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b088      	sub	sp, #32
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
 800f024:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800f026:	2300      	movs	r3, #0
 800f028:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800f02a:	683a      	ldr	r2, [r7, #0]
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	429a      	cmp	r2, r3
 800f030:	d105      	bne.n	800f03e <ip_reass_free_complete_datagram+0x22>
 800f032:	4b45      	ldr	r3, [pc, #276]	; (800f148 <ip_reass_free_complete_datagram+0x12c>)
 800f034:	22ab      	movs	r2, #171	; 0xab
 800f036:	4945      	ldr	r1, [pc, #276]	; (800f14c <ip_reass_free_complete_datagram+0x130>)
 800f038:	4845      	ldr	r0, [pc, #276]	; (800f150 <ip_reass_free_complete_datagram+0x134>)
 800f03a:	f009 fe61 	bl	8018d00 <iprintf>
  if (prev != NULL) {
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d00a      	beq.n	800f05a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800f044:	683b      	ldr	r3, [r7, #0]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	687a      	ldr	r2, [r7, #4]
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d005      	beq.n	800f05a <ip_reass_free_complete_datagram+0x3e>
 800f04e:	4b3e      	ldr	r3, [pc, #248]	; (800f148 <ip_reass_free_complete_datagram+0x12c>)
 800f050:	22ad      	movs	r2, #173	; 0xad
 800f052:	4940      	ldr	r1, [pc, #256]	; (800f154 <ip_reass_free_complete_datagram+0x138>)
 800f054:	483e      	ldr	r0, [pc, #248]	; (800f150 <ip_reass_free_complete_datagram+0x134>)
 800f056:	f009 fe53 	bl	8018d00 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	685b      	ldr	r3, [r3, #4]
 800f05e:	685b      	ldr	r3, [r3, #4]
 800f060:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800f062:	697b      	ldr	r3, [r7, #20]
 800f064:	889b      	ldrh	r3, [r3, #4]
 800f066:	b29b      	uxth	r3, r3
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d12a      	bne.n	800f0c2 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	685b      	ldr	r3, [r3, #4]
 800f070:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800f072:	697b      	ldr	r3, [r7, #20]
 800f074:	681a      	ldr	r2, [r3, #0]
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800f07a:	69bb      	ldr	r3, [r7, #24]
 800f07c:	6858      	ldr	r0, [r3, #4]
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	3308      	adds	r3, #8
 800f082:	2214      	movs	r2, #20
 800f084:	4619      	mov	r1, r3
 800f086:	f009 f9d6 	bl	8018436 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800f08a:	2101      	movs	r1, #1
 800f08c:	69b8      	ldr	r0, [r7, #24]
 800f08e:	f7ff fb6b 	bl	800e768 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800f092:	69b8      	ldr	r0, [r7, #24]
 800f094:	f002 fa0c 	bl	80114b0 <pbuf_clen>
 800f098:	4603      	mov	r3, r0
 800f09a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800f09c:	8bfa      	ldrh	r2, [r7, #30]
 800f09e:	8a7b      	ldrh	r3, [r7, #18]
 800f0a0:	4413      	add	r3, r2
 800f0a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f0a6:	db05      	blt.n	800f0b4 <ip_reass_free_complete_datagram+0x98>
 800f0a8:	4b27      	ldr	r3, [pc, #156]	; (800f148 <ip_reass_free_complete_datagram+0x12c>)
 800f0aa:	22bc      	movs	r2, #188	; 0xbc
 800f0ac:	492a      	ldr	r1, [pc, #168]	; (800f158 <ip_reass_free_complete_datagram+0x13c>)
 800f0ae:	4828      	ldr	r0, [pc, #160]	; (800f150 <ip_reass_free_complete_datagram+0x134>)
 800f0b0:	f009 fe26 	bl	8018d00 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800f0b4:	8bfa      	ldrh	r2, [r7, #30]
 800f0b6:	8a7b      	ldrh	r3, [r7, #18]
 800f0b8:	4413      	add	r3, r2
 800f0ba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800f0bc:	69b8      	ldr	r0, [r7, #24]
 800f0be:	f002 f969 	bl	8011394 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	685b      	ldr	r3, [r3, #4]
 800f0c6:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800f0c8:	e01f      	b.n	800f10a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800f0ca:	69bb      	ldr	r3, [r7, #24]
 800f0cc:	685b      	ldr	r3, [r3, #4]
 800f0ce:	617b      	str	r3, [r7, #20]
    pcur = p;
 800f0d0:	69bb      	ldr	r3, [r7, #24]
 800f0d2:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800f0d4:	697b      	ldr	r3, [r7, #20]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800f0da:	68f8      	ldr	r0, [r7, #12]
 800f0dc:	f002 f9e8 	bl	80114b0 <pbuf_clen>
 800f0e0:	4603      	mov	r3, r0
 800f0e2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800f0e4:	8bfa      	ldrh	r2, [r7, #30]
 800f0e6:	8a7b      	ldrh	r3, [r7, #18]
 800f0e8:	4413      	add	r3, r2
 800f0ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f0ee:	db05      	blt.n	800f0fc <ip_reass_free_complete_datagram+0xe0>
 800f0f0:	4b15      	ldr	r3, [pc, #84]	; (800f148 <ip_reass_free_complete_datagram+0x12c>)
 800f0f2:	22cc      	movs	r2, #204	; 0xcc
 800f0f4:	4918      	ldr	r1, [pc, #96]	; (800f158 <ip_reass_free_complete_datagram+0x13c>)
 800f0f6:	4816      	ldr	r0, [pc, #88]	; (800f150 <ip_reass_free_complete_datagram+0x134>)
 800f0f8:	f009 fe02 	bl	8018d00 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800f0fc:	8bfa      	ldrh	r2, [r7, #30]
 800f0fe:	8a7b      	ldrh	r3, [r7, #18]
 800f100:	4413      	add	r3, r2
 800f102:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800f104:	68f8      	ldr	r0, [r7, #12]
 800f106:	f002 f945 	bl	8011394 <pbuf_free>
  while (p != NULL) {
 800f10a:	69bb      	ldr	r3, [r7, #24]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d1dc      	bne.n	800f0ca <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800f110:	6839      	ldr	r1, [r7, #0]
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	f000 f8c2 	bl	800f29c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 800f118:	4b10      	ldr	r3, [pc, #64]	; (800f15c <ip_reass_free_complete_datagram+0x140>)
 800f11a:	881b      	ldrh	r3, [r3, #0]
 800f11c:	8bfa      	ldrh	r2, [r7, #30]
 800f11e:	429a      	cmp	r2, r3
 800f120:	d905      	bls.n	800f12e <ip_reass_free_complete_datagram+0x112>
 800f122:	4b09      	ldr	r3, [pc, #36]	; (800f148 <ip_reass_free_complete_datagram+0x12c>)
 800f124:	22d2      	movs	r2, #210	; 0xd2
 800f126:	490e      	ldr	r1, [pc, #56]	; (800f160 <ip_reass_free_complete_datagram+0x144>)
 800f128:	4809      	ldr	r0, [pc, #36]	; (800f150 <ip_reass_free_complete_datagram+0x134>)
 800f12a:	f009 fde9 	bl	8018d00 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 800f12e:	4b0b      	ldr	r3, [pc, #44]	; (800f15c <ip_reass_free_complete_datagram+0x140>)
 800f130:	881a      	ldrh	r2, [r3, #0]
 800f132:	8bfb      	ldrh	r3, [r7, #30]
 800f134:	1ad3      	subs	r3, r2, r3
 800f136:	b29a      	uxth	r2, r3
 800f138:	4b08      	ldr	r3, [pc, #32]	; (800f15c <ip_reass_free_complete_datagram+0x140>)
 800f13a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800f13c:	8bfb      	ldrh	r3, [r7, #30]
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3720      	adds	r7, #32
 800f142:	46bd      	mov	sp, r7
 800f144:	bd80      	pop	{r7, pc}
 800f146:	bf00      	nop
 800f148:	0801b4a0 	.word	0x0801b4a0
 800f14c:	0801b4f8 	.word	0x0801b4f8
 800f150:	0801b504 	.word	0x0801b504
 800f154:	0801b52c 	.word	0x0801b52c
 800f158:	0801b540 	.word	0x0801b540
 800f15c:	240048c8 	.word	0x240048c8
 800f160:	0801b560 	.word	0x0801b560

0800f164 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b08a      	sub	sp, #40	; 0x28
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
 800f16c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800f16e:	2300      	movs	r3, #0
 800f170:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800f172:	2300      	movs	r3, #0
 800f174:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800f176:	2300      	movs	r3, #0
 800f178:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800f17a:	2300      	movs	r3, #0
 800f17c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800f17e:	2300      	movs	r3, #0
 800f180:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800f182:	4b28      	ldr	r3, [pc, #160]	; (800f224 <ip_reass_remove_oldest_datagram+0xc0>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800f188:	e030      	b.n	800f1ec <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800f18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f18c:	695a      	ldr	r2, [r3, #20]
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	68db      	ldr	r3, [r3, #12]
 800f192:	429a      	cmp	r2, r3
 800f194:	d10c      	bne.n	800f1b0 <ip_reass_remove_oldest_datagram+0x4c>
 800f196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f198:	699a      	ldr	r2, [r3, #24]
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	691b      	ldr	r3, [r3, #16]
 800f19e:	429a      	cmp	r2, r3
 800f1a0:	d106      	bne.n	800f1b0 <ip_reass_remove_oldest_datagram+0x4c>
 800f1a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1a4:	899a      	ldrh	r2, [r3, #12]
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	889b      	ldrh	r3, [r3, #4]
 800f1aa:	b29b      	uxth	r3, r3
 800f1ac:	429a      	cmp	r2, r3
 800f1ae:	d014      	beq.n	800f1da <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800f1b0:	693b      	ldr	r3, [r7, #16]
 800f1b2:	3301      	adds	r3, #1
 800f1b4:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800f1b6:	6a3b      	ldr	r3, [r7, #32]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d104      	bne.n	800f1c6 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800f1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1be:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800f1c0:	69fb      	ldr	r3, [r7, #28]
 800f1c2:	61bb      	str	r3, [r7, #24]
 800f1c4:	e009      	b.n	800f1da <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800f1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1c8:	7fda      	ldrb	r2, [r3, #31]
 800f1ca:	6a3b      	ldr	r3, [r7, #32]
 800f1cc:	7fdb      	ldrb	r3, [r3, #31]
 800f1ce:	429a      	cmp	r2, r3
 800f1d0:	d803      	bhi.n	800f1da <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800f1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1d4:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800f1d6:	69fb      	ldr	r3, [r7, #28]
 800f1d8:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800f1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d001      	beq.n	800f1e6 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800f1e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1e4:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800f1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800f1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d1cb      	bne.n	800f18a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800f1f2:	6a3b      	ldr	r3, [r7, #32]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d008      	beq.n	800f20a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800f1f8:	69b9      	ldr	r1, [r7, #24]
 800f1fa:	6a38      	ldr	r0, [r7, #32]
 800f1fc:	f7ff ff0e 	bl	800f01c <ip_reass_free_complete_datagram>
 800f200:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800f202:	697a      	ldr	r2, [r7, #20]
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	4413      	add	r3, r2
 800f208:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800f20a:	697a      	ldr	r2, [r7, #20]
 800f20c:	683b      	ldr	r3, [r7, #0]
 800f20e:	429a      	cmp	r2, r3
 800f210:	da02      	bge.n	800f218 <ip_reass_remove_oldest_datagram+0xb4>
 800f212:	693b      	ldr	r3, [r7, #16]
 800f214:	2b01      	cmp	r3, #1
 800f216:	dcac      	bgt.n	800f172 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800f218:	697b      	ldr	r3, [r7, #20]
}
 800f21a:	4618      	mov	r0, r3
 800f21c:	3728      	adds	r7, #40	; 0x28
 800f21e:	46bd      	mov	sp, r7
 800f220:	bd80      	pop	{r7, pc}
 800f222:	bf00      	nop
 800f224:	240048c4 	.word	0x240048c4

0800f228 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b084      	sub	sp, #16
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800f232:	2004      	movs	r0, #4
 800f234:	f001 f998 	bl	8010568 <memp_malloc>
 800f238:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d110      	bne.n	800f262 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800f240:	6839      	ldr	r1, [r7, #0]
 800f242:	6878      	ldr	r0, [r7, #4]
 800f244:	f7ff ff8e 	bl	800f164 <ip_reass_remove_oldest_datagram>
 800f248:	4602      	mov	r2, r0
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	4293      	cmp	r3, r2
 800f24e:	dc03      	bgt.n	800f258 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800f250:	2004      	movs	r0, #4
 800f252:	f001 f989 	bl	8010568 <memp_malloc>
 800f256:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d101      	bne.n	800f262 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 800f25e:	2300      	movs	r3, #0
 800f260:	e016      	b.n	800f290 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800f262:	2220      	movs	r2, #32
 800f264:	2100      	movs	r1, #0
 800f266:	68f8      	ldr	r0, [r7, #12]
 800f268:	f009 f909 	bl	801847e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	220f      	movs	r2, #15
 800f270:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800f272:	4b09      	ldr	r3, [pc, #36]	; (800f298 <ip_reass_enqueue_new_datagram+0x70>)
 800f274:	681a      	ldr	r2, [r3, #0]
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800f27a:	4a07      	ldr	r2, [pc, #28]	; (800f298 <ip_reass_enqueue_new_datagram+0x70>)
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	3308      	adds	r3, #8
 800f284:	2214      	movs	r2, #20
 800f286:	6879      	ldr	r1, [r7, #4]
 800f288:	4618      	mov	r0, r3
 800f28a:	f009 f8d4 	bl	8018436 <memcpy>
  return ipr;
 800f28e:	68fb      	ldr	r3, [r7, #12]
}
 800f290:	4618      	mov	r0, r3
 800f292:	3710      	adds	r7, #16
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}
 800f298:	240048c4 	.word	0x240048c4

0800f29c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b082      	sub	sp, #8
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
 800f2a4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800f2a6:	4b10      	ldr	r3, [pc, #64]	; (800f2e8 <ip_reass_dequeue_datagram+0x4c>)
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	687a      	ldr	r2, [r7, #4]
 800f2ac:	429a      	cmp	r2, r3
 800f2ae:	d104      	bne.n	800f2ba <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	4a0c      	ldr	r2, [pc, #48]	; (800f2e8 <ip_reass_dequeue_datagram+0x4c>)
 800f2b6:	6013      	str	r3, [r2, #0]
 800f2b8:	e00d      	b.n	800f2d6 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800f2ba:	683b      	ldr	r3, [r7, #0]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d106      	bne.n	800f2ce <ip_reass_dequeue_datagram+0x32>
 800f2c0:	4b0a      	ldr	r3, [pc, #40]	; (800f2ec <ip_reass_dequeue_datagram+0x50>)
 800f2c2:	f240 1245 	movw	r2, #325	; 0x145
 800f2c6:	490a      	ldr	r1, [pc, #40]	; (800f2f0 <ip_reass_dequeue_datagram+0x54>)
 800f2c8:	480a      	ldr	r0, [pc, #40]	; (800f2f4 <ip_reass_dequeue_datagram+0x58>)
 800f2ca:	f009 fd19 	bl	8018d00 <iprintf>
    prev->next = ipr->next;
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	681a      	ldr	r2, [r3, #0]
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800f2d6:	6879      	ldr	r1, [r7, #4]
 800f2d8:	2004      	movs	r0, #4
 800f2da:	f001 f9bb 	bl	8010654 <memp_free>
}
 800f2de:	bf00      	nop
 800f2e0:	3708      	adds	r7, #8
 800f2e2:	46bd      	mov	sp, r7
 800f2e4:	bd80      	pop	{r7, pc}
 800f2e6:	bf00      	nop
 800f2e8:	240048c4 	.word	0x240048c4
 800f2ec:	0801b4a0 	.word	0x0801b4a0
 800f2f0:	0801b584 	.word	0x0801b584
 800f2f4:	0801b504 	.word	0x0801b504

0800f2f8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b08c      	sub	sp, #48	; 0x30
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	60f8      	str	r0, [r7, #12]
 800f300:	60b9      	str	r1, [r7, #8]
 800f302:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 800f304:	2300      	movs	r3, #0
 800f306:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800f308:	2301      	movs	r3, #1
 800f30a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 800f30c:	68bb      	ldr	r3, [r7, #8]
 800f30e:	685b      	ldr	r3, [r3, #4]
 800f310:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800f312:	69fb      	ldr	r3, [r7, #28]
 800f314:	885b      	ldrh	r3, [r3, #2]
 800f316:	b29b      	uxth	r3, r3
 800f318:	4618      	mov	r0, r3
 800f31a:	f7fe f8a5 	bl	800d468 <lwip_htons>
 800f31e:	4603      	mov	r3, r0
 800f320:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 800f322:	69fb      	ldr	r3, [r7, #28]
 800f324:	781b      	ldrb	r3, [r3, #0]
 800f326:	f003 030f 	and.w	r3, r3, #15
 800f32a:	b2db      	uxtb	r3, r3
 800f32c:	009b      	lsls	r3, r3, #2
 800f32e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 800f330:	7e7b      	ldrb	r3, [r7, #25]
 800f332:	b29b      	uxth	r3, r3
 800f334:	8b7a      	ldrh	r2, [r7, #26]
 800f336:	429a      	cmp	r2, r3
 800f338:	d202      	bcs.n	800f340 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f33a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f33e:	e135      	b.n	800f5ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 800f340:	7e7b      	ldrb	r3, [r7, #25]
 800f342:	b29b      	uxth	r3, r3
 800f344:	8b7a      	ldrh	r2, [r7, #26]
 800f346:	1ad3      	subs	r3, r2, r3
 800f348:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 800f34a:	69fb      	ldr	r3, [r7, #28]
 800f34c:	88db      	ldrh	r3, [r3, #6]
 800f34e:	b29b      	uxth	r3, r3
 800f350:	4618      	mov	r0, r3
 800f352:	f7fe f889 	bl	800d468 <lwip_htons>
 800f356:	4603      	mov	r3, r0
 800f358:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f35c:	b29b      	uxth	r3, r3
 800f35e:	00db      	lsls	r3, r3, #3
 800f360:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800f362:	68bb      	ldr	r3, [r7, #8]
 800f364:	685b      	ldr	r3, [r3, #4]
 800f366:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 800f368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f36a:	2200      	movs	r2, #0
 800f36c:	701a      	strb	r2, [r3, #0]
 800f36e:	2200      	movs	r2, #0
 800f370:	705a      	strb	r2, [r3, #1]
 800f372:	2200      	movs	r2, #0
 800f374:	709a      	strb	r2, [r3, #2]
 800f376:	2200      	movs	r2, #0
 800f378:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800f37a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f37c:	8afa      	ldrh	r2, [r7, #22]
 800f37e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 800f380:	8afa      	ldrh	r2, [r7, #22]
 800f382:	8b7b      	ldrh	r3, [r7, #26]
 800f384:	4413      	add	r3, r2
 800f386:	b29a      	uxth	r2, r3
 800f388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f38a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 800f38c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f38e:	88db      	ldrh	r3, [r3, #6]
 800f390:	b29b      	uxth	r3, r3
 800f392:	8afa      	ldrh	r2, [r7, #22]
 800f394:	429a      	cmp	r2, r3
 800f396:	d902      	bls.n	800f39e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f398:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f39c:	e106      	b.n	800f5ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	627b      	str	r3, [r7, #36]	; 0x24
 800f3a4:	e068      	b.n	800f478 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800f3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3a8:	685b      	ldr	r3, [r3, #4]
 800f3aa:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 800f3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3ae:	889b      	ldrh	r3, [r3, #4]
 800f3b0:	b29a      	uxth	r2, r3
 800f3b2:	693b      	ldr	r3, [r7, #16]
 800f3b4:	889b      	ldrh	r3, [r3, #4]
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	429a      	cmp	r2, r3
 800f3ba:	d235      	bcs.n	800f428 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800f3bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3c0:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800f3c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d020      	beq.n	800f40a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800f3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3ca:	889b      	ldrh	r3, [r3, #4]
 800f3cc:	b29a      	uxth	r2, r3
 800f3ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3d0:	88db      	ldrh	r3, [r3, #6]
 800f3d2:	b29b      	uxth	r3, r3
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	d307      	bcc.n	800f3e8 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 800f3d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3da:	88db      	ldrh	r3, [r3, #6]
 800f3dc:	b29a      	uxth	r2, r3
 800f3de:	693b      	ldr	r3, [r7, #16]
 800f3e0:	889b      	ldrh	r3, [r3, #4]
 800f3e2:	b29b      	uxth	r3, r3
 800f3e4:	429a      	cmp	r2, r3
 800f3e6:	d902      	bls.n	800f3ee <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f3e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f3ec:	e0de      	b.n	800f5ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800f3ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3f0:	68ba      	ldr	r2, [r7, #8]
 800f3f2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800f3f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3f6:	88db      	ldrh	r3, [r3, #6]
 800f3f8:	b29a      	uxth	r2, r3
 800f3fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3fc:	889b      	ldrh	r3, [r3, #4]
 800f3fe:	b29b      	uxth	r3, r3
 800f400:	429a      	cmp	r2, r3
 800f402:	d03d      	beq.n	800f480 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800f404:	2300      	movs	r3, #0
 800f406:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800f408:	e03a      	b.n	800f480 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 800f40a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f40c:	88db      	ldrh	r3, [r3, #6]
 800f40e:	b29a      	uxth	r2, r3
 800f410:	693b      	ldr	r3, [r7, #16]
 800f412:	889b      	ldrh	r3, [r3, #4]
 800f414:	b29b      	uxth	r3, r3
 800f416:	429a      	cmp	r2, r3
 800f418:	d902      	bls.n	800f420 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f41a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f41e:	e0c5      	b.n	800f5ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	68ba      	ldr	r2, [r7, #8]
 800f424:	605a      	str	r2, [r3, #4]
      break;
 800f426:	e02b      	b.n	800f480 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 800f428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f42a:	889b      	ldrh	r3, [r3, #4]
 800f42c:	b29a      	uxth	r2, r3
 800f42e:	693b      	ldr	r3, [r7, #16]
 800f430:	889b      	ldrh	r3, [r3, #4]
 800f432:	b29b      	uxth	r3, r3
 800f434:	429a      	cmp	r2, r3
 800f436:	d102      	bne.n	800f43e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f438:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f43c:	e0b6      	b.n	800f5ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800f43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f440:	889b      	ldrh	r3, [r3, #4]
 800f442:	b29a      	uxth	r2, r3
 800f444:	693b      	ldr	r3, [r7, #16]
 800f446:	88db      	ldrh	r3, [r3, #6]
 800f448:	b29b      	uxth	r3, r3
 800f44a:	429a      	cmp	r2, r3
 800f44c:	d202      	bcs.n	800f454 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f44e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f452:	e0ab      	b.n	800f5ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800f454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f456:	2b00      	cmp	r3, #0
 800f458:	d009      	beq.n	800f46e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 800f45a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f45c:	88db      	ldrh	r3, [r3, #6]
 800f45e:	b29a      	uxth	r2, r3
 800f460:	693b      	ldr	r3, [r7, #16]
 800f462:	889b      	ldrh	r3, [r3, #4]
 800f464:	b29b      	uxth	r3, r3
 800f466:	429a      	cmp	r2, r3
 800f468:	d001      	beq.n	800f46e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800f46a:	2300      	movs	r3, #0
 800f46c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800f46e:	693b      	ldr	r3, [r7, #16]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 800f474:	693b      	ldr	r3, [r7, #16]
 800f476:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 800f478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d193      	bne.n	800f3a6 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 800f47e:	e000      	b.n	800f482 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 800f480:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800f482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f484:	2b00      	cmp	r3, #0
 800f486:	d12d      	bne.n	800f4e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 800f488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d01c      	beq.n	800f4c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800f48e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f490:	88db      	ldrh	r3, [r3, #6]
 800f492:	b29a      	uxth	r2, r3
 800f494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f496:	889b      	ldrh	r3, [r3, #4]
 800f498:	b29b      	uxth	r3, r3
 800f49a:	429a      	cmp	r2, r3
 800f49c:	d906      	bls.n	800f4ac <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 800f49e:	4b45      	ldr	r3, [pc, #276]	; (800f5b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f4a0:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 800f4a4:	4944      	ldr	r1, [pc, #272]	; (800f5b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800f4a6:	4845      	ldr	r0, [pc, #276]	; (800f5bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f4a8:	f009 fc2a 	bl	8018d00 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800f4ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4ae:	68ba      	ldr	r2, [r7, #8]
 800f4b0:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800f4b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4b4:	88db      	ldrh	r3, [r3, #6]
 800f4b6:	b29a      	uxth	r2, r3
 800f4b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4ba:	889b      	ldrh	r3, [r3, #4]
 800f4bc:	b29b      	uxth	r3, r3
 800f4be:	429a      	cmp	r2, r3
 800f4c0:	d010      	beq.n	800f4e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	623b      	str	r3, [r7, #32]
 800f4c6:	e00d      	b.n	800f4e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	685b      	ldr	r3, [r3, #4]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d006      	beq.n	800f4de <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800f4d0:	4b38      	ldr	r3, [pc, #224]	; (800f5b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f4d2:	f240 12bf 	movw	r2, #447	; 0x1bf
 800f4d6:	493a      	ldr	r1, [pc, #232]	; (800f5c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800f4d8:	4838      	ldr	r0, [pc, #224]	; (800f5bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f4da:	f009 fc11 	bl	8018d00 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	68ba      	ldr	r2, [r7, #8]
 800f4e2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d105      	bne.n	800f4f6 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	7f9b      	ldrb	r3, [r3, #30]
 800f4ee:	f003 0301 	and.w	r3, r3, #1
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d059      	beq.n	800f5aa <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 800f4f6:	6a3b      	ldr	r3, [r7, #32]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d04f      	beq.n	800f59c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	685b      	ldr	r3, [r3, #4]
 800f500:	2b00      	cmp	r3, #0
 800f502:	d006      	beq.n	800f512 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	685b      	ldr	r3, [r3, #4]
 800f508:	685b      	ldr	r3, [r3, #4]
 800f50a:	889b      	ldrh	r3, [r3, #4]
 800f50c:	b29b      	uxth	r3, r3
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d002      	beq.n	800f518 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 800f512:	2300      	movs	r3, #0
 800f514:	623b      	str	r3, [r7, #32]
 800f516:	e041      	b.n	800f59c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800f518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f51a:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 800f51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800f522:	e012      	b.n	800f54a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 800f524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f526:	685b      	ldr	r3, [r3, #4]
 800f528:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 800f52a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f52c:	88db      	ldrh	r3, [r3, #6]
 800f52e:	b29a      	uxth	r2, r3
 800f530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f532:	889b      	ldrh	r3, [r3, #4]
 800f534:	b29b      	uxth	r3, r3
 800f536:	429a      	cmp	r2, r3
 800f538:	d002      	beq.n	800f540 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 800f53a:	2300      	movs	r3, #0
 800f53c:	623b      	str	r3, [r7, #32]
            break;
 800f53e:	e007      	b.n	800f550 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 800f540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f542:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 800f544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800f54a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d1e9      	bne.n	800f524 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800f550:	6a3b      	ldr	r3, [r7, #32]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d022      	beq.n	800f59c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	685b      	ldr	r3, [r3, #4]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d106      	bne.n	800f56c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 800f55e:	4b15      	ldr	r3, [pc, #84]	; (800f5b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f560:	f240 12df 	movw	r2, #479	; 0x1df
 800f564:	4917      	ldr	r1, [pc, #92]	; (800f5c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800f566:	4815      	ldr	r0, [pc, #84]	; (800f5bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f568:	f009 fbca 	bl	8018d00 <iprintf>
          LWIP_ASSERT("sanity check",
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	685b      	ldr	r3, [r3, #4]
 800f570:	685b      	ldr	r3, [r3, #4]
 800f572:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f574:	429a      	cmp	r2, r3
 800f576:	d106      	bne.n	800f586 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 800f578:	4b0e      	ldr	r3, [pc, #56]	; (800f5b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f57a:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f57e:	4911      	ldr	r1, [pc, #68]	; (800f5c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800f580:	480e      	ldr	r0, [pc, #56]	; (800f5bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f582:	f009 fbbd 	bl	8018d00 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800f586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d006      	beq.n	800f59c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 800f58e:	4b09      	ldr	r3, [pc, #36]	; (800f5b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f590:	f240 12e3 	movw	r2, #483	; 0x1e3
 800f594:	490c      	ldr	r1, [pc, #48]	; (800f5c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800f596:	4809      	ldr	r0, [pc, #36]	; (800f5bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f598:	f009 fbb2 	bl	8018d00 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800f59c:	6a3b      	ldr	r3, [r7, #32]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	bf14      	ite	ne
 800f5a2:	2301      	movne	r3, #1
 800f5a4:	2300      	moveq	r3, #0
 800f5a6:	b2db      	uxtb	r3, r3
 800f5a8:	e000      	b.n	800f5ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800f5aa:	2300      	movs	r3, #0
}
 800f5ac:	4618      	mov	r0, r3
 800f5ae:	3730      	adds	r7, #48	; 0x30
 800f5b0:	46bd      	mov	sp, r7
 800f5b2:	bd80      	pop	{r7, pc}
 800f5b4:	0801b4a0 	.word	0x0801b4a0
 800f5b8:	0801b5a0 	.word	0x0801b5a0
 800f5bc:	0801b504 	.word	0x0801b504
 800f5c0:	0801b5c0 	.word	0x0801b5c0
 800f5c4:	0801b5f8 	.word	0x0801b5f8
 800f5c8:	0801b608 	.word	0x0801b608

0800f5cc <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b08e      	sub	sp, #56	; 0x38
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	685b      	ldr	r3, [r3, #4]
 800f5d8:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 800f5da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5dc:	781b      	ldrb	r3, [r3, #0]
 800f5de:	f003 030f 	and.w	r3, r3, #15
 800f5e2:	b2db      	uxtb	r3, r3
 800f5e4:	009b      	lsls	r3, r3, #2
 800f5e6:	b2db      	uxtb	r3, r3
 800f5e8:	2b14      	cmp	r3, #20
 800f5ea:	f040 8167 	bne.w	800f8bc <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 800f5ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5f0:	88db      	ldrh	r3, [r3, #6]
 800f5f2:	b29b      	uxth	r3, r3
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	f7fd ff37 	bl	800d468 <lwip_htons>
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f600:	b29b      	uxth	r3, r3
 800f602:	00db      	lsls	r3, r3, #3
 800f604:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800f606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f608:	885b      	ldrh	r3, [r3, #2]
 800f60a:	b29b      	uxth	r3, r3
 800f60c:	4618      	mov	r0, r3
 800f60e:	f7fd ff2b 	bl	800d468 <lwip_htons>
 800f612:	4603      	mov	r3, r0
 800f614:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 800f616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f618:	781b      	ldrb	r3, [r3, #0]
 800f61a:	f003 030f 	and.w	r3, r3, #15
 800f61e:	b2db      	uxtb	r3, r3
 800f620:	009b      	lsls	r3, r3, #2
 800f622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 800f626:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f62a:	b29b      	uxth	r3, r3
 800f62c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f62e:	429a      	cmp	r2, r3
 800f630:	f0c0 8146 	bcc.w	800f8c0 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800f634:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f638:	b29b      	uxth	r3, r3
 800f63a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f63c:	1ad3      	subs	r3, r2, r3
 800f63e:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800f640:	6878      	ldr	r0, [r7, #4]
 800f642:	f001 ff35 	bl	80114b0 <pbuf_clen>
 800f646:	4603      	mov	r3, r0
 800f648:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800f64a:	4ba3      	ldr	r3, [pc, #652]	; (800f8d8 <ip4_reass+0x30c>)
 800f64c:	881b      	ldrh	r3, [r3, #0]
 800f64e:	461a      	mov	r2, r3
 800f650:	8c3b      	ldrh	r3, [r7, #32]
 800f652:	4413      	add	r3, r2
 800f654:	2b0a      	cmp	r3, #10
 800f656:	dd10      	ble.n	800f67a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800f658:	8c3b      	ldrh	r3, [r7, #32]
 800f65a:	4619      	mov	r1, r3
 800f65c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f65e:	f7ff fd81 	bl	800f164 <ip_reass_remove_oldest_datagram>
 800f662:	4603      	mov	r3, r0
 800f664:	2b00      	cmp	r3, #0
 800f666:	f000 812d 	beq.w	800f8c4 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800f66a:	4b9b      	ldr	r3, [pc, #620]	; (800f8d8 <ip4_reass+0x30c>)
 800f66c:	881b      	ldrh	r3, [r3, #0]
 800f66e:	461a      	mov	r2, r3
 800f670:	8c3b      	ldrh	r3, [r7, #32]
 800f672:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800f674:	2b0a      	cmp	r3, #10
 800f676:	f300 8125 	bgt.w	800f8c4 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800f67a:	4b98      	ldr	r3, [pc, #608]	; (800f8dc <ip4_reass+0x310>)
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	633b      	str	r3, [r7, #48]	; 0x30
 800f680:	e015      	b.n	800f6ae <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800f682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f684:	695a      	ldr	r2, [r3, #20]
 800f686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f688:	68db      	ldr	r3, [r3, #12]
 800f68a:	429a      	cmp	r2, r3
 800f68c:	d10c      	bne.n	800f6a8 <ip4_reass+0xdc>
 800f68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f690:	699a      	ldr	r2, [r3, #24]
 800f692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f694:	691b      	ldr	r3, [r3, #16]
 800f696:	429a      	cmp	r2, r3
 800f698:	d106      	bne.n	800f6a8 <ip4_reass+0xdc>
 800f69a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f69c:	899a      	ldrh	r2, [r3, #12]
 800f69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6a0:	889b      	ldrh	r3, [r3, #4]
 800f6a2:	b29b      	uxth	r3, r3
 800f6a4:	429a      	cmp	r2, r3
 800f6a6:	d006      	beq.n	800f6b6 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800f6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	633b      	str	r3, [r7, #48]	; 0x30
 800f6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d1e6      	bne.n	800f682 <ip4_reass+0xb6>
 800f6b4:	e000      	b.n	800f6b8 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800f6b6:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800f6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d109      	bne.n	800f6d2 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800f6be:	8c3b      	ldrh	r3, [r7, #32]
 800f6c0:	4619      	mov	r1, r3
 800f6c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f6c4:	f7ff fdb0 	bl	800f228 <ip_reass_enqueue_new_datagram>
 800f6c8:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800f6ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d11c      	bne.n	800f70a <ip4_reass+0x13e>
      goto nullreturn;
 800f6d0:	e0f9      	b.n	800f8c6 <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800f6d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6d4:	88db      	ldrh	r3, [r3, #6]
 800f6d6:	b29b      	uxth	r3, r3
 800f6d8:	4618      	mov	r0, r3
 800f6da:	f7fd fec5 	bl	800d468 <lwip_htons>
 800f6de:	4603      	mov	r3, r0
 800f6e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d110      	bne.n	800f70a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800f6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6ea:	89db      	ldrh	r3, [r3, #14]
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	f7fd febb 	bl	800d468 <lwip_htons>
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d006      	beq.n	800f70a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800f6fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6fe:	3308      	adds	r3, #8
 800f700:	2214      	movs	r2, #20
 800f702:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f704:	4618      	mov	r0, r3
 800f706:	f008 fe96 	bl	8018436 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800f70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f70c:	88db      	ldrh	r3, [r3, #6]
 800f70e:	b29b      	uxth	r3, r3
 800f710:	f003 0320 	and.w	r3, r3, #32
 800f714:	2b00      	cmp	r3, #0
 800f716:	bf0c      	ite	eq
 800f718:	2301      	moveq	r3, #1
 800f71a:	2300      	movne	r3, #0
 800f71c:	b2db      	uxtb	r3, r3
 800f71e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800f720:	69fb      	ldr	r3, [r7, #28]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d00e      	beq.n	800f744 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 800f726:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800f728:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f72a:	4413      	add	r3, r2
 800f72c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800f72e:	8b7a      	ldrh	r2, [r7, #26]
 800f730:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800f732:	429a      	cmp	r2, r3
 800f734:	f0c0 80a0 	bcc.w	800f878 <ip4_reass+0x2ac>
 800f738:	8b7b      	ldrh	r3, [r7, #26]
 800f73a:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 800f73e:	4293      	cmp	r3, r2
 800f740:	f200 809a 	bhi.w	800f878 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800f744:	69fa      	ldr	r2, [r7, #28]
 800f746:	6879      	ldr	r1, [r7, #4]
 800f748:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f74a:	f7ff fdd5 	bl	800f2f8 <ip_reass_chain_frag_into_datagram_and_validate>
 800f74e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f756:	f000 8091 	beq.w	800f87c <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800f75a:	4b5f      	ldr	r3, [pc, #380]	; (800f8d8 <ip4_reass+0x30c>)
 800f75c:	881a      	ldrh	r2, [r3, #0]
 800f75e:	8c3b      	ldrh	r3, [r7, #32]
 800f760:	4413      	add	r3, r2
 800f762:	b29a      	uxth	r2, r3
 800f764:	4b5c      	ldr	r3, [pc, #368]	; (800f8d8 <ip4_reass+0x30c>)
 800f766:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800f768:	69fb      	ldr	r3, [r7, #28]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d00d      	beq.n	800f78a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 800f76e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800f770:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f772:	4413      	add	r3, r2
 800f774:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800f776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f778:	8a7a      	ldrh	r2, [r7, #18]
 800f77a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800f77c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f77e:	7f9b      	ldrb	r3, [r3, #30]
 800f780:	f043 0301 	orr.w	r3, r3, #1
 800f784:	b2da      	uxtb	r2, r3
 800f786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f788:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800f78a:	697b      	ldr	r3, [r7, #20]
 800f78c:	2b01      	cmp	r3, #1
 800f78e:	d171      	bne.n	800f874 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 800f790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f792:	8b9b      	ldrh	r3, [r3, #28]
 800f794:	3314      	adds	r3, #20
 800f796:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 800f798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f79a:	685b      	ldr	r3, [r3, #4]
 800f79c:	685b      	ldr	r3, [r3, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800f7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7a4:	685b      	ldr	r3, [r3, #4]
 800f7a6:	685b      	ldr	r3, [r3, #4]
 800f7a8:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800f7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7ac:	3308      	adds	r3, #8
 800f7ae:	2214      	movs	r2, #20
 800f7b0:	4619      	mov	r1, r3
 800f7b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f7b4:	f008 fe3f 	bl	8018436 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 800f7b8:	8a3b      	ldrh	r3, [r7, #16]
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	f7fd fe54 	bl	800d468 <lwip_htons>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	461a      	mov	r2, r3
 800f7c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7c6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800f7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	719a      	strb	r2, [r3, #6]
 800f7ce:	2200      	movs	r2, #0
 800f7d0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800f7d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7d4:	2200      	movs	r2, #0
 800f7d6:	729a      	strb	r2, [r3, #10]
 800f7d8:	2200      	movs	r2, #0
 800f7da:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800f7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7de:	685b      	ldr	r3, [r3, #4]
 800f7e0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800f7e2:	e00d      	b.n	800f800 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 800f7e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f7e6:	685b      	ldr	r3, [r3, #4]
 800f7e8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 800f7ea:	2114      	movs	r1, #20
 800f7ec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f7ee:	f001 fd4b 	bl	8011288 <pbuf_remove_header>
      pbuf_cat(p, r);
 800f7f2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800f7f4:	6878      	ldr	r0, [r7, #4]
 800f7f6:	f001 fe9b 	bl	8011530 <pbuf_cat>
      r = iprh->next_pbuf;
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 800f800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f802:	2b00      	cmp	r3, #0
 800f804:	d1ee      	bne.n	800f7e4 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800f806:	4b35      	ldr	r3, [pc, #212]	; (800f8dc <ip4_reass+0x310>)
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f80c:	429a      	cmp	r2, r3
 800f80e:	d102      	bne.n	800f816 <ip4_reass+0x24a>
      ipr_prev = NULL;
 800f810:	2300      	movs	r3, #0
 800f812:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f814:	e010      	b.n	800f838 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f816:	4b31      	ldr	r3, [pc, #196]	; (800f8dc <ip4_reass+0x310>)
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f81c:	e007      	b.n	800f82e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 800f81e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f824:	429a      	cmp	r2, r3
 800f826:	d006      	beq.n	800f836 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f82e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f830:	2b00      	cmp	r3, #0
 800f832:	d1f4      	bne.n	800f81e <ip4_reass+0x252>
 800f834:	e000      	b.n	800f838 <ip4_reass+0x26c>
          break;
 800f836:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800f838:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f83a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f83c:	f7ff fd2e 	bl	800f29c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 800f840:	6878      	ldr	r0, [r7, #4]
 800f842:	f001 fe35 	bl	80114b0 <pbuf_clen>
 800f846:	4603      	mov	r3, r0
 800f848:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 800f84a:	4b23      	ldr	r3, [pc, #140]	; (800f8d8 <ip4_reass+0x30c>)
 800f84c:	881b      	ldrh	r3, [r3, #0]
 800f84e:	8c3a      	ldrh	r2, [r7, #32]
 800f850:	429a      	cmp	r2, r3
 800f852:	d906      	bls.n	800f862 <ip4_reass+0x296>
 800f854:	4b22      	ldr	r3, [pc, #136]	; (800f8e0 <ip4_reass+0x314>)
 800f856:	f240 229b 	movw	r2, #667	; 0x29b
 800f85a:	4922      	ldr	r1, [pc, #136]	; (800f8e4 <ip4_reass+0x318>)
 800f85c:	4822      	ldr	r0, [pc, #136]	; (800f8e8 <ip4_reass+0x31c>)
 800f85e:	f009 fa4f 	bl	8018d00 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 800f862:	4b1d      	ldr	r3, [pc, #116]	; (800f8d8 <ip4_reass+0x30c>)
 800f864:	881a      	ldrh	r2, [r3, #0]
 800f866:	8c3b      	ldrh	r3, [r7, #32]
 800f868:	1ad3      	subs	r3, r2, r3
 800f86a:	b29a      	uxth	r2, r3
 800f86c:	4b1a      	ldr	r3, [pc, #104]	; (800f8d8 <ip4_reass+0x30c>)
 800f86e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	e02c      	b.n	800f8ce <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800f874:	2300      	movs	r3, #0
 800f876:	e02a      	b.n	800f8ce <ip4_reass+0x302>

nullreturn_ipr:
 800f878:	bf00      	nop
 800f87a:	e000      	b.n	800f87e <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 800f87c:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 800f87e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f880:	2b00      	cmp	r3, #0
 800f882:	d106      	bne.n	800f892 <ip4_reass+0x2c6>
 800f884:	4b16      	ldr	r3, [pc, #88]	; (800f8e0 <ip4_reass+0x314>)
 800f886:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 800f88a:	4918      	ldr	r1, [pc, #96]	; (800f8ec <ip4_reass+0x320>)
 800f88c:	4816      	ldr	r0, [pc, #88]	; (800f8e8 <ip4_reass+0x31c>)
 800f88e:	f009 fa37 	bl	8018d00 <iprintf>
  if (ipr->p == NULL) {
 800f892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f894:	685b      	ldr	r3, [r3, #4]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d114      	bne.n	800f8c4 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 800f89a:	4b10      	ldr	r3, [pc, #64]	; (800f8dc <ip4_reass+0x310>)
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f8a0:	429a      	cmp	r2, r3
 800f8a2:	d006      	beq.n	800f8b2 <ip4_reass+0x2e6>
 800f8a4:	4b0e      	ldr	r3, [pc, #56]	; (800f8e0 <ip4_reass+0x314>)
 800f8a6:	f240 22ab 	movw	r2, #683	; 0x2ab
 800f8aa:	4911      	ldr	r1, [pc, #68]	; (800f8f0 <ip4_reass+0x324>)
 800f8ac:	480e      	ldr	r0, [pc, #56]	; (800f8e8 <ip4_reass+0x31c>)
 800f8ae:	f009 fa27 	bl	8018d00 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 800f8b2:	2100      	movs	r1, #0
 800f8b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f8b6:	f7ff fcf1 	bl	800f29c <ip_reass_dequeue_datagram>
 800f8ba:	e004      	b.n	800f8c6 <ip4_reass+0x2fa>
    goto nullreturn;
 800f8bc:	bf00      	nop
 800f8be:	e002      	b.n	800f8c6 <ip4_reass+0x2fa>
    goto nullreturn;
 800f8c0:	bf00      	nop
 800f8c2:	e000      	b.n	800f8c6 <ip4_reass+0x2fa>
  }

nullreturn:
 800f8c4:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f001 fd64 	bl	8011394 <pbuf_free>
  return NULL;
 800f8cc:	2300      	movs	r3, #0
}
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	3738      	adds	r7, #56	; 0x38
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	bd80      	pop	{r7, pc}
 800f8d6:	bf00      	nop
 800f8d8:	240048c8 	.word	0x240048c8
 800f8dc:	240048c4 	.word	0x240048c4
 800f8e0:	0801b4a0 	.word	0x0801b4a0
 800f8e4:	0801b62c 	.word	0x0801b62c
 800f8e8:	0801b504 	.word	0x0801b504
 800f8ec:	0801b648 	.word	0x0801b648
 800f8f0:	0801b654 	.word	0x0801b654

0800f8f4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 800f8f8:	2005      	movs	r0, #5
 800f8fa:	f000 fe35 	bl	8010568 <memp_malloc>
 800f8fe:	4603      	mov	r3, r0
}
 800f900:	4618      	mov	r0, r3
 800f902:	bd80      	pop	{r7, pc}

0800f904 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b082      	sub	sp, #8
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d106      	bne.n	800f920 <ip_frag_free_pbuf_custom_ref+0x1c>
 800f912:	4b07      	ldr	r3, [pc, #28]	; (800f930 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800f914:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 800f918:	4906      	ldr	r1, [pc, #24]	; (800f934 <ip_frag_free_pbuf_custom_ref+0x30>)
 800f91a:	4807      	ldr	r0, [pc, #28]	; (800f938 <ip_frag_free_pbuf_custom_ref+0x34>)
 800f91c:	f009 f9f0 	bl	8018d00 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800f920:	6879      	ldr	r1, [r7, #4]
 800f922:	2005      	movs	r0, #5
 800f924:	f000 fe96 	bl	8010654 <memp_free>
}
 800f928:	bf00      	nop
 800f92a:	3708      	adds	r7, #8
 800f92c:	46bd      	mov	sp, r7
 800f92e:	bd80      	pop	{r7, pc}
 800f930:	0801b4a0 	.word	0x0801b4a0
 800f934:	0801b674 	.word	0x0801b674
 800f938:	0801b504 	.word	0x0801b504

0800f93c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b084      	sub	sp, #16
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d106      	bne.n	800f95c <ipfrag_free_pbuf_custom+0x20>
 800f94e:	4b11      	ldr	r3, [pc, #68]	; (800f994 <ipfrag_free_pbuf_custom+0x58>)
 800f950:	f240 22ce 	movw	r2, #718	; 0x2ce
 800f954:	4910      	ldr	r1, [pc, #64]	; (800f998 <ipfrag_free_pbuf_custom+0x5c>)
 800f956:	4811      	ldr	r0, [pc, #68]	; (800f99c <ipfrag_free_pbuf_custom+0x60>)
 800f958:	f009 f9d2 	bl	8018d00 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 800f95c:	68fa      	ldr	r2, [r7, #12]
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	429a      	cmp	r2, r3
 800f962:	d006      	beq.n	800f972 <ipfrag_free_pbuf_custom+0x36>
 800f964:	4b0b      	ldr	r3, [pc, #44]	; (800f994 <ipfrag_free_pbuf_custom+0x58>)
 800f966:	f240 22cf 	movw	r2, #719	; 0x2cf
 800f96a:	490d      	ldr	r1, [pc, #52]	; (800f9a0 <ipfrag_free_pbuf_custom+0x64>)
 800f96c:	480b      	ldr	r0, [pc, #44]	; (800f99c <ipfrag_free_pbuf_custom+0x60>)
 800f96e:	f009 f9c7 	bl	8018d00 <iprintf>
  if (pcr->original != NULL) {
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	695b      	ldr	r3, [r3, #20]
 800f976:	2b00      	cmp	r3, #0
 800f978:	d004      	beq.n	800f984 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	695b      	ldr	r3, [r3, #20]
 800f97e:	4618      	mov	r0, r3
 800f980:	f001 fd08 	bl	8011394 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800f984:	68f8      	ldr	r0, [r7, #12]
 800f986:	f7ff ffbd 	bl	800f904 <ip_frag_free_pbuf_custom_ref>
}
 800f98a:	bf00      	nop
 800f98c:	3710      	adds	r7, #16
 800f98e:	46bd      	mov	sp, r7
 800f990:	bd80      	pop	{r7, pc}
 800f992:	bf00      	nop
 800f994:	0801b4a0 	.word	0x0801b4a0
 800f998:	0801b680 	.word	0x0801b680
 800f99c:	0801b504 	.word	0x0801b504
 800f9a0:	0801b68c 	.word	0x0801b68c

0800f9a4 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b094      	sub	sp, #80	; 0x50
 800f9a8:	af02      	add	r7, sp, #8
 800f9aa:	60f8      	str	r0, [r7, #12]
 800f9ac:	60b9      	str	r1, [r7, #8]
 800f9ae:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 800f9b6:	68bb      	ldr	r3, [r7, #8]
 800f9b8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f9ba:	3b14      	subs	r3, #20
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	da00      	bge.n	800f9c2 <ip4_frag+0x1e>
 800f9c0:	3307      	adds	r3, #7
 800f9c2:	10db      	asrs	r3, r3, #3
 800f9c4:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800f9c6:	2314      	movs	r3, #20
 800f9c8:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	685b      	ldr	r3, [r3, #4]
 800f9ce:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 800f9d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f9d2:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 800f9d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9d6:	781b      	ldrb	r3, [r3, #0]
 800f9d8:	f003 030f 	and.w	r3, r3, #15
 800f9dc:	b2db      	uxtb	r3, r3
 800f9de:	009b      	lsls	r3, r3, #2
 800f9e0:	b2db      	uxtb	r3, r3
 800f9e2:	2b14      	cmp	r3, #20
 800f9e4:	d002      	beq.n	800f9ec <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 800f9e6:	f06f 0305 	mvn.w	r3, #5
 800f9ea:	e10f      	b.n	800fc0c <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	895b      	ldrh	r3, [r3, #10]
 800f9f0:	2b13      	cmp	r3, #19
 800f9f2:	d809      	bhi.n	800fa08 <ip4_frag+0x64>
 800f9f4:	4b87      	ldr	r3, [pc, #540]	; (800fc14 <ip4_frag+0x270>)
 800f9f6:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 800f9fa:	4987      	ldr	r1, [pc, #540]	; (800fc18 <ip4_frag+0x274>)
 800f9fc:	4887      	ldr	r0, [pc, #540]	; (800fc1c <ip4_frag+0x278>)
 800f9fe:	f009 f97f 	bl	8018d00 <iprintf>
 800fa02:	f06f 0305 	mvn.w	r3, #5
 800fa06:	e101      	b.n	800fc0c <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800fa08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa0a:	88db      	ldrh	r3, [r3, #6]
 800fa0c:	b29b      	uxth	r3, r3
 800fa0e:	4618      	mov	r0, r3
 800fa10:	f7fd fd2a 	bl	800d468 <lwip_htons>
 800fa14:	4603      	mov	r3, r0
 800fa16:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 800fa18:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800fa1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fa1e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 800fa22:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800fa24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fa28:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	891b      	ldrh	r3, [r3, #8]
 800fa2e:	3b14      	subs	r3, #20
 800fa30:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 800fa34:	e0e0      	b.n	800fbf8 <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 800fa36:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800fa38:	00db      	lsls	r3, r3, #3
 800fa3a:	b29b      	uxth	r3, r3
 800fa3c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800fa40:	4293      	cmp	r3, r2
 800fa42:	bf28      	it	cs
 800fa44:	4613      	movcs	r3, r2
 800fa46:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800fa48:	f44f 7220 	mov.w	r2, #640	; 0x280
 800fa4c:	2114      	movs	r1, #20
 800fa4e:	200e      	movs	r0, #14
 800fa50:	f001 f9c0 	bl	8010dd4 <pbuf_alloc>
 800fa54:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 800fa56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	f000 80d4 	beq.w	800fc06 <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800fa5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa60:	895b      	ldrh	r3, [r3, #10]
 800fa62:	2b13      	cmp	r3, #19
 800fa64:	d806      	bhi.n	800fa74 <ip4_frag+0xd0>
 800fa66:	4b6b      	ldr	r3, [pc, #428]	; (800fc14 <ip4_frag+0x270>)
 800fa68:	f240 3225 	movw	r2, #805	; 0x325
 800fa6c:	496c      	ldr	r1, [pc, #432]	; (800fc20 <ip4_frag+0x27c>)
 800fa6e:	486b      	ldr	r0, [pc, #428]	; (800fc1c <ip4_frag+0x278>)
 800fa70:	f009 f946 	bl	8018d00 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800fa74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa76:	685b      	ldr	r3, [r3, #4]
 800fa78:	2214      	movs	r2, #20
 800fa7a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	f008 fcda 	bl	8018436 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800fa82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa84:	685b      	ldr	r3, [r3, #4]
 800fa86:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 800fa88:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800fa8a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 800fa8e:	e064      	b.n	800fb5a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	895a      	ldrh	r2, [r3, #10]
 800fa94:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800fa96:	1ad3      	subs	r3, r2, r3
 800fa98:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	895b      	ldrh	r3, [r3, #10]
 800fa9e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800faa0:	429a      	cmp	r2, r3
 800faa2:	d906      	bls.n	800fab2 <ip4_frag+0x10e>
 800faa4:	4b5b      	ldr	r3, [pc, #364]	; (800fc14 <ip4_frag+0x270>)
 800faa6:	f240 322d 	movw	r2, #813	; 0x32d
 800faaa:	495e      	ldr	r1, [pc, #376]	; (800fc24 <ip4_frag+0x280>)
 800faac:	485b      	ldr	r0, [pc, #364]	; (800fc1c <ip4_frag+0x278>)
 800faae:	f009 f927 	bl	8018d00 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800fab2:	8bfa      	ldrh	r2, [r7, #30]
 800fab4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800fab8:	4293      	cmp	r3, r2
 800faba:	bf28      	it	cs
 800fabc:	4613      	movcs	r3, r2
 800fabe:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800fac2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d105      	bne.n	800fad6 <ip4_frag+0x132>
        poff = 0;
 800faca:	2300      	movs	r3, #0
 800facc:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	60fb      	str	r3, [r7, #12]
        continue;
 800fad4:	e041      	b.n	800fb5a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800fad6:	f7ff ff0d 	bl	800f8f4 <ip_frag_alloc_pbuf_custom_ref>
 800fada:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 800fadc:	69bb      	ldr	r3, [r7, #24]
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d103      	bne.n	800faea <ip4_frag+0x146>
        pbuf_free(rambuf);
 800fae2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fae4:	f001 fc56 	bl	8011394 <pbuf_free>
        goto memerr;
 800fae8:	e08e      	b.n	800fc08 <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800faea:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800faf0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800faf2:	4413      	add	r3, r2
 800faf4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 800faf8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800fafc:	9201      	str	r2, [sp, #4]
 800fafe:	9300      	str	r3, [sp, #0]
 800fb00:	4603      	mov	r3, r0
 800fb02:	2241      	movs	r2, #65	; 0x41
 800fb04:	2000      	movs	r0, #0
 800fb06:	f001 fa8b 	bl	8011020 <pbuf_alloced_custom>
 800fb0a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 800fb0c:	697b      	ldr	r3, [r7, #20]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d106      	bne.n	800fb20 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 800fb12:	69b8      	ldr	r0, [r7, #24]
 800fb14:	f7ff fef6 	bl	800f904 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800fb18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fb1a:	f001 fc3b 	bl	8011394 <pbuf_free>
        goto memerr;
 800fb1e:	e073      	b.n	800fc08 <ip4_frag+0x264>
      }
      pbuf_ref(p);
 800fb20:	68f8      	ldr	r0, [r7, #12]
 800fb22:	f001 fcdd 	bl	80114e0 <pbuf_ref>
      pcr->original = p;
 800fb26:	69bb      	ldr	r3, [r7, #24]
 800fb28:	68fa      	ldr	r2, [r7, #12]
 800fb2a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800fb2c:	69bb      	ldr	r3, [r7, #24]
 800fb2e:	4a3e      	ldr	r2, [pc, #248]	; (800fc28 <ip4_frag+0x284>)
 800fb30:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800fb32:	6979      	ldr	r1, [r7, #20]
 800fb34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fb36:	f001 fcfb 	bl	8011530 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 800fb3a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800fb3e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800fb42:	1ad3      	subs	r3, r2, r3
 800fb44:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 800fb48:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d004      	beq.n	800fb5a <ip4_frag+0x1b6>
        poff = 0;
 800fb50:	2300      	movs	r3, #0
 800fb52:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800fb5a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d196      	bne.n	800fa90 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 800fb62:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800fb64:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800fb68:	4413      	add	r3, r2
 800fb6a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800fb6c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800fb70:	68bb      	ldr	r3, [r7, #8]
 800fb72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800fb74:	3b14      	subs	r3, #20
 800fb76:	429a      	cmp	r2, r3
 800fb78:	bfd4      	ite	le
 800fb7a:	2301      	movle	r3, #1
 800fb7c:	2300      	movgt	r3, #0
 800fb7e:	b2db      	uxtb	r3, r3
 800fb80:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800fb82:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800fb86:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fb8a:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 800fb8c:	6a3b      	ldr	r3, [r7, #32]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d002      	beq.n	800fb98 <ip4_frag+0x1f4>
 800fb92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d003      	beq.n	800fba0 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 800fb98:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800fb9a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fb9e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800fba0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800fba2:	4618      	mov	r0, r3
 800fba4:	f7fd fc60 	bl	800d468 <lwip_htons>
 800fba8:	4603      	mov	r3, r0
 800fbaa:	461a      	mov	r2, r3
 800fbac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbae:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 800fbb0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800fbb2:	3314      	adds	r3, #20
 800fbb4:	b29b      	uxth	r3, r3
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	f7fd fc56 	bl	800d468 <lwip_htons>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbc2:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800fbc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbc6:	2200      	movs	r2, #0
 800fbc8:	729a      	strb	r2, [r3, #10]
 800fbca:	2200      	movs	r2, #0
 800fbcc:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800fbce:	68bb      	ldr	r3, [r7, #8]
 800fbd0:	695b      	ldr	r3, [r3, #20]
 800fbd2:	687a      	ldr	r2, [r7, #4]
 800fbd4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fbd6:	68b8      	ldr	r0, [r7, #8]
 800fbd8:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800fbda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fbdc:	f001 fbda 	bl	8011394 <pbuf_free>
    left = (u16_t)(left - fragsize);
 800fbe0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800fbe4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800fbe6:	1ad3      	subs	r3, r2, r3
 800fbe8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 800fbec:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800fbf0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800fbf2:	4413      	add	r3, r2
 800fbf4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 800fbf8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	f47f af1a 	bne.w	800fa36 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800fc02:	2300      	movs	r3, #0
 800fc04:	e002      	b.n	800fc0c <ip4_frag+0x268>
      goto memerr;
 800fc06:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800fc08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	3748      	adds	r7, #72	; 0x48
 800fc10:	46bd      	mov	sp, r7
 800fc12:	bd80      	pop	{r7, pc}
 800fc14:	0801b4a0 	.word	0x0801b4a0
 800fc18:	0801b698 	.word	0x0801b698
 800fc1c:	0801b504 	.word	0x0801b504
 800fc20:	0801b6b4 	.word	0x0801b6b4
 800fc24:	0801b6d4 	.word	0x0801b6d4
 800fc28:	0800f93d 	.word	0x0800f93d

0800fc2c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800fc2c:	b480      	push	{r7}
 800fc2e:	b083      	sub	sp, #12
 800fc30:	af00      	add	r7, sp, #0
 800fc32:	4603      	mov	r3, r0
 800fc34:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800fc36:	4b05      	ldr	r3, [pc, #20]	; (800fc4c <ptr_to_mem+0x20>)
 800fc38:	681a      	ldr	r2, [r3, #0]
 800fc3a:	88fb      	ldrh	r3, [r7, #6]
 800fc3c:	4413      	add	r3, r2
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	370c      	adds	r7, #12
 800fc42:	46bd      	mov	sp, r7
 800fc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc48:	4770      	bx	lr
 800fc4a:	bf00      	nop
 800fc4c:	240048cc 	.word	0x240048cc

0800fc50 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800fc50:	b480      	push	{r7}
 800fc52:	b083      	sub	sp, #12
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	4a05      	ldr	r2, [pc, #20]	; (800fc70 <mem_to_ptr+0x20>)
 800fc5c:	6812      	ldr	r2, [r2, #0]
 800fc5e:	1a9b      	subs	r3, r3, r2
 800fc60:	b29b      	uxth	r3, r3
}
 800fc62:	4618      	mov	r0, r3
 800fc64:	370c      	adds	r7, #12
 800fc66:	46bd      	mov	sp, r7
 800fc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6c:	4770      	bx	lr
 800fc6e:	bf00      	nop
 800fc70:	240048cc 	.word	0x240048cc

0800fc74 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800fc74:	b590      	push	{r4, r7, lr}
 800fc76:	b085      	sub	sp, #20
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800fc7c:	4b47      	ldr	r3, [pc, #284]	; (800fd9c <plug_holes+0x128>)
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	687a      	ldr	r2, [r7, #4]
 800fc82:	429a      	cmp	r2, r3
 800fc84:	d206      	bcs.n	800fc94 <plug_holes+0x20>
 800fc86:	4b46      	ldr	r3, [pc, #280]	; (800fda0 <plug_holes+0x12c>)
 800fc88:	f240 12df 	movw	r2, #479	; 0x1df
 800fc8c:	4945      	ldr	r1, [pc, #276]	; (800fda4 <plug_holes+0x130>)
 800fc8e:	4846      	ldr	r0, [pc, #280]	; (800fda8 <plug_holes+0x134>)
 800fc90:	f009 f836 	bl	8018d00 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800fc94:	4b45      	ldr	r3, [pc, #276]	; (800fdac <plug_holes+0x138>)
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	687a      	ldr	r2, [r7, #4]
 800fc9a:	429a      	cmp	r2, r3
 800fc9c:	d306      	bcc.n	800fcac <plug_holes+0x38>
 800fc9e:	4b40      	ldr	r3, [pc, #256]	; (800fda0 <plug_holes+0x12c>)
 800fca0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800fca4:	4942      	ldr	r1, [pc, #264]	; (800fdb0 <plug_holes+0x13c>)
 800fca6:	4840      	ldr	r0, [pc, #256]	; (800fda8 <plug_holes+0x134>)
 800fca8:	f009 f82a 	bl	8018d00 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	791b      	ldrb	r3, [r3, #4]
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d006      	beq.n	800fcc2 <plug_holes+0x4e>
 800fcb4:	4b3a      	ldr	r3, [pc, #232]	; (800fda0 <plug_holes+0x12c>)
 800fcb6:	f240 12e1 	movw	r2, #481	; 0x1e1
 800fcba:	493e      	ldr	r1, [pc, #248]	; (800fdb4 <plug_holes+0x140>)
 800fcbc:	483a      	ldr	r0, [pc, #232]	; (800fda8 <plug_holes+0x134>)
 800fcbe:	f009 f81f 	bl	8018d00 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	881b      	ldrh	r3, [r3, #0]
 800fcc6:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 800fcca:	4293      	cmp	r3, r2
 800fccc:	d906      	bls.n	800fcdc <plug_holes+0x68>
 800fcce:	4b34      	ldr	r3, [pc, #208]	; (800fda0 <plug_holes+0x12c>)
 800fcd0:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800fcd4:	4938      	ldr	r1, [pc, #224]	; (800fdb8 <plug_holes+0x144>)
 800fcd6:	4834      	ldr	r0, [pc, #208]	; (800fda8 <plug_holes+0x134>)
 800fcd8:	f009 f812 	bl	8018d00 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	881b      	ldrh	r3, [r3, #0]
 800fce0:	4618      	mov	r0, r3
 800fce2:	f7ff ffa3 	bl	800fc2c <ptr_to_mem>
 800fce6:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800fce8:	687a      	ldr	r2, [r7, #4]
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	429a      	cmp	r2, r3
 800fcee:	d025      	beq.n	800fd3c <plug_holes+0xc8>
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	791b      	ldrb	r3, [r3, #4]
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d121      	bne.n	800fd3c <plug_holes+0xc8>
 800fcf8:	4b2c      	ldr	r3, [pc, #176]	; (800fdac <plug_holes+0x138>)
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	68fa      	ldr	r2, [r7, #12]
 800fcfe:	429a      	cmp	r2, r3
 800fd00:	d01c      	beq.n	800fd3c <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800fd02:	4b2e      	ldr	r3, [pc, #184]	; (800fdbc <plug_holes+0x148>)
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	68fa      	ldr	r2, [r7, #12]
 800fd08:	429a      	cmp	r2, r3
 800fd0a:	d102      	bne.n	800fd12 <plug_holes+0x9e>
      lfree = mem;
 800fd0c:	4a2b      	ldr	r2, [pc, #172]	; (800fdbc <plug_holes+0x148>)
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	881a      	ldrh	r2, [r3, #0]
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	881b      	ldrh	r3, [r3, #0]
 800fd1e:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 800fd22:	4293      	cmp	r3, r2
 800fd24:	d00a      	beq.n	800fd3c <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	881b      	ldrh	r3, [r3, #0]
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7ff ff7e 	bl	800fc2c <ptr_to_mem>
 800fd30:	4604      	mov	r4, r0
 800fd32:	6878      	ldr	r0, [r7, #4]
 800fd34:	f7ff ff8c 	bl	800fc50 <mem_to_ptr>
 800fd38:	4603      	mov	r3, r0
 800fd3a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	885b      	ldrh	r3, [r3, #2]
 800fd40:	4618      	mov	r0, r3
 800fd42:	f7ff ff73 	bl	800fc2c <ptr_to_mem>
 800fd46:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800fd48:	68ba      	ldr	r2, [r7, #8]
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	429a      	cmp	r2, r3
 800fd4e:	d020      	beq.n	800fd92 <plug_holes+0x11e>
 800fd50:	68bb      	ldr	r3, [r7, #8]
 800fd52:	791b      	ldrb	r3, [r3, #4]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d11c      	bne.n	800fd92 <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800fd58:	4b18      	ldr	r3, [pc, #96]	; (800fdbc <plug_holes+0x148>)
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	687a      	ldr	r2, [r7, #4]
 800fd5e:	429a      	cmp	r2, r3
 800fd60:	d102      	bne.n	800fd68 <plug_holes+0xf4>
      lfree = pmem;
 800fd62:	4a16      	ldr	r2, [pc, #88]	; (800fdbc <plug_holes+0x148>)
 800fd64:	68bb      	ldr	r3, [r7, #8]
 800fd66:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	881a      	ldrh	r2, [r3, #0]
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	881b      	ldrh	r3, [r3, #0]
 800fd74:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 800fd78:	4293      	cmp	r3, r2
 800fd7a:	d00a      	beq.n	800fd92 <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	881b      	ldrh	r3, [r3, #0]
 800fd80:	4618      	mov	r0, r3
 800fd82:	f7ff ff53 	bl	800fc2c <ptr_to_mem>
 800fd86:	4604      	mov	r4, r0
 800fd88:	68b8      	ldr	r0, [r7, #8]
 800fd8a:	f7ff ff61 	bl	800fc50 <mem_to_ptr>
 800fd8e:	4603      	mov	r3, r0
 800fd90:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800fd92:	bf00      	nop
 800fd94:	3714      	adds	r7, #20
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd90      	pop	{r4, r7, pc}
 800fd9a:	bf00      	nop
 800fd9c:	240048cc 	.word	0x240048cc
 800fda0:	0801b6e4 	.word	0x0801b6e4
 800fda4:	0801b730 	.word	0x0801b730
 800fda8:	0801b748 	.word	0x0801b748
 800fdac:	240048d0 	.word	0x240048d0
 800fdb0:	0801b770 	.word	0x0801b770
 800fdb4:	0801b78c 	.word	0x0801b78c
 800fdb8:	0801b7a8 	.word	0x0801b7a8
 800fdbc:	240048d8 	.word	0x240048d8

0800fdc0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	b082      	sub	sp, #8
 800fdc4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800fdc6:	4b1d      	ldr	r3, [pc, #116]	; (800fe3c <mem_init+0x7c>)
 800fdc8:	4a1d      	ldr	r2, [pc, #116]	; (800fe40 <mem_init+0x80>)
 800fdca:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800fdcc:	4b1b      	ldr	r3, [pc, #108]	; (800fe3c <mem_init+0x7c>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 800fdd8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	2200      	movs	r2, #0
 800fdde:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2200      	movs	r2, #0
 800fde4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800fde6:	f643 70e8 	movw	r0, #16360	; 0x3fe8
 800fdea:	f7ff ff1f 	bl	800fc2c <ptr_to_mem>
 800fdee:	4602      	mov	r2, r0
 800fdf0:	4b14      	ldr	r3, [pc, #80]	; (800fe44 <mem_init+0x84>)
 800fdf2:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 800fdf4:	4b13      	ldr	r3, [pc, #76]	; (800fe44 <mem_init+0x84>)
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	2201      	movs	r2, #1
 800fdfa:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800fdfc:	4b11      	ldr	r3, [pc, #68]	; (800fe44 <mem_init+0x84>)
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 800fe04:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800fe06:	4b0f      	ldr	r3, [pc, #60]	; (800fe44 <mem_init+0x84>)
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 800fe0e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800fe10:	4b0a      	ldr	r3, [pc, #40]	; (800fe3c <mem_init+0x7c>)
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	4a0c      	ldr	r2, [pc, #48]	; (800fe48 <mem_init+0x88>)
 800fe16:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800fe18:	480c      	ldr	r0, [pc, #48]	; (800fe4c <mem_init+0x8c>)
 800fe1a:	f001 fdef 	bl	80119fc <sys_mutex_new>
 800fe1e:	4603      	mov	r3, r0
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d006      	beq.n	800fe32 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800fe24:	4b0a      	ldr	r3, [pc, #40]	; (800fe50 <mem_init+0x90>)
 800fe26:	f240 221f 	movw	r2, #543	; 0x21f
 800fe2a:	490a      	ldr	r1, [pc, #40]	; (800fe54 <mem_init+0x94>)
 800fe2c:	480a      	ldr	r0, [pc, #40]	; (800fe58 <mem_init+0x98>)
 800fe2e:	f008 ff67 	bl	8018d00 <iprintf>
  }
}
 800fe32:	bf00      	nop
 800fe34:	3708      	adds	r7, #8
 800fe36:	46bd      	mov	sp, r7
 800fe38:	bd80      	pop	{r7, pc}
 800fe3a:	bf00      	nop
 800fe3c:	240048cc 	.word	0x240048cc
 800fe40:	30044000 	.word	0x30044000
 800fe44:	240048d0 	.word	0x240048d0
 800fe48:	240048d8 	.word	0x240048d8
 800fe4c:	240048d4 	.word	0x240048d4
 800fe50:	0801b6e4 	.word	0x0801b6e4
 800fe54:	0801b7d4 	.word	0x0801b7d4
 800fe58:	0801b748 	.word	0x0801b748

0800fe5c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b086      	sub	sp, #24
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800fe64:	6878      	ldr	r0, [r7, #4]
 800fe66:	f7ff fef3 	bl	800fc50 <mem_to_ptr>
 800fe6a:	4603      	mov	r3, r0
 800fe6c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	881b      	ldrh	r3, [r3, #0]
 800fe72:	4618      	mov	r0, r3
 800fe74:	f7ff feda 	bl	800fc2c <ptr_to_mem>
 800fe78:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	885b      	ldrh	r3, [r3, #2]
 800fe7e:	4618      	mov	r0, r3
 800fe80:	f7ff fed4 	bl	800fc2c <ptr_to_mem>
 800fe84:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	881b      	ldrh	r3, [r3, #0]
 800fe8a:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 800fe8e:	4293      	cmp	r3, r2
 800fe90:	d819      	bhi.n	800fec6 <mem_link_valid+0x6a>
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	885b      	ldrh	r3, [r3, #2]
 800fe96:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 800fe9a:	4293      	cmp	r3, r2
 800fe9c:	d813      	bhi.n	800fec6 <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800fea2:	8afa      	ldrh	r2, [r7, #22]
 800fea4:	429a      	cmp	r2, r3
 800fea6:	d004      	beq.n	800feb2 <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	881b      	ldrh	r3, [r3, #0]
 800feac:	8afa      	ldrh	r2, [r7, #22]
 800feae:	429a      	cmp	r2, r3
 800feb0:	d109      	bne.n	800fec6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800feb2:	4b08      	ldr	r3, [pc, #32]	; (800fed4 <mem_link_valid+0x78>)
 800feb4:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800feb6:	693a      	ldr	r2, [r7, #16]
 800feb8:	429a      	cmp	r2, r3
 800feba:	d006      	beq.n	800feca <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800febc:	693b      	ldr	r3, [r7, #16]
 800febe:	885b      	ldrh	r3, [r3, #2]
 800fec0:	8afa      	ldrh	r2, [r7, #22]
 800fec2:	429a      	cmp	r2, r3
 800fec4:	d001      	beq.n	800feca <mem_link_valid+0x6e>
    return 0;
 800fec6:	2300      	movs	r3, #0
 800fec8:	e000      	b.n	800fecc <mem_link_valid+0x70>
  }
  return 1;
 800feca:	2301      	movs	r3, #1
}
 800fecc:	4618      	mov	r0, r3
 800fece:	3718      	adds	r7, #24
 800fed0:	46bd      	mov	sp, r7
 800fed2:	bd80      	pop	{r7, pc}
 800fed4:	240048d0 	.word	0x240048d0

0800fed8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b088      	sub	sp, #32
 800fedc:	af00      	add	r7, sp, #0
 800fede:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d070      	beq.n	800ffc8 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f003 0303 	and.w	r3, r3, #3
 800feec:	2b00      	cmp	r3, #0
 800feee:	d00d      	beq.n	800ff0c <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800fef0:	4b37      	ldr	r3, [pc, #220]	; (800ffd0 <mem_free+0xf8>)
 800fef2:	f240 2273 	movw	r2, #627	; 0x273
 800fef6:	4937      	ldr	r1, [pc, #220]	; (800ffd4 <mem_free+0xfc>)
 800fef8:	4837      	ldr	r0, [pc, #220]	; (800ffd8 <mem_free+0x100>)
 800fefa:	f008 ff01 	bl	8018d00 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fefe:	f001 fddb 	bl	8011ab8 <sys_arch_protect>
 800ff02:	60f8      	str	r0, [r7, #12]
 800ff04:	68f8      	ldr	r0, [r7, #12]
 800ff06:	f001 fde5 	bl	8011ad4 <sys_arch_unprotect>
    return;
 800ff0a:	e05e      	b.n	800ffca <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	3b08      	subs	r3, #8
 800ff10:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800ff12:	4b32      	ldr	r3, [pc, #200]	; (800ffdc <mem_free+0x104>)
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	69fa      	ldr	r2, [r7, #28]
 800ff18:	429a      	cmp	r2, r3
 800ff1a:	d306      	bcc.n	800ff2a <mem_free+0x52>
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	f103 020c 	add.w	r2, r3, #12
 800ff22:	4b2f      	ldr	r3, [pc, #188]	; (800ffe0 <mem_free+0x108>)
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	429a      	cmp	r2, r3
 800ff28:	d90d      	bls.n	800ff46 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800ff2a:	4b29      	ldr	r3, [pc, #164]	; (800ffd0 <mem_free+0xf8>)
 800ff2c:	f240 227f 	movw	r2, #639	; 0x27f
 800ff30:	492c      	ldr	r1, [pc, #176]	; (800ffe4 <mem_free+0x10c>)
 800ff32:	4829      	ldr	r0, [pc, #164]	; (800ffd8 <mem_free+0x100>)
 800ff34:	f008 fee4 	bl	8018d00 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ff38:	f001 fdbe 	bl	8011ab8 <sys_arch_protect>
 800ff3c:	6138      	str	r0, [r7, #16]
 800ff3e:	6938      	ldr	r0, [r7, #16]
 800ff40:	f001 fdc8 	bl	8011ad4 <sys_arch_unprotect>
    return;
 800ff44:	e041      	b.n	800ffca <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ff46:	4828      	ldr	r0, [pc, #160]	; (800ffe8 <mem_free+0x110>)
 800ff48:	f001 fd74 	bl	8011a34 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800ff4c:	69fb      	ldr	r3, [r7, #28]
 800ff4e:	791b      	ldrb	r3, [r3, #4]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d110      	bne.n	800ff76 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800ff54:	4b1e      	ldr	r3, [pc, #120]	; (800ffd0 <mem_free+0xf8>)
 800ff56:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800ff5a:	4924      	ldr	r1, [pc, #144]	; (800ffec <mem_free+0x114>)
 800ff5c:	481e      	ldr	r0, [pc, #120]	; (800ffd8 <mem_free+0x100>)
 800ff5e:	f008 fecf 	bl	8018d00 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800ff62:	4821      	ldr	r0, [pc, #132]	; (800ffe8 <mem_free+0x110>)
 800ff64:	f001 fd75 	bl	8011a52 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ff68:	f001 fda6 	bl	8011ab8 <sys_arch_protect>
 800ff6c:	6178      	str	r0, [r7, #20]
 800ff6e:	6978      	ldr	r0, [r7, #20]
 800ff70:	f001 fdb0 	bl	8011ad4 <sys_arch_unprotect>
    return;
 800ff74:	e029      	b.n	800ffca <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800ff76:	69f8      	ldr	r0, [r7, #28]
 800ff78:	f7ff ff70 	bl	800fe5c <mem_link_valid>
 800ff7c:	4603      	mov	r3, r0
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d110      	bne.n	800ffa4 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800ff82:	4b13      	ldr	r3, [pc, #76]	; (800ffd0 <mem_free+0xf8>)
 800ff84:	f240 2295 	movw	r2, #661	; 0x295
 800ff88:	4919      	ldr	r1, [pc, #100]	; (800fff0 <mem_free+0x118>)
 800ff8a:	4813      	ldr	r0, [pc, #76]	; (800ffd8 <mem_free+0x100>)
 800ff8c:	f008 feb8 	bl	8018d00 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800ff90:	4815      	ldr	r0, [pc, #84]	; (800ffe8 <mem_free+0x110>)
 800ff92:	f001 fd5e 	bl	8011a52 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ff96:	f001 fd8f 	bl	8011ab8 <sys_arch_protect>
 800ff9a:	61b8      	str	r0, [r7, #24]
 800ff9c:	69b8      	ldr	r0, [r7, #24]
 800ff9e:	f001 fd99 	bl	8011ad4 <sys_arch_unprotect>
    return;
 800ffa2:	e012      	b.n	800ffca <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800ffa4:	69fb      	ldr	r3, [r7, #28]
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800ffaa:	4b12      	ldr	r3, [pc, #72]	; (800fff4 <mem_free+0x11c>)
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	69fa      	ldr	r2, [r7, #28]
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	d202      	bcs.n	800ffba <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ffb4:	4a0f      	ldr	r2, [pc, #60]	; (800fff4 <mem_free+0x11c>)
 800ffb6:	69fb      	ldr	r3, [r7, #28]
 800ffb8:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ffba:	69f8      	ldr	r0, [r7, #28]
 800ffbc:	f7ff fe5a 	bl	800fc74 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ffc0:	4809      	ldr	r0, [pc, #36]	; (800ffe8 <mem_free+0x110>)
 800ffc2:	f001 fd46 	bl	8011a52 <sys_mutex_unlock>
 800ffc6:	e000      	b.n	800ffca <mem_free+0xf2>
    return;
 800ffc8:	bf00      	nop
}
 800ffca:	3720      	adds	r7, #32
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	bd80      	pop	{r7, pc}
 800ffd0:	0801b6e4 	.word	0x0801b6e4
 800ffd4:	0801b7f0 	.word	0x0801b7f0
 800ffd8:	0801b748 	.word	0x0801b748
 800ffdc:	240048cc 	.word	0x240048cc
 800ffe0:	240048d0 	.word	0x240048d0
 800ffe4:	0801b814 	.word	0x0801b814
 800ffe8:	240048d4 	.word	0x240048d4
 800ffec:	0801b830 	.word	0x0801b830
 800fff0:	0801b858 	.word	0x0801b858
 800fff4:	240048d8 	.word	0x240048d8

0800fff8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800fff8:	b580      	push	{r7, lr}
 800fffa:	b088      	sub	sp, #32
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	6078      	str	r0, [r7, #4]
 8010000:	460b      	mov	r3, r1
 8010002:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8010004:	887b      	ldrh	r3, [r7, #2]
 8010006:	3303      	adds	r3, #3
 8010008:	b29b      	uxth	r3, r3
 801000a:	f023 0303 	bic.w	r3, r3, #3
 801000e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8010010:	8bfb      	ldrh	r3, [r7, #30]
 8010012:	2b0b      	cmp	r3, #11
 8010014:	d801      	bhi.n	801001a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8010016:	230c      	movs	r3, #12
 8010018:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801001a:	8bfb      	ldrh	r3, [r7, #30]
 801001c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8010020:	4293      	cmp	r3, r2
 8010022:	d803      	bhi.n	801002c <mem_trim+0x34>
 8010024:	8bfa      	ldrh	r2, [r7, #30]
 8010026:	887b      	ldrh	r3, [r7, #2]
 8010028:	429a      	cmp	r2, r3
 801002a:	d201      	bcs.n	8010030 <mem_trim+0x38>
    return NULL;
 801002c:	2300      	movs	r3, #0
 801002e:	e0dc      	b.n	80101ea <mem_trim+0x1f2>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8010030:	4b70      	ldr	r3, [pc, #448]	; (80101f4 <mem_trim+0x1fc>)
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	687a      	ldr	r2, [r7, #4]
 8010036:	429a      	cmp	r2, r3
 8010038:	d304      	bcc.n	8010044 <mem_trim+0x4c>
 801003a:	4b6f      	ldr	r3, [pc, #444]	; (80101f8 <mem_trim+0x200>)
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	687a      	ldr	r2, [r7, #4]
 8010040:	429a      	cmp	r2, r3
 8010042:	d306      	bcc.n	8010052 <mem_trim+0x5a>
 8010044:	4b6d      	ldr	r3, [pc, #436]	; (80101fc <mem_trim+0x204>)
 8010046:	f240 22d2 	movw	r2, #722	; 0x2d2
 801004a:	496d      	ldr	r1, [pc, #436]	; (8010200 <mem_trim+0x208>)
 801004c:	486d      	ldr	r0, [pc, #436]	; (8010204 <mem_trim+0x20c>)
 801004e:	f008 fe57 	bl	8018d00 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8010052:	4b68      	ldr	r3, [pc, #416]	; (80101f4 <mem_trim+0x1fc>)
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	687a      	ldr	r2, [r7, #4]
 8010058:	429a      	cmp	r2, r3
 801005a:	d304      	bcc.n	8010066 <mem_trim+0x6e>
 801005c:	4b66      	ldr	r3, [pc, #408]	; (80101f8 <mem_trim+0x200>)
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	687a      	ldr	r2, [r7, #4]
 8010062:	429a      	cmp	r2, r3
 8010064:	d307      	bcc.n	8010076 <mem_trim+0x7e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010066:	f001 fd27 	bl	8011ab8 <sys_arch_protect>
 801006a:	60b8      	str	r0, [r7, #8]
 801006c:	68b8      	ldr	r0, [r7, #8]
 801006e:	f001 fd31 	bl	8011ad4 <sys_arch_unprotect>
    return rmem;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	e0b9      	b.n	80101ea <mem_trim+0x1f2>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	3b08      	subs	r3, #8
 801007a:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 801007c:	69b8      	ldr	r0, [r7, #24]
 801007e:	f7ff fde7 	bl	800fc50 <mem_to_ptr>
 8010082:	4603      	mov	r3, r0
 8010084:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8010086:	69bb      	ldr	r3, [r7, #24]
 8010088:	881a      	ldrh	r2, [r3, #0]
 801008a:	8afb      	ldrh	r3, [r7, #22]
 801008c:	1ad3      	subs	r3, r2, r3
 801008e:	b29b      	uxth	r3, r3
 8010090:	3b08      	subs	r3, #8
 8010092:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8010094:	8bfa      	ldrh	r2, [r7, #30]
 8010096:	8abb      	ldrh	r3, [r7, #20]
 8010098:	429a      	cmp	r2, r3
 801009a:	d906      	bls.n	80100aa <mem_trim+0xb2>
 801009c:	4b57      	ldr	r3, [pc, #348]	; (80101fc <mem_trim+0x204>)
 801009e:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 80100a2:	4959      	ldr	r1, [pc, #356]	; (8010208 <mem_trim+0x210>)
 80100a4:	4857      	ldr	r0, [pc, #348]	; (8010204 <mem_trim+0x20c>)
 80100a6:	f008 fe2b 	bl	8018d00 <iprintf>
  if (newsize > size) {
 80100aa:	8bfa      	ldrh	r2, [r7, #30]
 80100ac:	8abb      	ldrh	r3, [r7, #20]
 80100ae:	429a      	cmp	r2, r3
 80100b0:	d901      	bls.n	80100b6 <mem_trim+0xbe>
    /* not supported */
    return NULL;
 80100b2:	2300      	movs	r3, #0
 80100b4:	e099      	b.n	80101ea <mem_trim+0x1f2>
  }
  if (newsize == size) {
 80100b6:	8bfa      	ldrh	r2, [r7, #30]
 80100b8:	8abb      	ldrh	r3, [r7, #20]
 80100ba:	429a      	cmp	r2, r3
 80100bc:	d101      	bne.n	80100c2 <mem_trim+0xca>
    /* No change in size, simply return */
    return rmem;
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	e093      	b.n	80101ea <mem_trim+0x1f2>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80100c2:	4852      	ldr	r0, [pc, #328]	; (801020c <mem_trim+0x214>)
 80100c4:	f001 fcb6 	bl	8011a34 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80100c8:	69bb      	ldr	r3, [r7, #24]
 80100ca:	881b      	ldrh	r3, [r3, #0]
 80100cc:	4618      	mov	r0, r3
 80100ce:	f7ff fdad 	bl	800fc2c <ptr_to_mem>
 80100d2:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80100d4:	693b      	ldr	r3, [r7, #16]
 80100d6:	791b      	ldrb	r3, [r3, #4]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d141      	bne.n	8010160 <mem_trim+0x168>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80100dc:	69bb      	ldr	r3, [r7, #24]
 80100de:	881b      	ldrh	r3, [r3, #0]
 80100e0:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80100e4:	4293      	cmp	r3, r2
 80100e6:	d106      	bne.n	80100f6 <mem_trim+0xfe>
 80100e8:	4b44      	ldr	r3, [pc, #272]	; (80101fc <mem_trim+0x204>)
 80100ea:	f240 22f5 	movw	r2, #757	; 0x2f5
 80100ee:	4948      	ldr	r1, [pc, #288]	; (8010210 <mem_trim+0x218>)
 80100f0:	4844      	ldr	r0, [pc, #272]	; (8010204 <mem_trim+0x20c>)
 80100f2:	f008 fe05 	bl	8018d00 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 80100f6:	693b      	ldr	r3, [r7, #16]
 80100f8:	881b      	ldrh	r3, [r3, #0]
 80100fa:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80100fc:	8afa      	ldrh	r2, [r7, #22]
 80100fe:	8bfb      	ldrh	r3, [r7, #30]
 8010100:	4413      	add	r3, r2
 8010102:	b29b      	uxth	r3, r3
 8010104:	3308      	adds	r3, #8
 8010106:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8010108:	4b42      	ldr	r3, [pc, #264]	; (8010214 <mem_trim+0x21c>)
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	693a      	ldr	r2, [r7, #16]
 801010e:	429a      	cmp	r2, r3
 8010110:	d106      	bne.n	8010120 <mem_trim+0x128>
      lfree = ptr_to_mem(ptr2);
 8010112:	89fb      	ldrh	r3, [r7, #14]
 8010114:	4618      	mov	r0, r3
 8010116:	f7ff fd89 	bl	800fc2c <ptr_to_mem>
 801011a:	4602      	mov	r2, r0
 801011c:	4b3d      	ldr	r3, [pc, #244]	; (8010214 <mem_trim+0x21c>)
 801011e:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8010120:	89fb      	ldrh	r3, [r7, #14]
 8010122:	4618      	mov	r0, r3
 8010124:	f7ff fd82 	bl	800fc2c <ptr_to_mem>
 8010128:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801012a:	693b      	ldr	r3, [r7, #16]
 801012c:	2200      	movs	r2, #0
 801012e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8010130:	693b      	ldr	r3, [r7, #16]
 8010132:	89ba      	ldrh	r2, [r7, #12]
 8010134:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8010136:	693b      	ldr	r3, [r7, #16]
 8010138:	8afa      	ldrh	r2, [r7, #22]
 801013a:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 801013c:	69bb      	ldr	r3, [r7, #24]
 801013e:	89fa      	ldrh	r2, [r7, #14]
 8010140:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010142:	693b      	ldr	r3, [r7, #16]
 8010144:	881b      	ldrh	r3, [r3, #0]
 8010146:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 801014a:	4293      	cmp	r3, r2
 801014c:	d049      	beq.n	80101e2 <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801014e:	693b      	ldr	r3, [r7, #16]
 8010150:	881b      	ldrh	r3, [r3, #0]
 8010152:	4618      	mov	r0, r3
 8010154:	f7ff fd6a 	bl	800fc2c <ptr_to_mem>
 8010158:	4602      	mov	r2, r0
 801015a:	89fb      	ldrh	r3, [r7, #14]
 801015c:	8053      	strh	r3, [r2, #2]
 801015e:	e040      	b.n	80101e2 <mem_trim+0x1ea>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8010160:	8bfb      	ldrh	r3, [r7, #30]
 8010162:	f103 0214 	add.w	r2, r3, #20
 8010166:	8abb      	ldrh	r3, [r7, #20]
 8010168:	429a      	cmp	r2, r3
 801016a:	d83a      	bhi.n	80101e2 <mem_trim+0x1ea>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801016c:	8afa      	ldrh	r2, [r7, #22]
 801016e:	8bfb      	ldrh	r3, [r7, #30]
 8010170:	4413      	add	r3, r2
 8010172:	b29b      	uxth	r3, r3
 8010174:	3308      	adds	r3, #8
 8010176:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8010178:	69bb      	ldr	r3, [r7, #24]
 801017a:	881b      	ldrh	r3, [r3, #0]
 801017c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8010180:	4293      	cmp	r3, r2
 8010182:	d106      	bne.n	8010192 <mem_trim+0x19a>
 8010184:	4b1d      	ldr	r3, [pc, #116]	; (80101fc <mem_trim+0x204>)
 8010186:	f240 3216 	movw	r2, #790	; 0x316
 801018a:	4921      	ldr	r1, [pc, #132]	; (8010210 <mem_trim+0x218>)
 801018c:	481d      	ldr	r0, [pc, #116]	; (8010204 <mem_trim+0x20c>)
 801018e:	f008 fdb7 	bl	8018d00 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8010192:	89fb      	ldrh	r3, [r7, #14]
 8010194:	4618      	mov	r0, r3
 8010196:	f7ff fd49 	bl	800fc2c <ptr_to_mem>
 801019a:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 801019c:	4b1d      	ldr	r3, [pc, #116]	; (8010214 <mem_trim+0x21c>)
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	693a      	ldr	r2, [r7, #16]
 80101a2:	429a      	cmp	r2, r3
 80101a4:	d202      	bcs.n	80101ac <mem_trim+0x1b4>
      lfree = mem2;
 80101a6:	4a1b      	ldr	r2, [pc, #108]	; (8010214 <mem_trim+0x21c>)
 80101a8:	693b      	ldr	r3, [r7, #16]
 80101aa:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80101ac:	693b      	ldr	r3, [r7, #16]
 80101ae:	2200      	movs	r2, #0
 80101b0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80101b2:	69bb      	ldr	r3, [r7, #24]
 80101b4:	881a      	ldrh	r2, [r3, #0]
 80101b6:	693b      	ldr	r3, [r7, #16]
 80101b8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80101ba:	693b      	ldr	r3, [r7, #16]
 80101bc:	8afa      	ldrh	r2, [r7, #22]
 80101be:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80101c0:	69bb      	ldr	r3, [r7, #24]
 80101c2:	89fa      	ldrh	r2, [r7, #14]
 80101c4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80101c6:	693b      	ldr	r3, [r7, #16]
 80101c8:	881b      	ldrh	r3, [r3, #0]
 80101ca:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80101ce:	4293      	cmp	r3, r2
 80101d0:	d007      	beq.n	80101e2 <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80101d2:	693b      	ldr	r3, [r7, #16]
 80101d4:	881b      	ldrh	r3, [r3, #0]
 80101d6:	4618      	mov	r0, r3
 80101d8:	f7ff fd28 	bl	800fc2c <ptr_to_mem>
 80101dc:	4602      	mov	r2, r0
 80101de:	89fb      	ldrh	r3, [r7, #14]
 80101e0:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80101e2:	480a      	ldr	r0, [pc, #40]	; (801020c <mem_trim+0x214>)
 80101e4:	f001 fc35 	bl	8011a52 <sys_mutex_unlock>
  return rmem;
 80101e8:	687b      	ldr	r3, [r7, #4]
}
 80101ea:	4618      	mov	r0, r3
 80101ec:	3720      	adds	r7, #32
 80101ee:	46bd      	mov	sp, r7
 80101f0:	bd80      	pop	{r7, pc}
 80101f2:	bf00      	nop
 80101f4:	240048cc 	.word	0x240048cc
 80101f8:	240048d0 	.word	0x240048d0
 80101fc:	0801b6e4 	.word	0x0801b6e4
 8010200:	0801b88c 	.word	0x0801b88c
 8010204:	0801b748 	.word	0x0801b748
 8010208:	0801b8a4 	.word	0x0801b8a4
 801020c:	240048d4 	.word	0x240048d4
 8010210:	0801b8c4 	.word	0x0801b8c4
 8010214:	240048d8 	.word	0x240048d8

08010218 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b088      	sub	sp, #32
 801021c:	af00      	add	r7, sp, #0
 801021e:	4603      	mov	r3, r0
 8010220:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8010222:	88fb      	ldrh	r3, [r7, #6]
 8010224:	2b00      	cmp	r3, #0
 8010226:	d101      	bne.n	801022c <mem_malloc+0x14>
    return NULL;
 8010228:	2300      	movs	r3, #0
 801022a:	e0e6      	b.n	80103fa <mem_malloc+0x1e2>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801022c:	88fb      	ldrh	r3, [r7, #6]
 801022e:	3303      	adds	r3, #3
 8010230:	b29b      	uxth	r3, r3
 8010232:	f023 0303 	bic.w	r3, r3, #3
 8010236:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8010238:	8bbb      	ldrh	r3, [r7, #28]
 801023a:	2b0b      	cmp	r3, #11
 801023c:	d801      	bhi.n	8010242 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801023e:	230c      	movs	r3, #12
 8010240:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8010242:	8bbb      	ldrh	r3, [r7, #28]
 8010244:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8010248:	4293      	cmp	r3, r2
 801024a:	d803      	bhi.n	8010254 <mem_malloc+0x3c>
 801024c:	8bba      	ldrh	r2, [r7, #28]
 801024e:	88fb      	ldrh	r3, [r7, #6]
 8010250:	429a      	cmp	r2, r3
 8010252:	d201      	bcs.n	8010258 <mem_malloc+0x40>
    return NULL;
 8010254:	2300      	movs	r3, #0
 8010256:	e0d0      	b.n	80103fa <mem_malloc+0x1e2>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8010258:	486a      	ldr	r0, [pc, #424]	; (8010404 <mem_malloc+0x1ec>)
 801025a:	f001 fbeb 	bl	8011a34 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801025e:	4b6a      	ldr	r3, [pc, #424]	; (8010408 <mem_malloc+0x1f0>)
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	4618      	mov	r0, r3
 8010264:	f7ff fcf4 	bl	800fc50 <mem_to_ptr>
 8010268:	4603      	mov	r3, r0
 801026a:	83fb      	strh	r3, [r7, #30]
 801026c:	e0b9      	b.n	80103e2 <mem_malloc+0x1ca>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801026e:	8bfb      	ldrh	r3, [r7, #30]
 8010270:	4618      	mov	r0, r3
 8010272:	f7ff fcdb 	bl	800fc2c <ptr_to_mem>
 8010276:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8010278:	697b      	ldr	r3, [r7, #20]
 801027a:	791b      	ldrb	r3, [r3, #4]
 801027c:	2b00      	cmp	r3, #0
 801027e:	f040 80a9 	bne.w	80103d4 <mem_malloc+0x1bc>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8010282:	697b      	ldr	r3, [r7, #20]
 8010284:	881b      	ldrh	r3, [r3, #0]
 8010286:	461a      	mov	r2, r3
 8010288:	8bfb      	ldrh	r3, [r7, #30]
 801028a:	1ad3      	subs	r3, r2, r3
 801028c:	f1a3 0208 	sub.w	r2, r3, #8
 8010290:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8010292:	429a      	cmp	r2, r3
 8010294:	f0c0 809e 	bcc.w	80103d4 <mem_malloc+0x1bc>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8010298:	697b      	ldr	r3, [r7, #20]
 801029a:	881b      	ldrh	r3, [r3, #0]
 801029c:	461a      	mov	r2, r3
 801029e:	8bfb      	ldrh	r3, [r7, #30]
 80102a0:	1ad3      	subs	r3, r2, r3
 80102a2:	f1a3 0208 	sub.w	r2, r3, #8
 80102a6:	8bbb      	ldrh	r3, [r7, #28]
 80102a8:	3314      	adds	r3, #20
 80102aa:	429a      	cmp	r2, r3
 80102ac:	d335      	bcc.n	801031a <mem_malloc+0x102>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80102ae:	8bfa      	ldrh	r2, [r7, #30]
 80102b0:	8bbb      	ldrh	r3, [r7, #28]
 80102b2:	4413      	add	r3, r2
 80102b4:	b29b      	uxth	r3, r3
 80102b6:	3308      	adds	r3, #8
 80102b8:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80102ba:	8a7b      	ldrh	r3, [r7, #18]
 80102bc:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80102c0:	4293      	cmp	r3, r2
 80102c2:	d106      	bne.n	80102d2 <mem_malloc+0xba>
 80102c4:	4b51      	ldr	r3, [pc, #324]	; (801040c <mem_malloc+0x1f4>)
 80102c6:	f240 3287 	movw	r2, #903	; 0x387
 80102ca:	4951      	ldr	r1, [pc, #324]	; (8010410 <mem_malloc+0x1f8>)
 80102cc:	4851      	ldr	r0, [pc, #324]	; (8010414 <mem_malloc+0x1fc>)
 80102ce:	f008 fd17 	bl	8018d00 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80102d2:	8a7b      	ldrh	r3, [r7, #18]
 80102d4:	4618      	mov	r0, r3
 80102d6:	f7ff fca9 	bl	800fc2c <ptr_to_mem>
 80102da:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	2200      	movs	r2, #0
 80102e0:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80102e2:	697b      	ldr	r3, [r7, #20]
 80102e4:	881a      	ldrh	r2, [r3, #0]
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	8bfa      	ldrh	r2, [r7, #30]
 80102ee:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80102f0:	697b      	ldr	r3, [r7, #20]
 80102f2:	8a7a      	ldrh	r2, [r7, #18]
 80102f4:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80102f6:	697b      	ldr	r3, [r7, #20]
 80102f8:	2201      	movs	r2, #1
 80102fa:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	881b      	ldrh	r3, [r3, #0]
 8010300:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8010304:	4293      	cmp	r3, r2
 8010306:	d00b      	beq.n	8010320 <mem_malloc+0x108>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	881b      	ldrh	r3, [r3, #0]
 801030c:	4618      	mov	r0, r3
 801030e:	f7ff fc8d 	bl	800fc2c <ptr_to_mem>
 8010312:	4602      	mov	r2, r0
 8010314:	8a7b      	ldrh	r3, [r7, #18]
 8010316:	8053      	strh	r3, [r2, #2]
 8010318:	e002      	b.n	8010320 <mem_malloc+0x108>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 801031a:	697b      	ldr	r3, [r7, #20]
 801031c:	2201      	movs	r2, #1
 801031e:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8010320:	4b39      	ldr	r3, [pc, #228]	; (8010408 <mem_malloc+0x1f0>)
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	697a      	ldr	r2, [r7, #20]
 8010326:	429a      	cmp	r2, r3
 8010328:	d127      	bne.n	801037a <mem_malloc+0x162>
          struct mem *cur = lfree;
 801032a:	4b37      	ldr	r3, [pc, #220]	; (8010408 <mem_malloc+0x1f0>)
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8010330:	e005      	b.n	801033e <mem_malloc+0x126>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8010332:	69bb      	ldr	r3, [r7, #24]
 8010334:	881b      	ldrh	r3, [r3, #0]
 8010336:	4618      	mov	r0, r3
 8010338:	f7ff fc78 	bl	800fc2c <ptr_to_mem>
 801033c:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 801033e:	69bb      	ldr	r3, [r7, #24]
 8010340:	791b      	ldrb	r3, [r3, #4]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d004      	beq.n	8010350 <mem_malloc+0x138>
 8010346:	4b34      	ldr	r3, [pc, #208]	; (8010418 <mem_malloc+0x200>)
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	69ba      	ldr	r2, [r7, #24]
 801034c:	429a      	cmp	r2, r3
 801034e:	d1f0      	bne.n	8010332 <mem_malloc+0x11a>
          }
          lfree = cur;
 8010350:	4a2d      	ldr	r2, [pc, #180]	; (8010408 <mem_malloc+0x1f0>)
 8010352:	69bb      	ldr	r3, [r7, #24]
 8010354:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8010356:	4b2c      	ldr	r3, [pc, #176]	; (8010408 <mem_malloc+0x1f0>)
 8010358:	681a      	ldr	r2, [r3, #0]
 801035a:	4b2f      	ldr	r3, [pc, #188]	; (8010418 <mem_malloc+0x200>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	429a      	cmp	r2, r3
 8010360:	d00b      	beq.n	801037a <mem_malloc+0x162>
 8010362:	4b29      	ldr	r3, [pc, #164]	; (8010408 <mem_malloc+0x1f0>)
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	791b      	ldrb	r3, [r3, #4]
 8010368:	2b00      	cmp	r3, #0
 801036a:	d006      	beq.n	801037a <mem_malloc+0x162>
 801036c:	4b27      	ldr	r3, [pc, #156]	; (801040c <mem_malloc+0x1f4>)
 801036e:	f240 32b5 	movw	r2, #949	; 0x3b5
 8010372:	492a      	ldr	r1, [pc, #168]	; (801041c <mem_malloc+0x204>)
 8010374:	4827      	ldr	r0, [pc, #156]	; (8010414 <mem_malloc+0x1fc>)
 8010376:	f008 fcc3 	bl	8018d00 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 801037a:	4822      	ldr	r0, [pc, #136]	; (8010404 <mem_malloc+0x1ec>)
 801037c:	f001 fb69 	bl	8011a52 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8010380:	8bba      	ldrh	r2, [r7, #28]
 8010382:	697b      	ldr	r3, [r7, #20]
 8010384:	4413      	add	r3, r2
 8010386:	3308      	adds	r3, #8
 8010388:	4a23      	ldr	r2, [pc, #140]	; (8010418 <mem_malloc+0x200>)
 801038a:	6812      	ldr	r2, [r2, #0]
 801038c:	4293      	cmp	r3, r2
 801038e:	d906      	bls.n	801039e <mem_malloc+0x186>
 8010390:	4b1e      	ldr	r3, [pc, #120]	; (801040c <mem_malloc+0x1f4>)
 8010392:	f240 32ba 	movw	r2, #954	; 0x3ba
 8010396:	4922      	ldr	r1, [pc, #136]	; (8010420 <mem_malloc+0x208>)
 8010398:	481e      	ldr	r0, [pc, #120]	; (8010414 <mem_malloc+0x1fc>)
 801039a:	f008 fcb1 	bl	8018d00 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801039e:	697b      	ldr	r3, [r7, #20]
 80103a0:	f003 0303 	and.w	r3, r3, #3
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d006      	beq.n	80103b6 <mem_malloc+0x19e>
 80103a8:	4b18      	ldr	r3, [pc, #96]	; (801040c <mem_malloc+0x1f4>)
 80103aa:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 80103ae:	491d      	ldr	r1, [pc, #116]	; (8010424 <mem_malloc+0x20c>)
 80103b0:	4818      	ldr	r0, [pc, #96]	; (8010414 <mem_malloc+0x1fc>)
 80103b2:	f008 fca5 	bl	8018d00 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80103b6:	697b      	ldr	r3, [r7, #20]
 80103b8:	f003 0303 	and.w	r3, r3, #3
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d006      	beq.n	80103ce <mem_malloc+0x1b6>
 80103c0:	4b12      	ldr	r3, [pc, #72]	; (801040c <mem_malloc+0x1f4>)
 80103c2:	f240 32be 	movw	r2, #958	; 0x3be
 80103c6:	4918      	ldr	r1, [pc, #96]	; (8010428 <mem_malloc+0x210>)
 80103c8:	4812      	ldr	r0, [pc, #72]	; (8010414 <mem_malloc+0x1fc>)
 80103ca:	f008 fc99 	bl	8018d00 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80103ce:	697b      	ldr	r3, [r7, #20]
 80103d0:	3308      	adds	r3, #8
 80103d2:	e012      	b.n	80103fa <mem_malloc+0x1e2>
         ptr = ptr_to_mem(ptr)->next) {
 80103d4:	8bfb      	ldrh	r3, [r7, #30]
 80103d6:	4618      	mov	r0, r3
 80103d8:	f7ff fc28 	bl	800fc2c <ptr_to_mem>
 80103dc:	4603      	mov	r3, r0
 80103de:	881b      	ldrh	r3, [r3, #0]
 80103e0:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80103e2:	8bfa      	ldrh	r2, [r7, #30]
 80103e4:	8bb9      	ldrh	r1, [r7, #28]
 80103e6:	f643 73e8 	movw	r3, #16360	; 0x3fe8
 80103ea:	1a5b      	subs	r3, r3, r1
 80103ec:	429a      	cmp	r2, r3
 80103ee:	f4ff af3e 	bcc.w	801026e <mem_malloc+0x56>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 80103f2:	4804      	ldr	r0, [pc, #16]	; (8010404 <mem_malloc+0x1ec>)
 80103f4:	f001 fb2d 	bl	8011a52 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80103f8:	2300      	movs	r3, #0
}
 80103fa:	4618      	mov	r0, r3
 80103fc:	3720      	adds	r7, #32
 80103fe:	46bd      	mov	sp, r7
 8010400:	bd80      	pop	{r7, pc}
 8010402:	bf00      	nop
 8010404:	240048d4 	.word	0x240048d4
 8010408:	240048d8 	.word	0x240048d8
 801040c:	0801b6e4 	.word	0x0801b6e4
 8010410:	0801b8c4 	.word	0x0801b8c4
 8010414:	0801b748 	.word	0x0801b748
 8010418:	240048d0 	.word	0x240048d0
 801041c:	0801b8d8 	.word	0x0801b8d8
 8010420:	0801b8f4 	.word	0x0801b8f4
 8010424:	0801b924 	.word	0x0801b924
 8010428:	0801b954 	.word	0x0801b954

0801042c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801042c:	b480      	push	{r7}
 801042e:	b085      	sub	sp, #20
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	689b      	ldr	r3, [r3, #8]
 8010438:	2200      	movs	r2, #0
 801043a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	685b      	ldr	r3, [r3, #4]
 8010440:	3303      	adds	r3, #3
 8010442:	f023 0303 	bic.w	r3, r3, #3
 8010446:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8010448:	2300      	movs	r3, #0
 801044a:	60fb      	str	r3, [r7, #12]
 801044c:	e011      	b.n	8010472 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	689b      	ldr	r3, [r3, #8]
 8010452:	681a      	ldr	r2, [r3, #0]
 8010454:	68bb      	ldr	r3, [r7, #8]
 8010456:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	689b      	ldr	r3, [r3, #8]
 801045c:	68ba      	ldr	r2, [r7, #8]
 801045e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	881b      	ldrh	r3, [r3, #0]
 8010464:	461a      	mov	r2, r3
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	4413      	add	r3, r2
 801046a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	3301      	adds	r3, #1
 8010470:	60fb      	str	r3, [r7, #12]
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	885b      	ldrh	r3, [r3, #2]
 8010476:	461a      	mov	r2, r3
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	4293      	cmp	r3, r2
 801047c:	dbe7      	blt.n	801044e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801047e:	bf00      	nop
 8010480:	3714      	adds	r7, #20
 8010482:	46bd      	mov	sp, r7
 8010484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010488:	4770      	bx	lr
	...

0801048c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801048c:	b580      	push	{r7, lr}
 801048e:	b082      	sub	sp, #8
 8010490:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010492:	2300      	movs	r3, #0
 8010494:	80fb      	strh	r3, [r7, #6]
 8010496:	e009      	b.n	80104ac <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010498:	88fb      	ldrh	r3, [r7, #6]
 801049a:	4a08      	ldr	r2, [pc, #32]	; (80104bc <memp_init+0x30>)
 801049c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80104a0:	4618      	mov	r0, r3
 80104a2:	f7ff ffc3 	bl	801042c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80104a6:	88fb      	ldrh	r3, [r7, #6]
 80104a8:	3301      	adds	r3, #1
 80104aa:	80fb      	strh	r3, [r7, #6]
 80104ac:	88fb      	ldrh	r3, [r7, #6]
 80104ae:	2b0c      	cmp	r3, #12
 80104b0:	d9f2      	bls.n	8010498 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80104b2:	bf00      	nop
 80104b4:	3708      	adds	r7, #8
 80104b6:	46bd      	mov	sp, r7
 80104b8:	bd80      	pop	{r7, pc}
 80104ba:	bf00      	nop
 80104bc:	0801dd64 	.word	0x0801dd64

080104c0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b084      	sub	sp, #16
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80104c8:	f001 faf6 	bl	8011ab8 <sys_arch_protect>
 80104cc:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	689b      	ldr	r3, [r3, #8]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80104d6:	68bb      	ldr	r3, [r7, #8]
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d015      	beq.n	8010508 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	689b      	ldr	r3, [r3, #8]
 80104e0:	68ba      	ldr	r2, [r7, #8]
 80104e2:	6812      	ldr	r2, [r2, #0]
 80104e4:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80104e6:	68bb      	ldr	r3, [r7, #8]
 80104e8:	f003 0303 	and.w	r3, r3, #3
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d006      	beq.n	80104fe <do_memp_malloc_pool+0x3e>
 80104f0:	4b09      	ldr	r3, [pc, #36]	; (8010518 <do_memp_malloc_pool+0x58>)
 80104f2:	f240 1219 	movw	r2, #281	; 0x119
 80104f6:	4909      	ldr	r1, [pc, #36]	; (801051c <do_memp_malloc_pool+0x5c>)
 80104f8:	4809      	ldr	r0, [pc, #36]	; (8010520 <do_memp_malloc_pool+0x60>)
 80104fa:	f008 fc01 	bl	8018d00 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80104fe:	68f8      	ldr	r0, [r7, #12]
 8010500:	f001 fae8 	bl	8011ad4 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8010504:	68bb      	ldr	r3, [r7, #8]
 8010506:	e003      	b.n	8010510 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010508:	68f8      	ldr	r0, [r7, #12]
 801050a:	f001 fae3 	bl	8011ad4 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801050e:	2300      	movs	r3, #0
}
 8010510:	4618      	mov	r0, r3
 8010512:	3710      	adds	r7, #16
 8010514:	46bd      	mov	sp, r7
 8010516:	bd80      	pop	{r7, pc}
 8010518:	0801b978 	.word	0x0801b978
 801051c:	0801b9c8 	.word	0x0801b9c8
 8010520:	0801b9ec 	.word	0x0801b9ec

08010524 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010524:	b580      	push	{r7, lr}
 8010526:	b082      	sub	sp, #8
 8010528:	af00      	add	r7, sp, #0
 801052a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d106      	bne.n	8010540 <memp_malloc_pool+0x1c>
 8010532:	4b0a      	ldr	r3, [pc, #40]	; (801055c <memp_malloc_pool+0x38>)
 8010534:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8010538:	4909      	ldr	r1, [pc, #36]	; (8010560 <memp_malloc_pool+0x3c>)
 801053a:	480a      	ldr	r0, [pc, #40]	; (8010564 <memp_malloc_pool+0x40>)
 801053c:	f008 fbe0 	bl	8018d00 <iprintf>
  if (desc == NULL) {
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d101      	bne.n	801054a <memp_malloc_pool+0x26>
    return NULL;
 8010546:	2300      	movs	r3, #0
 8010548:	e003      	b.n	8010552 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801054a:	6878      	ldr	r0, [r7, #4]
 801054c:	f7ff ffb8 	bl	80104c0 <do_memp_malloc_pool>
 8010550:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8010552:	4618      	mov	r0, r3
 8010554:	3708      	adds	r7, #8
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}
 801055a:	bf00      	nop
 801055c:	0801b978 	.word	0x0801b978
 8010560:	0801ba14 	.word	0x0801ba14
 8010564:	0801b9ec 	.word	0x0801b9ec

08010568 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b084      	sub	sp, #16
 801056c:	af00      	add	r7, sp, #0
 801056e:	4603      	mov	r3, r0
 8010570:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8010572:	79fb      	ldrb	r3, [r7, #7]
 8010574:	2b0c      	cmp	r3, #12
 8010576:	d908      	bls.n	801058a <memp_malloc+0x22>
 8010578:	4b0a      	ldr	r3, [pc, #40]	; (80105a4 <memp_malloc+0x3c>)
 801057a:	f240 1257 	movw	r2, #343	; 0x157
 801057e:	490a      	ldr	r1, [pc, #40]	; (80105a8 <memp_malloc+0x40>)
 8010580:	480a      	ldr	r0, [pc, #40]	; (80105ac <memp_malloc+0x44>)
 8010582:	f008 fbbd 	bl	8018d00 <iprintf>
 8010586:	2300      	movs	r3, #0
 8010588:	e008      	b.n	801059c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 801058a:	79fb      	ldrb	r3, [r7, #7]
 801058c:	4a08      	ldr	r2, [pc, #32]	; (80105b0 <memp_malloc+0x48>)
 801058e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010592:	4618      	mov	r0, r3
 8010594:	f7ff ff94 	bl	80104c0 <do_memp_malloc_pool>
 8010598:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 801059a:	68fb      	ldr	r3, [r7, #12]
}
 801059c:	4618      	mov	r0, r3
 801059e:	3710      	adds	r7, #16
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}
 80105a4:	0801b978 	.word	0x0801b978
 80105a8:	0801ba28 	.word	0x0801ba28
 80105ac:	0801b9ec 	.word	0x0801b9ec
 80105b0:	0801dd64 	.word	0x0801dd64

080105b4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b084      	sub	sp, #16
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	6078      	str	r0, [r7, #4]
 80105bc:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80105be:	683b      	ldr	r3, [r7, #0]
 80105c0:	f003 0303 	and.w	r3, r3, #3
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d006      	beq.n	80105d6 <do_memp_free_pool+0x22>
 80105c8:	4b0d      	ldr	r3, [pc, #52]	; (8010600 <do_memp_free_pool+0x4c>)
 80105ca:	f240 126d 	movw	r2, #365	; 0x16d
 80105ce:	490d      	ldr	r1, [pc, #52]	; (8010604 <do_memp_free_pool+0x50>)
 80105d0:	480d      	ldr	r0, [pc, #52]	; (8010608 <do_memp_free_pool+0x54>)
 80105d2:	f008 fb95 	bl	8018d00 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80105d6:	683b      	ldr	r3, [r7, #0]
 80105d8:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80105da:	f001 fa6d 	bl	8011ab8 <sys_arch_protect>
 80105de:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	689b      	ldr	r3, [r3, #8]
 80105e4:	681a      	ldr	r2, [r3, #0]
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	689b      	ldr	r3, [r3, #8]
 80105ee:	68fa      	ldr	r2, [r7, #12]
 80105f0:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 80105f2:	68b8      	ldr	r0, [r7, #8]
 80105f4:	f001 fa6e 	bl	8011ad4 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 80105f8:	bf00      	nop
 80105fa:	3710      	adds	r7, #16
 80105fc:	46bd      	mov	sp, r7
 80105fe:	bd80      	pop	{r7, pc}
 8010600:	0801b978 	.word	0x0801b978
 8010604:	0801ba48 	.word	0x0801ba48
 8010608:	0801b9ec 	.word	0x0801b9ec

0801060c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	b082      	sub	sp, #8
 8010610:	af00      	add	r7, sp, #0
 8010612:	6078      	str	r0, [r7, #4]
 8010614:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	2b00      	cmp	r3, #0
 801061a:	d106      	bne.n	801062a <memp_free_pool+0x1e>
 801061c:	4b0a      	ldr	r3, [pc, #40]	; (8010648 <memp_free_pool+0x3c>)
 801061e:	f240 1295 	movw	r2, #405	; 0x195
 8010622:	490a      	ldr	r1, [pc, #40]	; (801064c <memp_free_pool+0x40>)
 8010624:	480a      	ldr	r0, [pc, #40]	; (8010650 <memp_free_pool+0x44>)
 8010626:	f008 fb6b 	bl	8018d00 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	2b00      	cmp	r3, #0
 801062e:	d007      	beq.n	8010640 <memp_free_pool+0x34>
 8010630:	683b      	ldr	r3, [r7, #0]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d004      	beq.n	8010640 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8010636:	6839      	ldr	r1, [r7, #0]
 8010638:	6878      	ldr	r0, [r7, #4]
 801063a:	f7ff ffbb 	bl	80105b4 <do_memp_free_pool>
 801063e:	e000      	b.n	8010642 <memp_free_pool+0x36>
    return;
 8010640:	bf00      	nop
}
 8010642:	3708      	adds	r7, #8
 8010644:	46bd      	mov	sp, r7
 8010646:	bd80      	pop	{r7, pc}
 8010648:	0801b978 	.word	0x0801b978
 801064c:	0801ba14 	.word	0x0801ba14
 8010650:	0801b9ec 	.word	0x0801b9ec

08010654 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8010654:	b580      	push	{r7, lr}
 8010656:	b082      	sub	sp, #8
 8010658:	af00      	add	r7, sp, #0
 801065a:	4603      	mov	r3, r0
 801065c:	6039      	str	r1, [r7, #0]
 801065e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8010660:	79fb      	ldrb	r3, [r7, #7]
 8010662:	2b0c      	cmp	r3, #12
 8010664:	d907      	bls.n	8010676 <memp_free+0x22>
 8010666:	4b0c      	ldr	r3, [pc, #48]	; (8010698 <memp_free+0x44>)
 8010668:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 801066c:	490b      	ldr	r1, [pc, #44]	; (801069c <memp_free+0x48>)
 801066e:	480c      	ldr	r0, [pc, #48]	; (80106a0 <memp_free+0x4c>)
 8010670:	f008 fb46 	bl	8018d00 <iprintf>
 8010674:	e00c      	b.n	8010690 <memp_free+0x3c>

  if (mem == NULL) {
 8010676:	683b      	ldr	r3, [r7, #0]
 8010678:	2b00      	cmp	r3, #0
 801067a:	d008      	beq.n	801068e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801067c:	79fb      	ldrb	r3, [r7, #7]
 801067e:	4a09      	ldr	r2, [pc, #36]	; (80106a4 <memp_free+0x50>)
 8010680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010684:	6839      	ldr	r1, [r7, #0]
 8010686:	4618      	mov	r0, r3
 8010688:	f7ff ff94 	bl	80105b4 <do_memp_free_pool>
 801068c:	e000      	b.n	8010690 <memp_free+0x3c>
    return;
 801068e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8010690:	3708      	adds	r7, #8
 8010692:	46bd      	mov	sp, r7
 8010694:	bd80      	pop	{r7, pc}
 8010696:	bf00      	nop
 8010698:	0801b978 	.word	0x0801b978
 801069c:	0801ba68 	.word	0x0801ba68
 80106a0:	0801b9ec 	.word	0x0801b9ec
 80106a4:	0801dd64 	.word	0x0801dd64

080106a8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80106a8:	b480      	push	{r7}
 80106aa:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80106ac:	bf00      	nop
 80106ae:	46bd      	mov	sp, r7
 80106b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b4:	4770      	bx	lr
	...

080106b8 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80106b8:	b580      	push	{r7, lr}
 80106ba:	b086      	sub	sp, #24
 80106bc:	af00      	add	r7, sp, #0
 80106be:	60f8      	str	r0, [r7, #12]
 80106c0:	60b9      	str	r1, [r7, #8]
 80106c2:	607a      	str	r2, [r7, #4]
 80106c4:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d108      	bne.n	80106de <netif_add+0x26>
 80106cc:	4b57      	ldr	r3, [pc, #348]	; (801082c <netif_add+0x174>)
 80106ce:	f240 1227 	movw	r2, #295	; 0x127
 80106d2:	4957      	ldr	r1, [pc, #348]	; (8010830 <netif_add+0x178>)
 80106d4:	4857      	ldr	r0, [pc, #348]	; (8010834 <netif_add+0x17c>)
 80106d6:	f008 fb13 	bl	8018d00 <iprintf>
 80106da:	2300      	movs	r3, #0
 80106dc:	e0a2      	b.n	8010824 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80106de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d108      	bne.n	80106f6 <netif_add+0x3e>
 80106e4:	4b51      	ldr	r3, [pc, #324]	; (801082c <netif_add+0x174>)
 80106e6:	f44f 7294 	mov.w	r2, #296	; 0x128
 80106ea:	4953      	ldr	r1, [pc, #332]	; (8010838 <netif_add+0x180>)
 80106ec:	4851      	ldr	r0, [pc, #324]	; (8010834 <netif_add+0x17c>)
 80106ee:	f008 fb07 	bl	8018d00 <iprintf>
 80106f2:	2300      	movs	r3, #0
 80106f4:	e096      	b.n	8010824 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80106f6:	68bb      	ldr	r3, [r7, #8]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d101      	bne.n	8010700 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 80106fc:	4b4f      	ldr	r3, [pc, #316]	; (801083c <netif_add+0x184>)
 80106fe:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d101      	bne.n	801070a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8010706:	4b4d      	ldr	r3, [pc, #308]	; (801083c <netif_add+0x184>)
 8010708:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801070a:	683b      	ldr	r3, [r7, #0]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d101      	bne.n	8010714 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8010710:	4b4a      	ldr	r3, [pc, #296]	; (801083c <netif_add+0x184>)
 8010712:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	2200      	movs	r2, #0
 8010718:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	2200      	movs	r2, #0
 801071e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	2200      	movs	r2, #0
 8010724:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	4a45      	ldr	r2, [pc, #276]	; (8010840 <netif_add+0x188>)
 801072a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	2200      	movs	r2, #0
 8010730:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	2200      	movs	r2, #0
 8010736:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	2200      	movs	r2, #0
 801073e:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	6a3a      	ldr	r2, [r7, #32]
 8010744:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8010746:	4b3f      	ldr	r3, [pc, #252]	; (8010844 <netif_add+0x18c>)
 8010748:	781a      	ldrb	r2, [r3, #0]
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010754:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8010756:	683b      	ldr	r3, [r7, #0]
 8010758:	687a      	ldr	r2, [r7, #4]
 801075a:	68b9      	ldr	r1, [r7, #8]
 801075c:	68f8      	ldr	r0, [r7, #12]
 801075e:	f000 f913 	bl	8010988 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8010762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010764:	68f8      	ldr	r0, [r7, #12]
 8010766:	4798      	blx	r3
 8010768:	4603      	mov	r3, r0
 801076a:	2b00      	cmp	r3, #0
 801076c:	d001      	beq.n	8010772 <netif_add+0xba>
    return NULL;
 801076e:	2300      	movs	r3, #0
 8010770:	e058      	b.n	8010824 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010778:	2bff      	cmp	r3, #255	; 0xff
 801077a:	d103      	bne.n	8010784 <netif_add+0xcc>
        netif->num = 0;
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	2200      	movs	r2, #0
 8010780:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8010784:	2300      	movs	r3, #0
 8010786:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010788:	4b2f      	ldr	r3, [pc, #188]	; (8010848 <netif_add+0x190>)
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	617b      	str	r3, [r7, #20]
 801078e:	e02b      	b.n	80107e8 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8010790:	697a      	ldr	r2, [r7, #20]
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	429a      	cmp	r2, r3
 8010796:	d106      	bne.n	80107a6 <netif_add+0xee>
 8010798:	4b24      	ldr	r3, [pc, #144]	; (801082c <netif_add+0x174>)
 801079a:	f240 128b 	movw	r2, #395	; 0x18b
 801079e:	492b      	ldr	r1, [pc, #172]	; (801084c <netif_add+0x194>)
 80107a0:	4824      	ldr	r0, [pc, #144]	; (8010834 <netif_add+0x17c>)
 80107a2:	f008 faad 	bl	8018d00 <iprintf>
        num_netifs++;
 80107a6:	693b      	ldr	r3, [r7, #16]
 80107a8:	3301      	adds	r3, #1
 80107aa:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80107ac:	693b      	ldr	r3, [r7, #16]
 80107ae:	2bff      	cmp	r3, #255	; 0xff
 80107b0:	dd06      	ble.n	80107c0 <netif_add+0x108>
 80107b2:	4b1e      	ldr	r3, [pc, #120]	; (801082c <netif_add+0x174>)
 80107b4:	f240 128d 	movw	r2, #397	; 0x18d
 80107b8:	4925      	ldr	r1, [pc, #148]	; (8010850 <netif_add+0x198>)
 80107ba:	481e      	ldr	r0, [pc, #120]	; (8010834 <netif_add+0x17c>)
 80107bc:	f008 faa0 	bl	8018d00 <iprintf>
        if (netif2->num == netif->num) {
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80107cc:	429a      	cmp	r2, r3
 80107ce:	d108      	bne.n	80107e2 <netif_add+0x12a>
          netif->num++;
 80107d0:	68fb      	ldr	r3, [r7, #12]
 80107d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80107d6:	3301      	adds	r3, #1
 80107d8:	b2da      	uxtb	r2, r3
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 80107e0:	e005      	b.n	80107ee <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80107e2:	697b      	ldr	r3, [r7, #20]
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	617b      	str	r3, [r7, #20]
 80107e8:	697b      	ldr	r3, [r7, #20]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d1d0      	bne.n	8010790 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80107ee:	697b      	ldr	r3, [r7, #20]
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d1be      	bne.n	8010772 <netif_add+0xba>
  }
  if (netif->num == 254) {
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80107fa:	2bfe      	cmp	r3, #254	; 0xfe
 80107fc:	d103      	bne.n	8010806 <netif_add+0x14e>
    netif_num = 0;
 80107fe:	4b11      	ldr	r3, [pc, #68]	; (8010844 <netif_add+0x18c>)
 8010800:	2200      	movs	r2, #0
 8010802:	701a      	strb	r2, [r3, #0]
 8010804:	e006      	b.n	8010814 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801080c:	3301      	adds	r3, #1
 801080e:	b2da      	uxtb	r2, r3
 8010810:	4b0c      	ldr	r3, [pc, #48]	; (8010844 <netif_add+0x18c>)
 8010812:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8010814:	4b0c      	ldr	r3, [pc, #48]	; (8010848 <netif_add+0x190>)
 8010816:	681a      	ldr	r2, [r3, #0]
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801081c:	4a0a      	ldr	r2, [pc, #40]	; (8010848 <netif_add+0x190>)
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8010822:	68fb      	ldr	r3, [r7, #12]
}
 8010824:	4618      	mov	r0, r3
 8010826:	3718      	adds	r7, #24
 8010828:	46bd      	mov	sp, r7
 801082a:	bd80      	pop	{r7, pc}
 801082c:	0801ba84 	.word	0x0801ba84
 8010830:	0801bb34 	.word	0x0801bb34
 8010834:	0801baf0 	.word	0x0801baf0
 8010838:	0801bb50 	.word	0x0801bb50
 801083c:	0801dcc4 	.word	0x0801dcc4
 8010840:	08010c63 	.word	0x08010c63
 8010844:	24004910 	.word	0x24004910
 8010848:	24008548 	.word	0x24008548
 801084c:	0801bb74 	.word	0x0801bb74
 8010850:	0801bb88 	.word	0x0801bb88

08010854 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8010854:	b580      	push	{r7, lr}
 8010856:	b082      	sub	sp, #8
 8010858:	af00      	add	r7, sp, #0
 801085a:	6078      	str	r0, [r7, #4]
 801085c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801085e:	6839      	ldr	r1, [r7, #0]
 8010860:	6878      	ldr	r0, [r7, #4]
 8010862:	f002 fc83 	bl	801316c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8010866:	6839      	ldr	r1, [r7, #0]
 8010868:	6878      	ldr	r0, [r7, #4]
 801086a:	f006 ff3f 	bl	80176ec <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 801086e:	bf00      	nop
 8010870:	3708      	adds	r7, #8
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}
	...

08010878 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8010878:	b580      	push	{r7, lr}
 801087a:	b086      	sub	sp, #24
 801087c:	af00      	add	r7, sp, #0
 801087e:	60f8      	str	r0, [r7, #12]
 8010880:	60b9      	str	r1, [r7, #8]
 8010882:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8010884:	68bb      	ldr	r3, [r7, #8]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d106      	bne.n	8010898 <netif_do_set_ipaddr+0x20>
 801088a:	4b1d      	ldr	r3, [pc, #116]	; (8010900 <netif_do_set_ipaddr+0x88>)
 801088c:	f240 12cb 	movw	r2, #459	; 0x1cb
 8010890:	491c      	ldr	r1, [pc, #112]	; (8010904 <netif_do_set_ipaddr+0x8c>)
 8010892:	481d      	ldr	r0, [pc, #116]	; (8010908 <netif_do_set_ipaddr+0x90>)
 8010894:	f008 fa34 	bl	8018d00 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	2b00      	cmp	r3, #0
 801089c:	d106      	bne.n	80108ac <netif_do_set_ipaddr+0x34>
 801089e:	4b18      	ldr	r3, [pc, #96]	; (8010900 <netif_do_set_ipaddr+0x88>)
 80108a0:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80108a4:	4917      	ldr	r1, [pc, #92]	; (8010904 <netif_do_set_ipaddr+0x8c>)
 80108a6:	4818      	ldr	r0, [pc, #96]	; (8010908 <netif_do_set_ipaddr+0x90>)
 80108a8:	f008 fa2a 	bl	8018d00 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80108ac:	68bb      	ldr	r3, [r7, #8]
 80108ae:	681a      	ldr	r2, [r3, #0]
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	3304      	adds	r3, #4
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	429a      	cmp	r2, r3
 80108b8:	d01c      	beq.n	80108f4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80108ba:	68bb      	ldr	r3, [r7, #8]
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	3304      	adds	r3, #4
 80108c4:	681a      	ldr	r2, [r3, #0]
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80108ca:	f107 0314 	add.w	r3, r7, #20
 80108ce:	4619      	mov	r1, r3
 80108d0:	6878      	ldr	r0, [r7, #4]
 80108d2:	f7ff ffbf 	bl	8010854 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80108d6:	68bb      	ldr	r3, [r7, #8]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d002      	beq.n	80108e2 <netif_do_set_ipaddr+0x6a>
 80108dc:	68bb      	ldr	r3, [r7, #8]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	e000      	b.n	80108e4 <netif_do_set_ipaddr+0x6c>
 80108e2:	2300      	movs	r3, #0
 80108e4:	68fa      	ldr	r2, [r7, #12]
 80108e6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80108e8:	2101      	movs	r1, #1
 80108ea:	68f8      	ldr	r0, [r7, #12]
 80108ec:	f000 f8d2 	bl	8010a94 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80108f0:	2301      	movs	r3, #1
 80108f2:	e000      	b.n	80108f6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80108f4:	2300      	movs	r3, #0
}
 80108f6:	4618      	mov	r0, r3
 80108f8:	3718      	adds	r7, #24
 80108fa:	46bd      	mov	sp, r7
 80108fc:	bd80      	pop	{r7, pc}
 80108fe:	bf00      	nop
 8010900:	0801ba84 	.word	0x0801ba84
 8010904:	0801bbb8 	.word	0x0801bbb8
 8010908:	0801baf0 	.word	0x0801baf0

0801090c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 801090c:	b480      	push	{r7}
 801090e:	b085      	sub	sp, #20
 8010910:	af00      	add	r7, sp, #0
 8010912:	60f8      	str	r0, [r7, #12]
 8010914:	60b9      	str	r1, [r7, #8]
 8010916:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010918:	68bb      	ldr	r3, [r7, #8]
 801091a:	681a      	ldr	r2, [r3, #0]
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	3308      	adds	r3, #8
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	429a      	cmp	r2, r3
 8010924:	d00a      	beq.n	801093c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010926:	68bb      	ldr	r3, [r7, #8]
 8010928:	2b00      	cmp	r3, #0
 801092a:	d002      	beq.n	8010932 <netif_do_set_netmask+0x26>
 801092c:	68bb      	ldr	r3, [r7, #8]
 801092e:	681b      	ldr	r3, [r3, #0]
 8010930:	e000      	b.n	8010934 <netif_do_set_netmask+0x28>
 8010932:	2300      	movs	r3, #0
 8010934:	68fa      	ldr	r2, [r7, #12]
 8010936:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8010938:	2301      	movs	r3, #1
 801093a:	e000      	b.n	801093e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 801093c:	2300      	movs	r3, #0
}
 801093e:	4618      	mov	r0, r3
 8010940:	3714      	adds	r7, #20
 8010942:	46bd      	mov	sp, r7
 8010944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010948:	4770      	bx	lr

0801094a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801094a:	b480      	push	{r7}
 801094c:	b085      	sub	sp, #20
 801094e:	af00      	add	r7, sp, #0
 8010950:	60f8      	str	r0, [r7, #12]
 8010952:	60b9      	str	r1, [r7, #8]
 8010954:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8010956:	68bb      	ldr	r3, [r7, #8]
 8010958:	681a      	ldr	r2, [r3, #0]
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	330c      	adds	r3, #12
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	429a      	cmp	r2, r3
 8010962:	d00a      	beq.n	801097a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8010964:	68bb      	ldr	r3, [r7, #8]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d002      	beq.n	8010970 <netif_do_set_gw+0x26>
 801096a:	68bb      	ldr	r3, [r7, #8]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	e000      	b.n	8010972 <netif_do_set_gw+0x28>
 8010970:	2300      	movs	r3, #0
 8010972:	68fa      	ldr	r2, [r7, #12]
 8010974:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8010976:	2301      	movs	r3, #1
 8010978:	e000      	b.n	801097c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801097a:	2300      	movs	r3, #0
}
 801097c:	4618      	mov	r0, r3
 801097e:	3714      	adds	r7, #20
 8010980:	46bd      	mov	sp, r7
 8010982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010986:	4770      	bx	lr

08010988 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8010988:	b580      	push	{r7, lr}
 801098a:	b088      	sub	sp, #32
 801098c:	af00      	add	r7, sp, #0
 801098e:	60f8      	str	r0, [r7, #12]
 8010990:	60b9      	str	r1, [r7, #8]
 8010992:	607a      	str	r2, [r7, #4]
 8010994:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8010996:	2300      	movs	r3, #0
 8010998:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801099a:	2300      	movs	r3, #0
 801099c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801099e:	68bb      	ldr	r3, [r7, #8]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d101      	bne.n	80109a8 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80109a4:	4b1c      	ldr	r3, [pc, #112]	; (8010a18 <netif_set_addr+0x90>)
 80109a6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d101      	bne.n	80109b2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80109ae:	4b1a      	ldr	r3, [pc, #104]	; (8010a18 <netif_set_addr+0x90>)
 80109b0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80109b2:	683b      	ldr	r3, [r7, #0]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d101      	bne.n	80109bc <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80109b8:	4b17      	ldr	r3, [pc, #92]	; (8010a18 <netif_set_addr+0x90>)
 80109ba:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80109bc:	68bb      	ldr	r3, [r7, #8]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d003      	beq.n	80109ca <netif_set_addr+0x42>
 80109c2:	68bb      	ldr	r3, [r7, #8]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d101      	bne.n	80109ce <netif_set_addr+0x46>
 80109ca:	2301      	movs	r3, #1
 80109cc:	e000      	b.n	80109d0 <netif_set_addr+0x48>
 80109ce:	2300      	movs	r3, #0
 80109d0:	617b      	str	r3, [r7, #20]
  if (remove) {
 80109d2:	697b      	ldr	r3, [r7, #20]
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d006      	beq.n	80109e6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80109d8:	f107 0310 	add.w	r3, r7, #16
 80109dc:	461a      	mov	r2, r3
 80109de:	68b9      	ldr	r1, [r7, #8]
 80109e0:	68f8      	ldr	r0, [r7, #12]
 80109e2:	f7ff ff49 	bl	8010878 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80109e6:	69fa      	ldr	r2, [r7, #28]
 80109e8:	6879      	ldr	r1, [r7, #4]
 80109ea:	68f8      	ldr	r0, [r7, #12]
 80109ec:	f7ff ff8e 	bl	801090c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80109f0:	69ba      	ldr	r2, [r7, #24]
 80109f2:	6839      	ldr	r1, [r7, #0]
 80109f4:	68f8      	ldr	r0, [r7, #12]
 80109f6:	f7ff ffa8 	bl	801094a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80109fa:	697b      	ldr	r3, [r7, #20]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d106      	bne.n	8010a0e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010a00:	f107 0310 	add.w	r3, r7, #16
 8010a04:	461a      	mov	r2, r3
 8010a06:	68b9      	ldr	r1, [r7, #8]
 8010a08:	68f8      	ldr	r0, [r7, #12]
 8010a0a:	f7ff ff35 	bl	8010878 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8010a0e:	bf00      	nop
 8010a10:	3720      	adds	r7, #32
 8010a12:	46bd      	mov	sp, r7
 8010a14:	bd80      	pop	{r7, pc}
 8010a16:	bf00      	nop
 8010a18:	0801dcc4 	.word	0x0801dcc4

08010a1c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010a1c:	b480      	push	{r7}
 8010a1e:	b083      	sub	sp, #12
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010a24:	4a04      	ldr	r2, [pc, #16]	; (8010a38 <netif_set_default+0x1c>)
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010a2a:	bf00      	nop
 8010a2c:	370c      	adds	r7, #12
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a34:	4770      	bx	lr
 8010a36:	bf00      	nop
 8010a38:	2400854c 	.word	0x2400854c

08010a3c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b082      	sub	sp, #8
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d107      	bne.n	8010a5a <netif_set_up+0x1e>
 8010a4a:	4b0f      	ldr	r3, [pc, #60]	; (8010a88 <netif_set_up+0x4c>)
 8010a4c:	f44f 7254 	mov.w	r2, #848	; 0x350
 8010a50:	490e      	ldr	r1, [pc, #56]	; (8010a8c <netif_set_up+0x50>)
 8010a52:	480f      	ldr	r0, [pc, #60]	; (8010a90 <netif_set_up+0x54>)
 8010a54:	f008 f954 	bl	8018d00 <iprintf>
 8010a58:	e013      	b.n	8010a82 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010a60:	f003 0301 	and.w	r3, r3, #1
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d10c      	bne.n	8010a82 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010a6e:	f043 0301 	orr.w	r3, r3, #1
 8010a72:	b2da      	uxtb	r2, r3
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010a7a:	2103      	movs	r1, #3
 8010a7c:	6878      	ldr	r0, [r7, #4]
 8010a7e:	f000 f809 	bl	8010a94 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8010a82:	3708      	adds	r7, #8
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bd80      	pop	{r7, pc}
 8010a88:	0801ba84 	.word	0x0801ba84
 8010a8c:	0801bc28 	.word	0x0801bc28
 8010a90:	0801baf0 	.word	0x0801baf0

08010a94 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8010a94:	b580      	push	{r7, lr}
 8010a96:	b082      	sub	sp, #8
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
 8010a9c:	460b      	mov	r3, r1
 8010a9e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d106      	bne.n	8010ab4 <netif_issue_reports+0x20>
 8010aa6:	4b18      	ldr	r3, [pc, #96]	; (8010b08 <netif_issue_reports+0x74>)
 8010aa8:	f240 326d 	movw	r2, #877	; 0x36d
 8010aac:	4917      	ldr	r1, [pc, #92]	; (8010b0c <netif_issue_reports+0x78>)
 8010aae:	4818      	ldr	r0, [pc, #96]	; (8010b10 <netif_issue_reports+0x7c>)
 8010ab0:	f008 f926 	bl	8018d00 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010aba:	f003 0304 	and.w	r3, r3, #4
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d01e      	beq.n	8010b00 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010ac8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d017      	beq.n	8010b00 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010ad0:	78fb      	ldrb	r3, [r7, #3]
 8010ad2:	f003 0301 	and.w	r3, r3, #1
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d013      	beq.n	8010b02 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	3304      	adds	r3, #4
 8010ade:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d00e      	beq.n	8010b02 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010aea:	f003 0308 	and.w	r3, r3, #8
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d007      	beq.n	8010b02 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	3304      	adds	r3, #4
 8010af6:	4619      	mov	r1, r3
 8010af8:	6878      	ldr	r0, [r7, #4]
 8010afa:	f7fd fc1d 	bl	800e338 <etharp_request>
 8010afe:	e000      	b.n	8010b02 <netif_issue_reports+0x6e>
    return;
 8010b00:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8010b02:	3708      	adds	r7, #8
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bd80      	pop	{r7, pc}
 8010b08:	0801ba84 	.word	0x0801ba84
 8010b0c:	0801bc44 	.word	0x0801bc44
 8010b10:	0801baf0 	.word	0x0801baf0

08010b14 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010b14:	b580      	push	{r7, lr}
 8010b16:	b082      	sub	sp, #8
 8010b18:	af00      	add	r7, sp, #0
 8010b1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d107      	bne.n	8010b32 <netif_set_down+0x1e>
 8010b22:	4b12      	ldr	r3, [pc, #72]	; (8010b6c <netif_set_down+0x58>)
 8010b24:	f240 329b 	movw	r2, #923	; 0x39b
 8010b28:	4911      	ldr	r1, [pc, #68]	; (8010b70 <netif_set_down+0x5c>)
 8010b2a:	4812      	ldr	r0, [pc, #72]	; (8010b74 <netif_set_down+0x60>)
 8010b2c:	f008 f8e8 	bl	8018d00 <iprintf>
 8010b30:	e019      	b.n	8010b66 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010b38:	f003 0301 	and.w	r3, r3, #1
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d012      	beq.n	8010b66 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010b46:	f023 0301 	bic.w	r3, r3, #1
 8010b4a:	b2da      	uxtb	r2, r3
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010b58:	f003 0308 	and.w	r3, r3, #8
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d002      	beq.n	8010b66 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8010b60:	6878      	ldr	r0, [r7, #4]
 8010b62:	f7fc ffa7 	bl	800dab4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010b66:	3708      	adds	r7, #8
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}
 8010b6c:	0801ba84 	.word	0x0801ba84
 8010b70:	0801bc68 	.word	0x0801bc68
 8010b74:	0801baf0 	.word	0x0801baf0

08010b78 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b082      	sub	sp, #8
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d107      	bne.n	8010b96 <netif_set_link_up+0x1e>
 8010b86:	4b13      	ldr	r3, [pc, #76]	; (8010bd4 <netif_set_link_up+0x5c>)
 8010b88:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8010b8c:	4912      	ldr	r1, [pc, #72]	; (8010bd8 <netif_set_link_up+0x60>)
 8010b8e:	4813      	ldr	r0, [pc, #76]	; (8010bdc <netif_set_link_up+0x64>)
 8010b90:	f008 f8b6 	bl	8018d00 <iprintf>
 8010b94:	e01b      	b.n	8010bce <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010b9c:	f003 0304 	and.w	r3, r3, #4
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d114      	bne.n	8010bce <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010baa:	f043 0304 	orr.w	r3, r3, #4
 8010bae:	b2da      	uxtb	r2, r3
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010bb6:	2103      	movs	r1, #3
 8010bb8:	6878      	ldr	r0, [r7, #4]
 8010bba:	f7ff ff6b 	bl	8010a94 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	69db      	ldr	r3, [r3, #28]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d003      	beq.n	8010bce <netif_set_link_up+0x56>
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	69db      	ldr	r3, [r3, #28]
 8010bca:	6878      	ldr	r0, [r7, #4]
 8010bcc:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010bce:	3708      	adds	r7, #8
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	bd80      	pop	{r7, pc}
 8010bd4:	0801ba84 	.word	0x0801ba84
 8010bd8:	0801bc88 	.word	0x0801bc88
 8010bdc:	0801baf0 	.word	0x0801baf0

08010be0 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b082      	sub	sp, #8
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d107      	bne.n	8010bfe <netif_set_link_down+0x1e>
 8010bee:	4b11      	ldr	r3, [pc, #68]	; (8010c34 <netif_set_link_down+0x54>)
 8010bf0:	f240 4206 	movw	r2, #1030	; 0x406
 8010bf4:	4910      	ldr	r1, [pc, #64]	; (8010c38 <netif_set_link_down+0x58>)
 8010bf6:	4811      	ldr	r0, [pc, #68]	; (8010c3c <netif_set_link_down+0x5c>)
 8010bf8:	f008 f882 	bl	8018d00 <iprintf>
 8010bfc:	e017      	b.n	8010c2e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c04:	f003 0304 	and.w	r3, r3, #4
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d010      	beq.n	8010c2e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c12:	f023 0304 	bic.w	r3, r3, #4
 8010c16:	b2da      	uxtb	r2, r3
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	69db      	ldr	r3, [r3, #28]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d003      	beq.n	8010c2e <netif_set_link_down+0x4e>
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	69db      	ldr	r3, [r3, #28]
 8010c2a:	6878      	ldr	r0, [r7, #4]
 8010c2c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010c2e:	3708      	adds	r7, #8
 8010c30:	46bd      	mov	sp, r7
 8010c32:	bd80      	pop	{r7, pc}
 8010c34:	0801ba84 	.word	0x0801ba84
 8010c38:	0801bcac 	.word	0x0801bcac
 8010c3c:	0801baf0 	.word	0x0801baf0

08010c40 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010c40:	b480      	push	{r7}
 8010c42:	b083      	sub	sp, #12
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	6078      	str	r0, [r7, #4]
 8010c48:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d002      	beq.n	8010c56 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	683a      	ldr	r2, [r7, #0]
 8010c54:	61da      	str	r2, [r3, #28]
  }
}
 8010c56:	bf00      	nop
 8010c58:	370c      	adds	r7, #12
 8010c5a:	46bd      	mov	sp, r7
 8010c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c60:	4770      	bx	lr

08010c62 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8010c62:	b480      	push	{r7}
 8010c64:	b085      	sub	sp, #20
 8010c66:	af00      	add	r7, sp, #0
 8010c68:	60f8      	str	r0, [r7, #12]
 8010c6a:	60b9      	str	r1, [r7, #8]
 8010c6c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8010c6e:	f06f 030b 	mvn.w	r3, #11
}
 8010c72:	4618      	mov	r0, r3
 8010c74:	3714      	adds	r7, #20
 8010c76:	46bd      	mov	sp, r7
 8010c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7c:	4770      	bx	lr
	...

08010c80 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8010c80:	b480      	push	{r7}
 8010c82:	b085      	sub	sp, #20
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	4603      	mov	r3, r0
 8010c88:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8010c8a:	79fb      	ldrb	r3, [r7, #7]
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d013      	beq.n	8010cb8 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8010c90:	4b0d      	ldr	r3, [pc, #52]	; (8010cc8 <netif_get_by_index+0x48>)
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	60fb      	str	r3, [r7, #12]
 8010c96:	e00c      	b.n	8010cb2 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010c9e:	3301      	adds	r3, #1
 8010ca0:	b2db      	uxtb	r3, r3
 8010ca2:	79fa      	ldrb	r2, [r7, #7]
 8010ca4:	429a      	cmp	r2, r3
 8010ca6:	d101      	bne.n	8010cac <netif_get_by_index+0x2c>
        return netif; /* found! */
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	e006      	b.n	8010cba <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	60fb      	str	r3, [r7, #12]
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d1ef      	bne.n	8010c98 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8010cb8:	2300      	movs	r3, #0
}
 8010cba:	4618      	mov	r0, r3
 8010cbc:	3714      	adds	r7, #20
 8010cbe:	46bd      	mov	sp, r7
 8010cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc4:	4770      	bx	lr
 8010cc6:	bf00      	nop
 8010cc8:	24008548 	.word	0x24008548

08010ccc <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8010ccc:	b580      	push	{r7, lr}
 8010cce:	b082      	sub	sp, #8
 8010cd0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8010cd2:	f000 fef1 	bl	8011ab8 <sys_arch_protect>
 8010cd6:	6038      	str	r0, [r7, #0]
 8010cd8:	4b0d      	ldr	r3, [pc, #52]	; (8010d10 <pbuf_free_ooseq+0x44>)
 8010cda:	2200      	movs	r2, #0
 8010cdc:	701a      	strb	r2, [r3, #0]
 8010cde:	6838      	ldr	r0, [r7, #0]
 8010ce0:	f000 fef8 	bl	8011ad4 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010ce4:	4b0b      	ldr	r3, [pc, #44]	; (8010d14 <pbuf_free_ooseq+0x48>)
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	607b      	str	r3, [r7, #4]
 8010cea:	e00a      	b.n	8010d02 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d003      	beq.n	8010cfc <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8010cf4:	6878      	ldr	r0, [r7, #4]
 8010cf6:	f002 fa77 	bl	80131e8 <tcp_free_ooseq>
      return;
 8010cfa:	e005      	b.n	8010d08 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	68db      	ldr	r3, [r3, #12]
 8010d00:	607b      	str	r3, [r7, #4]
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d1f1      	bne.n	8010cec <pbuf_free_ooseq+0x20>
    }
  }
}
 8010d08:	3708      	adds	r7, #8
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	bd80      	pop	{r7, pc}
 8010d0e:	bf00      	nop
 8010d10:	24008550 	.word	0x24008550
 8010d14:	24008560 	.word	0x24008560

08010d18 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8010d18:	b580      	push	{r7, lr}
 8010d1a:	b082      	sub	sp, #8
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8010d20:	f7ff ffd4 	bl	8010ccc <pbuf_free_ooseq>
}
 8010d24:	bf00      	nop
 8010d26:	3708      	adds	r7, #8
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	bd80      	pop	{r7, pc}

08010d2c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b082      	sub	sp, #8
 8010d30:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8010d32:	f000 fec1 	bl	8011ab8 <sys_arch_protect>
 8010d36:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8010d38:	4b0f      	ldr	r3, [pc, #60]	; (8010d78 <pbuf_pool_is_empty+0x4c>)
 8010d3a:	781b      	ldrb	r3, [r3, #0]
 8010d3c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8010d3e:	4b0e      	ldr	r3, [pc, #56]	; (8010d78 <pbuf_pool_is_empty+0x4c>)
 8010d40:	2201      	movs	r2, #1
 8010d42:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8010d44:	6878      	ldr	r0, [r7, #4]
 8010d46:	f000 fec5 	bl	8011ad4 <sys_arch_unprotect>

  if (!queued) {
 8010d4a:	78fb      	ldrb	r3, [r7, #3]
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d10f      	bne.n	8010d70 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8010d50:	2100      	movs	r1, #0
 8010d52:	480a      	ldr	r0, [pc, #40]	; (8010d7c <pbuf_pool_is_empty+0x50>)
 8010d54:	f006 f91a 	bl	8016f8c <tcpip_try_callback>
 8010d58:	4603      	mov	r3, r0
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d008      	beq.n	8010d70 <pbuf_pool_is_empty+0x44>
 8010d5e:	f000 feab 	bl	8011ab8 <sys_arch_protect>
 8010d62:	6078      	str	r0, [r7, #4]
 8010d64:	4b04      	ldr	r3, [pc, #16]	; (8010d78 <pbuf_pool_is_empty+0x4c>)
 8010d66:	2200      	movs	r2, #0
 8010d68:	701a      	strb	r2, [r3, #0]
 8010d6a:	6878      	ldr	r0, [r7, #4]
 8010d6c:	f000 feb2 	bl	8011ad4 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010d70:	bf00      	nop
 8010d72:	3708      	adds	r7, #8
 8010d74:	46bd      	mov	sp, r7
 8010d76:	bd80      	pop	{r7, pc}
 8010d78:	24008550 	.word	0x24008550
 8010d7c:	08010d19 	.word	0x08010d19

08010d80 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010d80:	b480      	push	{r7}
 8010d82:	b085      	sub	sp, #20
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	60f8      	str	r0, [r7, #12]
 8010d88:	60b9      	str	r1, [r7, #8]
 8010d8a:	4611      	mov	r1, r2
 8010d8c:	461a      	mov	r2, r3
 8010d8e:	460b      	mov	r3, r1
 8010d90:	80fb      	strh	r3, [r7, #6]
 8010d92:	4613      	mov	r3, r2
 8010d94:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	2200      	movs	r2, #0
 8010d9a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	68ba      	ldr	r2, [r7, #8]
 8010da0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	88fa      	ldrh	r2, [r7, #6]
 8010da6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	88ba      	ldrh	r2, [r7, #4]
 8010dac:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8010dae:	8b3b      	ldrh	r3, [r7, #24]
 8010db0:	b2da      	uxtb	r2, r3
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	7f3a      	ldrb	r2, [r7, #28]
 8010dba:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	2201      	movs	r2, #1
 8010dc0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	73da      	strb	r2, [r3, #15]
}
 8010dc8:	bf00      	nop
 8010dca:	3714      	adds	r7, #20
 8010dcc:	46bd      	mov	sp, r7
 8010dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd2:	4770      	bx	lr

08010dd4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010dd4:	b580      	push	{r7, lr}
 8010dd6:	b08c      	sub	sp, #48	; 0x30
 8010dd8:	af02      	add	r7, sp, #8
 8010dda:	4603      	mov	r3, r0
 8010ddc:	71fb      	strb	r3, [r7, #7]
 8010dde:	460b      	mov	r3, r1
 8010de0:	80bb      	strh	r3, [r7, #4]
 8010de2:	4613      	mov	r3, r2
 8010de4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010de6:	79fb      	ldrb	r3, [r7, #7]
 8010de8:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8010dea:	887b      	ldrh	r3, [r7, #2]
 8010dec:	2b41      	cmp	r3, #65	; 0x41
 8010dee:	d00b      	beq.n	8010e08 <pbuf_alloc+0x34>
 8010df0:	2b41      	cmp	r3, #65	; 0x41
 8010df2:	dc02      	bgt.n	8010dfa <pbuf_alloc+0x26>
 8010df4:	2b01      	cmp	r3, #1
 8010df6:	d007      	beq.n	8010e08 <pbuf_alloc+0x34>
 8010df8:	e0c2      	b.n	8010f80 <pbuf_alloc+0x1ac>
 8010dfa:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010dfe:	d00b      	beq.n	8010e18 <pbuf_alloc+0x44>
 8010e00:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010e04:	d070      	beq.n	8010ee8 <pbuf_alloc+0x114>
 8010e06:	e0bb      	b.n	8010f80 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8010e08:	887a      	ldrh	r2, [r7, #2]
 8010e0a:	88bb      	ldrh	r3, [r7, #4]
 8010e0c:	4619      	mov	r1, r3
 8010e0e:	2000      	movs	r0, #0
 8010e10:	f000 f8d2 	bl	8010fb8 <pbuf_alloc_reference>
 8010e14:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8010e16:	e0bd      	b.n	8010f94 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8010e18:	2300      	movs	r3, #0
 8010e1a:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8010e20:	88bb      	ldrh	r3, [r7, #4]
 8010e22:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010e24:	200c      	movs	r0, #12
 8010e26:	f7ff fb9f 	bl	8010568 <memp_malloc>
 8010e2a:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8010e2c:	693b      	ldr	r3, [r7, #16]
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d109      	bne.n	8010e46 <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 8010e32:	f7ff ff7b 	bl	8010d2c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d002      	beq.n	8010e42 <pbuf_alloc+0x6e>
            pbuf_free(p);
 8010e3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010e3e:	f000 faa9 	bl	8011394 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8010e42:	2300      	movs	r3, #0
 8010e44:	e0a7      	b.n	8010f96 <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010e46:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010e48:	3303      	adds	r3, #3
 8010e4a:	b29b      	uxth	r3, r3
 8010e4c:	f023 0303 	bic.w	r3, r3, #3
 8010e50:	b29b      	uxth	r3, r3
 8010e52:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8010e56:	b29b      	uxth	r3, r3
 8010e58:	8b7a      	ldrh	r2, [r7, #26]
 8010e5a:	4293      	cmp	r3, r2
 8010e5c:	bf28      	it	cs
 8010e5e:	4613      	movcs	r3, r2
 8010e60:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8010e62:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010e64:	3310      	adds	r3, #16
 8010e66:	693a      	ldr	r2, [r7, #16]
 8010e68:	4413      	add	r3, r2
 8010e6a:	3303      	adds	r3, #3
 8010e6c:	f023 0303 	bic.w	r3, r3, #3
 8010e70:	4618      	mov	r0, r3
 8010e72:	89f9      	ldrh	r1, [r7, #14]
 8010e74:	8b7a      	ldrh	r2, [r7, #26]
 8010e76:	2300      	movs	r3, #0
 8010e78:	9301      	str	r3, [sp, #4]
 8010e7a:	887b      	ldrh	r3, [r7, #2]
 8010e7c:	9300      	str	r3, [sp, #0]
 8010e7e:	460b      	mov	r3, r1
 8010e80:	4601      	mov	r1, r0
 8010e82:	6938      	ldr	r0, [r7, #16]
 8010e84:	f7ff ff7c 	bl	8010d80 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010e88:	693b      	ldr	r3, [r7, #16]
 8010e8a:	685b      	ldr	r3, [r3, #4]
 8010e8c:	f003 0303 	and.w	r3, r3, #3
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d006      	beq.n	8010ea2 <pbuf_alloc+0xce>
 8010e94:	4b42      	ldr	r3, [pc, #264]	; (8010fa0 <pbuf_alloc+0x1cc>)
 8010e96:	f240 1201 	movw	r2, #257	; 0x101
 8010e9a:	4942      	ldr	r1, [pc, #264]	; (8010fa4 <pbuf_alloc+0x1d0>)
 8010e9c:	4842      	ldr	r0, [pc, #264]	; (8010fa8 <pbuf_alloc+0x1d4>)
 8010e9e:	f007 ff2f 	bl	8018d00 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010ea2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010ea4:	3303      	adds	r3, #3
 8010ea6:	f023 0303 	bic.w	r3, r3, #3
 8010eaa:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010eae:	d106      	bne.n	8010ebe <pbuf_alloc+0xea>
 8010eb0:	4b3b      	ldr	r3, [pc, #236]	; (8010fa0 <pbuf_alloc+0x1cc>)
 8010eb2:	f240 1203 	movw	r2, #259	; 0x103
 8010eb6:	493d      	ldr	r1, [pc, #244]	; (8010fac <pbuf_alloc+0x1d8>)
 8010eb8:	483b      	ldr	r0, [pc, #236]	; (8010fa8 <pbuf_alloc+0x1d4>)
 8010eba:	f007 ff21 	bl	8018d00 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8010ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d102      	bne.n	8010eca <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8010ec4:	693b      	ldr	r3, [r7, #16]
 8010ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8010ec8:	e002      	b.n	8010ed0 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010eca:	69fb      	ldr	r3, [r7, #28]
 8010ecc:	693a      	ldr	r2, [r7, #16]
 8010ece:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8010ed0:	693b      	ldr	r3, [r7, #16]
 8010ed2:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8010ed4:	8b7a      	ldrh	r2, [r7, #26]
 8010ed6:	89fb      	ldrh	r3, [r7, #14]
 8010ed8:	1ad3      	subs	r3, r2, r3
 8010eda:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8010edc:	2300      	movs	r3, #0
 8010ede:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8010ee0:	8b7b      	ldrh	r3, [r7, #26]
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d19e      	bne.n	8010e24 <pbuf_alloc+0x50>
      break;
 8010ee6:	e055      	b.n	8010f94 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8010ee8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010eea:	3303      	adds	r3, #3
 8010eec:	b29b      	uxth	r3, r3
 8010eee:	f023 0303 	bic.w	r3, r3, #3
 8010ef2:	b29a      	uxth	r2, r3
 8010ef4:	88bb      	ldrh	r3, [r7, #4]
 8010ef6:	3303      	adds	r3, #3
 8010ef8:	b29b      	uxth	r3, r3
 8010efa:	f023 0303 	bic.w	r3, r3, #3
 8010efe:	b29b      	uxth	r3, r3
 8010f00:	4413      	add	r3, r2
 8010f02:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8010f04:	8b3b      	ldrh	r3, [r7, #24]
 8010f06:	3310      	adds	r3, #16
 8010f08:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010f0a:	8b3a      	ldrh	r2, [r7, #24]
 8010f0c:	88bb      	ldrh	r3, [r7, #4]
 8010f0e:	3303      	adds	r3, #3
 8010f10:	f023 0303 	bic.w	r3, r3, #3
 8010f14:	429a      	cmp	r2, r3
 8010f16:	d306      	bcc.n	8010f26 <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8010f18:	8afa      	ldrh	r2, [r7, #22]
 8010f1a:	88bb      	ldrh	r3, [r7, #4]
 8010f1c:	3303      	adds	r3, #3
 8010f1e:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010f22:	429a      	cmp	r2, r3
 8010f24:	d201      	bcs.n	8010f2a <pbuf_alloc+0x156>
        return NULL;
 8010f26:	2300      	movs	r3, #0
 8010f28:	e035      	b.n	8010f96 <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8010f2a:	8afb      	ldrh	r3, [r7, #22]
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	f7ff f973 	bl	8010218 <mem_malloc>
 8010f32:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8010f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d101      	bne.n	8010f3e <pbuf_alloc+0x16a>
        return NULL;
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	e02b      	b.n	8010f96 <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8010f3e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010f40:	3310      	adds	r3, #16
 8010f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010f44:	4413      	add	r3, r2
 8010f46:	3303      	adds	r3, #3
 8010f48:	f023 0303 	bic.w	r3, r3, #3
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	88b9      	ldrh	r1, [r7, #4]
 8010f50:	88ba      	ldrh	r2, [r7, #4]
 8010f52:	2300      	movs	r3, #0
 8010f54:	9301      	str	r3, [sp, #4]
 8010f56:	887b      	ldrh	r3, [r7, #2]
 8010f58:	9300      	str	r3, [sp, #0]
 8010f5a:	460b      	mov	r3, r1
 8010f5c:	4601      	mov	r1, r0
 8010f5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010f60:	f7ff ff0e 	bl	8010d80 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f66:	685b      	ldr	r3, [r3, #4]
 8010f68:	f003 0303 	and.w	r3, r3, #3
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d010      	beq.n	8010f92 <pbuf_alloc+0x1be>
 8010f70:	4b0b      	ldr	r3, [pc, #44]	; (8010fa0 <pbuf_alloc+0x1cc>)
 8010f72:	f240 1223 	movw	r2, #291	; 0x123
 8010f76:	490e      	ldr	r1, [pc, #56]	; (8010fb0 <pbuf_alloc+0x1dc>)
 8010f78:	480b      	ldr	r0, [pc, #44]	; (8010fa8 <pbuf_alloc+0x1d4>)
 8010f7a:	f007 fec1 	bl	8018d00 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8010f7e:	e008      	b.n	8010f92 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010f80:	4b07      	ldr	r3, [pc, #28]	; (8010fa0 <pbuf_alloc+0x1cc>)
 8010f82:	f240 1227 	movw	r2, #295	; 0x127
 8010f86:	490b      	ldr	r1, [pc, #44]	; (8010fb4 <pbuf_alloc+0x1e0>)
 8010f88:	4807      	ldr	r0, [pc, #28]	; (8010fa8 <pbuf_alloc+0x1d4>)
 8010f8a:	f007 feb9 	bl	8018d00 <iprintf>
      return NULL;
 8010f8e:	2300      	movs	r3, #0
 8010f90:	e001      	b.n	8010f96 <pbuf_alloc+0x1c2>
      break;
 8010f92:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010f96:	4618      	mov	r0, r3
 8010f98:	3728      	adds	r7, #40	; 0x28
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	bd80      	pop	{r7, pc}
 8010f9e:	bf00      	nop
 8010fa0:	0801bcd0 	.word	0x0801bcd0
 8010fa4:	0801bd20 	.word	0x0801bd20
 8010fa8:	0801bd50 	.word	0x0801bd50
 8010fac:	0801bd78 	.word	0x0801bd78
 8010fb0:	0801bdac 	.word	0x0801bdac
 8010fb4:	0801bdd8 	.word	0x0801bdd8

08010fb8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b086      	sub	sp, #24
 8010fbc:	af02      	add	r7, sp, #8
 8010fbe:	6078      	str	r0, [r7, #4]
 8010fc0:	460b      	mov	r3, r1
 8010fc2:	807b      	strh	r3, [r7, #2]
 8010fc4:	4613      	mov	r3, r2
 8010fc6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010fc8:	883b      	ldrh	r3, [r7, #0]
 8010fca:	2b41      	cmp	r3, #65	; 0x41
 8010fcc:	d009      	beq.n	8010fe2 <pbuf_alloc_reference+0x2a>
 8010fce:	883b      	ldrh	r3, [r7, #0]
 8010fd0:	2b01      	cmp	r3, #1
 8010fd2:	d006      	beq.n	8010fe2 <pbuf_alloc_reference+0x2a>
 8010fd4:	4b0f      	ldr	r3, [pc, #60]	; (8011014 <pbuf_alloc_reference+0x5c>)
 8010fd6:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8010fda:	490f      	ldr	r1, [pc, #60]	; (8011018 <pbuf_alloc_reference+0x60>)
 8010fdc:	480f      	ldr	r0, [pc, #60]	; (801101c <pbuf_alloc_reference+0x64>)
 8010fde:	f007 fe8f 	bl	8018d00 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010fe2:	200b      	movs	r0, #11
 8010fe4:	f7ff fac0 	bl	8010568 <memp_malloc>
 8010fe8:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d101      	bne.n	8010ff4 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	e00b      	b.n	801100c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8010ff4:	8879      	ldrh	r1, [r7, #2]
 8010ff6:	887a      	ldrh	r2, [r7, #2]
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	9301      	str	r3, [sp, #4]
 8010ffc:	883b      	ldrh	r3, [r7, #0]
 8010ffe:	9300      	str	r3, [sp, #0]
 8011000:	460b      	mov	r3, r1
 8011002:	6879      	ldr	r1, [r7, #4]
 8011004:	68f8      	ldr	r0, [r7, #12]
 8011006:	f7ff febb 	bl	8010d80 <pbuf_init_alloced_pbuf>
  return p;
 801100a:	68fb      	ldr	r3, [r7, #12]
}
 801100c:	4618      	mov	r0, r3
 801100e:	3710      	adds	r7, #16
 8011010:	46bd      	mov	sp, r7
 8011012:	bd80      	pop	{r7, pc}
 8011014:	0801bcd0 	.word	0x0801bcd0
 8011018:	0801bdf4 	.word	0x0801bdf4
 801101c:	0801bd50 	.word	0x0801bd50

08011020 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8011020:	b580      	push	{r7, lr}
 8011022:	b088      	sub	sp, #32
 8011024:	af02      	add	r7, sp, #8
 8011026:	607b      	str	r3, [r7, #4]
 8011028:	4603      	mov	r3, r0
 801102a:	73fb      	strb	r3, [r7, #15]
 801102c:	460b      	mov	r3, r1
 801102e:	81bb      	strh	r3, [r7, #12]
 8011030:	4613      	mov	r3, r2
 8011032:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8011034:	7bfb      	ldrb	r3, [r7, #15]
 8011036:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8011038:	8a7b      	ldrh	r3, [r7, #18]
 801103a:	3303      	adds	r3, #3
 801103c:	f023 0203 	bic.w	r2, r3, #3
 8011040:	89bb      	ldrh	r3, [r7, #12]
 8011042:	441a      	add	r2, r3
 8011044:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011046:	429a      	cmp	r2, r3
 8011048:	d901      	bls.n	801104e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801104a:	2300      	movs	r3, #0
 801104c:	e018      	b.n	8011080 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801104e:	6a3b      	ldr	r3, [r7, #32]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d007      	beq.n	8011064 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8011054:	8a7b      	ldrh	r3, [r7, #18]
 8011056:	3303      	adds	r3, #3
 8011058:	f023 0303 	bic.w	r3, r3, #3
 801105c:	6a3a      	ldr	r2, [r7, #32]
 801105e:	4413      	add	r3, r2
 8011060:	617b      	str	r3, [r7, #20]
 8011062:	e001      	b.n	8011068 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8011064:	2300      	movs	r3, #0
 8011066:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8011068:	6878      	ldr	r0, [r7, #4]
 801106a:	89b9      	ldrh	r1, [r7, #12]
 801106c:	89ba      	ldrh	r2, [r7, #12]
 801106e:	2302      	movs	r3, #2
 8011070:	9301      	str	r3, [sp, #4]
 8011072:	897b      	ldrh	r3, [r7, #10]
 8011074:	9300      	str	r3, [sp, #0]
 8011076:	460b      	mov	r3, r1
 8011078:	6979      	ldr	r1, [r7, #20]
 801107a:	f7ff fe81 	bl	8010d80 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 801107e:	687b      	ldr	r3, [r7, #4]
}
 8011080:	4618      	mov	r0, r3
 8011082:	3718      	adds	r7, #24
 8011084:	46bd      	mov	sp, r7
 8011086:	bd80      	pop	{r7, pc}

08011088 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b084      	sub	sp, #16
 801108c:	af00      	add	r7, sp, #0
 801108e:	6078      	str	r0, [r7, #4]
 8011090:	460b      	mov	r3, r1
 8011092:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d106      	bne.n	80110a8 <pbuf_realloc+0x20>
 801109a:	4b3a      	ldr	r3, [pc, #232]	; (8011184 <pbuf_realloc+0xfc>)
 801109c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80110a0:	4939      	ldr	r1, [pc, #228]	; (8011188 <pbuf_realloc+0x100>)
 80110a2:	483a      	ldr	r0, [pc, #232]	; (801118c <pbuf_realloc+0x104>)
 80110a4:	f007 fe2c 	bl	8018d00 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	891b      	ldrh	r3, [r3, #8]
 80110ac:	887a      	ldrh	r2, [r7, #2]
 80110ae:	429a      	cmp	r2, r3
 80110b0:	d264      	bcs.n	801117c <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	891a      	ldrh	r2, [r3, #8]
 80110b6:	887b      	ldrh	r3, [r7, #2]
 80110b8:	1ad3      	subs	r3, r2, r3
 80110ba:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80110bc:	887b      	ldrh	r3, [r7, #2]
 80110be:	817b      	strh	r3, [r7, #10]
  q = p;
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80110c4:	e018      	b.n	80110f8 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	895b      	ldrh	r3, [r3, #10]
 80110ca:	897a      	ldrh	r2, [r7, #10]
 80110cc:	1ad3      	subs	r3, r2, r3
 80110ce:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	891a      	ldrh	r2, [r3, #8]
 80110d4:	893b      	ldrh	r3, [r7, #8]
 80110d6:	1ad3      	subs	r3, r2, r3
 80110d8:	b29a      	uxth	r2, r3
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d106      	bne.n	80110f8 <pbuf_realloc+0x70>
 80110ea:	4b26      	ldr	r3, [pc, #152]	; (8011184 <pbuf_realloc+0xfc>)
 80110ec:	f240 12af 	movw	r2, #431	; 0x1af
 80110f0:	4927      	ldr	r1, [pc, #156]	; (8011190 <pbuf_realloc+0x108>)
 80110f2:	4826      	ldr	r0, [pc, #152]	; (801118c <pbuf_realloc+0x104>)
 80110f4:	f007 fe04 	bl	8018d00 <iprintf>
  while (rem_len > q->len) {
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	895b      	ldrh	r3, [r3, #10]
 80110fc:	897a      	ldrh	r2, [r7, #10]
 80110fe:	429a      	cmp	r2, r3
 8011100:	d8e1      	bhi.n	80110c6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	7b1b      	ldrb	r3, [r3, #12]
 8011106:	f003 030f 	and.w	r3, r3, #15
 801110a:	2b00      	cmp	r3, #0
 801110c:	d122      	bne.n	8011154 <pbuf_realloc+0xcc>
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	895b      	ldrh	r3, [r3, #10]
 8011112:	897a      	ldrh	r2, [r7, #10]
 8011114:	429a      	cmp	r2, r3
 8011116:	d01d      	beq.n	8011154 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	7b5b      	ldrb	r3, [r3, #13]
 801111c:	f003 0302 	and.w	r3, r3, #2
 8011120:	2b00      	cmp	r3, #0
 8011122:	d117      	bne.n	8011154 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	685b      	ldr	r3, [r3, #4]
 8011128:	461a      	mov	r2, r3
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	1ad3      	subs	r3, r2, r3
 801112e:	b29a      	uxth	r2, r3
 8011130:	897b      	ldrh	r3, [r7, #10]
 8011132:	4413      	add	r3, r2
 8011134:	b29b      	uxth	r3, r3
 8011136:	4619      	mov	r1, r3
 8011138:	68f8      	ldr	r0, [r7, #12]
 801113a:	f7fe ff5d 	bl	800fff8 <mem_trim>
 801113e:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d106      	bne.n	8011154 <pbuf_realloc+0xcc>
 8011146:	4b0f      	ldr	r3, [pc, #60]	; (8011184 <pbuf_realloc+0xfc>)
 8011148:	f240 12bd 	movw	r2, #445	; 0x1bd
 801114c:	4911      	ldr	r1, [pc, #68]	; (8011194 <pbuf_realloc+0x10c>)
 801114e:	480f      	ldr	r0, [pc, #60]	; (801118c <pbuf_realloc+0x104>)
 8011150:	f007 fdd6 	bl	8018d00 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	897a      	ldrh	r2, [r7, #10]
 8011158:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	895a      	ldrh	r2, [r3, #10]
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	2b00      	cmp	r3, #0
 8011168:	d004      	beq.n	8011174 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	4618      	mov	r0, r3
 8011170:	f000 f910 	bl	8011394 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	2200      	movs	r2, #0
 8011178:	601a      	str	r2, [r3, #0]
 801117a:	e000      	b.n	801117e <pbuf_realloc+0xf6>
    return;
 801117c:	bf00      	nop

}
 801117e:	3710      	adds	r7, #16
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}
 8011184:	0801bcd0 	.word	0x0801bcd0
 8011188:	0801be08 	.word	0x0801be08
 801118c:	0801bd50 	.word	0x0801bd50
 8011190:	0801be20 	.word	0x0801be20
 8011194:	0801be38 	.word	0x0801be38

08011198 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b086      	sub	sp, #24
 801119c:	af00      	add	r7, sp, #0
 801119e:	60f8      	str	r0, [r7, #12]
 80111a0:	60b9      	str	r1, [r7, #8]
 80111a2:	4613      	mov	r3, r2
 80111a4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d106      	bne.n	80111ba <pbuf_add_header_impl+0x22>
 80111ac:	4b2b      	ldr	r3, [pc, #172]	; (801125c <pbuf_add_header_impl+0xc4>)
 80111ae:	f240 12df 	movw	r2, #479	; 0x1df
 80111b2:	492b      	ldr	r1, [pc, #172]	; (8011260 <pbuf_add_header_impl+0xc8>)
 80111b4:	482b      	ldr	r0, [pc, #172]	; (8011264 <pbuf_add_header_impl+0xcc>)
 80111b6:	f007 fda3 	bl	8018d00 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d003      	beq.n	80111c8 <pbuf_add_header_impl+0x30>
 80111c0:	68bb      	ldr	r3, [r7, #8]
 80111c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80111c6:	d301      	bcc.n	80111cc <pbuf_add_header_impl+0x34>
    return 1;
 80111c8:	2301      	movs	r3, #1
 80111ca:	e043      	b.n	8011254 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d101      	bne.n	80111d6 <pbuf_add_header_impl+0x3e>
    return 0;
 80111d2:	2300      	movs	r3, #0
 80111d4:	e03e      	b.n	8011254 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 80111d6:	68bb      	ldr	r3, [r7, #8]
 80111d8:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	891a      	ldrh	r2, [r3, #8]
 80111de:	8a7b      	ldrh	r3, [r7, #18]
 80111e0:	4413      	add	r3, r2
 80111e2:	b29b      	uxth	r3, r3
 80111e4:	8a7a      	ldrh	r2, [r7, #18]
 80111e6:	429a      	cmp	r2, r3
 80111e8:	d901      	bls.n	80111ee <pbuf_add_header_impl+0x56>
    return 1;
 80111ea:	2301      	movs	r3, #1
 80111ec:	e032      	b.n	8011254 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	7b1b      	ldrb	r3, [r3, #12]
 80111f2:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80111f4:	8a3b      	ldrh	r3, [r7, #16]
 80111f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d00c      	beq.n	8011218 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	685a      	ldr	r2, [r3, #4]
 8011202:	68bb      	ldr	r3, [r7, #8]
 8011204:	425b      	negs	r3, r3
 8011206:	4413      	add	r3, r2
 8011208:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	3310      	adds	r3, #16
 801120e:	697a      	ldr	r2, [r7, #20]
 8011210:	429a      	cmp	r2, r3
 8011212:	d20d      	bcs.n	8011230 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8011214:	2301      	movs	r3, #1
 8011216:	e01d      	b.n	8011254 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8011218:	79fb      	ldrb	r3, [r7, #7]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d006      	beq.n	801122c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	685a      	ldr	r2, [r3, #4]
 8011222:	68bb      	ldr	r3, [r7, #8]
 8011224:	425b      	negs	r3, r3
 8011226:	4413      	add	r3, r2
 8011228:	617b      	str	r3, [r7, #20]
 801122a:	e001      	b.n	8011230 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801122c:	2301      	movs	r3, #1
 801122e:	e011      	b.n	8011254 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	697a      	ldr	r2, [r7, #20]
 8011234:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8011236:	68fb      	ldr	r3, [r7, #12]
 8011238:	895a      	ldrh	r2, [r3, #10]
 801123a:	8a7b      	ldrh	r3, [r7, #18]
 801123c:	4413      	add	r3, r2
 801123e:	b29a      	uxth	r2, r3
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	891a      	ldrh	r2, [r3, #8]
 8011248:	8a7b      	ldrh	r3, [r7, #18]
 801124a:	4413      	add	r3, r2
 801124c:	b29a      	uxth	r2, r3
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	811a      	strh	r2, [r3, #8]


  return 0;
 8011252:	2300      	movs	r3, #0
}
 8011254:	4618      	mov	r0, r3
 8011256:	3718      	adds	r7, #24
 8011258:	46bd      	mov	sp, r7
 801125a:	bd80      	pop	{r7, pc}
 801125c:	0801bcd0 	.word	0x0801bcd0
 8011260:	0801be54 	.word	0x0801be54
 8011264:	0801bd50 	.word	0x0801bd50

08011268 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8011268:	b580      	push	{r7, lr}
 801126a:	b082      	sub	sp, #8
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
 8011270:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8011272:	2200      	movs	r2, #0
 8011274:	6839      	ldr	r1, [r7, #0]
 8011276:	6878      	ldr	r0, [r7, #4]
 8011278:	f7ff ff8e 	bl	8011198 <pbuf_add_header_impl>
 801127c:	4603      	mov	r3, r0
}
 801127e:	4618      	mov	r0, r3
 8011280:	3708      	adds	r7, #8
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}
	...

08011288 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8011288:	b580      	push	{r7, lr}
 801128a:	b084      	sub	sp, #16
 801128c:	af00      	add	r7, sp, #0
 801128e:	6078      	str	r0, [r7, #4]
 8011290:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d106      	bne.n	80112a6 <pbuf_remove_header+0x1e>
 8011298:	4b20      	ldr	r3, [pc, #128]	; (801131c <pbuf_remove_header+0x94>)
 801129a:	f240 224b 	movw	r2, #587	; 0x24b
 801129e:	4920      	ldr	r1, [pc, #128]	; (8011320 <pbuf_remove_header+0x98>)
 80112a0:	4820      	ldr	r0, [pc, #128]	; (8011324 <pbuf_remove_header+0x9c>)
 80112a2:	f007 fd2d 	bl	8018d00 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d003      	beq.n	80112b4 <pbuf_remove_header+0x2c>
 80112ac:	683b      	ldr	r3, [r7, #0]
 80112ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80112b2:	d301      	bcc.n	80112b8 <pbuf_remove_header+0x30>
    return 1;
 80112b4:	2301      	movs	r3, #1
 80112b6:	e02c      	b.n	8011312 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80112b8:	683b      	ldr	r3, [r7, #0]
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d101      	bne.n	80112c2 <pbuf_remove_header+0x3a>
    return 0;
 80112be:	2300      	movs	r3, #0
 80112c0:	e027      	b.n	8011312 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80112c2:	683b      	ldr	r3, [r7, #0]
 80112c4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	895b      	ldrh	r3, [r3, #10]
 80112ca:	89fa      	ldrh	r2, [r7, #14]
 80112cc:	429a      	cmp	r2, r3
 80112ce:	d908      	bls.n	80112e2 <pbuf_remove_header+0x5a>
 80112d0:	4b12      	ldr	r3, [pc, #72]	; (801131c <pbuf_remove_header+0x94>)
 80112d2:	f240 2255 	movw	r2, #597	; 0x255
 80112d6:	4914      	ldr	r1, [pc, #80]	; (8011328 <pbuf_remove_header+0xa0>)
 80112d8:	4812      	ldr	r0, [pc, #72]	; (8011324 <pbuf_remove_header+0x9c>)
 80112da:	f007 fd11 	bl	8018d00 <iprintf>
 80112de:	2301      	movs	r3, #1
 80112e0:	e017      	b.n	8011312 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	685b      	ldr	r3, [r3, #4]
 80112e6:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	685a      	ldr	r2, [r3, #4]
 80112ec:	683b      	ldr	r3, [r7, #0]
 80112ee:	441a      	add	r2, r3
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	895a      	ldrh	r2, [r3, #10]
 80112f8:	89fb      	ldrh	r3, [r7, #14]
 80112fa:	1ad3      	subs	r3, r2, r3
 80112fc:	b29a      	uxth	r2, r3
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	891a      	ldrh	r2, [r3, #8]
 8011306:	89fb      	ldrh	r3, [r7, #14]
 8011308:	1ad3      	subs	r3, r2, r3
 801130a:	b29a      	uxth	r2, r3
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8011310:	2300      	movs	r3, #0
}
 8011312:	4618      	mov	r0, r3
 8011314:	3710      	adds	r7, #16
 8011316:	46bd      	mov	sp, r7
 8011318:	bd80      	pop	{r7, pc}
 801131a:	bf00      	nop
 801131c:	0801bcd0 	.word	0x0801bcd0
 8011320:	0801be54 	.word	0x0801be54
 8011324:	0801bd50 	.word	0x0801bd50
 8011328:	0801be60 	.word	0x0801be60

0801132c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b082      	sub	sp, #8
 8011330:	af00      	add	r7, sp, #0
 8011332:	6078      	str	r0, [r7, #4]
 8011334:	460b      	mov	r3, r1
 8011336:	807b      	strh	r3, [r7, #2]
 8011338:	4613      	mov	r3, r2
 801133a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 801133c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011340:	2b00      	cmp	r3, #0
 8011342:	da08      	bge.n	8011356 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8011344:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011348:	425b      	negs	r3, r3
 801134a:	4619      	mov	r1, r3
 801134c:	6878      	ldr	r0, [r7, #4]
 801134e:	f7ff ff9b 	bl	8011288 <pbuf_remove_header>
 8011352:	4603      	mov	r3, r0
 8011354:	e007      	b.n	8011366 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8011356:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801135a:	787a      	ldrb	r2, [r7, #1]
 801135c:	4619      	mov	r1, r3
 801135e:	6878      	ldr	r0, [r7, #4]
 8011360:	f7ff ff1a 	bl	8011198 <pbuf_add_header_impl>
 8011364:	4603      	mov	r3, r0
  }
}
 8011366:	4618      	mov	r0, r3
 8011368:	3708      	adds	r7, #8
 801136a:	46bd      	mov	sp, r7
 801136c:	bd80      	pop	{r7, pc}

0801136e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801136e:	b580      	push	{r7, lr}
 8011370:	b082      	sub	sp, #8
 8011372:	af00      	add	r7, sp, #0
 8011374:	6078      	str	r0, [r7, #4]
 8011376:	460b      	mov	r3, r1
 8011378:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 801137a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801137e:	2201      	movs	r2, #1
 8011380:	4619      	mov	r1, r3
 8011382:	6878      	ldr	r0, [r7, #4]
 8011384:	f7ff ffd2 	bl	801132c <pbuf_header_impl>
 8011388:	4603      	mov	r3, r0
}
 801138a:	4618      	mov	r0, r3
 801138c:	3708      	adds	r7, #8
 801138e:	46bd      	mov	sp, r7
 8011390:	bd80      	pop	{r7, pc}
	...

08011394 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	b088      	sub	sp, #32
 8011398:	af00      	add	r7, sp, #0
 801139a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d10b      	bne.n	80113ba <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d106      	bne.n	80113b6 <pbuf_free+0x22>
 80113a8:	4b3b      	ldr	r3, [pc, #236]	; (8011498 <pbuf_free+0x104>)
 80113aa:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80113ae:	493b      	ldr	r1, [pc, #236]	; (801149c <pbuf_free+0x108>)
 80113b0:	483b      	ldr	r0, [pc, #236]	; (80114a0 <pbuf_free+0x10c>)
 80113b2:	f007 fca5 	bl	8018d00 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80113b6:	2300      	movs	r3, #0
 80113b8:	e069      	b.n	801148e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80113ba:	2300      	movs	r3, #0
 80113bc:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80113be:	e062      	b.n	8011486 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80113c0:	f000 fb7a 	bl	8011ab8 <sys_arch_protect>
 80113c4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	7b9b      	ldrb	r3, [r3, #14]
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d106      	bne.n	80113dc <pbuf_free+0x48>
 80113ce:	4b32      	ldr	r3, [pc, #200]	; (8011498 <pbuf_free+0x104>)
 80113d0:	f240 22f1 	movw	r2, #753	; 0x2f1
 80113d4:	4933      	ldr	r1, [pc, #204]	; (80114a4 <pbuf_free+0x110>)
 80113d6:	4832      	ldr	r0, [pc, #200]	; (80114a0 <pbuf_free+0x10c>)
 80113d8:	f007 fc92 	bl	8018d00 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	7b9b      	ldrb	r3, [r3, #14]
 80113e0:	3b01      	subs	r3, #1
 80113e2:	b2da      	uxtb	r2, r3
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	739a      	strb	r2, [r3, #14]
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	7b9b      	ldrb	r3, [r3, #14]
 80113ec:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80113ee:	69b8      	ldr	r0, [r7, #24]
 80113f0:	f000 fb70 	bl	8011ad4 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80113f4:	7dfb      	ldrb	r3, [r7, #23]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d143      	bne.n	8011482 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	7b1b      	ldrb	r3, [r3, #12]
 8011404:	f003 030f 	and.w	r3, r3, #15
 8011408:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	7b5b      	ldrb	r3, [r3, #13]
 801140e:	f003 0302 	and.w	r3, r3, #2
 8011412:	2b00      	cmp	r3, #0
 8011414:	d011      	beq.n	801143a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801141a:	68bb      	ldr	r3, [r7, #8]
 801141c:	691b      	ldr	r3, [r3, #16]
 801141e:	2b00      	cmp	r3, #0
 8011420:	d106      	bne.n	8011430 <pbuf_free+0x9c>
 8011422:	4b1d      	ldr	r3, [pc, #116]	; (8011498 <pbuf_free+0x104>)
 8011424:	f240 22ff 	movw	r2, #767	; 0x2ff
 8011428:	491f      	ldr	r1, [pc, #124]	; (80114a8 <pbuf_free+0x114>)
 801142a:	481d      	ldr	r0, [pc, #116]	; (80114a0 <pbuf_free+0x10c>)
 801142c:	f007 fc68 	bl	8018d00 <iprintf>
        pc->custom_free_function(p);
 8011430:	68bb      	ldr	r3, [r7, #8]
 8011432:	691b      	ldr	r3, [r3, #16]
 8011434:	6878      	ldr	r0, [r7, #4]
 8011436:	4798      	blx	r3
 8011438:	e01d      	b.n	8011476 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801143a:	7bfb      	ldrb	r3, [r7, #15]
 801143c:	2b02      	cmp	r3, #2
 801143e:	d104      	bne.n	801144a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8011440:	6879      	ldr	r1, [r7, #4]
 8011442:	200c      	movs	r0, #12
 8011444:	f7ff f906 	bl	8010654 <memp_free>
 8011448:	e015      	b.n	8011476 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801144a:	7bfb      	ldrb	r3, [r7, #15]
 801144c:	2b01      	cmp	r3, #1
 801144e:	d104      	bne.n	801145a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8011450:	6879      	ldr	r1, [r7, #4]
 8011452:	200b      	movs	r0, #11
 8011454:	f7ff f8fe 	bl	8010654 <memp_free>
 8011458:	e00d      	b.n	8011476 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801145a:	7bfb      	ldrb	r3, [r7, #15]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d103      	bne.n	8011468 <pbuf_free+0xd4>
          mem_free(p);
 8011460:	6878      	ldr	r0, [r7, #4]
 8011462:	f7fe fd39 	bl	800fed8 <mem_free>
 8011466:	e006      	b.n	8011476 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8011468:	4b0b      	ldr	r3, [pc, #44]	; (8011498 <pbuf_free+0x104>)
 801146a:	f240 320f 	movw	r2, #783	; 0x30f
 801146e:	490f      	ldr	r1, [pc, #60]	; (80114ac <pbuf_free+0x118>)
 8011470:	480b      	ldr	r0, [pc, #44]	; (80114a0 <pbuf_free+0x10c>)
 8011472:	f007 fc45 	bl	8018d00 <iprintf>
        }
      }
      count++;
 8011476:	7ffb      	ldrb	r3, [r7, #31]
 8011478:	3301      	adds	r3, #1
 801147a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 801147c:	693b      	ldr	r3, [r7, #16]
 801147e:	607b      	str	r3, [r7, #4]
 8011480:	e001      	b.n	8011486 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8011482:	2300      	movs	r3, #0
 8011484:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	2b00      	cmp	r3, #0
 801148a:	d199      	bne.n	80113c0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 801148c:	7ffb      	ldrb	r3, [r7, #31]
}
 801148e:	4618      	mov	r0, r3
 8011490:	3720      	adds	r7, #32
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}
 8011496:	bf00      	nop
 8011498:	0801bcd0 	.word	0x0801bcd0
 801149c:	0801be54 	.word	0x0801be54
 80114a0:	0801bd50 	.word	0x0801bd50
 80114a4:	0801be80 	.word	0x0801be80
 80114a8:	0801be98 	.word	0x0801be98
 80114ac:	0801bebc 	.word	0x0801bebc

080114b0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80114b0:	b480      	push	{r7}
 80114b2:	b085      	sub	sp, #20
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80114b8:	2300      	movs	r3, #0
 80114ba:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80114bc:	e005      	b.n	80114ca <pbuf_clen+0x1a>
    ++len;
 80114be:	89fb      	ldrh	r3, [r7, #14]
 80114c0:	3301      	adds	r3, #1
 80114c2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d1f6      	bne.n	80114be <pbuf_clen+0xe>
  }
  return len;
 80114d0:	89fb      	ldrh	r3, [r7, #14]
}
 80114d2:	4618      	mov	r0, r3
 80114d4:	3714      	adds	r7, #20
 80114d6:	46bd      	mov	sp, r7
 80114d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114dc:	4770      	bx	lr
	...

080114e0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80114e0:	b580      	push	{r7, lr}
 80114e2:	b084      	sub	sp, #16
 80114e4:	af00      	add	r7, sp, #0
 80114e6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d016      	beq.n	801151c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80114ee:	f000 fae3 	bl	8011ab8 <sys_arch_protect>
 80114f2:	60f8      	str	r0, [r7, #12]
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	7b9b      	ldrb	r3, [r3, #14]
 80114f8:	3301      	adds	r3, #1
 80114fa:	b2da      	uxtb	r2, r3
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	739a      	strb	r2, [r3, #14]
 8011500:	68f8      	ldr	r0, [r7, #12]
 8011502:	f000 fae7 	bl	8011ad4 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	7b9b      	ldrb	r3, [r3, #14]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d106      	bne.n	801151c <pbuf_ref+0x3c>
 801150e:	4b05      	ldr	r3, [pc, #20]	; (8011524 <pbuf_ref+0x44>)
 8011510:	f240 3242 	movw	r2, #834	; 0x342
 8011514:	4904      	ldr	r1, [pc, #16]	; (8011528 <pbuf_ref+0x48>)
 8011516:	4805      	ldr	r0, [pc, #20]	; (801152c <pbuf_ref+0x4c>)
 8011518:	f007 fbf2 	bl	8018d00 <iprintf>
  }
}
 801151c:	bf00      	nop
 801151e:	3710      	adds	r7, #16
 8011520:	46bd      	mov	sp, r7
 8011522:	bd80      	pop	{r7, pc}
 8011524:	0801bcd0 	.word	0x0801bcd0
 8011528:	0801bed0 	.word	0x0801bed0
 801152c:	0801bd50 	.word	0x0801bd50

08011530 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8011530:	b580      	push	{r7, lr}
 8011532:	b084      	sub	sp, #16
 8011534:	af00      	add	r7, sp, #0
 8011536:	6078      	str	r0, [r7, #4]
 8011538:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	2b00      	cmp	r3, #0
 801153e:	d002      	beq.n	8011546 <pbuf_cat+0x16>
 8011540:	683b      	ldr	r3, [r7, #0]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d107      	bne.n	8011556 <pbuf_cat+0x26>
 8011546:	4b20      	ldr	r3, [pc, #128]	; (80115c8 <pbuf_cat+0x98>)
 8011548:	f240 325a 	movw	r2, #858	; 0x35a
 801154c:	491f      	ldr	r1, [pc, #124]	; (80115cc <pbuf_cat+0x9c>)
 801154e:	4820      	ldr	r0, [pc, #128]	; (80115d0 <pbuf_cat+0xa0>)
 8011550:	f007 fbd6 	bl	8018d00 <iprintf>
 8011554:	e034      	b.n	80115c0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	60fb      	str	r3, [r7, #12]
 801155a:	e00a      	b.n	8011572 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	891a      	ldrh	r2, [r3, #8]
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	891b      	ldrh	r3, [r3, #8]
 8011564:	4413      	add	r3, r2
 8011566:	b29a      	uxth	r2, r3
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	60fb      	str	r3, [r7, #12]
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d1f0      	bne.n	801155c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	891a      	ldrh	r2, [r3, #8]
 801157e:	68fb      	ldr	r3, [r7, #12]
 8011580:	895b      	ldrh	r3, [r3, #10]
 8011582:	429a      	cmp	r2, r3
 8011584:	d006      	beq.n	8011594 <pbuf_cat+0x64>
 8011586:	4b10      	ldr	r3, [pc, #64]	; (80115c8 <pbuf_cat+0x98>)
 8011588:	f240 3262 	movw	r2, #866	; 0x362
 801158c:	4911      	ldr	r1, [pc, #68]	; (80115d4 <pbuf_cat+0xa4>)
 801158e:	4810      	ldr	r0, [pc, #64]	; (80115d0 <pbuf_cat+0xa0>)
 8011590:	f007 fbb6 	bl	8018d00 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	2b00      	cmp	r3, #0
 801159a:	d006      	beq.n	80115aa <pbuf_cat+0x7a>
 801159c:	4b0a      	ldr	r3, [pc, #40]	; (80115c8 <pbuf_cat+0x98>)
 801159e:	f240 3263 	movw	r2, #867	; 0x363
 80115a2:	490d      	ldr	r1, [pc, #52]	; (80115d8 <pbuf_cat+0xa8>)
 80115a4:	480a      	ldr	r0, [pc, #40]	; (80115d0 <pbuf_cat+0xa0>)
 80115a6:	f007 fbab 	bl	8018d00 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	891a      	ldrh	r2, [r3, #8]
 80115ae:	683b      	ldr	r3, [r7, #0]
 80115b0:	891b      	ldrh	r3, [r3, #8]
 80115b2:	4413      	add	r3, r2
 80115b4:	b29a      	uxth	r2, r3
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	683a      	ldr	r2, [r7, #0]
 80115be:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80115c0:	3710      	adds	r7, #16
 80115c2:	46bd      	mov	sp, r7
 80115c4:	bd80      	pop	{r7, pc}
 80115c6:	bf00      	nop
 80115c8:	0801bcd0 	.word	0x0801bcd0
 80115cc:	0801bee4 	.word	0x0801bee4
 80115d0:	0801bd50 	.word	0x0801bd50
 80115d4:	0801bf1c 	.word	0x0801bf1c
 80115d8:	0801bf4c 	.word	0x0801bf4c

080115dc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80115dc:	b580      	push	{r7, lr}
 80115de:	b086      	sub	sp, #24
 80115e0:	af00      	add	r7, sp, #0
 80115e2:	6078      	str	r0, [r7, #4]
 80115e4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80115e6:	2300      	movs	r3, #0
 80115e8:	617b      	str	r3, [r7, #20]
 80115ea:	2300      	movs	r3, #0
 80115ec:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d008      	beq.n	8011606 <pbuf_copy+0x2a>
 80115f4:	683b      	ldr	r3, [r7, #0]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d005      	beq.n	8011606 <pbuf_copy+0x2a>
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	891a      	ldrh	r2, [r3, #8]
 80115fe:	683b      	ldr	r3, [r7, #0]
 8011600:	891b      	ldrh	r3, [r3, #8]
 8011602:	429a      	cmp	r2, r3
 8011604:	d209      	bcs.n	801161a <pbuf_copy+0x3e>
 8011606:	4b57      	ldr	r3, [pc, #348]	; (8011764 <pbuf_copy+0x188>)
 8011608:	f240 32ca 	movw	r2, #970	; 0x3ca
 801160c:	4956      	ldr	r1, [pc, #344]	; (8011768 <pbuf_copy+0x18c>)
 801160e:	4857      	ldr	r0, [pc, #348]	; (801176c <pbuf_copy+0x190>)
 8011610:	f007 fb76 	bl	8018d00 <iprintf>
 8011614:	f06f 030f 	mvn.w	r3, #15
 8011618:	e09f      	b.n	801175a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	895b      	ldrh	r3, [r3, #10]
 801161e:	461a      	mov	r2, r3
 8011620:	697b      	ldr	r3, [r7, #20]
 8011622:	1ad2      	subs	r2, r2, r3
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	895b      	ldrh	r3, [r3, #10]
 8011628:	4619      	mov	r1, r3
 801162a:	693b      	ldr	r3, [r7, #16]
 801162c:	1acb      	subs	r3, r1, r3
 801162e:	429a      	cmp	r2, r3
 8011630:	d306      	bcc.n	8011640 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8011632:	683b      	ldr	r3, [r7, #0]
 8011634:	895b      	ldrh	r3, [r3, #10]
 8011636:	461a      	mov	r2, r3
 8011638:	693b      	ldr	r3, [r7, #16]
 801163a:	1ad3      	subs	r3, r2, r3
 801163c:	60fb      	str	r3, [r7, #12]
 801163e:	e005      	b.n	801164c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	895b      	ldrh	r3, [r3, #10]
 8011644:	461a      	mov	r2, r3
 8011646:	697b      	ldr	r3, [r7, #20]
 8011648:	1ad3      	subs	r3, r2, r3
 801164a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	685a      	ldr	r2, [r3, #4]
 8011650:	697b      	ldr	r3, [r7, #20]
 8011652:	18d0      	adds	r0, r2, r3
 8011654:	683b      	ldr	r3, [r7, #0]
 8011656:	685a      	ldr	r2, [r3, #4]
 8011658:	693b      	ldr	r3, [r7, #16]
 801165a:	4413      	add	r3, r2
 801165c:	68fa      	ldr	r2, [r7, #12]
 801165e:	4619      	mov	r1, r3
 8011660:	f006 fee9 	bl	8018436 <memcpy>
    offset_to += len;
 8011664:	697a      	ldr	r2, [r7, #20]
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	4413      	add	r3, r2
 801166a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 801166c:	693a      	ldr	r2, [r7, #16]
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	4413      	add	r3, r2
 8011672:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	895b      	ldrh	r3, [r3, #10]
 8011678:	461a      	mov	r2, r3
 801167a:	697b      	ldr	r3, [r7, #20]
 801167c:	4293      	cmp	r3, r2
 801167e:	d906      	bls.n	801168e <pbuf_copy+0xb2>
 8011680:	4b38      	ldr	r3, [pc, #224]	; (8011764 <pbuf_copy+0x188>)
 8011682:	f240 32d9 	movw	r2, #985	; 0x3d9
 8011686:	493a      	ldr	r1, [pc, #232]	; (8011770 <pbuf_copy+0x194>)
 8011688:	4838      	ldr	r0, [pc, #224]	; (801176c <pbuf_copy+0x190>)
 801168a:	f007 fb39 	bl	8018d00 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801168e:	683b      	ldr	r3, [r7, #0]
 8011690:	895b      	ldrh	r3, [r3, #10]
 8011692:	461a      	mov	r2, r3
 8011694:	693b      	ldr	r3, [r7, #16]
 8011696:	4293      	cmp	r3, r2
 8011698:	d906      	bls.n	80116a8 <pbuf_copy+0xcc>
 801169a:	4b32      	ldr	r3, [pc, #200]	; (8011764 <pbuf_copy+0x188>)
 801169c:	f240 32da 	movw	r2, #986	; 0x3da
 80116a0:	4934      	ldr	r1, [pc, #208]	; (8011774 <pbuf_copy+0x198>)
 80116a2:	4832      	ldr	r0, [pc, #200]	; (801176c <pbuf_copy+0x190>)
 80116a4:	f007 fb2c 	bl	8018d00 <iprintf>
    if (offset_from >= p_from->len) {
 80116a8:	683b      	ldr	r3, [r7, #0]
 80116aa:	895b      	ldrh	r3, [r3, #10]
 80116ac:	461a      	mov	r2, r3
 80116ae:	693b      	ldr	r3, [r7, #16]
 80116b0:	4293      	cmp	r3, r2
 80116b2:	d304      	bcc.n	80116be <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80116b4:	2300      	movs	r3, #0
 80116b6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	895b      	ldrh	r3, [r3, #10]
 80116c2:	461a      	mov	r2, r3
 80116c4:	697b      	ldr	r3, [r7, #20]
 80116c6:	4293      	cmp	r3, r2
 80116c8:	d114      	bne.n	80116f4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80116ca:	2300      	movs	r3, #0
 80116cc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d10c      	bne.n	80116f4 <pbuf_copy+0x118>
 80116da:	683b      	ldr	r3, [r7, #0]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d009      	beq.n	80116f4 <pbuf_copy+0x118>
 80116e0:	4b20      	ldr	r3, [pc, #128]	; (8011764 <pbuf_copy+0x188>)
 80116e2:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80116e6:	4924      	ldr	r1, [pc, #144]	; (8011778 <pbuf_copy+0x19c>)
 80116e8:	4820      	ldr	r0, [pc, #128]	; (801176c <pbuf_copy+0x190>)
 80116ea:	f007 fb09 	bl	8018d00 <iprintf>
 80116ee:	f06f 030f 	mvn.w	r3, #15
 80116f2:	e032      	b.n	801175a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80116f4:	683b      	ldr	r3, [r7, #0]
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d013      	beq.n	8011722 <pbuf_copy+0x146>
 80116fa:	683b      	ldr	r3, [r7, #0]
 80116fc:	895a      	ldrh	r2, [r3, #10]
 80116fe:	683b      	ldr	r3, [r7, #0]
 8011700:	891b      	ldrh	r3, [r3, #8]
 8011702:	429a      	cmp	r2, r3
 8011704:	d10d      	bne.n	8011722 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011706:	683b      	ldr	r3, [r7, #0]
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	2b00      	cmp	r3, #0
 801170c:	d009      	beq.n	8011722 <pbuf_copy+0x146>
 801170e:	4b15      	ldr	r3, [pc, #84]	; (8011764 <pbuf_copy+0x188>)
 8011710:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8011714:	4919      	ldr	r1, [pc, #100]	; (801177c <pbuf_copy+0x1a0>)
 8011716:	4815      	ldr	r0, [pc, #84]	; (801176c <pbuf_copy+0x190>)
 8011718:	f007 faf2 	bl	8018d00 <iprintf>
 801171c:	f06f 0305 	mvn.w	r3, #5
 8011720:	e01b      	b.n	801175a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	2b00      	cmp	r3, #0
 8011726:	d013      	beq.n	8011750 <pbuf_copy+0x174>
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	895a      	ldrh	r2, [r3, #10]
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	891b      	ldrh	r3, [r3, #8]
 8011730:	429a      	cmp	r2, r3
 8011732:	d10d      	bne.n	8011750 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d009      	beq.n	8011750 <pbuf_copy+0x174>
 801173c:	4b09      	ldr	r3, [pc, #36]	; (8011764 <pbuf_copy+0x188>)
 801173e:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8011742:	490e      	ldr	r1, [pc, #56]	; (801177c <pbuf_copy+0x1a0>)
 8011744:	4809      	ldr	r0, [pc, #36]	; (801176c <pbuf_copy+0x190>)
 8011746:	f007 fadb 	bl	8018d00 <iprintf>
 801174a:	f06f 0305 	mvn.w	r3, #5
 801174e:	e004      	b.n	801175a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8011750:	683b      	ldr	r3, [r7, #0]
 8011752:	2b00      	cmp	r3, #0
 8011754:	f47f af61 	bne.w	801161a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8011758:	2300      	movs	r3, #0
}
 801175a:	4618      	mov	r0, r3
 801175c:	3718      	adds	r7, #24
 801175e:	46bd      	mov	sp, r7
 8011760:	bd80      	pop	{r7, pc}
 8011762:	bf00      	nop
 8011764:	0801bcd0 	.word	0x0801bcd0
 8011768:	0801bf98 	.word	0x0801bf98
 801176c:	0801bd50 	.word	0x0801bd50
 8011770:	0801bfc8 	.word	0x0801bfc8
 8011774:	0801bfe0 	.word	0x0801bfe0
 8011778:	0801bffc 	.word	0x0801bffc
 801177c:	0801c00c 	.word	0x0801c00c

08011780 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8011780:	b580      	push	{r7, lr}
 8011782:	b088      	sub	sp, #32
 8011784:	af00      	add	r7, sp, #0
 8011786:	60f8      	str	r0, [r7, #12]
 8011788:	60b9      	str	r1, [r7, #8]
 801178a:	4611      	mov	r1, r2
 801178c:	461a      	mov	r2, r3
 801178e:	460b      	mov	r3, r1
 8011790:	80fb      	strh	r3, [r7, #6]
 8011792:	4613      	mov	r3, r2
 8011794:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8011796:	2300      	movs	r3, #0
 8011798:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801179a:	2300      	movs	r3, #0
 801179c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801179e:	68fb      	ldr	r3, [r7, #12]
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d108      	bne.n	80117b6 <pbuf_copy_partial+0x36>
 80117a4:	4b2b      	ldr	r3, [pc, #172]	; (8011854 <pbuf_copy_partial+0xd4>)
 80117a6:	f240 420a 	movw	r2, #1034	; 0x40a
 80117aa:	492b      	ldr	r1, [pc, #172]	; (8011858 <pbuf_copy_partial+0xd8>)
 80117ac:	482b      	ldr	r0, [pc, #172]	; (801185c <pbuf_copy_partial+0xdc>)
 80117ae:	f007 faa7 	bl	8018d00 <iprintf>
 80117b2:	2300      	movs	r3, #0
 80117b4:	e04a      	b.n	801184c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80117b6:	68bb      	ldr	r3, [r7, #8]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d108      	bne.n	80117ce <pbuf_copy_partial+0x4e>
 80117bc:	4b25      	ldr	r3, [pc, #148]	; (8011854 <pbuf_copy_partial+0xd4>)
 80117be:	f240 420b 	movw	r2, #1035	; 0x40b
 80117c2:	4927      	ldr	r1, [pc, #156]	; (8011860 <pbuf_copy_partial+0xe0>)
 80117c4:	4825      	ldr	r0, [pc, #148]	; (801185c <pbuf_copy_partial+0xdc>)
 80117c6:	f007 fa9b 	bl	8018d00 <iprintf>
 80117ca:	2300      	movs	r3, #0
 80117cc:	e03e      	b.n	801184c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	61fb      	str	r3, [r7, #28]
 80117d2:	e034      	b.n	801183e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80117d4:	88bb      	ldrh	r3, [r7, #4]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d00a      	beq.n	80117f0 <pbuf_copy_partial+0x70>
 80117da:	69fb      	ldr	r3, [r7, #28]
 80117dc:	895b      	ldrh	r3, [r3, #10]
 80117de:	88ba      	ldrh	r2, [r7, #4]
 80117e0:	429a      	cmp	r2, r3
 80117e2:	d305      	bcc.n	80117f0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80117e4:	69fb      	ldr	r3, [r7, #28]
 80117e6:	895b      	ldrh	r3, [r3, #10]
 80117e8:	88ba      	ldrh	r2, [r7, #4]
 80117ea:	1ad3      	subs	r3, r2, r3
 80117ec:	80bb      	strh	r3, [r7, #4]
 80117ee:	e023      	b.n	8011838 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80117f0:	69fb      	ldr	r3, [r7, #28]
 80117f2:	895a      	ldrh	r2, [r3, #10]
 80117f4:	88bb      	ldrh	r3, [r7, #4]
 80117f6:	1ad3      	subs	r3, r2, r3
 80117f8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80117fa:	8b3a      	ldrh	r2, [r7, #24]
 80117fc:	88fb      	ldrh	r3, [r7, #6]
 80117fe:	429a      	cmp	r2, r3
 8011800:	d901      	bls.n	8011806 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8011802:	88fb      	ldrh	r3, [r7, #6]
 8011804:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8011806:	8b7b      	ldrh	r3, [r7, #26]
 8011808:	68ba      	ldr	r2, [r7, #8]
 801180a:	18d0      	adds	r0, r2, r3
 801180c:	69fb      	ldr	r3, [r7, #28]
 801180e:	685a      	ldr	r2, [r3, #4]
 8011810:	88bb      	ldrh	r3, [r7, #4]
 8011812:	4413      	add	r3, r2
 8011814:	8b3a      	ldrh	r2, [r7, #24]
 8011816:	4619      	mov	r1, r3
 8011818:	f006 fe0d 	bl	8018436 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801181c:	8afa      	ldrh	r2, [r7, #22]
 801181e:	8b3b      	ldrh	r3, [r7, #24]
 8011820:	4413      	add	r3, r2
 8011822:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8011824:	8b7a      	ldrh	r2, [r7, #26]
 8011826:	8b3b      	ldrh	r3, [r7, #24]
 8011828:	4413      	add	r3, r2
 801182a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 801182c:	88fa      	ldrh	r2, [r7, #6]
 801182e:	8b3b      	ldrh	r3, [r7, #24]
 8011830:	1ad3      	subs	r3, r2, r3
 8011832:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8011834:	2300      	movs	r3, #0
 8011836:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8011838:	69fb      	ldr	r3, [r7, #28]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	61fb      	str	r3, [r7, #28]
 801183e:	88fb      	ldrh	r3, [r7, #6]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d002      	beq.n	801184a <pbuf_copy_partial+0xca>
 8011844:	69fb      	ldr	r3, [r7, #28]
 8011846:	2b00      	cmp	r3, #0
 8011848:	d1c4      	bne.n	80117d4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801184a:	8afb      	ldrh	r3, [r7, #22]
}
 801184c:	4618      	mov	r0, r3
 801184e:	3720      	adds	r7, #32
 8011850:	46bd      	mov	sp, r7
 8011852:	bd80      	pop	{r7, pc}
 8011854:	0801bcd0 	.word	0x0801bcd0
 8011858:	0801c038 	.word	0x0801c038
 801185c:	0801bd50 	.word	0x0801bd50
 8011860:	0801c058 	.word	0x0801c058

08011864 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8011864:	b580      	push	{r7, lr}
 8011866:	b084      	sub	sp, #16
 8011868:	af00      	add	r7, sp, #0
 801186a:	4603      	mov	r3, r0
 801186c:	603a      	str	r2, [r7, #0]
 801186e:	71fb      	strb	r3, [r7, #7]
 8011870:	460b      	mov	r3, r1
 8011872:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8011874:	683b      	ldr	r3, [r7, #0]
 8011876:	8919      	ldrh	r1, [r3, #8]
 8011878:	88ba      	ldrh	r2, [r7, #4]
 801187a:	79fb      	ldrb	r3, [r7, #7]
 801187c:	4618      	mov	r0, r3
 801187e:	f7ff faa9 	bl	8010dd4 <pbuf_alloc>
 8011882:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d101      	bne.n	801188e <pbuf_clone+0x2a>
    return NULL;
 801188a:	2300      	movs	r3, #0
 801188c:	e011      	b.n	80118b2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801188e:	6839      	ldr	r1, [r7, #0]
 8011890:	68f8      	ldr	r0, [r7, #12]
 8011892:	f7ff fea3 	bl	80115dc <pbuf_copy>
 8011896:	4603      	mov	r3, r0
 8011898:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801189a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d006      	beq.n	80118b0 <pbuf_clone+0x4c>
 80118a2:	4b06      	ldr	r3, [pc, #24]	; (80118bc <pbuf_clone+0x58>)
 80118a4:	f240 5224 	movw	r2, #1316	; 0x524
 80118a8:	4905      	ldr	r1, [pc, #20]	; (80118c0 <pbuf_clone+0x5c>)
 80118aa:	4806      	ldr	r0, [pc, #24]	; (80118c4 <pbuf_clone+0x60>)
 80118ac:	f007 fa28 	bl	8018d00 <iprintf>
  return q;
 80118b0:	68fb      	ldr	r3, [r7, #12]
}
 80118b2:	4618      	mov	r0, r3
 80118b4:	3710      	adds	r7, #16
 80118b6:	46bd      	mov	sp, r7
 80118b8:	bd80      	pop	{r7, pc}
 80118ba:	bf00      	nop
 80118bc:	0801bcd0 	.word	0x0801bcd0
 80118c0:	0801c164 	.word	0x0801c164
 80118c4:	0801bd50 	.word	0x0801bd50

080118c8 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b086      	sub	sp, #24
 80118cc:	af00      	add	r7, sp, #0
 80118ce:	6078      	str	r0, [r7, #4]
 80118d0:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 80118d2:	683b      	ldr	r3, [r7, #0]
 80118d4:	60bb      	str	r3, [r7, #8]
 80118d6:	2304      	movs	r3, #4
 80118d8:	60fb      	str	r3, [r7, #12]
 80118da:	2300      	movs	r3, #0
 80118dc:	613b      	str	r3, [r7, #16]
 80118de:	2300      	movs	r3, #0
 80118e0:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 80118e2:	f107 0308 	add.w	r3, r7, #8
 80118e6:	2100      	movs	r1, #0
 80118e8:	4618      	mov	r0, r3
 80118ea:	f7f9 f8df 	bl	800aaac <osMessageCreate>
 80118ee:	4602      	mov	r2, r0
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d102      	bne.n	8011902 <sys_mbox_new+0x3a>
    return ERR_MEM;
 80118fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011900:	e000      	b.n	8011904 <sys_mbox_new+0x3c>

  return ERR_OK;
 8011902:	2300      	movs	r3, #0
}
 8011904:	4618      	mov	r0, r3
 8011906:	3718      	adds	r7, #24
 8011908:	46bd      	mov	sp, r7
 801190a:	bd80      	pop	{r7, pc}

0801190c <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801190c:	b580      	push	{r7, lr}
 801190e:	b084      	sub	sp, #16
 8011910:	af00      	add	r7, sp, #0
 8011912:	6078      	str	r0, [r7, #4]
 8011914:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	6839      	ldr	r1, [r7, #0]
 801191c:	2200      	movs	r2, #0
 801191e:	4618      	mov	r0, r3
 8011920:	f7f9 f8ee 	bl	800ab00 <osMessagePut>
 8011924:	4603      	mov	r3, r0
 8011926:	2b00      	cmp	r3, #0
 8011928:	d102      	bne.n	8011930 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801192a:	2300      	movs	r3, #0
 801192c:	73fb      	strb	r3, [r7, #15]
 801192e:	e001      	b.n	8011934 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8011930:	23ff      	movs	r3, #255	; 0xff
 8011932:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8011934:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011938:	4618      	mov	r0, r3
 801193a:	3710      	adds	r7, #16
 801193c:	46bd      	mov	sp, r7
 801193e:	bd80      	pop	{r7, pc}

08011940 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b08c      	sub	sp, #48	; 0x30
 8011944:	af00      	add	r7, sp, #0
 8011946:	61f8      	str	r0, [r7, #28]
 8011948:	61b9      	str	r1, [r7, #24]
 801194a:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801194c:	f7f8 fee9 	bl	800a722 <osKernelSysTick>
 8011950:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8011952:	697b      	ldr	r3, [r7, #20]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d017      	beq.n	8011988 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8011958:	69fb      	ldr	r3, [r7, #28]
 801195a:	6819      	ldr	r1, [r3, #0]
 801195c:	f107 0320 	add.w	r3, r7, #32
 8011960:	697a      	ldr	r2, [r7, #20]
 8011962:	4618      	mov	r0, r3
 8011964:	f7f9 f90c 	bl	800ab80 <osMessageGet>

    if(event.status == osEventMessage)
 8011968:	6a3b      	ldr	r3, [r7, #32]
 801196a:	2b10      	cmp	r3, #16
 801196c:	d109      	bne.n	8011982 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801196e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011970:	461a      	mov	r2, r3
 8011972:	69bb      	ldr	r3, [r7, #24]
 8011974:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8011976:	f7f8 fed4 	bl	800a722 <osKernelSysTick>
 801197a:	4602      	mov	r2, r0
 801197c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801197e:	1ad3      	subs	r3, r2, r3
 8011980:	e019      	b.n	80119b6 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8011982:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011986:	e016      	b.n	80119b6 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8011988:	69fb      	ldr	r3, [r7, #28]
 801198a:	6819      	ldr	r1, [r3, #0]
 801198c:	463b      	mov	r3, r7
 801198e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011992:	4618      	mov	r0, r3
 8011994:	f7f9 f8f4 	bl	800ab80 <osMessageGet>
 8011998:	f107 0320 	add.w	r3, r7, #32
 801199c:	463a      	mov	r2, r7
 801199e:	ca07      	ldmia	r2, {r0, r1, r2}
 80119a0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 80119a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119a6:	461a      	mov	r2, r3
 80119a8:	69bb      	ldr	r3, [r7, #24]
 80119aa:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 80119ac:	f7f8 feb9 	bl	800a722 <osKernelSysTick>
 80119b0:	4602      	mov	r2, r0
 80119b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b4:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 80119b6:	4618      	mov	r0, r3
 80119b8:	3730      	adds	r7, #48	; 0x30
 80119ba:	46bd      	mov	sp, r7
 80119bc:	bd80      	pop	{r7, pc}

080119be <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 80119be:	b480      	push	{r7}
 80119c0:	b083      	sub	sp, #12
 80119c2:	af00      	add	r7, sp, #0
 80119c4:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d101      	bne.n	80119d2 <sys_mbox_valid+0x14>
    return 0;
 80119ce:	2300      	movs	r3, #0
 80119d0:	e000      	b.n	80119d4 <sys_mbox_valid+0x16>
  else
    return 1;
 80119d2:	2301      	movs	r3, #1
}
 80119d4:	4618      	mov	r0, r3
 80119d6:	370c      	adds	r7, #12
 80119d8:	46bd      	mov	sp, r7
 80119da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119de:	4770      	bx	lr

080119e0 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 80119e4:	4803      	ldr	r0, [pc, #12]	; (80119f4 <sys_init+0x14>)
 80119e6:	f7f8 ff0c 	bl	800a802 <osMutexCreate>
 80119ea:	4602      	mov	r2, r0
 80119ec:	4b02      	ldr	r3, [pc, #8]	; (80119f8 <sys_init+0x18>)
 80119ee:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 80119f0:	bf00      	nop
 80119f2:	bd80      	pop	{r7, pc}
 80119f4:	0801dd98 	.word	0x0801dd98
 80119f8:	24008558 	.word	0x24008558

080119fc <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b084      	sub	sp, #16
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8011a04:	2300      	movs	r3, #0
 8011a06:	60bb      	str	r3, [r7, #8]
 8011a08:	2300      	movs	r3, #0
 8011a0a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8011a0c:	f107 0308 	add.w	r3, r7, #8
 8011a10:	4618      	mov	r0, r3
 8011a12:	f7f8 fef6 	bl	800a802 <osMutexCreate>
 8011a16:	4602      	mov	r2, r0
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d102      	bne.n	8011a2a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8011a24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011a28:	e000      	b.n	8011a2c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8011a2a:	2300      	movs	r3, #0
}
 8011a2c:	4618      	mov	r0, r3
 8011a2e:	3710      	adds	r7, #16
 8011a30:	46bd      	mov	sp, r7
 8011a32:	bd80      	pop	{r7, pc}

08011a34 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8011a34:	b580      	push	{r7, lr}
 8011a36:	b082      	sub	sp, #8
 8011a38:	af00      	add	r7, sp, #0
 8011a3a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	681b      	ldr	r3, [r3, #0]
 8011a40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8011a44:	4618      	mov	r0, r3
 8011a46:	f7f8 fef5 	bl	800a834 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8011a4a:	bf00      	nop
 8011a4c:	3708      	adds	r7, #8
 8011a4e:	46bd      	mov	sp, r7
 8011a50:	bd80      	pop	{r7, pc}

08011a52 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8011a52:	b580      	push	{r7, lr}
 8011a54:	b082      	sub	sp, #8
 8011a56:	af00      	add	r7, sp, #0
 8011a58:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	4618      	mov	r0, r3
 8011a60:	f7f8 ff36 	bl	800a8d0 <osMutexRelease>
}
 8011a64:	bf00      	nop
 8011a66:	3708      	adds	r7, #8
 8011a68:	46bd      	mov	sp, r7
 8011a6a:	bd80      	pop	{r7, pc}

08011a6c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8011a6c:	b580      	push	{r7, lr}
 8011a6e:	b08c      	sub	sp, #48	; 0x30
 8011a70:	af00      	add	r7, sp, #0
 8011a72:	60f8      	str	r0, [r7, #12]
 8011a74:	60b9      	str	r1, [r7, #8]
 8011a76:	607a      	str	r2, [r7, #4]
 8011a78:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8011a7a:	f107 0314 	add.w	r3, r7, #20
 8011a7e:	2200      	movs	r2, #0
 8011a80:	601a      	str	r2, [r3, #0]
 8011a82:	605a      	str	r2, [r3, #4]
 8011a84:	609a      	str	r2, [r3, #8]
 8011a86:	60da      	str	r2, [r3, #12]
 8011a88:	611a      	str	r2, [r3, #16]
 8011a8a:	615a      	str	r2, [r3, #20]
 8011a8c:	619a      	str	r2, [r3, #24]
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	617b      	str	r3, [r7, #20]
 8011a92:	68bb      	ldr	r3, [r7, #8]
 8011a94:	61bb      	str	r3, [r7, #24]
 8011a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a98:	b21b      	sxth	r3, r3
 8011a9a:	83bb      	strh	r3, [r7, #28]
 8011a9c:	683b      	ldr	r3, [r7, #0]
 8011a9e:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8011aa0:	f107 0314 	add.w	r3, r7, #20
 8011aa4:	6879      	ldr	r1, [r7, #4]
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	f7f8 fe4b 	bl	800a742 <osThreadCreate>
 8011aac:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8011aae:	4618      	mov	r0, r3
 8011ab0:	3730      	adds	r7, #48	; 0x30
 8011ab2:	46bd      	mov	sp, r7
 8011ab4:	bd80      	pop	{r7, pc}
	...

08011ab8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8011abc:	4b04      	ldr	r3, [pc, #16]	; (8011ad0 <sys_arch_protect+0x18>)
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	f7f8 feb5 	bl	800a834 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8011aca:	2301      	movs	r3, #1
}
 8011acc:	4618      	mov	r0, r3
 8011ace:	bd80      	pop	{r7, pc}
 8011ad0:	24008558 	.word	0x24008558

08011ad4 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8011ad4:	b580      	push	{r7, lr}
 8011ad6:	b082      	sub	sp, #8
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8011adc:	4b04      	ldr	r3, [pc, #16]	; (8011af0 <sys_arch_unprotect+0x1c>)
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	4618      	mov	r0, r3
 8011ae2:	f7f8 fef5 	bl	800a8d0 <osMutexRelease>
}
 8011ae6:	bf00      	nop
 8011ae8:	3708      	adds	r7, #8
 8011aea:	46bd      	mov	sp, r7
 8011aec:	bd80      	pop	{r7, pc}
 8011aee:	bf00      	nop
 8011af0:	24008558 	.word	0x24008558

08011af4 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8011af4:	b580      	push	{r7, lr}
 8011af6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011af8:	f007 f91a 	bl	8018d30 <rand>
 8011afc:	4603      	mov	r3, r0
 8011afe:	b29b      	uxth	r3, r3
 8011b00:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011b04:	b29b      	uxth	r3, r3
 8011b06:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8011b0a:	b29a      	uxth	r2, r3
 8011b0c:	4b01      	ldr	r3, [pc, #4]	; (8011b14 <tcp_init+0x20>)
 8011b0e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011b10:	bf00      	nop
 8011b12:	bd80      	pop	{r7, pc}
 8011b14:	24000028 	.word	0x24000028

08011b18 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8011b18:	b580      	push	{r7, lr}
 8011b1a:	b082      	sub	sp, #8
 8011b1c:	af00      	add	r7, sp, #0
 8011b1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	7d1b      	ldrb	r3, [r3, #20]
 8011b24:	2b01      	cmp	r3, #1
 8011b26:	d105      	bne.n	8011b34 <tcp_free+0x1c>
 8011b28:	4b06      	ldr	r3, [pc, #24]	; (8011b44 <tcp_free+0x2c>)
 8011b2a:	22d4      	movs	r2, #212	; 0xd4
 8011b2c:	4906      	ldr	r1, [pc, #24]	; (8011b48 <tcp_free+0x30>)
 8011b2e:	4807      	ldr	r0, [pc, #28]	; (8011b4c <tcp_free+0x34>)
 8011b30:	f007 f8e6 	bl	8018d00 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8011b34:	6879      	ldr	r1, [r7, #4]
 8011b36:	2001      	movs	r0, #1
 8011b38:	f7fe fd8c 	bl	8010654 <memp_free>
}
 8011b3c:	bf00      	nop
 8011b3e:	3708      	adds	r7, #8
 8011b40:	46bd      	mov	sp, r7
 8011b42:	bd80      	pop	{r7, pc}
 8011b44:	0801c1f0 	.word	0x0801c1f0
 8011b48:	0801c23c 	.word	0x0801c23c
 8011b4c:	0801c250 	.word	0x0801c250

08011b50 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8011b50:	b580      	push	{r7, lr}
 8011b52:	b082      	sub	sp, #8
 8011b54:	af00      	add	r7, sp, #0
 8011b56:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	7d1b      	ldrb	r3, [r3, #20]
 8011b5c:	2b01      	cmp	r3, #1
 8011b5e:	d105      	bne.n	8011b6c <tcp_free_listen+0x1c>
 8011b60:	4b06      	ldr	r3, [pc, #24]	; (8011b7c <tcp_free_listen+0x2c>)
 8011b62:	22df      	movs	r2, #223	; 0xdf
 8011b64:	4906      	ldr	r1, [pc, #24]	; (8011b80 <tcp_free_listen+0x30>)
 8011b66:	4807      	ldr	r0, [pc, #28]	; (8011b84 <tcp_free_listen+0x34>)
 8011b68:	f007 f8ca 	bl	8018d00 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8011b6c:	6879      	ldr	r1, [r7, #4]
 8011b6e:	2002      	movs	r0, #2
 8011b70:	f7fe fd70 	bl	8010654 <memp_free>
}
 8011b74:	bf00      	nop
 8011b76:	3708      	adds	r7, #8
 8011b78:	46bd      	mov	sp, r7
 8011b7a:	bd80      	pop	{r7, pc}
 8011b7c:	0801c1f0 	.word	0x0801c1f0
 8011b80:	0801c278 	.word	0x0801c278
 8011b84:	0801c250 	.word	0x0801c250

08011b88 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8011b88:	b580      	push	{r7, lr}
 8011b8a:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8011b8c:	f000 fe98 	bl	80128c0 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8011b90:	4b07      	ldr	r3, [pc, #28]	; (8011bb0 <tcp_tmr+0x28>)
 8011b92:	781b      	ldrb	r3, [r3, #0]
 8011b94:	3301      	adds	r3, #1
 8011b96:	b2da      	uxtb	r2, r3
 8011b98:	4b05      	ldr	r3, [pc, #20]	; (8011bb0 <tcp_tmr+0x28>)
 8011b9a:	701a      	strb	r2, [r3, #0]
 8011b9c:	4b04      	ldr	r3, [pc, #16]	; (8011bb0 <tcp_tmr+0x28>)
 8011b9e:	781b      	ldrb	r3, [r3, #0]
 8011ba0:	f003 0301 	and.w	r3, r3, #1
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d001      	beq.n	8011bac <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8011ba8:	f000 fb4c 	bl	8012244 <tcp_slowtmr>
  }
}
 8011bac:	bf00      	nop
 8011bae:	bd80      	pop	{r7, pc}
 8011bb0:	24004911 	.word	0x24004911

08011bb4 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8011bb4:	b580      	push	{r7, lr}
 8011bb6:	b084      	sub	sp, #16
 8011bb8:	af00      	add	r7, sp, #0
 8011bba:	6078      	str	r0, [r7, #4]
 8011bbc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8011bbe:	683b      	ldr	r3, [r7, #0]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d105      	bne.n	8011bd0 <tcp_remove_listener+0x1c>
 8011bc4:	4b0d      	ldr	r3, [pc, #52]	; (8011bfc <tcp_remove_listener+0x48>)
 8011bc6:	22ff      	movs	r2, #255	; 0xff
 8011bc8:	490d      	ldr	r1, [pc, #52]	; (8011c00 <tcp_remove_listener+0x4c>)
 8011bca:	480e      	ldr	r0, [pc, #56]	; (8011c04 <tcp_remove_listener+0x50>)
 8011bcc:	f007 f898 	bl	8018d00 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	60fb      	str	r3, [r7, #12]
 8011bd4:	e00a      	b.n	8011bec <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011bda:	683a      	ldr	r2, [r7, #0]
 8011bdc:	429a      	cmp	r2, r3
 8011bde:	d102      	bne.n	8011be6 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	2200      	movs	r2, #0
 8011be4:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	68db      	ldr	r3, [r3, #12]
 8011bea:	60fb      	str	r3, [r7, #12]
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d1f1      	bne.n	8011bd6 <tcp_remove_listener+0x22>
    }
  }
}
 8011bf2:	bf00      	nop
 8011bf4:	3710      	adds	r7, #16
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	bd80      	pop	{r7, pc}
 8011bfa:	bf00      	nop
 8011bfc:	0801c1f0 	.word	0x0801c1f0
 8011c00:	0801c294 	.word	0x0801c294
 8011c04:	0801c250 	.word	0x0801c250

08011c08 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8011c08:	b580      	push	{r7, lr}
 8011c0a:	b084      	sub	sp, #16
 8011c0c:	af00      	add	r7, sp, #0
 8011c0e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d106      	bne.n	8011c24 <tcp_listen_closed+0x1c>
 8011c16:	4b14      	ldr	r3, [pc, #80]	; (8011c68 <tcp_listen_closed+0x60>)
 8011c18:	f240 1211 	movw	r2, #273	; 0x111
 8011c1c:	4913      	ldr	r1, [pc, #76]	; (8011c6c <tcp_listen_closed+0x64>)
 8011c1e:	4814      	ldr	r0, [pc, #80]	; (8011c70 <tcp_listen_closed+0x68>)
 8011c20:	f007 f86e 	bl	8018d00 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	7d1b      	ldrb	r3, [r3, #20]
 8011c28:	2b01      	cmp	r3, #1
 8011c2a:	d006      	beq.n	8011c3a <tcp_listen_closed+0x32>
 8011c2c:	4b0e      	ldr	r3, [pc, #56]	; (8011c68 <tcp_listen_closed+0x60>)
 8011c2e:	f44f 7289 	mov.w	r2, #274	; 0x112
 8011c32:	4910      	ldr	r1, [pc, #64]	; (8011c74 <tcp_listen_closed+0x6c>)
 8011c34:	480e      	ldr	r0, [pc, #56]	; (8011c70 <tcp_listen_closed+0x68>)
 8011c36:	f007 f863 	bl	8018d00 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011c3a:	2301      	movs	r3, #1
 8011c3c:	60fb      	str	r3, [r7, #12]
 8011c3e:	e00b      	b.n	8011c58 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8011c40:	4a0d      	ldr	r2, [pc, #52]	; (8011c78 <tcp_listen_closed+0x70>)
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	6879      	ldr	r1, [r7, #4]
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	f7ff ffb1 	bl	8011bb4 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	3301      	adds	r3, #1
 8011c56:	60fb      	str	r3, [r7, #12]
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	2b03      	cmp	r3, #3
 8011c5c:	d9f0      	bls.n	8011c40 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8011c5e:	bf00      	nop
 8011c60:	3710      	adds	r7, #16
 8011c62:	46bd      	mov	sp, r7
 8011c64:	bd80      	pop	{r7, pc}
 8011c66:	bf00      	nop
 8011c68:	0801c1f0 	.word	0x0801c1f0
 8011c6c:	0801c2bc 	.word	0x0801c2bc
 8011c70:	0801c250 	.word	0x0801c250
 8011c74:	0801c2c8 	.word	0x0801c2c8
 8011c78:	0801ddb8 	.word	0x0801ddb8

08011c7c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8011c7c:	b5b0      	push	{r4, r5, r7, lr}
 8011c7e:	b088      	sub	sp, #32
 8011c80:	af04      	add	r7, sp, #16
 8011c82:	6078      	str	r0, [r7, #4]
 8011c84:	460b      	mov	r3, r1
 8011c86:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d106      	bne.n	8011c9c <tcp_close_shutdown+0x20>
 8011c8e:	4b61      	ldr	r3, [pc, #388]	; (8011e14 <tcp_close_shutdown+0x198>)
 8011c90:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8011c94:	4960      	ldr	r1, [pc, #384]	; (8011e18 <tcp_close_shutdown+0x19c>)
 8011c96:	4861      	ldr	r0, [pc, #388]	; (8011e1c <tcp_close_shutdown+0x1a0>)
 8011c98:	f007 f832 	bl	8018d00 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8011c9c:	78fb      	ldrb	r3, [r7, #3]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d066      	beq.n	8011d70 <tcp_close_shutdown+0xf4>
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	7d1b      	ldrb	r3, [r3, #20]
 8011ca6:	2b04      	cmp	r3, #4
 8011ca8:	d003      	beq.n	8011cb2 <tcp_close_shutdown+0x36>
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	7d1b      	ldrb	r3, [r3, #20]
 8011cae:	2b07      	cmp	r3, #7
 8011cb0:	d15e      	bne.n	8011d70 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d104      	bne.n	8011cc4 <tcp_close_shutdown+0x48>
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011cbe:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011cc2:	d055      	beq.n	8011d70 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	8b5b      	ldrh	r3, [r3, #26]
 8011cc8:	f003 0310 	and.w	r3, r3, #16
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d106      	bne.n	8011cde <tcp_close_shutdown+0x62>
 8011cd0:	4b50      	ldr	r3, [pc, #320]	; (8011e14 <tcp_close_shutdown+0x198>)
 8011cd2:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8011cd6:	4952      	ldr	r1, [pc, #328]	; (8011e20 <tcp_close_shutdown+0x1a4>)
 8011cd8:	4850      	ldr	r0, [pc, #320]	; (8011e1c <tcp_close_shutdown+0x1a0>)
 8011cda:	f007 f811 	bl	8018d00 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011ce6:	687d      	ldr	r5, [r7, #4]
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	3304      	adds	r3, #4
 8011cec:	687a      	ldr	r2, [r7, #4]
 8011cee:	8ad2      	ldrh	r2, [r2, #22]
 8011cf0:	6879      	ldr	r1, [r7, #4]
 8011cf2:	8b09      	ldrh	r1, [r1, #24]
 8011cf4:	9102      	str	r1, [sp, #8]
 8011cf6:	9201      	str	r2, [sp, #4]
 8011cf8:	9300      	str	r3, [sp, #0]
 8011cfa:	462b      	mov	r3, r5
 8011cfc:	4622      	mov	r2, r4
 8011cfe:	4601      	mov	r1, r0
 8011d00:	6878      	ldr	r0, [r7, #4]
 8011d02:	f004 fe91 	bl	8016a28 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8011d06:	6878      	ldr	r0, [r7, #4]
 8011d08:	f001 f8ba 	bl	8012e80 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011d0c:	4b45      	ldr	r3, [pc, #276]	; (8011e24 <tcp_close_shutdown+0x1a8>)
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	687a      	ldr	r2, [r7, #4]
 8011d12:	429a      	cmp	r2, r3
 8011d14:	d105      	bne.n	8011d22 <tcp_close_shutdown+0xa6>
 8011d16:	4b43      	ldr	r3, [pc, #268]	; (8011e24 <tcp_close_shutdown+0x1a8>)
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	68db      	ldr	r3, [r3, #12]
 8011d1c:	4a41      	ldr	r2, [pc, #260]	; (8011e24 <tcp_close_shutdown+0x1a8>)
 8011d1e:	6013      	str	r3, [r2, #0]
 8011d20:	e013      	b.n	8011d4a <tcp_close_shutdown+0xce>
 8011d22:	4b40      	ldr	r3, [pc, #256]	; (8011e24 <tcp_close_shutdown+0x1a8>)
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	60fb      	str	r3, [r7, #12]
 8011d28:	e00c      	b.n	8011d44 <tcp_close_shutdown+0xc8>
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	68db      	ldr	r3, [r3, #12]
 8011d2e:	687a      	ldr	r2, [r7, #4]
 8011d30:	429a      	cmp	r2, r3
 8011d32:	d104      	bne.n	8011d3e <tcp_close_shutdown+0xc2>
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	68da      	ldr	r2, [r3, #12]
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	60da      	str	r2, [r3, #12]
 8011d3c:	e005      	b.n	8011d4a <tcp_close_shutdown+0xce>
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	68db      	ldr	r3, [r3, #12]
 8011d42:	60fb      	str	r3, [r7, #12]
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d1ef      	bne.n	8011d2a <tcp_close_shutdown+0xae>
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	60da      	str	r2, [r3, #12]
 8011d50:	4b35      	ldr	r3, [pc, #212]	; (8011e28 <tcp_close_shutdown+0x1ac>)
 8011d52:	2201      	movs	r2, #1
 8011d54:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8011d56:	4b35      	ldr	r3, [pc, #212]	; (8011e2c <tcp_close_shutdown+0x1b0>)
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	687a      	ldr	r2, [r7, #4]
 8011d5c:	429a      	cmp	r2, r3
 8011d5e:	d102      	bne.n	8011d66 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8011d60:	f003 fd4c 	bl	80157fc <tcp_trigger_input_pcb_close>
 8011d64:	e002      	b.n	8011d6c <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8011d66:	6878      	ldr	r0, [r7, #4]
 8011d68:	f7ff fed6 	bl	8011b18 <tcp_free>
      }
      return ERR_OK;
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	e04d      	b.n	8011e0c <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	7d1b      	ldrb	r3, [r3, #20]
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d02d      	beq.n	8011dd4 <tcp_close_shutdown+0x158>
 8011d78:	2b02      	cmp	r3, #2
 8011d7a:	d036      	beq.n	8011dea <tcp_close_shutdown+0x16e>
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d13f      	bne.n	8011e00 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	8adb      	ldrh	r3, [r3, #22]
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d021      	beq.n	8011dcc <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011d88:	4b29      	ldr	r3, [pc, #164]	; (8011e30 <tcp_close_shutdown+0x1b4>)
 8011d8a:	681b      	ldr	r3, [r3, #0]
 8011d8c:	687a      	ldr	r2, [r7, #4]
 8011d8e:	429a      	cmp	r2, r3
 8011d90:	d105      	bne.n	8011d9e <tcp_close_shutdown+0x122>
 8011d92:	4b27      	ldr	r3, [pc, #156]	; (8011e30 <tcp_close_shutdown+0x1b4>)
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	68db      	ldr	r3, [r3, #12]
 8011d98:	4a25      	ldr	r2, [pc, #148]	; (8011e30 <tcp_close_shutdown+0x1b4>)
 8011d9a:	6013      	str	r3, [r2, #0]
 8011d9c:	e013      	b.n	8011dc6 <tcp_close_shutdown+0x14a>
 8011d9e:	4b24      	ldr	r3, [pc, #144]	; (8011e30 <tcp_close_shutdown+0x1b4>)
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	60bb      	str	r3, [r7, #8]
 8011da4:	e00c      	b.n	8011dc0 <tcp_close_shutdown+0x144>
 8011da6:	68bb      	ldr	r3, [r7, #8]
 8011da8:	68db      	ldr	r3, [r3, #12]
 8011daa:	687a      	ldr	r2, [r7, #4]
 8011dac:	429a      	cmp	r2, r3
 8011dae:	d104      	bne.n	8011dba <tcp_close_shutdown+0x13e>
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	68da      	ldr	r2, [r3, #12]
 8011db4:	68bb      	ldr	r3, [r7, #8]
 8011db6:	60da      	str	r2, [r3, #12]
 8011db8:	e005      	b.n	8011dc6 <tcp_close_shutdown+0x14a>
 8011dba:	68bb      	ldr	r3, [r7, #8]
 8011dbc:	68db      	ldr	r3, [r3, #12]
 8011dbe:	60bb      	str	r3, [r7, #8]
 8011dc0:	68bb      	ldr	r3, [r7, #8]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d1ef      	bne.n	8011da6 <tcp_close_shutdown+0x12a>
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	2200      	movs	r2, #0
 8011dca:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011dcc:	6878      	ldr	r0, [r7, #4]
 8011dce:	f7ff fea3 	bl	8011b18 <tcp_free>
      break;
 8011dd2:	e01a      	b.n	8011e0a <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 8011dd4:	6878      	ldr	r0, [r7, #4]
 8011dd6:	f7ff ff17 	bl	8011c08 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011dda:	6879      	ldr	r1, [r7, #4]
 8011ddc:	4815      	ldr	r0, [pc, #84]	; (8011e34 <tcp_close_shutdown+0x1b8>)
 8011dde:	f001 f89f 	bl	8012f20 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8011de2:	6878      	ldr	r0, [r7, #4]
 8011de4:	f7ff feb4 	bl	8011b50 <tcp_free_listen>
      break;
 8011de8:	e00f      	b.n	8011e0a <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011dea:	6879      	ldr	r1, [r7, #4]
 8011dec:	480d      	ldr	r0, [pc, #52]	; (8011e24 <tcp_close_shutdown+0x1a8>)
 8011dee:	f001 f897 	bl	8012f20 <tcp_pcb_remove>
 8011df2:	4b0d      	ldr	r3, [pc, #52]	; (8011e28 <tcp_close_shutdown+0x1ac>)
 8011df4:	2201      	movs	r2, #1
 8011df6:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011df8:	6878      	ldr	r0, [r7, #4]
 8011dfa:	f7ff fe8d 	bl	8011b18 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011dfe:	e004      	b.n	8011e0a <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 8011e00:	6878      	ldr	r0, [r7, #4]
 8011e02:	f000 f819 	bl	8011e38 <tcp_close_shutdown_fin>
 8011e06:	4603      	mov	r3, r0
 8011e08:	e000      	b.n	8011e0c <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 8011e0a:	2300      	movs	r3, #0
}
 8011e0c:	4618      	mov	r0, r3
 8011e0e:	3710      	adds	r7, #16
 8011e10:	46bd      	mov	sp, r7
 8011e12:	bdb0      	pop	{r4, r5, r7, pc}
 8011e14:	0801c1f0 	.word	0x0801c1f0
 8011e18:	0801c2e0 	.word	0x0801c2e0
 8011e1c:	0801c250 	.word	0x0801c250
 8011e20:	0801c300 	.word	0x0801c300
 8011e24:	24008560 	.word	0x24008560
 8011e28:	2400855c 	.word	0x2400855c
 8011e2c:	24008574 	.word	0x24008574
 8011e30:	2400856c 	.word	0x2400856c
 8011e34:	24008568 	.word	0x24008568

08011e38 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8011e38:	b580      	push	{r7, lr}
 8011e3a:	b084      	sub	sp, #16
 8011e3c:	af00      	add	r7, sp, #0
 8011e3e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d106      	bne.n	8011e54 <tcp_close_shutdown_fin+0x1c>
 8011e46:	4b2c      	ldr	r3, [pc, #176]	; (8011ef8 <tcp_close_shutdown_fin+0xc0>)
 8011e48:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8011e4c:	492b      	ldr	r1, [pc, #172]	; (8011efc <tcp_close_shutdown_fin+0xc4>)
 8011e4e:	482c      	ldr	r0, [pc, #176]	; (8011f00 <tcp_close_shutdown_fin+0xc8>)
 8011e50:	f006 ff56 	bl	8018d00 <iprintf>

  switch (pcb->state) {
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	7d1b      	ldrb	r3, [r3, #20]
 8011e58:	2b04      	cmp	r3, #4
 8011e5a:	d010      	beq.n	8011e7e <tcp_close_shutdown_fin+0x46>
 8011e5c:	2b07      	cmp	r3, #7
 8011e5e:	d01b      	beq.n	8011e98 <tcp_close_shutdown_fin+0x60>
 8011e60:	2b03      	cmp	r3, #3
 8011e62:	d126      	bne.n	8011eb2 <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8011e64:	6878      	ldr	r0, [r7, #4]
 8011e66:	f003 fedb 	bl	8015c20 <tcp_send_fin>
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d11f      	bne.n	8011eb6 <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	2205      	movs	r2, #5
 8011e7a:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011e7c:	e01b      	b.n	8011eb6 <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8011e7e:	6878      	ldr	r0, [r7, #4]
 8011e80:	f003 fece 	bl	8015c20 <tcp_send_fin>
 8011e84:	4603      	mov	r3, r0
 8011e86:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011e88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d114      	bne.n	8011eba <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	2205      	movs	r2, #5
 8011e94:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011e96:	e010      	b.n	8011eba <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8011e98:	6878      	ldr	r0, [r7, #4]
 8011e9a:	f003 fec1 	bl	8015c20 <tcp_send_fin>
 8011e9e:	4603      	mov	r3, r0
 8011ea0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d109      	bne.n	8011ebe <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	2209      	movs	r2, #9
 8011eae:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011eb0:	e005      	b.n	8011ebe <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8011eb2:	2300      	movs	r3, #0
 8011eb4:	e01c      	b.n	8011ef0 <tcp_close_shutdown_fin+0xb8>
      break;
 8011eb6:	bf00      	nop
 8011eb8:	e002      	b.n	8011ec0 <tcp_close_shutdown_fin+0x88>
      break;
 8011eba:	bf00      	nop
 8011ebc:	e000      	b.n	8011ec0 <tcp_close_shutdown_fin+0x88>
      break;
 8011ebe:	bf00      	nop
  }

  if (err == ERR_OK) {
 8011ec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d103      	bne.n	8011ed0 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011ec8:	6878      	ldr	r0, [r7, #4]
 8011eca:	f003 ffe7 	bl	8015e9c <tcp_output>
 8011ece:	e00d      	b.n	8011eec <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 8011ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011ed8:	d108      	bne.n	8011eec <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	8b5b      	ldrh	r3, [r3, #26]
 8011ede:	f043 0308 	orr.w	r3, r3, #8
 8011ee2:	b29a      	uxth	r2, r3
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011ee8:	2300      	movs	r3, #0
 8011eea:	e001      	b.n	8011ef0 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8011eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	3710      	adds	r7, #16
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	bd80      	pop	{r7, pc}
 8011ef8:	0801c1f0 	.word	0x0801c1f0
 8011efc:	0801c2bc 	.word	0x0801c2bc
 8011f00:	0801c250 	.word	0x0801c250

08011f04 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011f04:	b580      	push	{r7, lr}
 8011f06:	b082      	sub	sp, #8
 8011f08:	af00      	add	r7, sp, #0
 8011f0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d109      	bne.n	8011f26 <tcp_close+0x22>
 8011f12:	4b0f      	ldr	r3, [pc, #60]	; (8011f50 <tcp_close+0x4c>)
 8011f14:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8011f18:	490e      	ldr	r1, [pc, #56]	; (8011f54 <tcp_close+0x50>)
 8011f1a:	480f      	ldr	r0, [pc, #60]	; (8011f58 <tcp_close+0x54>)
 8011f1c:	f006 fef0 	bl	8018d00 <iprintf>
 8011f20:	f06f 030f 	mvn.w	r3, #15
 8011f24:	e00f      	b.n	8011f46 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	7d1b      	ldrb	r3, [r3, #20]
 8011f2a:	2b01      	cmp	r3, #1
 8011f2c:	d006      	beq.n	8011f3c <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	8b5b      	ldrh	r3, [r3, #26]
 8011f32:	f043 0310 	orr.w	r3, r3, #16
 8011f36:	b29a      	uxth	r2, r3
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8011f3c:	2101      	movs	r1, #1
 8011f3e:	6878      	ldr	r0, [r7, #4]
 8011f40:	f7ff fe9c 	bl	8011c7c <tcp_close_shutdown>
 8011f44:	4603      	mov	r3, r0
}
 8011f46:	4618      	mov	r0, r3
 8011f48:	3708      	adds	r7, #8
 8011f4a:	46bd      	mov	sp, r7
 8011f4c:	bd80      	pop	{r7, pc}
 8011f4e:	bf00      	nop
 8011f50:	0801c1f0 	.word	0x0801c1f0
 8011f54:	0801c31c 	.word	0x0801c31c
 8011f58:	0801c250 	.word	0x0801c250

08011f5c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b08e      	sub	sp, #56	; 0x38
 8011f60:	af04      	add	r7, sp, #16
 8011f62:	6078      	str	r0, [r7, #4]
 8011f64:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d107      	bne.n	8011f7c <tcp_abandon+0x20>
 8011f6c:	4b52      	ldr	r3, [pc, #328]	; (80120b8 <tcp_abandon+0x15c>)
 8011f6e:	f240 223d 	movw	r2, #573	; 0x23d
 8011f72:	4952      	ldr	r1, [pc, #328]	; (80120bc <tcp_abandon+0x160>)
 8011f74:	4852      	ldr	r0, [pc, #328]	; (80120c0 <tcp_abandon+0x164>)
 8011f76:	f006 fec3 	bl	8018d00 <iprintf>
 8011f7a:	e099      	b.n	80120b0 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	7d1b      	ldrb	r3, [r3, #20]
 8011f80:	2b01      	cmp	r3, #1
 8011f82:	d106      	bne.n	8011f92 <tcp_abandon+0x36>
 8011f84:	4b4c      	ldr	r3, [pc, #304]	; (80120b8 <tcp_abandon+0x15c>)
 8011f86:	f240 2241 	movw	r2, #577	; 0x241
 8011f8a:	494e      	ldr	r1, [pc, #312]	; (80120c4 <tcp_abandon+0x168>)
 8011f8c:	484c      	ldr	r0, [pc, #304]	; (80120c0 <tcp_abandon+0x164>)
 8011f8e:	f006 feb7 	bl	8018d00 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	7d1b      	ldrb	r3, [r3, #20]
 8011f96:	2b0a      	cmp	r3, #10
 8011f98:	d107      	bne.n	8011faa <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8011f9a:	6879      	ldr	r1, [r7, #4]
 8011f9c:	484a      	ldr	r0, [pc, #296]	; (80120c8 <tcp_abandon+0x16c>)
 8011f9e:	f000 ffbf 	bl	8012f20 <tcp_pcb_remove>
    tcp_free(pcb);
 8011fa2:	6878      	ldr	r0, [r7, #4]
 8011fa4:	f7ff fdb8 	bl	8011b18 <tcp_free>
 8011fa8:	e082      	b.n	80120b0 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8011faa:	2300      	movs	r3, #0
 8011fac:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8011fae:	2300      	movs	r3, #0
 8011fb0:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011fb6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011fbc:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011fc4:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	691b      	ldr	r3, [r3, #16]
 8011fca:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	7d1b      	ldrb	r3, [r3, #20]
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d126      	bne.n	8012022 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	8adb      	ldrh	r3, [r3, #22]
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d02e      	beq.n	801203a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011fdc:	4b3b      	ldr	r3, [pc, #236]	; (80120cc <tcp_abandon+0x170>)
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	687a      	ldr	r2, [r7, #4]
 8011fe2:	429a      	cmp	r2, r3
 8011fe4:	d105      	bne.n	8011ff2 <tcp_abandon+0x96>
 8011fe6:	4b39      	ldr	r3, [pc, #228]	; (80120cc <tcp_abandon+0x170>)
 8011fe8:	681b      	ldr	r3, [r3, #0]
 8011fea:	68db      	ldr	r3, [r3, #12]
 8011fec:	4a37      	ldr	r2, [pc, #220]	; (80120cc <tcp_abandon+0x170>)
 8011fee:	6013      	str	r3, [r2, #0]
 8011ff0:	e013      	b.n	801201a <tcp_abandon+0xbe>
 8011ff2:	4b36      	ldr	r3, [pc, #216]	; (80120cc <tcp_abandon+0x170>)
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	61fb      	str	r3, [r7, #28]
 8011ff8:	e00c      	b.n	8012014 <tcp_abandon+0xb8>
 8011ffa:	69fb      	ldr	r3, [r7, #28]
 8011ffc:	68db      	ldr	r3, [r3, #12]
 8011ffe:	687a      	ldr	r2, [r7, #4]
 8012000:	429a      	cmp	r2, r3
 8012002:	d104      	bne.n	801200e <tcp_abandon+0xb2>
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	68da      	ldr	r2, [r3, #12]
 8012008:	69fb      	ldr	r3, [r7, #28]
 801200a:	60da      	str	r2, [r3, #12]
 801200c:	e005      	b.n	801201a <tcp_abandon+0xbe>
 801200e:	69fb      	ldr	r3, [r7, #28]
 8012010:	68db      	ldr	r3, [r3, #12]
 8012012:	61fb      	str	r3, [r7, #28]
 8012014:	69fb      	ldr	r3, [r7, #28]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d1ef      	bne.n	8011ffa <tcp_abandon+0x9e>
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	2200      	movs	r2, #0
 801201e:	60da      	str	r2, [r3, #12]
 8012020:	e00b      	b.n	801203a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	8adb      	ldrh	r3, [r3, #22]
 801202a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801202c:	6879      	ldr	r1, [r7, #4]
 801202e:	4828      	ldr	r0, [pc, #160]	; (80120d0 <tcp_abandon+0x174>)
 8012030:	f000 ff76 	bl	8012f20 <tcp_pcb_remove>
 8012034:	4b27      	ldr	r3, [pc, #156]	; (80120d4 <tcp_abandon+0x178>)
 8012036:	2201      	movs	r2, #1
 8012038:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801203e:	2b00      	cmp	r3, #0
 8012040:	d004      	beq.n	801204c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012046:	4618      	mov	r0, r3
 8012048:	f000 fd1a 	bl	8012a80 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012050:	2b00      	cmp	r3, #0
 8012052:	d004      	beq.n	801205e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012058:	4618      	mov	r0, r3
 801205a:	f000 fd11 	bl	8012a80 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012062:	2b00      	cmp	r3, #0
 8012064:	d004      	beq.n	8012070 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801206a:	4618      	mov	r0, r3
 801206c:	f000 fd08 	bl	8012a80 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8012070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012072:	2b00      	cmp	r3, #0
 8012074:	d00e      	beq.n	8012094 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8012076:	6879      	ldr	r1, [r7, #4]
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	3304      	adds	r3, #4
 801207c:	687a      	ldr	r2, [r7, #4]
 801207e:	8b12      	ldrh	r2, [r2, #24]
 8012080:	9202      	str	r2, [sp, #8]
 8012082:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012084:	9201      	str	r2, [sp, #4]
 8012086:	9300      	str	r3, [sp, #0]
 8012088:	460b      	mov	r3, r1
 801208a:	697a      	ldr	r2, [r7, #20]
 801208c:	69b9      	ldr	r1, [r7, #24]
 801208e:	6878      	ldr	r0, [r7, #4]
 8012090:	f004 fcca 	bl	8016a28 <tcp_rst>
    }
    last_state = pcb->state;
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	7d1b      	ldrb	r3, [r3, #20]
 8012098:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801209a:	6878      	ldr	r0, [r7, #4]
 801209c:	f7ff fd3c 	bl	8011b18 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80120a0:	693b      	ldr	r3, [r7, #16]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d004      	beq.n	80120b0 <tcp_abandon+0x154>
 80120a6:	693b      	ldr	r3, [r7, #16]
 80120a8:	f06f 010c 	mvn.w	r1, #12
 80120ac:	68f8      	ldr	r0, [r7, #12]
 80120ae:	4798      	blx	r3
  }
}
 80120b0:	3728      	adds	r7, #40	; 0x28
 80120b2:	46bd      	mov	sp, r7
 80120b4:	bd80      	pop	{r7, pc}
 80120b6:	bf00      	nop
 80120b8:	0801c1f0 	.word	0x0801c1f0
 80120bc:	0801c350 	.word	0x0801c350
 80120c0:	0801c250 	.word	0x0801c250
 80120c4:	0801c36c 	.word	0x0801c36c
 80120c8:	24008570 	.word	0x24008570
 80120cc:	2400856c 	.word	0x2400856c
 80120d0:	24008560 	.word	0x24008560
 80120d4:	2400855c 	.word	0x2400855c

080120d8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80120d8:	b580      	push	{r7, lr}
 80120da:	b082      	sub	sp, #8
 80120dc:	af00      	add	r7, sp, #0
 80120de:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80120e0:	2101      	movs	r1, #1
 80120e2:	6878      	ldr	r0, [r7, #4]
 80120e4:	f7ff ff3a 	bl	8011f5c <tcp_abandon>
}
 80120e8:	bf00      	nop
 80120ea:	3708      	adds	r7, #8
 80120ec:	46bd      	mov	sp, r7
 80120ee:	bd80      	pop	{r7, pc}

080120f0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b084      	sub	sp, #16
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d106      	bne.n	801210c <tcp_update_rcv_ann_wnd+0x1c>
 80120fe:	4b25      	ldr	r3, [pc, #148]	; (8012194 <tcp_update_rcv_ann_wnd+0xa4>)
 8012100:	f240 32a6 	movw	r2, #934	; 0x3a6
 8012104:	4924      	ldr	r1, [pc, #144]	; (8012198 <tcp_update_rcv_ann_wnd+0xa8>)
 8012106:	4825      	ldr	r0, [pc, #148]	; (801219c <tcp_update_rcv_ann_wnd+0xac>)
 8012108:	f006 fdfa 	bl	8018d00 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012110:	687a      	ldr	r2, [r7, #4]
 8012112:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8012114:	4413      	add	r3, r2
 8012116:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801211c:	687a      	ldr	r2, [r7, #4]
 801211e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8012120:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8012124:	bf28      	it	cs
 8012126:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 801212a:	b292      	uxth	r2, r2
 801212c:	4413      	add	r3, r2
 801212e:	68fa      	ldr	r2, [r7, #12]
 8012130:	1ad3      	subs	r3, r2, r3
 8012132:	2b00      	cmp	r3, #0
 8012134:	db08      	blt.n	8012148 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012142:	68fa      	ldr	r2, [r7, #12]
 8012144:	1ad3      	subs	r3, r2, r3
 8012146:	e020      	b.n	801218a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012150:	1ad3      	subs	r3, r2, r3
 8012152:	2b00      	cmp	r3, #0
 8012154:	dd03      	ble.n	801215e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	2200      	movs	r2, #0
 801215a:	855a      	strh	r2, [r3, #42]	; 0x2a
 801215c:	e014      	b.n	8012188 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012166:	1ad3      	subs	r3, r2, r3
 8012168:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801216a:	68bb      	ldr	r3, [r7, #8]
 801216c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012170:	d306      	bcc.n	8012180 <tcp_update_rcv_ann_wnd+0x90>
 8012172:	4b08      	ldr	r3, [pc, #32]	; (8012194 <tcp_update_rcv_ann_wnd+0xa4>)
 8012174:	f240 32b6 	movw	r2, #950	; 0x3b6
 8012178:	4909      	ldr	r1, [pc, #36]	; (80121a0 <tcp_update_rcv_ann_wnd+0xb0>)
 801217a:	4808      	ldr	r0, [pc, #32]	; (801219c <tcp_update_rcv_ann_wnd+0xac>)
 801217c:	f006 fdc0 	bl	8018d00 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8012180:	68bb      	ldr	r3, [r7, #8]
 8012182:	b29a      	uxth	r2, r3
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8012188:	2300      	movs	r3, #0
  }
}
 801218a:	4618      	mov	r0, r3
 801218c:	3710      	adds	r7, #16
 801218e:	46bd      	mov	sp, r7
 8012190:	bd80      	pop	{r7, pc}
 8012192:	bf00      	nop
 8012194:	0801c1f0 	.word	0x0801c1f0
 8012198:	0801c468 	.word	0x0801c468
 801219c:	0801c250 	.word	0x0801c250
 80121a0:	0801c48c 	.word	0x0801c48c

080121a4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80121a4:	b580      	push	{r7, lr}
 80121a6:	b084      	sub	sp, #16
 80121a8:	af00      	add	r7, sp, #0
 80121aa:	6078      	str	r0, [r7, #4]
 80121ac:	460b      	mov	r3, r1
 80121ae:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d107      	bne.n	80121c6 <tcp_recved+0x22>
 80121b6:	4b1f      	ldr	r3, [pc, #124]	; (8012234 <tcp_recved+0x90>)
 80121b8:	f240 32cf 	movw	r2, #975	; 0x3cf
 80121bc:	491e      	ldr	r1, [pc, #120]	; (8012238 <tcp_recved+0x94>)
 80121be:	481f      	ldr	r0, [pc, #124]	; (801223c <tcp_recved+0x98>)
 80121c0:	f006 fd9e 	bl	8018d00 <iprintf>
 80121c4:	e032      	b.n	801222c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	7d1b      	ldrb	r3, [r3, #20]
 80121ca:	2b01      	cmp	r3, #1
 80121cc:	d106      	bne.n	80121dc <tcp_recved+0x38>
 80121ce:	4b19      	ldr	r3, [pc, #100]	; (8012234 <tcp_recved+0x90>)
 80121d0:	f240 32d3 	movw	r2, #979	; 0x3d3
 80121d4:	491a      	ldr	r1, [pc, #104]	; (8012240 <tcp_recved+0x9c>)
 80121d6:	4819      	ldr	r0, [pc, #100]	; (801223c <tcp_recved+0x98>)
 80121d8:	f006 fd92 	bl	8018d00 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80121e0:	887b      	ldrh	r3, [r7, #2]
 80121e2:	4413      	add	r3, r2
 80121e4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80121e6:	89fb      	ldrh	r3, [r7, #14]
 80121e8:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80121ec:	d804      	bhi.n	80121f8 <tcp_recved+0x54>
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80121f2:	89fa      	ldrh	r2, [r7, #14]
 80121f4:	429a      	cmp	r2, r3
 80121f6:	d204      	bcs.n	8012202 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80121fe:	851a      	strh	r2, [r3, #40]	; 0x28
 8012200:	e002      	b.n	8012208 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	89fa      	ldrh	r2, [r7, #14]
 8012206:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8012208:	6878      	ldr	r0, [r7, #4]
 801220a:	f7ff ff71 	bl	80120f0 <tcp_update_rcv_ann_wnd>
 801220e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8012210:	68bb      	ldr	r3, [r7, #8]
 8012212:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8012216:	d309      	bcc.n	801222c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	8b5b      	ldrh	r3, [r3, #26]
 801221c:	f043 0302 	orr.w	r3, r3, #2
 8012220:	b29a      	uxth	r2, r3
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012226:	6878      	ldr	r0, [r7, #4]
 8012228:	f003 fe38 	bl	8015e9c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 801222c:	3710      	adds	r7, #16
 801222e:	46bd      	mov	sp, r7
 8012230:	bd80      	pop	{r7, pc}
 8012232:	bf00      	nop
 8012234:	0801c1f0 	.word	0x0801c1f0
 8012238:	0801c4a8 	.word	0x0801c4a8
 801223c:	0801c250 	.word	0x0801c250
 8012240:	0801c4c0 	.word	0x0801c4c0

08012244 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8012244:	b5b0      	push	{r4, r5, r7, lr}
 8012246:	b090      	sub	sp, #64	; 0x40
 8012248:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801224a:	2300      	movs	r3, #0
 801224c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8012250:	4b94      	ldr	r3, [pc, #592]	; (80124a4 <tcp_slowtmr+0x260>)
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	3301      	adds	r3, #1
 8012256:	4a93      	ldr	r2, [pc, #588]	; (80124a4 <tcp_slowtmr+0x260>)
 8012258:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801225a:	4b93      	ldr	r3, [pc, #588]	; (80124a8 <tcp_slowtmr+0x264>)
 801225c:	781b      	ldrb	r3, [r3, #0]
 801225e:	3301      	adds	r3, #1
 8012260:	b2da      	uxtb	r2, r3
 8012262:	4b91      	ldr	r3, [pc, #580]	; (80124a8 <tcp_slowtmr+0x264>)
 8012264:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8012266:	2300      	movs	r3, #0
 8012268:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 801226a:	4b90      	ldr	r3, [pc, #576]	; (80124ac <tcp_slowtmr+0x268>)
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8012270:	e29d      	b.n	80127ae <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8012272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012274:	7d1b      	ldrb	r3, [r3, #20]
 8012276:	2b00      	cmp	r3, #0
 8012278:	d106      	bne.n	8012288 <tcp_slowtmr+0x44>
 801227a:	4b8d      	ldr	r3, [pc, #564]	; (80124b0 <tcp_slowtmr+0x26c>)
 801227c:	f240 42be 	movw	r2, #1214	; 0x4be
 8012280:	498c      	ldr	r1, [pc, #560]	; (80124b4 <tcp_slowtmr+0x270>)
 8012282:	488d      	ldr	r0, [pc, #564]	; (80124b8 <tcp_slowtmr+0x274>)
 8012284:	f006 fd3c 	bl	8018d00 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8012288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801228a:	7d1b      	ldrb	r3, [r3, #20]
 801228c:	2b01      	cmp	r3, #1
 801228e:	d106      	bne.n	801229e <tcp_slowtmr+0x5a>
 8012290:	4b87      	ldr	r3, [pc, #540]	; (80124b0 <tcp_slowtmr+0x26c>)
 8012292:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8012296:	4989      	ldr	r1, [pc, #548]	; (80124bc <tcp_slowtmr+0x278>)
 8012298:	4887      	ldr	r0, [pc, #540]	; (80124b8 <tcp_slowtmr+0x274>)
 801229a:	f006 fd31 	bl	8018d00 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801229e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122a0:	7d1b      	ldrb	r3, [r3, #20]
 80122a2:	2b0a      	cmp	r3, #10
 80122a4:	d106      	bne.n	80122b4 <tcp_slowtmr+0x70>
 80122a6:	4b82      	ldr	r3, [pc, #520]	; (80124b0 <tcp_slowtmr+0x26c>)
 80122a8:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80122ac:	4984      	ldr	r1, [pc, #528]	; (80124c0 <tcp_slowtmr+0x27c>)
 80122ae:	4882      	ldr	r0, [pc, #520]	; (80124b8 <tcp_slowtmr+0x274>)
 80122b0:	f006 fd26 	bl	8018d00 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80122b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122b6:	7f9a      	ldrb	r2, [r3, #30]
 80122b8:	4b7b      	ldr	r3, [pc, #492]	; (80124a8 <tcp_slowtmr+0x264>)
 80122ba:	781b      	ldrb	r3, [r3, #0]
 80122bc:	429a      	cmp	r2, r3
 80122be:	d105      	bne.n	80122cc <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80122c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122c2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80122c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122c6:	68db      	ldr	r3, [r3, #12]
 80122c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 80122ca:	e270      	b.n	80127ae <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 80122cc:	4b76      	ldr	r3, [pc, #472]	; (80124a8 <tcp_slowtmr+0x264>)
 80122ce:	781a      	ldrb	r2, [r3, #0]
 80122d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122d2:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 80122d4:	2300      	movs	r3, #0
 80122d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 80122da:	2300      	movs	r3, #0
 80122dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80122e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122e2:	7d1b      	ldrb	r3, [r3, #20]
 80122e4:	2b02      	cmp	r3, #2
 80122e6:	d10a      	bne.n	80122fe <tcp_slowtmr+0xba>
 80122e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80122ee:	2b05      	cmp	r3, #5
 80122f0:	d905      	bls.n	80122fe <tcp_slowtmr+0xba>
      ++pcb_remove;
 80122f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80122f6:	3301      	adds	r3, #1
 80122f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80122fc:	e11e      	b.n	801253c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80122fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012300:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012304:	2b0b      	cmp	r3, #11
 8012306:	d905      	bls.n	8012314 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8012308:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801230c:	3301      	adds	r3, #1
 801230e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012312:	e113      	b.n	801253c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8012314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012316:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801231a:	2b00      	cmp	r3, #0
 801231c:	d075      	beq.n	801240a <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801231e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012322:	2b00      	cmp	r3, #0
 8012324:	d006      	beq.n	8012334 <tcp_slowtmr+0xf0>
 8012326:	4b62      	ldr	r3, [pc, #392]	; (80124b0 <tcp_slowtmr+0x26c>)
 8012328:	f240 42d4 	movw	r2, #1236	; 0x4d4
 801232c:	4965      	ldr	r1, [pc, #404]	; (80124c4 <tcp_slowtmr+0x280>)
 801232e:	4862      	ldr	r0, [pc, #392]	; (80124b8 <tcp_slowtmr+0x274>)
 8012330:	f006 fce6 	bl	8018d00 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8012334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012336:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012338:	2b00      	cmp	r3, #0
 801233a:	d106      	bne.n	801234a <tcp_slowtmr+0x106>
 801233c:	4b5c      	ldr	r3, [pc, #368]	; (80124b0 <tcp_slowtmr+0x26c>)
 801233e:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8012342:	4961      	ldr	r1, [pc, #388]	; (80124c8 <tcp_slowtmr+0x284>)
 8012344:	485c      	ldr	r0, [pc, #368]	; (80124b8 <tcp_slowtmr+0x274>)
 8012346:	f006 fcdb 	bl	8018d00 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801234a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801234c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012350:	2b0b      	cmp	r3, #11
 8012352:	d905      	bls.n	8012360 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8012354:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012358:	3301      	adds	r3, #1
 801235a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801235e:	e0ed      	b.n	801253c <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8012360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012362:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012366:	3b01      	subs	r3, #1
 8012368:	4a58      	ldr	r2, [pc, #352]	; (80124cc <tcp_slowtmr+0x288>)
 801236a:	5cd3      	ldrb	r3, [r2, r3]
 801236c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801236e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012370:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012374:	7c7a      	ldrb	r2, [r7, #17]
 8012376:	429a      	cmp	r2, r3
 8012378:	d907      	bls.n	801238a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 801237a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801237c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012380:	3301      	adds	r3, #1
 8012382:	b2da      	uxtb	r2, r3
 8012384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012386:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 801238a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801238c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012390:	7c7a      	ldrb	r2, [r7, #17]
 8012392:	429a      	cmp	r2, r3
 8012394:	f200 80d2 	bhi.w	801253c <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8012398:	2301      	movs	r3, #1
 801239a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 801239c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801239e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d108      	bne.n	80123b8 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80123a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80123a8:	f004 fc32 	bl	8016c10 <tcp_zero_window_probe>
 80123ac:	4603      	mov	r3, r0
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d014      	beq.n	80123dc <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80123b2:	2300      	movs	r3, #0
 80123b4:	623b      	str	r3, [r7, #32]
 80123b6:	e011      	b.n	80123dc <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80123b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80123be:	4619      	mov	r1, r3
 80123c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80123c2:	f003 fae5 	bl	8015990 <tcp_split_unsent_seg>
 80123c6:	4603      	mov	r3, r0
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d107      	bne.n	80123dc <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 80123cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80123ce:	f003 fd65 	bl	8015e9c <tcp_output>
 80123d2:	4603      	mov	r3, r0
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d101      	bne.n	80123dc <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 80123d8:	2300      	movs	r3, #0
 80123da:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 80123dc:	6a3b      	ldr	r3, [r7, #32]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	f000 80ac 	beq.w	801253c <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 80123e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123e6:	2200      	movs	r2, #0
 80123e8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80123ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ee:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80123f2:	2b06      	cmp	r3, #6
 80123f4:	f200 80a2 	bhi.w	801253c <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80123f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123fa:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80123fe:	3301      	adds	r3, #1
 8012400:	b2da      	uxtb	r2, r3
 8012402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012404:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8012408:	e098      	b.n	801253c <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801240a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801240c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012410:	2b00      	cmp	r3, #0
 8012412:	db0f      	blt.n	8012434 <tcp_slowtmr+0x1f0>
 8012414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012416:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801241a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801241e:	4293      	cmp	r3, r2
 8012420:	d008      	beq.n	8012434 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8012422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012424:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012428:	b29b      	uxth	r3, r3
 801242a:	3301      	adds	r3, #1
 801242c:	b29b      	uxth	r3, r3
 801242e:	b21a      	sxth	r2, r3
 8012430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012432:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8012434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012436:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 801243a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801243c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012440:	429a      	cmp	r2, r3
 8012442:	db7b      	blt.n	801253c <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8012444:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012446:	f004 f821 	bl	801648c <tcp_rexmit_rto_prepare>
 801244a:	4603      	mov	r3, r0
 801244c:	2b00      	cmp	r3, #0
 801244e:	d007      	beq.n	8012460 <tcp_slowtmr+0x21c>
 8012450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012454:	2b00      	cmp	r3, #0
 8012456:	d171      	bne.n	801253c <tcp_slowtmr+0x2f8>
 8012458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801245a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801245c:	2b00      	cmp	r3, #0
 801245e:	d06d      	beq.n	801253c <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8012460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012462:	7d1b      	ldrb	r3, [r3, #20]
 8012464:	2b02      	cmp	r3, #2
 8012466:	d03a      	beq.n	80124de <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8012468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801246a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801246e:	2b0c      	cmp	r3, #12
 8012470:	bf28      	it	cs
 8012472:	230c      	movcs	r3, #12
 8012474:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8012476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012478:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801247c:	10db      	asrs	r3, r3, #3
 801247e:	b21b      	sxth	r3, r3
 8012480:	461a      	mov	r2, r3
 8012482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012484:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012488:	4413      	add	r3, r2
 801248a:	7efa      	ldrb	r2, [r7, #27]
 801248c:	4910      	ldr	r1, [pc, #64]	; (80124d0 <tcp_slowtmr+0x28c>)
 801248e:	5c8a      	ldrb	r2, [r1, r2]
 8012490:	4093      	lsls	r3, r2
 8012492:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8012494:	697b      	ldr	r3, [r7, #20]
 8012496:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801249a:	4293      	cmp	r3, r2
 801249c:	dc1a      	bgt.n	80124d4 <tcp_slowtmr+0x290>
 801249e:	697b      	ldr	r3, [r7, #20]
 80124a0:	b21a      	sxth	r2, r3
 80124a2:	e019      	b.n	80124d8 <tcp_slowtmr+0x294>
 80124a4:	24008564 	.word	0x24008564
 80124a8:	24004912 	.word	0x24004912
 80124ac:	24008560 	.word	0x24008560
 80124b0:	0801c1f0 	.word	0x0801c1f0
 80124b4:	0801c550 	.word	0x0801c550
 80124b8:	0801c250 	.word	0x0801c250
 80124bc:	0801c57c 	.word	0x0801c57c
 80124c0:	0801c5a8 	.word	0x0801c5a8
 80124c4:	0801c5d8 	.word	0x0801c5d8
 80124c8:	0801c60c 	.word	0x0801c60c
 80124cc:	0801ddb0 	.word	0x0801ddb0
 80124d0:	0801dda0 	.word	0x0801dda0
 80124d4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80124d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80124de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124e0:	2200      	movs	r2, #0
 80124e2:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80124e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124e6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80124ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80124f0:	4293      	cmp	r3, r2
 80124f2:	bf28      	it	cs
 80124f4:	4613      	movcs	r3, r2
 80124f6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80124f8:	8a7b      	ldrh	r3, [r7, #18]
 80124fa:	085b      	lsrs	r3, r3, #1
 80124fc:	b29a      	uxth	r2, r3
 80124fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012500:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8012504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012506:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801250a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801250c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801250e:	005b      	lsls	r3, r3, #1
 8012510:	b29b      	uxth	r3, r3
 8012512:	429a      	cmp	r2, r3
 8012514:	d206      	bcs.n	8012524 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8012516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012518:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801251a:	005b      	lsls	r3, r3, #1
 801251c:	b29a      	uxth	r2, r3
 801251e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012520:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8012524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012526:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8012528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801252a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801252e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012530:	2200      	movs	r2, #0
 8012532:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8012536:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012538:	f004 f818 	bl	801656c <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 801253c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801253e:	7d1b      	ldrb	r3, [r3, #20]
 8012540:	2b06      	cmp	r3, #6
 8012542:	d111      	bne.n	8012568 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8012544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012546:	8b5b      	ldrh	r3, [r3, #26]
 8012548:	f003 0310 	and.w	r3, r3, #16
 801254c:	2b00      	cmp	r3, #0
 801254e:	d00b      	beq.n	8012568 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012550:	4b9c      	ldr	r3, [pc, #624]	; (80127c4 <tcp_slowtmr+0x580>)
 8012552:	681a      	ldr	r2, [r3, #0]
 8012554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012556:	6a1b      	ldr	r3, [r3, #32]
 8012558:	1ad3      	subs	r3, r2, r3
 801255a:	2b28      	cmp	r3, #40	; 0x28
 801255c:	d904      	bls.n	8012568 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801255e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012562:	3301      	adds	r3, #1
 8012564:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801256a:	7a5b      	ldrb	r3, [r3, #9]
 801256c:	f003 0308 	and.w	r3, r3, #8
 8012570:	2b00      	cmp	r3, #0
 8012572:	d04a      	beq.n	801260a <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8012574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012576:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012578:	2b04      	cmp	r3, #4
 801257a:	d003      	beq.n	8012584 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 801257c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801257e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8012580:	2b07      	cmp	r3, #7
 8012582:	d142      	bne.n	801260a <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012584:	4b8f      	ldr	r3, [pc, #572]	; (80127c4 <tcp_slowtmr+0x580>)
 8012586:	681a      	ldr	r2, [r3, #0]
 8012588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801258a:	6a1b      	ldr	r3, [r3, #32]
 801258c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801258e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012590:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8012594:	4b8c      	ldr	r3, [pc, #560]	; (80127c8 <tcp_slowtmr+0x584>)
 8012596:	440b      	add	r3, r1
 8012598:	498c      	ldr	r1, [pc, #560]	; (80127cc <tcp_slowtmr+0x588>)
 801259a:	fba1 1303 	umull	r1, r3, r1, r3
 801259e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80125a0:	429a      	cmp	r2, r3
 80125a2:	d90a      	bls.n	80125ba <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80125a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80125a8:	3301      	adds	r3, #1
 80125aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80125ae:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80125b2:	3301      	adds	r3, #1
 80125b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80125b8:	e027      	b.n	801260a <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80125ba:	4b82      	ldr	r3, [pc, #520]	; (80127c4 <tcp_slowtmr+0x580>)
 80125bc:	681a      	ldr	r2, [r3, #0]
 80125be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125c0:	6a1b      	ldr	r3, [r3, #32]
 80125c2:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80125c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125c6:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80125ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125cc:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80125d0:	4618      	mov	r0, r3
 80125d2:	4b7f      	ldr	r3, [pc, #508]	; (80127d0 <tcp_slowtmr+0x58c>)
 80125d4:	fb03 f300 	mul.w	r3, r3, r0
 80125d8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80125da:	497c      	ldr	r1, [pc, #496]	; (80127cc <tcp_slowtmr+0x588>)
 80125dc:	fba1 1303 	umull	r1, r3, r1, r3
 80125e0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d911      	bls.n	801260a <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 80125e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80125e8:	f004 fad2 	bl	8016b90 <tcp_keepalive>
 80125ec:	4603      	mov	r3, r0
 80125ee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80125f2:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d107      	bne.n	801260a <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 80125fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125fc:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012600:	3301      	adds	r3, #1
 8012602:	b2da      	uxtb	r2, r3
 8012604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012606:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801260a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801260c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801260e:	2b00      	cmp	r3, #0
 8012610:	d011      	beq.n	8012636 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8012612:	4b6c      	ldr	r3, [pc, #432]	; (80127c4 <tcp_slowtmr+0x580>)
 8012614:	681a      	ldr	r2, [r3, #0]
 8012616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012618:	6a1b      	ldr	r3, [r3, #32]
 801261a:	1ad2      	subs	r2, r2, r3
 801261c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801261e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012622:	4619      	mov	r1, r3
 8012624:	460b      	mov	r3, r1
 8012626:	005b      	lsls	r3, r3, #1
 8012628:	440b      	add	r3, r1
 801262a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 801262c:	429a      	cmp	r2, r3
 801262e:	d302      	bcc.n	8012636 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8012630:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012632:	f000 fdd9 	bl	80131e8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8012636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012638:	7d1b      	ldrb	r3, [r3, #20]
 801263a:	2b03      	cmp	r3, #3
 801263c:	d10b      	bne.n	8012656 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801263e:	4b61      	ldr	r3, [pc, #388]	; (80127c4 <tcp_slowtmr+0x580>)
 8012640:	681a      	ldr	r2, [r3, #0]
 8012642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012644:	6a1b      	ldr	r3, [r3, #32]
 8012646:	1ad3      	subs	r3, r2, r3
 8012648:	2b28      	cmp	r3, #40	; 0x28
 801264a:	d904      	bls.n	8012656 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 801264c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012650:	3301      	adds	r3, #1
 8012652:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8012656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012658:	7d1b      	ldrb	r3, [r3, #20]
 801265a:	2b09      	cmp	r3, #9
 801265c:	d10b      	bne.n	8012676 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801265e:	4b59      	ldr	r3, [pc, #356]	; (80127c4 <tcp_slowtmr+0x580>)
 8012660:	681a      	ldr	r2, [r3, #0]
 8012662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012664:	6a1b      	ldr	r3, [r3, #32]
 8012666:	1ad3      	subs	r3, r2, r3
 8012668:	2bf0      	cmp	r3, #240	; 0xf0
 801266a:	d904      	bls.n	8012676 <tcp_slowtmr+0x432>
        ++pcb_remove;
 801266c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012670:	3301      	adds	r3, #1
 8012672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012676:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801267a:	2b00      	cmp	r3, #0
 801267c:	d060      	beq.n	8012740 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801267e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012680:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012684:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8012686:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012688:	f000 fbfa 	bl	8012e80 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 801268c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801268e:	2b00      	cmp	r3, #0
 8012690:	d010      	beq.n	80126b4 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8012692:	4b50      	ldr	r3, [pc, #320]	; (80127d4 <tcp_slowtmr+0x590>)
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012698:	429a      	cmp	r2, r3
 801269a:	d106      	bne.n	80126aa <tcp_slowtmr+0x466>
 801269c:	4b4e      	ldr	r3, [pc, #312]	; (80127d8 <tcp_slowtmr+0x594>)
 801269e:	f240 526d 	movw	r2, #1389	; 0x56d
 80126a2:	494e      	ldr	r1, [pc, #312]	; (80127dc <tcp_slowtmr+0x598>)
 80126a4:	484e      	ldr	r0, [pc, #312]	; (80127e0 <tcp_slowtmr+0x59c>)
 80126a6:	f006 fb2b 	bl	8018d00 <iprintf>
        prev->next = pcb->next;
 80126aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126ac:	68da      	ldr	r2, [r3, #12]
 80126ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126b0:	60da      	str	r2, [r3, #12]
 80126b2:	e00f      	b.n	80126d4 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80126b4:	4b47      	ldr	r3, [pc, #284]	; (80127d4 <tcp_slowtmr+0x590>)
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80126ba:	429a      	cmp	r2, r3
 80126bc:	d006      	beq.n	80126cc <tcp_slowtmr+0x488>
 80126be:	4b46      	ldr	r3, [pc, #280]	; (80127d8 <tcp_slowtmr+0x594>)
 80126c0:	f240 5271 	movw	r2, #1393	; 0x571
 80126c4:	4947      	ldr	r1, [pc, #284]	; (80127e4 <tcp_slowtmr+0x5a0>)
 80126c6:	4846      	ldr	r0, [pc, #280]	; (80127e0 <tcp_slowtmr+0x59c>)
 80126c8:	f006 fb1a 	bl	8018d00 <iprintf>
        tcp_active_pcbs = pcb->next;
 80126cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126ce:	68db      	ldr	r3, [r3, #12]
 80126d0:	4a40      	ldr	r2, [pc, #256]	; (80127d4 <tcp_slowtmr+0x590>)
 80126d2:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80126d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d013      	beq.n	8012704 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80126dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126de:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80126e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126e2:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80126e4:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80126e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126e8:	3304      	adds	r3, #4
 80126ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80126ec:	8ad2      	ldrh	r2, [r2, #22]
 80126ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80126f0:	8b09      	ldrh	r1, [r1, #24]
 80126f2:	9102      	str	r1, [sp, #8]
 80126f4:	9201      	str	r2, [sp, #4]
 80126f6:	9300      	str	r3, [sp, #0]
 80126f8:	462b      	mov	r3, r5
 80126fa:	4622      	mov	r2, r4
 80126fc:	4601      	mov	r1, r0
 80126fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012700:	f004 f992 	bl	8016a28 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8012704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012706:	691b      	ldr	r3, [r3, #16]
 8012708:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801270a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801270c:	7d1b      	ldrb	r3, [r3, #20]
 801270e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8012710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012712:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8012714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012716:	68db      	ldr	r3, [r3, #12]
 8012718:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 801271a:	6838      	ldr	r0, [r7, #0]
 801271c:	f7ff f9fc 	bl	8011b18 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8012720:	4b31      	ldr	r3, [pc, #196]	; (80127e8 <tcp_slowtmr+0x5a4>)
 8012722:	2200      	movs	r2, #0
 8012724:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d004      	beq.n	8012736 <tcp_slowtmr+0x4f2>
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	f06f 010c 	mvn.w	r1, #12
 8012732:	68b8      	ldr	r0, [r7, #8]
 8012734:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8012736:	4b2c      	ldr	r3, [pc, #176]	; (80127e8 <tcp_slowtmr+0x5a4>)
 8012738:	781b      	ldrb	r3, [r3, #0]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d037      	beq.n	80127ae <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 801273e:	e592      	b.n	8012266 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8012740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012742:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012746:	68db      	ldr	r3, [r3, #12]
 8012748:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 801274a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801274c:	7f1b      	ldrb	r3, [r3, #28]
 801274e:	3301      	adds	r3, #1
 8012750:	b2da      	uxtb	r2, r3
 8012752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012754:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8012756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012758:	7f1a      	ldrb	r2, [r3, #28]
 801275a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801275c:	7f5b      	ldrb	r3, [r3, #29]
 801275e:	429a      	cmp	r2, r3
 8012760:	d325      	bcc.n	80127ae <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8012762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012764:	2200      	movs	r2, #0
 8012766:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8012768:	4b1f      	ldr	r3, [pc, #124]	; (80127e8 <tcp_slowtmr+0x5a4>)
 801276a:	2200      	movs	r2, #0
 801276c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801276e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012770:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012774:	2b00      	cmp	r3, #0
 8012776:	d00b      	beq.n	8012790 <tcp_slowtmr+0x54c>
 8012778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801277a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801277e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012780:	6912      	ldr	r2, [r2, #16]
 8012782:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012784:	4610      	mov	r0, r2
 8012786:	4798      	blx	r3
 8012788:	4603      	mov	r3, r0
 801278a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801278e:	e002      	b.n	8012796 <tcp_slowtmr+0x552>
 8012790:	2300      	movs	r3, #0
 8012792:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8012796:	4b14      	ldr	r3, [pc, #80]	; (80127e8 <tcp_slowtmr+0x5a4>)
 8012798:	781b      	ldrb	r3, [r3, #0]
 801279a:	2b00      	cmp	r3, #0
 801279c:	d000      	beq.n	80127a0 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 801279e:	e562      	b.n	8012266 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80127a0:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d102      	bne.n	80127ae <tcp_slowtmr+0x56a>
          tcp_output(prev);
 80127a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80127aa:	f003 fb77 	bl	8015e9c <tcp_output>
  while (pcb != NULL) {
 80127ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	f47f ad5e 	bne.w	8012272 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80127b6:	2300      	movs	r3, #0
 80127b8:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80127ba:	4b0c      	ldr	r3, [pc, #48]	; (80127ec <tcp_slowtmr+0x5a8>)
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80127c0:	e069      	b.n	8012896 <tcp_slowtmr+0x652>
 80127c2:	bf00      	nop
 80127c4:	24008564 	.word	0x24008564
 80127c8:	000a4cb8 	.word	0x000a4cb8
 80127cc:	10624dd3 	.word	0x10624dd3
 80127d0:	000124f8 	.word	0x000124f8
 80127d4:	24008560 	.word	0x24008560
 80127d8:	0801c1f0 	.word	0x0801c1f0
 80127dc:	0801c644 	.word	0x0801c644
 80127e0:	0801c250 	.word	0x0801c250
 80127e4:	0801c670 	.word	0x0801c670
 80127e8:	2400855c 	.word	0x2400855c
 80127ec:	24008570 	.word	0x24008570
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80127f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127f2:	7d1b      	ldrb	r3, [r3, #20]
 80127f4:	2b0a      	cmp	r3, #10
 80127f6:	d006      	beq.n	8012806 <tcp_slowtmr+0x5c2>
 80127f8:	4b2a      	ldr	r3, [pc, #168]	; (80128a4 <tcp_slowtmr+0x660>)
 80127fa:	f240 52a1 	movw	r2, #1441	; 0x5a1
 80127fe:	492a      	ldr	r1, [pc, #168]	; (80128a8 <tcp_slowtmr+0x664>)
 8012800:	482a      	ldr	r0, [pc, #168]	; (80128ac <tcp_slowtmr+0x668>)
 8012802:	f006 fa7d 	bl	8018d00 <iprintf>
    pcb_remove = 0;
 8012806:	2300      	movs	r3, #0
 8012808:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801280c:	4b28      	ldr	r3, [pc, #160]	; (80128b0 <tcp_slowtmr+0x66c>)
 801280e:	681a      	ldr	r2, [r3, #0]
 8012810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012812:	6a1b      	ldr	r3, [r3, #32]
 8012814:	1ad3      	subs	r3, r2, r3
 8012816:	2bf0      	cmp	r3, #240	; 0xf0
 8012818:	d904      	bls.n	8012824 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 801281a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801281e:	3301      	adds	r3, #1
 8012820:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012824:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012828:	2b00      	cmp	r3, #0
 801282a:	d02f      	beq.n	801288c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 801282c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801282e:	f000 fb27 	bl	8012e80 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8012832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012834:	2b00      	cmp	r3, #0
 8012836:	d010      	beq.n	801285a <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8012838:	4b1e      	ldr	r3, [pc, #120]	; (80128b4 <tcp_slowtmr+0x670>)
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801283e:	429a      	cmp	r2, r3
 8012840:	d106      	bne.n	8012850 <tcp_slowtmr+0x60c>
 8012842:	4b18      	ldr	r3, [pc, #96]	; (80128a4 <tcp_slowtmr+0x660>)
 8012844:	f240 52af 	movw	r2, #1455	; 0x5af
 8012848:	491b      	ldr	r1, [pc, #108]	; (80128b8 <tcp_slowtmr+0x674>)
 801284a:	4818      	ldr	r0, [pc, #96]	; (80128ac <tcp_slowtmr+0x668>)
 801284c:	f006 fa58 	bl	8018d00 <iprintf>
        prev->next = pcb->next;
 8012850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012852:	68da      	ldr	r2, [r3, #12]
 8012854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012856:	60da      	str	r2, [r3, #12]
 8012858:	e00f      	b.n	801287a <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801285a:	4b16      	ldr	r3, [pc, #88]	; (80128b4 <tcp_slowtmr+0x670>)
 801285c:	681b      	ldr	r3, [r3, #0]
 801285e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012860:	429a      	cmp	r2, r3
 8012862:	d006      	beq.n	8012872 <tcp_slowtmr+0x62e>
 8012864:	4b0f      	ldr	r3, [pc, #60]	; (80128a4 <tcp_slowtmr+0x660>)
 8012866:	f240 52b3 	movw	r2, #1459	; 0x5b3
 801286a:	4914      	ldr	r1, [pc, #80]	; (80128bc <tcp_slowtmr+0x678>)
 801286c:	480f      	ldr	r0, [pc, #60]	; (80128ac <tcp_slowtmr+0x668>)
 801286e:	f006 fa47 	bl	8018d00 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8012872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012874:	68db      	ldr	r3, [r3, #12]
 8012876:	4a0f      	ldr	r2, [pc, #60]	; (80128b4 <tcp_slowtmr+0x670>)
 8012878:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 801287a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801287c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 801287e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012880:	68db      	ldr	r3, [r3, #12]
 8012882:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012884:	69f8      	ldr	r0, [r7, #28]
 8012886:	f7ff f947 	bl	8011b18 <tcp_free>
 801288a:	e004      	b.n	8012896 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 801288c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801288e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012892:	68db      	ldr	r3, [r3, #12]
 8012894:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012898:	2b00      	cmp	r3, #0
 801289a:	d1a9      	bne.n	80127f0 <tcp_slowtmr+0x5ac>
    }
  }
}
 801289c:	bf00      	nop
 801289e:	3730      	adds	r7, #48	; 0x30
 80128a0:	46bd      	mov	sp, r7
 80128a2:	bdb0      	pop	{r4, r5, r7, pc}
 80128a4:	0801c1f0 	.word	0x0801c1f0
 80128a8:	0801c69c 	.word	0x0801c69c
 80128ac:	0801c250 	.word	0x0801c250
 80128b0:	24008564 	.word	0x24008564
 80128b4:	24008570 	.word	0x24008570
 80128b8:	0801c6cc 	.word	0x0801c6cc
 80128bc:	0801c6f4 	.word	0x0801c6f4

080128c0 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80128c0:	b580      	push	{r7, lr}
 80128c2:	b082      	sub	sp, #8
 80128c4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80128c6:	4b2d      	ldr	r3, [pc, #180]	; (801297c <tcp_fasttmr+0xbc>)
 80128c8:	781b      	ldrb	r3, [r3, #0]
 80128ca:	3301      	adds	r3, #1
 80128cc:	b2da      	uxtb	r2, r3
 80128ce:	4b2b      	ldr	r3, [pc, #172]	; (801297c <tcp_fasttmr+0xbc>)
 80128d0:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80128d2:	4b2b      	ldr	r3, [pc, #172]	; (8012980 <tcp_fasttmr+0xc0>)
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80128d8:	e048      	b.n	801296c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	7f9a      	ldrb	r2, [r3, #30]
 80128de:	4b27      	ldr	r3, [pc, #156]	; (801297c <tcp_fasttmr+0xbc>)
 80128e0:	781b      	ldrb	r3, [r3, #0]
 80128e2:	429a      	cmp	r2, r3
 80128e4:	d03f      	beq.n	8012966 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80128e6:	4b25      	ldr	r3, [pc, #148]	; (801297c <tcp_fasttmr+0xbc>)
 80128e8:	781a      	ldrb	r2, [r3, #0]
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	8b5b      	ldrh	r3, [r3, #26]
 80128f2:	f003 0301 	and.w	r3, r3, #1
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d010      	beq.n	801291c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	8b5b      	ldrh	r3, [r3, #26]
 80128fe:	f043 0302 	orr.w	r3, r3, #2
 8012902:	b29a      	uxth	r2, r3
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8012908:	6878      	ldr	r0, [r7, #4]
 801290a:	f003 fac7 	bl	8015e9c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	8b5b      	ldrh	r3, [r3, #26]
 8012912:	f023 0303 	bic.w	r3, r3, #3
 8012916:	b29a      	uxth	r2, r3
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	8b5b      	ldrh	r3, [r3, #26]
 8012920:	f003 0308 	and.w	r3, r3, #8
 8012924:	2b00      	cmp	r3, #0
 8012926:	d009      	beq.n	801293c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	8b5b      	ldrh	r3, [r3, #26]
 801292c:	f023 0308 	bic.w	r3, r3, #8
 8012930:	b29a      	uxth	r2, r3
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8012936:	6878      	ldr	r0, [r7, #4]
 8012938:	f7ff fa7e 	bl	8011e38 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	68db      	ldr	r3, [r3, #12]
 8012940:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012946:	2b00      	cmp	r3, #0
 8012948:	d00a      	beq.n	8012960 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 801294a:	4b0e      	ldr	r3, [pc, #56]	; (8012984 <tcp_fasttmr+0xc4>)
 801294c:	2200      	movs	r2, #0
 801294e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8012950:	6878      	ldr	r0, [r7, #4]
 8012952:	f000 f819 	bl	8012988 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8012956:	4b0b      	ldr	r3, [pc, #44]	; (8012984 <tcp_fasttmr+0xc4>)
 8012958:	781b      	ldrb	r3, [r3, #0]
 801295a:	2b00      	cmp	r3, #0
 801295c:	d000      	beq.n	8012960 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801295e:	e7b8      	b.n	80128d2 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8012960:	683b      	ldr	r3, [r7, #0]
 8012962:	607b      	str	r3, [r7, #4]
 8012964:	e002      	b.n	801296c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	68db      	ldr	r3, [r3, #12]
 801296a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	2b00      	cmp	r3, #0
 8012970:	d1b3      	bne.n	80128da <tcp_fasttmr+0x1a>
    }
  }
}
 8012972:	bf00      	nop
 8012974:	3708      	adds	r7, #8
 8012976:	46bd      	mov	sp, r7
 8012978:	bd80      	pop	{r7, pc}
 801297a:	bf00      	nop
 801297c:	24004912 	.word	0x24004912
 8012980:	24008560 	.word	0x24008560
 8012984:	2400855c 	.word	0x2400855c

08012988 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8012988:	b590      	push	{r4, r7, lr}
 801298a:	b085      	sub	sp, #20
 801298c:	af00      	add	r7, sp, #0
 801298e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d109      	bne.n	80129aa <tcp_process_refused_data+0x22>
 8012996:	4b37      	ldr	r3, [pc, #220]	; (8012a74 <tcp_process_refused_data+0xec>)
 8012998:	f240 6209 	movw	r2, #1545	; 0x609
 801299c:	4936      	ldr	r1, [pc, #216]	; (8012a78 <tcp_process_refused_data+0xf0>)
 801299e:	4837      	ldr	r0, [pc, #220]	; (8012a7c <tcp_process_refused_data+0xf4>)
 80129a0:	f006 f9ae 	bl	8018d00 <iprintf>
 80129a4:	f06f 030f 	mvn.w	r3, #15
 80129a8:	e060      	b.n	8012a6c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80129ae:	7b5b      	ldrb	r3, [r3, #13]
 80129b0:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80129b6:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	2200      	movs	r2, #0
 80129bc:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d00b      	beq.n	80129e0 <tcp_process_refused_data+0x58>
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	6918      	ldr	r0, [r3, #16]
 80129d2:	2300      	movs	r3, #0
 80129d4:	68ba      	ldr	r2, [r7, #8]
 80129d6:	6879      	ldr	r1, [r7, #4]
 80129d8:	47a0      	blx	r4
 80129da:	4603      	mov	r3, r0
 80129dc:	73fb      	strb	r3, [r7, #15]
 80129de:	e007      	b.n	80129f0 <tcp_process_refused_data+0x68>
 80129e0:	2300      	movs	r3, #0
 80129e2:	68ba      	ldr	r2, [r7, #8]
 80129e4:	6879      	ldr	r1, [r7, #4]
 80129e6:	2000      	movs	r0, #0
 80129e8:	f000 f8a2 	bl	8012b30 <tcp_recv_null>
 80129ec:	4603      	mov	r3, r0
 80129ee:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80129f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	d12a      	bne.n	8012a4e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80129f8:	7bbb      	ldrb	r3, [r7, #14]
 80129fa:	f003 0320 	and.w	r3, r3, #32
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d033      	beq.n	8012a6a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012a06:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012a0a:	d005      	beq.n	8012a18 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012a10:	3301      	adds	r3, #1
 8012a12:	b29a      	uxth	r2, r3
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d00b      	beq.n	8012a3a <tcp_process_refused_data+0xb2>
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	6918      	ldr	r0, [r3, #16]
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	2200      	movs	r2, #0
 8012a30:	6879      	ldr	r1, [r7, #4]
 8012a32:	47a0      	blx	r4
 8012a34:	4603      	mov	r3, r0
 8012a36:	73fb      	strb	r3, [r7, #15]
 8012a38:	e001      	b.n	8012a3e <tcp_process_refused_data+0xb6>
 8012a3a:	2300      	movs	r3, #0
 8012a3c:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8012a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a42:	f113 0f0d 	cmn.w	r3, #13
 8012a46:	d110      	bne.n	8012a6a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8012a48:	f06f 030c 	mvn.w	r3, #12
 8012a4c:	e00e      	b.n	8012a6c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8012a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a52:	f113 0f0d 	cmn.w	r3, #13
 8012a56:	d102      	bne.n	8012a5e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8012a58:	f06f 030c 	mvn.w	r3, #12
 8012a5c:	e006      	b.n	8012a6c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	68ba      	ldr	r2, [r7, #8]
 8012a62:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8012a64:	f06f 0304 	mvn.w	r3, #4
 8012a68:	e000      	b.n	8012a6c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8012a6a:	2300      	movs	r3, #0
}
 8012a6c:	4618      	mov	r0, r3
 8012a6e:	3714      	adds	r7, #20
 8012a70:	46bd      	mov	sp, r7
 8012a72:	bd90      	pop	{r4, r7, pc}
 8012a74:	0801c1f0 	.word	0x0801c1f0
 8012a78:	0801c71c 	.word	0x0801c71c
 8012a7c:	0801c250 	.word	0x0801c250

08012a80 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8012a80:	b580      	push	{r7, lr}
 8012a82:	b084      	sub	sp, #16
 8012a84:	af00      	add	r7, sp, #0
 8012a86:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8012a88:	e007      	b.n	8012a9a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8012a90:	6878      	ldr	r0, [r7, #4]
 8012a92:	f000 f809 	bl	8012aa8 <tcp_seg_free>
    seg = next;
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d1f4      	bne.n	8012a8a <tcp_segs_free+0xa>
  }
}
 8012aa0:	bf00      	nop
 8012aa2:	3710      	adds	r7, #16
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bd80      	pop	{r7, pc}

08012aa8 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b082      	sub	sp, #8
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d00c      	beq.n	8012ad0 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	685b      	ldr	r3, [r3, #4]
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d004      	beq.n	8012ac8 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	685b      	ldr	r3, [r3, #4]
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	f7fe fc66 	bl	8011394 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8012ac8:	6879      	ldr	r1, [r7, #4]
 8012aca:	2003      	movs	r0, #3
 8012acc:	f7fd fdc2 	bl	8010654 <memp_free>
  }
}
 8012ad0:	bf00      	nop
 8012ad2:	3708      	adds	r7, #8
 8012ad4:	46bd      	mov	sp, r7
 8012ad6:	bd80      	pop	{r7, pc}

08012ad8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012ad8:	b580      	push	{r7, lr}
 8012ada:	b084      	sub	sp, #16
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d106      	bne.n	8012af4 <tcp_seg_copy+0x1c>
 8012ae6:	4b0f      	ldr	r3, [pc, #60]	; (8012b24 <tcp_seg_copy+0x4c>)
 8012ae8:	f240 6282 	movw	r2, #1666	; 0x682
 8012aec:	490e      	ldr	r1, [pc, #56]	; (8012b28 <tcp_seg_copy+0x50>)
 8012aee:	480f      	ldr	r0, [pc, #60]	; (8012b2c <tcp_seg_copy+0x54>)
 8012af0:	f006 f906 	bl	8018d00 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012af4:	2003      	movs	r0, #3
 8012af6:	f7fd fd37 	bl	8010568 <memp_malloc>
 8012afa:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d101      	bne.n	8012b06 <tcp_seg_copy+0x2e>
    return NULL;
 8012b02:	2300      	movs	r3, #0
 8012b04:	e00a      	b.n	8012b1c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8012b06:	2210      	movs	r2, #16
 8012b08:	6879      	ldr	r1, [r7, #4]
 8012b0a:	68f8      	ldr	r0, [r7, #12]
 8012b0c:	f005 fc93 	bl	8018436 <memcpy>
  pbuf_ref(cseg->p);
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	685b      	ldr	r3, [r3, #4]
 8012b14:	4618      	mov	r0, r3
 8012b16:	f7fe fce3 	bl	80114e0 <pbuf_ref>
  return cseg;
 8012b1a:	68fb      	ldr	r3, [r7, #12]
}
 8012b1c:	4618      	mov	r0, r3
 8012b1e:	3710      	adds	r7, #16
 8012b20:	46bd      	mov	sp, r7
 8012b22:	bd80      	pop	{r7, pc}
 8012b24:	0801c1f0 	.word	0x0801c1f0
 8012b28:	0801c760 	.word	0x0801c760
 8012b2c:	0801c250 	.word	0x0801c250

08012b30 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8012b30:	b580      	push	{r7, lr}
 8012b32:	b084      	sub	sp, #16
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	60f8      	str	r0, [r7, #12]
 8012b38:	60b9      	str	r1, [r7, #8]
 8012b3a:	607a      	str	r2, [r7, #4]
 8012b3c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8012b3e:	68bb      	ldr	r3, [r7, #8]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d109      	bne.n	8012b58 <tcp_recv_null+0x28>
 8012b44:	4b12      	ldr	r3, [pc, #72]	; (8012b90 <tcp_recv_null+0x60>)
 8012b46:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8012b4a:	4912      	ldr	r1, [pc, #72]	; (8012b94 <tcp_recv_null+0x64>)
 8012b4c:	4812      	ldr	r0, [pc, #72]	; (8012b98 <tcp_recv_null+0x68>)
 8012b4e:	f006 f8d7 	bl	8018d00 <iprintf>
 8012b52:	f06f 030f 	mvn.w	r3, #15
 8012b56:	e016      	b.n	8012b86 <tcp_recv_null+0x56>

  if (p != NULL) {
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	d009      	beq.n	8012b72 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	891b      	ldrh	r3, [r3, #8]
 8012b62:	4619      	mov	r1, r3
 8012b64:	68b8      	ldr	r0, [r7, #8]
 8012b66:	f7ff fb1d 	bl	80121a4 <tcp_recved>
    pbuf_free(p);
 8012b6a:	6878      	ldr	r0, [r7, #4]
 8012b6c:	f7fe fc12 	bl	8011394 <pbuf_free>
 8012b70:	e008      	b.n	8012b84 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8012b72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d104      	bne.n	8012b84 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012b7a:	68b8      	ldr	r0, [r7, #8]
 8012b7c:	f7ff f9c2 	bl	8011f04 <tcp_close>
 8012b80:	4603      	mov	r3, r0
 8012b82:	e000      	b.n	8012b86 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8012b84:	2300      	movs	r3, #0
}
 8012b86:	4618      	mov	r0, r3
 8012b88:	3710      	adds	r7, #16
 8012b8a:	46bd      	mov	sp, r7
 8012b8c:	bd80      	pop	{r7, pc}
 8012b8e:	bf00      	nop
 8012b90:	0801c1f0 	.word	0x0801c1f0
 8012b94:	0801c77c 	.word	0x0801c77c
 8012b98:	0801c250 	.word	0x0801c250

08012b9c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b086      	sub	sp, #24
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	4603      	mov	r3, r0
 8012ba4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8012ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	db01      	blt.n	8012bb2 <tcp_kill_prio+0x16>
 8012bae:	79fb      	ldrb	r3, [r7, #7]
 8012bb0:	e000      	b.n	8012bb4 <tcp_kill_prio+0x18>
 8012bb2:	237f      	movs	r3, #127	; 0x7f
 8012bb4:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8012bb6:	7afb      	ldrb	r3, [r7, #11]
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d034      	beq.n	8012c26 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012bbc:	7afb      	ldrb	r3, [r7, #11]
 8012bbe:	3b01      	subs	r3, #1
 8012bc0:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8012bc2:	2300      	movs	r3, #0
 8012bc4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012bc6:	2300      	movs	r3, #0
 8012bc8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012bca:	4b19      	ldr	r3, [pc, #100]	; (8012c30 <tcp_kill_prio+0x94>)
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	617b      	str	r3, [r7, #20]
 8012bd0:	e01f      	b.n	8012c12 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8012bd2:	697b      	ldr	r3, [r7, #20]
 8012bd4:	7d5b      	ldrb	r3, [r3, #21]
 8012bd6:	7afa      	ldrb	r2, [r7, #11]
 8012bd8:	429a      	cmp	r2, r3
 8012bda:	d80c      	bhi.n	8012bf6 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012bdc:	697b      	ldr	r3, [r7, #20]
 8012bde:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012be0:	7afa      	ldrb	r2, [r7, #11]
 8012be2:	429a      	cmp	r2, r3
 8012be4:	d112      	bne.n	8012c0c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012be6:	4b13      	ldr	r3, [pc, #76]	; (8012c34 <tcp_kill_prio+0x98>)
 8012be8:	681a      	ldr	r2, [r3, #0]
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	6a1b      	ldr	r3, [r3, #32]
 8012bee:	1ad3      	subs	r3, r2, r3
 8012bf0:	68fa      	ldr	r2, [r7, #12]
 8012bf2:	429a      	cmp	r2, r3
 8012bf4:	d80a      	bhi.n	8012c0c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8012bf6:	4b0f      	ldr	r3, [pc, #60]	; (8012c34 <tcp_kill_prio+0x98>)
 8012bf8:	681a      	ldr	r2, [r3, #0]
 8012bfa:	697b      	ldr	r3, [r7, #20]
 8012bfc:	6a1b      	ldr	r3, [r3, #32]
 8012bfe:	1ad3      	subs	r3, r2, r3
 8012c00:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8012c02:	697b      	ldr	r3, [r7, #20]
 8012c04:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8012c06:	697b      	ldr	r3, [r7, #20]
 8012c08:	7d5b      	ldrb	r3, [r3, #21]
 8012c0a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c0c:	697b      	ldr	r3, [r7, #20]
 8012c0e:	68db      	ldr	r3, [r3, #12]
 8012c10:	617b      	str	r3, [r7, #20]
 8012c12:	697b      	ldr	r3, [r7, #20]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d1dc      	bne.n	8012bd2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8012c18:	693b      	ldr	r3, [r7, #16]
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d004      	beq.n	8012c28 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012c1e:	6938      	ldr	r0, [r7, #16]
 8012c20:	f7ff fa5a 	bl	80120d8 <tcp_abort>
 8012c24:	e000      	b.n	8012c28 <tcp_kill_prio+0x8c>
    return;
 8012c26:	bf00      	nop
  }
}
 8012c28:	3718      	adds	r7, #24
 8012c2a:	46bd      	mov	sp, r7
 8012c2c:	bd80      	pop	{r7, pc}
 8012c2e:	bf00      	nop
 8012c30:	24008560 	.word	0x24008560
 8012c34:	24008564 	.word	0x24008564

08012c38 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8012c38:	b580      	push	{r7, lr}
 8012c3a:	b086      	sub	sp, #24
 8012c3c:	af00      	add	r7, sp, #0
 8012c3e:	4603      	mov	r3, r0
 8012c40:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8012c42:	79fb      	ldrb	r3, [r7, #7]
 8012c44:	2b08      	cmp	r3, #8
 8012c46:	d009      	beq.n	8012c5c <tcp_kill_state+0x24>
 8012c48:	79fb      	ldrb	r3, [r7, #7]
 8012c4a:	2b09      	cmp	r3, #9
 8012c4c:	d006      	beq.n	8012c5c <tcp_kill_state+0x24>
 8012c4e:	4b1a      	ldr	r3, [pc, #104]	; (8012cb8 <tcp_kill_state+0x80>)
 8012c50:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8012c54:	4919      	ldr	r1, [pc, #100]	; (8012cbc <tcp_kill_state+0x84>)
 8012c56:	481a      	ldr	r0, [pc, #104]	; (8012cc0 <tcp_kill_state+0x88>)
 8012c58:	f006 f852 	bl	8018d00 <iprintf>

  inactivity = 0;
 8012c5c:	2300      	movs	r3, #0
 8012c5e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012c60:	2300      	movs	r3, #0
 8012c62:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c64:	4b17      	ldr	r3, [pc, #92]	; (8012cc4 <tcp_kill_state+0x8c>)
 8012c66:	681b      	ldr	r3, [r3, #0]
 8012c68:	617b      	str	r3, [r7, #20]
 8012c6a:	e017      	b.n	8012c9c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8012c6c:	697b      	ldr	r3, [r7, #20]
 8012c6e:	7d1b      	ldrb	r3, [r3, #20]
 8012c70:	79fa      	ldrb	r2, [r7, #7]
 8012c72:	429a      	cmp	r2, r3
 8012c74:	d10f      	bne.n	8012c96 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012c76:	4b14      	ldr	r3, [pc, #80]	; (8012cc8 <tcp_kill_state+0x90>)
 8012c78:	681a      	ldr	r2, [r3, #0]
 8012c7a:	697b      	ldr	r3, [r7, #20]
 8012c7c:	6a1b      	ldr	r3, [r3, #32]
 8012c7e:	1ad3      	subs	r3, r2, r3
 8012c80:	68fa      	ldr	r2, [r7, #12]
 8012c82:	429a      	cmp	r2, r3
 8012c84:	d807      	bhi.n	8012c96 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8012c86:	4b10      	ldr	r3, [pc, #64]	; (8012cc8 <tcp_kill_state+0x90>)
 8012c88:	681a      	ldr	r2, [r3, #0]
 8012c8a:	697b      	ldr	r3, [r7, #20]
 8012c8c:	6a1b      	ldr	r3, [r3, #32]
 8012c8e:	1ad3      	subs	r3, r2, r3
 8012c90:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8012c92:	697b      	ldr	r3, [r7, #20]
 8012c94:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c96:	697b      	ldr	r3, [r7, #20]
 8012c98:	68db      	ldr	r3, [r3, #12]
 8012c9a:	617b      	str	r3, [r7, #20]
 8012c9c:	697b      	ldr	r3, [r7, #20]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d1e4      	bne.n	8012c6c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8012ca2:	693b      	ldr	r3, [r7, #16]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d003      	beq.n	8012cb0 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012ca8:	2100      	movs	r1, #0
 8012caa:	6938      	ldr	r0, [r7, #16]
 8012cac:	f7ff f956 	bl	8011f5c <tcp_abandon>
  }
}
 8012cb0:	bf00      	nop
 8012cb2:	3718      	adds	r7, #24
 8012cb4:	46bd      	mov	sp, r7
 8012cb6:	bd80      	pop	{r7, pc}
 8012cb8:	0801c1f0 	.word	0x0801c1f0
 8012cbc:	0801c798 	.word	0x0801c798
 8012cc0:	0801c250 	.word	0x0801c250
 8012cc4:	24008560 	.word	0x24008560
 8012cc8:	24008564 	.word	0x24008564

08012ccc <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	b084      	sub	sp, #16
 8012cd0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8012cd6:	2300      	movs	r3, #0
 8012cd8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012cda:	4b12      	ldr	r3, [pc, #72]	; (8012d24 <tcp_kill_timewait+0x58>)
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	60fb      	str	r3, [r7, #12]
 8012ce0:	e012      	b.n	8012d08 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012ce2:	4b11      	ldr	r3, [pc, #68]	; (8012d28 <tcp_kill_timewait+0x5c>)
 8012ce4:	681a      	ldr	r2, [r3, #0]
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	6a1b      	ldr	r3, [r3, #32]
 8012cea:	1ad3      	subs	r3, r2, r3
 8012cec:	687a      	ldr	r2, [r7, #4]
 8012cee:	429a      	cmp	r2, r3
 8012cf0:	d807      	bhi.n	8012d02 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8012cf2:	4b0d      	ldr	r3, [pc, #52]	; (8012d28 <tcp_kill_timewait+0x5c>)
 8012cf4:	681a      	ldr	r2, [r3, #0]
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	6a1b      	ldr	r3, [r3, #32]
 8012cfa:	1ad3      	subs	r3, r2, r3
 8012cfc:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	68db      	ldr	r3, [r3, #12]
 8012d06:	60fb      	str	r3, [r7, #12]
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d1e9      	bne.n	8012ce2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8012d0e:	68bb      	ldr	r3, [r7, #8]
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d002      	beq.n	8012d1a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012d14:	68b8      	ldr	r0, [r7, #8]
 8012d16:	f7ff f9df 	bl	80120d8 <tcp_abort>
  }
}
 8012d1a:	bf00      	nop
 8012d1c:	3710      	adds	r7, #16
 8012d1e:	46bd      	mov	sp, r7
 8012d20:	bd80      	pop	{r7, pc}
 8012d22:	bf00      	nop
 8012d24:	24008570 	.word	0x24008570
 8012d28:	24008564 	.word	0x24008564

08012d2c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8012d2c:	b580      	push	{r7, lr}
 8012d2e:	b082      	sub	sp, #8
 8012d30:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8012d32:	4b10      	ldr	r3, [pc, #64]	; (8012d74 <tcp_handle_closepend+0x48>)
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012d38:	e014      	b.n	8012d64 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	68db      	ldr	r3, [r3, #12]
 8012d3e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	8b5b      	ldrh	r3, [r3, #26]
 8012d44:	f003 0308 	and.w	r3, r3, #8
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d009      	beq.n	8012d60 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	8b5b      	ldrh	r3, [r3, #26]
 8012d50:	f023 0308 	bic.w	r3, r3, #8
 8012d54:	b29a      	uxth	r2, r3
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8012d5a:	6878      	ldr	r0, [r7, #4]
 8012d5c:	f7ff f86c 	bl	8011e38 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8012d60:	683b      	ldr	r3, [r7, #0]
 8012d62:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d1e7      	bne.n	8012d3a <tcp_handle_closepend+0xe>
  }
}
 8012d6a:	bf00      	nop
 8012d6c:	3708      	adds	r7, #8
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	bd80      	pop	{r7, pc}
 8012d72:	bf00      	nop
 8012d74:	24008560 	.word	0x24008560

08012d78 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8012d78:	b580      	push	{r7, lr}
 8012d7a:	b084      	sub	sp, #16
 8012d7c:	af00      	add	r7, sp, #0
 8012d7e:	4603      	mov	r3, r0
 8012d80:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012d82:	2001      	movs	r0, #1
 8012d84:	f7fd fbf0 	bl	8010568 <memp_malloc>
 8012d88:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d126      	bne.n	8012dde <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8012d90:	f7ff ffcc 	bl	8012d2c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8012d94:	f7ff ff9a 	bl	8012ccc <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012d98:	2001      	movs	r0, #1
 8012d9a:	f7fd fbe5 	bl	8010568 <memp_malloc>
 8012d9e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d11b      	bne.n	8012dde <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8012da6:	2009      	movs	r0, #9
 8012da8:	f7ff ff46 	bl	8012c38 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012dac:	2001      	movs	r0, #1
 8012dae:	f7fd fbdb 	bl	8010568 <memp_malloc>
 8012db2:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d111      	bne.n	8012dde <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8012dba:	2008      	movs	r0, #8
 8012dbc:	f7ff ff3c 	bl	8012c38 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012dc0:	2001      	movs	r0, #1
 8012dc2:	f7fd fbd1 	bl	8010568 <memp_malloc>
 8012dc6:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d107      	bne.n	8012dde <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8012dce:	79fb      	ldrb	r3, [r7, #7]
 8012dd0:	4618      	mov	r0, r3
 8012dd2:	f7ff fee3 	bl	8012b9c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012dd6:	2001      	movs	r0, #1
 8012dd8:	f7fd fbc6 	bl	8010568 <memp_malloc>
 8012ddc:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d03f      	beq.n	8012e64 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8012de4:	229c      	movs	r2, #156	; 0x9c
 8012de6:	2100      	movs	r1, #0
 8012de8:	68f8      	ldr	r0, [r7, #12]
 8012dea:	f005 fb48 	bl	801847e <memset>
    pcb->prio = prio;
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	79fa      	ldrb	r2, [r7, #7]
 8012df2:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8012df4:	68fb      	ldr	r3, [r7, #12]
 8012df6:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8012dfa:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8012e04:	855a      	strh	r2, [r3, #42]	; 0x2a
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8012e0e:	68fb      	ldr	r3, [r7, #12]
 8012e10:	22ff      	movs	r2, #255	; 0xff
 8012e12:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	f44f 7206 	mov.w	r2, #536	; 0x218
 8012e1a:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	2206      	movs	r2, #6
 8012e20:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	2206      	movs	r2, #6
 8012e28:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012e30:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	2201      	movs	r2, #1
 8012e36:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8012e3a:	4b0d      	ldr	r3, [pc, #52]	; (8012e70 <tcp_alloc+0xf8>)
 8012e3c:	681a      	ldr	r2, [r3, #0]
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8012e42:	4b0c      	ldr	r3, [pc, #48]	; (8012e74 <tcp_alloc+0xfc>)
 8012e44:	781a      	ldrb	r2, [r3, #0]
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8012e50:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8012e54:	68fb      	ldr	r3, [r7, #12]
 8012e56:	4a08      	ldr	r2, [pc, #32]	; (8012e78 <tcp_alloc+0x100>)
 8012e58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8012e5c:	68fb      	ldr	r3, [r7, #12]
 8012e5e:	4a07      	ldr	r2, [pc, #28]	; (8012e7c <tcp_alloc+0x104>)
 8012e60:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8012e64:	68fb      	ldr	r3, [r7, #12]
}
 8012e66:	4618      	mov	r0, r3
 8012e68:	3710      	adds	r7, #16
 8012e6a:	46bd      	mov	sp, r7
 8012e6c:	bd80      	pop	{r7, pc}
 8012e6e:	bf00      	nop
 8012e70:	24008564 	.word	0x24008564
 8012e74:	24004912 	.word	0x24004912
 8012e78:	08012b31 	.word	0x08012b31
 8012e7c:	006ddd00 	.word	0x006ddd00

08012e80 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8012e80:	b580      	push	{r7, lr}
 8012e82:	b082      	sub	sp, #8
 8012e84:	af00      	add	r7, sp, #0
 8012e86:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d107      	bne.n	8012e9e <tcp_pcb_purge+0x1e>
 8012e8e:	4b21      	ldr	r3, [pc, #132]	; (8012f14 <tcp_pcb_purge+0x94>)
 8012e90:	f640 0251 	movw	r2, #2129	; 0x851
 8012e94:	4920      	ldr	r1, [pc, #128]	; (8012f18 <tcp_pcb_purge+0x98>)
 8012e96:	4821      	ldr	r0, [pc, #132]	; (8012f1c <tcp_pcb_purge+0x9c>)
 8012e98:	f005 ff32 	bl	8018d00 <iprintf>
 8012e9c:	e037      	b.n	8012f0e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	7d1b      	ldrb	r3, [r3, #20]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d033      	beq.n	8012f0e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8012eaa:	2b0a      	cmp	r3, #10
 8012eac:	d02f      	beq.n	8012f0e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8012eb2:	2b01      	cmp	r3, #1
 8012eb4:	d02b      	beq.n	8012f0e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d007      	beq.n	8012ece <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	f7fe fa66 	bl	8011394 <pbuf_free>
      pcb->refused_data = NULL;
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	2200      	movs	r2, #0
 8012ecc:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d002      	beq.n	8012edc <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8012ed6:	6878      	ldr	r0, [r7, #4]
 8012ed8:	f000 f986 	bl	80131e8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012ee2:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012ee8:	4618      	mov	r0, r3
 8012eea:	f7ff fdc9 	bl	8012a80 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	f7ff fdc4 	bl	8012a80 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	2200      	movs	r2, #0
 8012efc:	66da      	str	r2, [r3, #108]	; 0x6c
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	2200      	movs	r2, #0
 8012f0a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8012f0e:	3708      	adds	r7, #8
 8012f10:	46bd      	mov	sp, r7
 8012f12:	bd80      	pop	{r7, pc}
 8012f14:	0801c1f0 	.word	0x0801c1f0
 8012f18:	0801c858 	.word	0x0801c858
 8012f1c:	0801c250 	.word	0x0801c250

08012f20 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b084      	sub	sp, #16
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	6078      	str	r0, [r7, #4]
 8012f28:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8012f2a:	683b      	ldr	r3, [r7, #0]
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d106      	bne.n	8012f3e <tcp_pcb_remove+0x1e>
 8012f30:	4b3e      	ldr	r3, [pc, #248]	; (801302c <tcp_pcb_remove+0x10c>)
 8012f32:	f640 0283 	movw	r2, #2179	; 0x883
 8012f36:	493e      	ldr	r1, [pc, #248]	; (8013030 <tcp_pcb_remove+0x110>)
 8012f38:	483e      	ldr	r0, [pc, #248]	; (8013034 <tcp_pcb_remove+0x114>)
 8012f3a:	f005 fee1 	bl	8018d00 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d106      	bne.n	8012f52 <tcp_pcb_remove+0x32>
 8012f44:	4b39      	ldr	r3, [pc, #228]	; (801302c <tcp_pcb_remove+0x10c>)
 8012f46:	f640 0284 	movw	r2, #2180	; 0x884
 8012f4a:	493b      	ldr	r1, [pc, #236]	; (8013038 <tcp_pcb_remove+0x118>)
 8012f4c:	4839      	ldr	r0, [pc, #228]	; (8013034 <tcp_pcb_remove+0x114>)
 8012f4e:	f005 fed7 	bl	8018d00 <iprintf>

  TCP_RMV(pcblist, pcb);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	683a      	ldr	r2, [r7, #0]
 8012f58:	429a      	cmp	r2, r3
 8012f5a:	d105      	bne.n	8012f68 <tcp_pcb_remove+0x48>
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	681b      	ldr	r3, [r3, #0]
 8012f60:	68da      	ldr	r2, [r3, #12]
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	601a      	str	r2, [r3, #0]
 8012f66:	e013      	b.n	8012f90 <tcp_pcb_remove+0x70>
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	60fb      	str	r3, [r7, #12]
 8012f6e:	e00c      	b.n	8012f8a <tcp_pcb_remove+0x6a>
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	68db      	ldr	r3, [r3, #12]
 8012f74:	683a      	ldr	r2, [r7, #0]
 8012f76:	429a      	cmp	r2, r3
 8012f78:	d104      	bne.n	8012f84 <tcp_pcb_remove+0x64>
 8012f7a:	683b      	ldr	r3, [r7, #0]
 8012f7c:	68da      	ldr	r2, [r3, #12]
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	60da      	str	r2, [r3, #12]
 8012f82:	e005      	b.n	8012f90 <tcp_pcb_remove+0x70>
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	68db      	ldr	r3, [r3, #12]
 8012f88:	60fb      	str	r3, [r7, #12]
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d1ef      	bne.n	8012f70 <tcp_pcb_remove+0x50>
 8012f90:	683b      	ldr	r3, [r7, #0]
 8012f92:	2200      	movs	r2, #0
 8012f94:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8012f96:	6838      	ldr	r0, [r7, #0]
 8012f98:	f7ff ff72 	bl	8012e80 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8012f9c:	683b      	ldr	r3, [r7, #0]
 8012f9e:	7d1b      	ldrb	r3, [r3, #20]
 8012fa0:	2b0a      	cmp	r3, #10
 8012fa2:	d013      	beq.n	8012fcc <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8012fa4:	683b      	ldr	r3, [r7, #0]
 8012fa6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012fa8:	2b01      	cmp	r3, #1
 8012faa:	d00f      	beq.n	8012fcc <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012fac:	683b      	ldr	r3, [r7, #0]
 8012fae:	8b5b      	ldrh	r3, [r3, #26]
 8012fb0:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d009      	beq.n	8012fcc <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8012fb8:	683b      	ldr	r3, [r7, #0]
 8012fba:	8b5b      	ldrh	r3, [r3, #26]
 8012fbc:	f043 0302 	orr.w	r3, r3, #2
 8012fc0:	b29a      	uxth	r2, r3
 8012fc2:	683b      	ldr	r3, [r7, #0]
 8012fc4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012fc6:	6838      	ldr	r0, [r7, #0]
 8012fc8:	f002 ff68 	bl	8015e9c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012fcc:	683b      	ldr	r3, [r7, #0]
 8012fce:	7d1b      	ldrb	r3, [r3, #20]
 8012fd0:	2b01      	cmp	r3, #1
 8012fd2:	d020      	beq.n	8013016 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012fd4:	683b      	ldr	r3, [r7, #0]
 8012fd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d006      	beq.n	8012fea <tcp_pcb_remove+0xca>
 8012fdc:	4b13      	ldr	r3, [pc, #76]	; (801302c <tcp_pcb_remove+0x10c>)
 8012fde:	f640 0293 	movw	r2, #2195	; 0x893
 8012fe2:	4916      	ldr	r1, [pc, #88]	; (801303c <tcp_pcb_remove+0x11c>)
 8012fe4:	4813      	ldr	r0, [pc, #76]	; (8013034 <tcp_pcb_remove+0x114>)
 8012fe6:	f005 fe8b 	bl	8018d00 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8012fea:	683b      	ldr	r3, [r7, #0]
 8012fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d006      	beq.n	8013000 <tcp_pcb_remove+0xe0>
 8012ff2:	4b0e      	ldr	r3, [pc, #56]	; (801302c <tcp_pcb_remove+0x10c>)
 8012ff4:	f640 0294 	movw	r2, #2196	; 0x894
 8012ff8:	4911      	ldr	r1, [pc, #68]	; (8013040 <tcp_pcb_remove+0x120>)
 8012ffa:	480e      	ldr	r0, [pc, #56]	; (8013034 <tcp_pcb_remove+0x114>)
 8012ffc:	f005 fe80 	bl	8018d00 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8013000:	683b      	ldr	r3, [r7, #0]
 8013002:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013004:	2b00      	cmp	r3, #0
 8013006:	d006      	beq.n	8013016 <tcp_pcb_remove+0xf6>
 8013008:	4b08      	ldr	r3, [pc, #32]	; (801302c <tcp_pcb_remove+0x10c>)
 801300a:	f640 0296 	movw	r2, #2198	; 0x896
 801300e:	490d      	ldr	r1, [pc, #52]	; (8013044 <tcp_pcb_remove+0x124>)
 8013010:	4808      	ldr	r0, [pc, #32]	; (8013034 <tcp_pcb_remove+0x114>)
 8013012:	f005 fe75 	bl	8018d00 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8013016:	683b      	ldr	r3, [r7, #0]
 8013018:	2200      	movs	r2, #0
 801301a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 801301c:	683b      	ldr	r3, [r7, #0]
 801301e:	2200      	movs	r2, #0
 8013020:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8013022:	bf00      	nop
 8013024:	3710      	adds	r7, #16
 8013026:	46bd      	mov	sp, r7
 8013028:	bd80      	pop	{r7, pc}
 801302a:	bf00      	nop
 801302c:	0801c1f0 	.word	0x0801c1f0
 8013030:	0801c874 	.word	0x0801c874
 8013034:	0801c250 	.word	0x0801c250
 8013038:	0801c890 	.word	0x0801c890
 801303c:	0801c8b0 	.word	0x0801c8b0
 8013040:	0801c8c8 	.word	0x0801c8c8
 8013044:	0801c8e4 	.word	0x0801c8e4

08013048 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8013048:	b580      	push	{r7, lr}
 801304a:	b082      	sub	sp, #8
 801304c:	af00      	add	r7, sp, #0
 801304e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d106      	bne.n	8013064 <tcp_next_iss+0x1c>
 8013056:	4b0a      	ldr	r3, [pc, #40]	; (8013080 <tcp_next_iss+0x38>)
 8013058:	f640 02af 	movw	r2, #2223	; 0x8af
 801305c:	4909      	ldr	r1, [pc, #36]	; (8013084 <tcp_next_iss+0x3c>)
 801305e:	480a      	ldr	r0, [pc, #40]	; (8013088 <tcp_next_iss+0x40>)
 8013060:	f005 fe4e 	bl	8018d00 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8013064:	4b09      	ldr	r3, [pc, #36]	; (801308c <tcp_next_iss+0x44>)
 8013066:	681a      	ldr	r2, [r3, #0]
 8013068:	4b09      	ldr	r3, [pc, #36]	; (8013090 <tcp_next_iss+0x48>)
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	4413      	add	r3, r2
 801306e:	4a07      	ldr	r2, [pc, #28]	; (801308c <tcp_next_iss+0x44>)
 8013070:	6013      	str	r3, [r2, #0]
  return iss;
 8013072:	4b06      	ldr	r3, [pc, #24]	; (801308c <tcp_next_iss+0x44>)
 8013074:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8013076:	4618      	mov	r0, r3
 8013078:	3708      	adds	r7, #8
 801307a:	46bd      	mov	sp, r7
 801307c:	bd80      	pop	{r7, pc}
 801307e:	bf00      	nop
 8013080:	0801c1f0 	.word	0x0801c1f0
 8013084:	0801c8fc 	.word	0x0801c8fc
 8013088:	0801c250 	.word	0x0801c250
 801308c:	2400002c 	.word	0x2400002c
 8013090:	24008564 	.word	0x24008564

08013094 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8013094:	b580      	push	{r7, lr}
 8013096:	b086      	sub	sp, #24
 8013098:	af00      	add	r7, sp, #0
 801309a:	4603      	mov	r3, r0
 801309c:	60b9      	str	r1, [r7, #8]
 801309e:	607a      	str	r2, [r7, #4]
 80130a0:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d106      	bne.n	80130b6 <tcp_eff_send_mss_netif+0x22>
 80130a8:	4b14      	ldr	r3, [pc, #80]	; (80130fc <tcp_eff_send_mss_netif+0x68>)
 80130aa:	f640 02c5 	movw	r2, #2245	; 0x8c5
 80130ae:	4914      	ldr	r1, [pc, #80]	; (8013100 <tcp_eff_send_mss_netif+0x6c>)
 80130b0:	4814      	ldr	r0, [pc, #80]	; (8013104 <tcp_eff_send_mss_netif+0x70>)
 80130b2:	f005 fe25 	bl	8018d00 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80130b6:	68bb      	ldr	r3, [r7, #8]
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d101      	bne.n	80130c0 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80130bc:	89fb      	ldrh	r3, [r7, #14]
 80130be:	e019      	b.n	80130f4 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80130c0:	68bb      	ldr	r3, [r7, #8]
 80130c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80130c4:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80130c6:	8afb      	ldrh	r3, [r7, #22]
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d012      	beq.n	80130f2 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80130cc:	2328      	movs	r3, #40	; 0x28
 80130ce:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80130d0:	8afa      	ldrh	r2, [r7, #22]
 80130d2:	8abb      	ldrh	r3, [r7, #20]
 80130d4:	429a      	cmp	r2, r3
 80130d6:	d904      	bls.n	80130e2 <tcp_eff_send_mss_netif+0x4e>
 80130d8:	8afa      	ldrh	r2, [r7, #22]
 80130da:	8abb      	ldrh	r3, [r7, #20]
 80130dc:	1ad3      	subs	r3, r2, r3
 80130de:	b29b      	uxth	r3, r3
 80130e0:	e000      	b.n	80130e4 <tcp_eff_send_mss_netif+0x50>
 80130e2:	2300      	movs	r3, #0
 80130e4:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80130e6:	8a7a      	ldrh	r2, [r7, #18]
 80130e8:	89fb      	ldrh	r3, [r7, #14]
 80130ea:	4293      	cmp	r3, r2
 80130ec:	bf28      	it	cs
 80130ee:	4613      	movcs	r3, r2
 80130f0:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80130f2:	89fb      	ldrh	r3, [r7, #14]
}
 80130f4:	4618      	mov	r0, r3
 80130f6:	3718      	adds	r7, #24
 80130f8:	46bd      	mov	sp, r7
 80130fa:	bd80      	pop	{r7, pc}
 80130fc:	0801c1f0 	.word	0x0801c1f0
 8013100:	0801c918 	.word	0x0801c918
 8013104:	0801c250 	.word	0x0801c250

08013108 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b084      	sub	sp, #16
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
 8013110:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8013112:	683b      	ldr	r3, [r7, #0]
 8013114:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	2b00      	cmp	r3, #0
 801311a:	d119      	bne.n	8013150 <tcp_netif_ip_addr_changed_pcblist+0x48>
 801311c:	4b10      	ldr	r3, [pc, #64]	; (8013160 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801311e:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8013122:	4910      	ldr	r1, [pc, #64]	; (8013164 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8013124:	4810      	ldr	r0, [pc, #64]	; (8013168 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8013126:	f005 fdeb 	bl	8018d00 <iprintf>

  while (pcb != NULL) {
 801312a:	e011      	b.n	8013150 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801312c:	68fb      	ldr	r3, [r7, #12]
 801312e:	681a      	ldr	r2, [r3, #0]
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	429a      	cmp	r2, r3
 8013136:	d108      	bne.n	801314a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	68db      	ldr	r3, [r3, #12]
 801313c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801313e:	68f8      	ldr	r0, [r7, #12]
 8013140:	f7fe ffca 	bl	80120d8 <tcp_abort>
      pcb = next;
 8013144:	68bb      	ldr	r3, [r7, #8]
 8013146:	60fb      	str	r3, [r7, #12]
 8013148:	e002      	b.n	8013150 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801314a:	68fb      	ldr	r3, [r7, #12]
 801314c:	68db      	ldr	r3, [r3, #12]
 801314e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8013150:	68fb      	ldr	r3, [r7, #12]
 8013152:	2b00      	cmp	r3, #0
 8013154:	d1ea      	bne.n	801312c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8013156:	bf00      	nop
 8013158:	3710      	adds	r7, #16
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}
 801315e:	bf00      	nop
 8013160:	0801c1f0 	.word	0x0801c1f0
 8013164:	0801c940 	.word	0x0801c940
 8013168:	0801c250 	.word	0x0801c250

0801316c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801316c:	b580      	push	{r7, lr}
 801316e:	b084      	sub	sp, #16
 8013170:	af00      	add	r7, sp, #0
 8013172:	6078      	str	r0, [r7, #4]
 8013174:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	2b00      	cmp	r3, #0
 801317a:	d02a      	beq.n	80131d2 <tcp_netif_ip_addr_changed+0x66>
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	2b00      	cmp	r3, #0
 8013182:	d026      	beq.n	80131d2 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8013184:	4b15      	ldr	r3, [pc, #84]	; (80131dc <tcp_netif_ip_addr_changed+0x70>)
 8013186:	681b      	ldr	r3, [r3, #0]
 8013188:	4619      	mov	r1, r3
 801318a:	6878      	ldr	r0, [r7, #4]
 801318c:	f7ff ffbc 	bl	8013108 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8013190:	4b13      	ldr	r3, [pc, #76]	; (80131e0 <tcp_netif_ip_addr_changed+0x74>)
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	4619      	mov	r1, r3
 8013196:	6878      	ldr	r0, [r7, #4]
 8013198:	f7ff ffb6 	bl	8013108 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801319c:	683b      	ldr	r3, [r7, #0]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d017      	beq.n	80131d2 <tcp_netif_ip_addr_changed+0x66>
 80131a2:	683b      	ldr	r3, [r7, #0]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d013      	beq.n	80131d2 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80131aa:	4b0e      	ldr	r3, [pc, #56]	; (80131e4 <tcp_netif_ip_addr_changed+0x78>)
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	60fb      	str	r3, [r7, #12]
 80131b0:	e00c      	b.n	80131cc <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	681a      	ldr	r2, [r3, #0]
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	429a      	cmp	r2, r3
 80131bc:	d103      	bne.n	80131c6 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80131be:	683b      	ldr	r3, [r7, #0]
 80131c0:	681a      	ldr	r2, [r3, #0]
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80131c6:	68fb      	ldr	r3, [r7, #12]
 80131c8:	68db      	ldr	r3, [r3, #12]
 80131ca:	60fb      	str	r3, [r7, #12]
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d1ef      	bne.n	80131b2 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80131d2:	bf00      	nop
 80131d4:	3710      	adds	r7, #16
 80131d6:	46bd      	mov	sp, r7
 80131d8:	bd80      	pop	{r7, pc}
 80131da:	bf00      	nop
 80131dc:	24008560 	.word	0x24008560
 80131e0:	2400856c 	.word	0x2400856c
 80131e4:	24008568 	.word	0x24008568

080131e8 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b082      	sub	sp, #8
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d007      	beq.n	8013208 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80131fc:	4618      	mov	r0, r3
 80131fe:	f7ff fc3f 	bl	8012a80 <tcp_segs_free>
    pcb->ooseq = NULL;
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	2200      	movs	r2, #0
 8013206:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8013208:	bf00      	nop
 801320a:	3708      	adds	r7, #8
 801320c:	46bd      	mov	sp, r7
 801320e:	bd80      	pop	{r7, pc}

08013210 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8013210:	b590      	push	{r4, r7, lr}
 8013212:	b08d      	sub	sp, #52	; 0x34
 8013214:	af04      	add	r7, sp, #16
 8013216:	6078      	str	r0, [r7, #4]
 8013218:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	2b00      	cmp	r3, #0
 801321e:	d105      	bne.n	801322c <tcp_input+0x1c>
 8013220:	4b9b      	ldr	r3, [pc, #620]	; (8013490 <tcp_input+0x280>)
 8013222:	2283      	movs	r2, #131	; 0x83
 8013224:	499b      	ldr	r1, [pc, #620]	; (8013494 <tcp_input+0x284>)
 8013226:	489c      	ldr	r0, [pc, #624]	; (8013498 <tcp_input+0x288>)
 8013228:	f005 fd6a 	bl	8018d00 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	685b      	ldr	r3, [r3, #4]
 8013230:	4a9a      	ldr	r2, [pc, #616]	; (801349c <tcp_input+0x28c>)
 8013232:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	895b      	ldrh	r3, [r3, #10]
 8013238:	2b13      	cmp	r3, #19
 801323a:	f240 83c4 	bls.w	80139c6 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801323e:	4b98      	ldr	r3, [pc, #608]	; (80134a0 <tcp_input+0x290>)
 8013240:	695a      	ldr	r2, [r3, #20]
 8013242:	4b97      	ldr	r3, [pc, #604]	; (80134a0 <tcp_input+0x290>)
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	4619      	mov	r1, r3
 8013248:	4610      	mov	r0, r2
 801324a:	f7fb fe79 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 801324e:	4603      	mov	r3, r0
 8013250:	2b00      	cmp	r3, #0
 8013252:	f040 83ba 	bne.w	80139ca <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8013256:	4b92      	ldr	r3, [pc, #584]	; (80134a0 <tcp_input+0x290>)
 8013258:	695b      	ldr	r3, [r3, #20]
 801325a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801325e:	2be0      	cmp	r3, #224	; 0xe0
 8013260:	f000 83b3 	beq.w	80139ca <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8013264:	4b8d      	ldr	r3, [pc, #564]	; (801349c <tcp_input+0x28c>)
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	899b      	ldrh	r3, [r3, #12]
 801326a:	b29b      	uxth	r3, r3
 801326c:	4618      	mov	r0, r3
 801326e:	f7fa f8fb 	bl	800d468 <lwip_htons>
 8013272:	4603      	mov	r3, r0
 8013274:	0b1b      	lsrs	r3, r3, #12
 8013276:	b29b      	uxth	r3, r3
 8013278:	b2db      	uxtb	r3, r3
 801327a:	009b      	lsls	r3, r3, #2
 801327c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801327e:	7cbb      	ldrb	r3, [r7, #18]
 8013280:	2b13      	cmp	r3, #19
 8013282:	f240 83a2 	bls.w	80139ca <tcp_input+0x7ba>
 8013286:	7cbb      	ldrb	r3, [r7, #18]
 8013288:	b29a      	uxth	r2, r3
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	891b      	ldrh	r3, [r3, #8]
 801328e:	429a      	cmp	r2, r3
 8013290:	f200 839b 	bhi.w	80139ca <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8013294:	7cbb      	ldrb	r3, [r7, #18]
 8013296:	b29b      	uxth	r3, r3
 8013298:	3b14      	subs	r3, #20
 801329a:	b29a      	uxth	r2, r3
 801329c:	4b81      	ldr	r3, [pc, #516]	; (80134a4 <tcp_input+0x294>)
 801329e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80132a0:	4b81      	ldr	r3, [pc, #516]	; (80134a8 <tcp_input+0x298>)
 80132a2:	2200      	movs	r2, #0
 80132a4:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	895a      	ldrh	r2, [r3, #10]
 80132aa:	7cbb      	ldrb	r3, [r7, #18]
 80132ac:	b29b      	uxth	r3, r3
 80132ae:	429a      	cmp	r2, r3
 80132b0:	d309      	bcc.n	80132c6 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80132b2:	4b7c      	ldr	r3, [pc, #496]	; (80134a4 <tcp_input+0x294>)
 80132b4:	881a      	ldrh	r2, [r3, #0]
 80132b6:	4b7d      	ldr	r3, [pc, #500]	; (80134ac <tcp_input+0x29c>)
 80132b8:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80132ba:	7cbb      	ldrb	r3, [r7, #18]
 80132bc:	4619      	mov	r1, r3
 80132be:	6878      	ldr	r0, [r7, #4]
 80132c0:	f7fd ffe2 	bl	8011288 <pbuf_remove_header>
 80132c4:	e04e      	b.n	8013364 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d105      	bne.n	80132da <tcp_input+0xca>
 80132ce:	4b70      	ldr	r3, [pc, #448]	; (8013490 <tcp_input+0x280>)
 80132d0:	22c2      	movs	r2, #194	; 0xc2
 80132d2:	4977      	ldr	r1, [pc, #476]	; (80134b0 <tcp_input+0x2a0>)
 80132d4:	4870      	ldr	r0, [pc, #448]	; (8013498 <tcp_input+0x288>)
 80132d6:	f005 fd13 	bl	8018d00 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80132da:	2114      	movs	r1, #20
 80132dc:	6878      	ldr	r0, [r7, #4]
 80132de:	f7fd ffd3 	bl	8011288 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	895a      	ldrh	r2, [r3, #10]
 80132e6:	4b71      	ldr	r3, [pc, #452]	; (80134ac <tcp_input+0x29c>)
 80132e8:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80132ea:	4b6e      	ldr	r3, [pc, #440]	; (80134a4 <tcp_input+0x294>)
 80132ec:	881a      	ldrh	r2, [r3, #0]
 80132ee:	4b6f      	ldr	r3, [pc, #444]	; (80134ac <tcp_input+0x29c>)
 80132f0:	881b      	ldrh	r3, [r3, #0]
 80132f2:	1ad3      	subs	r3, r2, r3
 80132f4:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80132f6:	4b6d      	ldr	r3, [pc, #436]	; (80134ac <tcp_input+0x29c>)
 80132f8:	881b      	ldrh	r3, [r3, #0]
 80132fa:	4619      	mov	r1, r3
 80132fc:	6878      	ldr	r0, [r7, #4]
 80132fe:	f7fd ffc3 	bl	8011288 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	895b      	ldrh	r3, [r3, #10]
 8013308:	8a3a      	ldrh	r2, [r7, #16]
 801330a:	429a      	cmp	r2, r3
 801330c:	f200 835f 	bhi.w	80139ce <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	685b      	ldr	r3, [r3, #4]
 8013316:	4a64      	ldr	r2, [pc, #400]	; (80134a8 <tcp_input+0x298>)
 8013318:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	8a3a      	ldrh	r2, [r7, #16]
 8013320:	4611      	mov	r1, r2
 8013322:	4618      	mov	r0, r3
 8013324:	f7fd ffb0 	bl	8011288 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	891a      	ldrh	r2, [r3, #8]
 801332c:	8a3b      	ldrh	r3, [r7, #16]
 801332e:	1ad3      	subs	r3, r2, r3
 8013330:	b29a      	uxth	r2, r3
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	895b      	ldrh	r3, [r3, #10]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d005      	beq.n	801334a <tcp_input+0x13a>
 801333e:	4b54      	ldr	r3, [pc, #336]	; (8013490 <tcp_input+0x280>)
 8013340:	22df      	movs	r2, #223	; 0xdf
 8013342:	495c      	ldr	r1, [pc, #368]	; (80134b4 <tcp_input+0x2a4>)
 8013344:	4854      	ldr	r0, [pc, #336]	; (8013498 <tcp_input+0x288>)
 8013346:	f005 fcdb 	bl	8018d00 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	891a      	ldrh	r2, [r3, #8]
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	681b      	ldr	r3, [r3, #0]
 8013352:	891b      	ldrh	r3, [r3, #8]
 8013354:	429a      	cmp	r2, r3
 8013356:	d005      	beq.n	8013364 <tcp_input+0x154>
 8013358:	4b4d      	ldr	r3, [pc, #308]	; (8013490 <tcp_input+0x280>)
 801335a:	22e0      	movs	r2, #224	; 0xe0
 801335c:	4956      	ldr	r1, [pc, #344]	; (80134b8 <tcp_input+0x2a8>)
 801335e:	484e      	ldr	r0, [pc, #312]	; (8013498 <tcp_input+0x288>)
 8013360:	f005 fcce 	bl	8018d00 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8013364:	4b4d      	ldr	r3, [pc, #308]	; (801349c <tcp_input+0x28c>)
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	881b      	ldrh	r3, [r3, #0]
 801336a:	b29a      	uxth	r2, r3
 801336c:	4b4b      	ldr	r3, [pc, #300]	; (801349c <tcp_input+0x28c>)
 801336e:	681c      	ldr	r4, [r3, #0]
 8013370:	4610      	mov	r0, r2
 8013372:	f7fa f879 	bl	800d468 <lwip_htons>
 8013376:	4603      	mov	r3, r0
 8013378:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801337a:	4b48      	ldr	r3, [pc, #288]	; (801349c <tcp_input+0x28c>)
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	885b      	ldrh	r3, [r3, #2]
 8013380:	b29a      	uxth	r2, r3
 8013382:	4b46      	ldr	r3, [pc, #280]	; (801349c <tcp_input+0x28c>)
 8013384:	681c      	ldr	r4, [r3, #0]
 8013386:	4610      	mov	r0, r2
 8013388:	f7fa f86e 	bl	800d468 <lwip_htons>
 801338c:	4603      	mov	r3, r0
 801338e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8013390:	4b42      	ldr	r3, [pc, #264]	; (801349c <tcp_input+0x28c>)
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	685a      	ldr	r2, [r3, #4]
 8013396:	4b41      	ldr	r3, [pc, #260]	; (801349c <tcp_input+0x28c>)
 8013398:	681c      	ldr	r4, [r3, #0]
 801339a:	4610      	mov	r0, r2
 801339c:	f7fa f879 	bl	800d492 <lwip_htonl>
 80133a0:	4603      	mov	r3, r0
 80133a2:	6063      	str	r3, [r4, #4]
 80133a4:	6863      	ldr	r3, [r4, #4]
 80133a6:	4a45      	ldr	r2, [pc, #276]	; (80134bc <tcp_input+0x2ac>)
 80133a8:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80133aa:	4b3c      	ldr	r3, [pc, #240]	; (801349c <tcp_input+0x28c>)
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	689a      	ldr	r2, [r3, #8]
 80133b0:	4b3a      	ldr	r3, [pc, #232]	; (801349c <tcp_input+0x28c>)
 80133b2:	681c      	ldr	r4, [r3, #0]
 80133b4:	4610      	mov	r0, r2
 80133b6:	f7fa f86c 	bl	800d492 <lwip_htonl>
 80133ba:	4603      	mov	r3, r0
 80133bc:	60a3      	str	r3, [r4, #8]
 80133be:	68a3      	ldr	r3, [r4, #8]
 80133c0:	4a3f      	ldr	r2, [pc, #252]	; (80134c0 <tcp_input+0x2b0>)
 80133c2:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80133c4:	4b35      	ldr	r3, [pc, #212]	; (801349c <tcp_input+0x28c>)
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	89db      	ldrh	r3, [r3, #14]
 80133ca:	b29a      	uxth	r2, r3
 80133cc:	4b33      	ldr	r3, [pc, #204]	; (801349c <tcp_input+0x28c>)
 80133ce:	681c      	ldr	r4, [r3, #0]
 80133d0:	4610      	mov	r0, r2
 80133d2:	f7fa f849 	bl	800d468 <lwip_htons>
 80133d6:	4603      	mov	r3, r0
 80133d8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80133da:	4b30      	ldr	r3, [pc, #192]	; (801349c <tcp_input+0x28c>)
 80133dc:	681b      	ldr	r3, [r3, #0]
 80133de:	899b      	ldrh	r3, [r3, #12]
 80133e0:	b29b      	uxth	r3, r3
 80133e2:	4618      	mov	r0, r3
 80133e4:	f7fa f840 	bl	800d468 <lwip_htons>
 80133e8:	4603      	mov	r3, r0
 80133ea:	b2db      	uxtb	r3, r3
 80133ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80133f0:	b2da      	uxtb	r2, r3
 80133f2:	4b34      	ldr	r3, [pc, #208]	; (80134c4 <tcp_input+0x2b4>)
 80133f4:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	891a      	ldrh	r2, [r3, #8]
 80133fa:	4b33      	ldr	r3, [pc, #204]	; (80134c8 <tcp_input+0x2b8>)
 80133fc:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80133fe:	4b31      	ldr	r3, [pc, #196]	; (80134c4 <tcp_input+0x2b4>)
 8013400:	781b      	ldrb	r3, [r3, #0]
 8013402:	f003 0303 	and.w	r3, r3, #3
 8013406:	2b00      	cmp	r3, #0
 8013408:	d00c      	beq.n	8013424 <tcp_input+0x214>
    tcplen++;
 801340a:	4b2f      	ldr	r3, [pc, #188]	; (80134c8 <tcp_input+0x2b8>)
 801340c:	881b      	ldrh	r3, [r3, #0]
 801340e:	3301      	adds	r3, #1
 8013410:	b29a      	uxth	r2, r3
 8013412:	4b2d      	ldr	r3, [pc, #180]	; (80134c8 <tcp_input+0x2b8>)
 8013414:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	891a      	ldrh	r2, [r3, #8]
 801341a:	4b2b      	ldr	r3, [pc, #172]	; (80134c8 <tcp_input+0x2b8>)
 801341c:	881b      	ldrh	r3, [r3, #0]
 801341e:	429a      	cmp	r2, r3
 8013420:	f200 82d7 	bhi.w	80139d2 <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8013424:	2300      	movs	r3, #0
 8013426:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013428:	4b28      	ldr	r3, [pc, #160]	; (80134cc <tcp_input+0x2bc>)
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	61fb      	str	r3, [r7, #28]
 801342e:	e09d      	b.n	801356c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8013430:	69fb      	ldr	r3, [r7, #28]
 8013432:	7d1b      	ldrb	r3, [r3, #20]
 8013434:	2b00      	cmp	r3, #0
 8013436:	d105      	bne.n	8013444 <tcp_input+0x234>
 8013438:	4b15      	ldr	r3, [pc, #84]	; (8013490 <tcp_input+0x280>)
 801343a:	22fb      	movs	r2, #251	; 0xfb
 801343c:	4924      	ldr	r1, [pc, #144]	; (80134d0 <tcp_input+0x2c0>)
 801343e:	4816      	ldr	r0, [pc, #88]	; (8013498 <tcp_input+0x288>)
 8013440:	f005 fc5e 	bl	8018d00 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8013444:	69fb      	ldr	r3, [r7, #28]
 8013446:	7d1b      	ldrb	r3, [r3, #20]
 8013448:	2b0a      	cmp	r3, #10
 801344a:	d105      	bne.n	8013458 <tcp_input+0x248>
 801344c:	4b10      	ldr	r3, [pc, #64]	; (8013490 <tcp_input+0x280>)
 801344e:	22fc      	movs	r2, #252	; 0xfc
 8013450:	4920      	ldr	r1, [pc, #128]	; (80134d4 <tcp_input+0x2c4>)
 8013452:	4811      	ldr	r0, [pc, #68]	; (8013498 <tcp_input+0x288>)
 8013454:	f005 fc54 	bl	8018d00 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8013458:	69fb      	ldr	r3, [r7, #28]
 801345a:	7d1b      	ldrb	r3, [r3, #20]
 801345c:	2b01      	cmp	r3, #1
 801345e:	d105      	bne.n	801346c <tcp_input+0x25c>
 8013460:	4b0b      	ldr	r3, [pc, #44]	; (8013490 <tcp_input+0x280>)
 8013462:	22fd      	movs	r2, #253	; 0xfd
 8013464:	491c      	ldr	r1, [pc, #112]	; (80134d8 <tcp_input+0x2c8>)
 8013466:	480c      	ldr	r0, [pc, #48]	; (8013498 <tcp_input+0x288>)
 8013468:	f005 fc4a 	bl	8018d00 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801346c:	69fb      	ldr	r3, [r7, #28]
 801346e:	7a1b      	ldrb	r3, [r3, #8]
 8013470:	2b00      	cmp	r3, #0
 8013472:	d033      	beq.n	80134dc <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013474:	69fb      	ldr	r3, [r7, #28]
 8013476:	7a1a      	ldrb	r2, [r3, #8]
 8013478:	4b09      	ldr	r3, [pc, #36]	; (80134a0 <tcp_input+0x290>)
 801347a:	685b      	ldr	r3, [r3, #4]
 801347c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013480:	3301      	adds	r3, #1
 8013482:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013484:	429a      	cmp	r2, r3
 8013486:	d029      	beq.n	80134dc <tcp_input+0x2cc>
      prev = pcb;
 8013488:	69fb      	ldr	r3, [r7, #28]
 801348a:	61bb      	str	r3, [r7, #24]
      continue;
 801348c:	e06b      	b.n	8013566 <tcp_input+0x356>
 801348e:	bf00      	nop
 8013490:	0801c974 	.word	0x0801c974
 8013494:	0801c9c4 	.word	0x0801c9c4
 8013498:	0801c9dc 	.word	0x0801c9dc
 801349c:	24004924 	.word	0x24004924
 80134a0:	24005498 	.word	0x24005498
 80134a4:	24004928 	.word	0x24004928
 80134a8:	2400492c 	.word	0x2400492c
 80134ac:	2400492a 	.word	0x2400492a
 80134b0:	0801ca04 	.word	0x0801ca04
 80134b4:	0801ca14 	.word	0x0801ca14
 80134b8:	0801ca20 	.word	0x0801ca20
 80134bc:	24004934 	.word	0x24004934
 80134c0:	24004938 	.word	0x24004938
 80134c4:	24004940 	.word	0x24004940
 80134c8:	2400493e 	.word	0x2400493e
 80134cc:	24008560 	.word	0x24008560
 80134d0:	0801ca40 	.word	0x0801ca40
 80134d4:	0801ca68 	.word	0x0801ca68
 80134d8:	0801ca94 	.word	0x0801ca94
    }

    if (pcb->remote_port == tcphdr->src &&
 80134dc:	69fb      	ldr	r3, [r7, #28]
 80134de:	8b1a      	ldrh	r2, [r3, #24]
 80134e0:	4b94      	ldr	r3, [pc, #592]	; (8013734 <tcp_input+0x524>)
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	881b      	ldrh	r3, [r3, #0]
 80134e6:	b29b      	uxth	r3, r3
 80134e8:	429a      	cmp	r2, r3
 80134ea:	d13a      	bne.n	8013562 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80134ec:	69fb      	ldr	r3, [r7, #28]
 80134ee:	8ada      	ldrh	r2, [r3, #22]
 80134f0:	4b90      	ldr	r3, [pc, #576]	; (8013734 <tcp_input+0x524>)
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	885b      	ldrh	r3, [r3, #2]
 80134f6:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80134f8:	429a      	cmp	r2, r3
 80134fa:	d132      	bne.n	8013562 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80134fc:	69fb      	ldr	r3, [r7, #28]
 80134fe:	685a      	ldr	r2, [r3, #4]
 8013500:	4b8d      	ldr	r3, [pc, #564]	; (8013738 <tcp_input+0x528>)
 8013502:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8013504:	429a      	cmp	r2, r3
 8013506:	d12c      	bne.n	8013562 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013508:	69fb      	ldr	r3, [r7, #28]
 801350a:	681a      	ldr	r2, [r3, #0]
 801350c:	4b8a      	ldr	r3, [pc, #552]	; (8013738 <tcp_input+0x528>)
 801350e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013510:	429a      	cmp	r2, r3
 8013512:	d126      	bne.n	8013562 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8013514:	69fb      	ldr	r3, [r7, #28]
 8013516:	68db      	ldr	r3, [r3, #12]
 8013518:	69fa      	ldr	r2, [r7, #28]
 801351a:	429a      	cmp	r2, r3
 801351c:	d106      	bne.n	801352c <tcp_input+0x31c>
 801351e:	4b87      	ldr	r3, [pc, #540]	; (801373c <tcp_input+0x52c>)
 8013520:	f240 120d 	movw	r2, #269	; 0x10d
 8013524:	4986      	ldr	r1, [pc, #536]	; (8013740 <tcp_input+0x530>)
 8013526:	4887      	ldr	r0, [pc, #540]	; (8013744 <tcp_input+0x534>)
 8013528:	f005 fbea 	bl	8018d00 <iprintf>
      if (prev != NULL) {
 801352c:	69bb      	ldr	r3, [r7, #24]
 801352e:	2b00      	cmp	r3, #0
 8013530:	d00a      	beq.n	8013548 <tcp_input+0x338>
        prev->next = pcb->next;
 8013532:	69fb      	ldr	r3, [r7, #28]
 8013534:	68da      	ldr	r2, [r3, #12]
 8013536:	69bb      	ldr	r3, [r7, #24]
 8013538:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801353a:	4b83      	ldr	r3, [pc, #524]	; (8013748 <tcp_input+0x538>)
 801353c:	681a      	ldr	r2, [r3, #0]
 801353e:	69fb      	ldr	r3, [r7, #28]
 8013540:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8013542:	4a81      	ldr	r2, [pc, #516]	; (8013748 <tcp_input+0x538>)
 8013544:	69fb      	ldr	r3, [r7, #28]
 8013546:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8013548:	69fb      	ldr	r3, [r7, #28]
 801354a:	68db      	ldr	r3, [r3, #12]
 801354c:	69fa      	ldr	r2, [r7, #28]
 801354e:	429a      	cmp	r2, r3
 8013550:	d111      	bne.n	8013576 <tcp_input+0x366>
 8013552:	4b7a      	ldr	r3, [pc, #488]	; (801373c <tcp_input+0x52c>)
 8013554:	f240 1215 	movw	r2, #277	; 0x115
 8013558:	497c      	ldr	r1, [pc, #496]	; (801374c <tcp_input+0x53c>)
 801355a:	487a      	ldr	r0, [pc, #488]	; (8013744 <tcp_input+0x534>)
 801355c:	f005 fbd0 	bl	8018d00 <iprintf>
      break;
 8013560:	e009      	b.n	8013576 <tcp_input+0x366>
    }
    prev = pcb;
 8013562:	69fb      	ldr	r3, [r7, #28]
 8013564:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013566:	69fb      	ldr	r3, [r7, #28]
 8013568:	68db      	ldr	r3, [r3, #12]
 801356a:	61fb      	str	r3, [r7, #28]
 801356c:	69fb      	ldr	r3, [r7, #28]
 801356e:	2b00      	cmp	r3, #0
 8013570:	f47f af5e 	bne.w	8013430 <tcp_input+0x220>
 8013574:	e000      	b.n	8013578 <tcp_input+0x368>
      break;
 8013576:	bf00      	nop
  }

  if (pcb == NULL) {
 8013578:	69fb      	ldr	r3, [r7, #28]
 801357a:	2b00      	cmp	r3, #0
 801357c:	f040 8095 	bne.w	80136aa <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013580:	4b73      	ldr	r3, [pc, #460]	; (8013750 <tcp_input+0x540>)
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	61fb      	str	r3, [r7, #28]
 8013586:	e03f      	b.n	8013608 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8013588:	69fb      	ldr	r3, [r7, #28]
 801358a:	7d1b      	ldrb	r3, [r3, #20]
 801358c:	2b0a      	cmp	r3, #10
 801358e:	d006      	beq.n	801359e <tcp_input+0x38e>
 8013590:	4b6a      	ldr	r3, [pc, #424]	; (801373c <tcp_input+0x52c>)
 8013592:	f240 121f 	movw	r2, #287	; 0x11f
 8013596:	496f      	ldr	r1, [pc, #444]	; (8013754 <tcp_input+0x544>)
 8013598:	486a      	ldr	r0, [pc, #424]	; (8013744 <tcp_input+0x534>)
 801359a:	f005 fbb1 	bl	8018d00 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801359e:	69fb      	ldr	r3, [r7, #28]
 80135a0:	7a1b      	ldrb	r3, [r3, #8]
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d009      	beq.n	80135ba <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80135a6:	69fb      	ldr	r3, [r7, #28]
 80135a8:	7a1a      	ldrb	r2, [r3, #8]
 80135aa:	4b63      	ldr	r3, [pc, #396]	; (8013738 <tcp_input+0x528>)
 80135ac:	685b      	ldr	r3, [r3, #4]
 80135ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80135b2:	3301      	adds	r3, #1
 80135b4:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80135b6:	429a      	cmp	r2, r3
 80135b8:	d122      	bne.n	8013600 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80135ba:	69fb      	ldr	r3, [r7, #28]
 80135bc:	8b1a      	ldrh	r2, [r3, #24]
 80135be:	4b5d      	ldr	r3, [pc, #372]	; (8013734 <tcp_input+0x524>)
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	881b      	ldrh	r3, [r3, #0]
 80135c4:	b29b      	uxth	r3, r3
 80135c6:	429a      	cmp	r2, r3
 80135c8:	d11b      	bne.n	8013602 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80135ca:	69fb      	ldr	r3, [r7, #28]
 80135cc:	8ada      	ldrh	r2, [r3, #22]
 80135ce:	4b59      	ldr	r3, [pc, #356]	; (8013734 <tcp_input+0x524>)
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	885b      	ldrh	r3, [r3, #2]
 80135d4:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80135d6:	429a      	cmp	r2, r3
 80135d8:	d113      	bne.n	8013602 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80135da:	69fb      	ldr	r3, [r7, #28]
 80135dc:	685a      	ldr	r2, [r3, #4]
 80135de:	4b56      	ldr	r3, [pc, #344]	; (8013738 <tcp_input+0x528>)
 80135e0:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80135e2:	429a      	cmp	r2, r3
 80135e4:	d10d      	bne.n	8013602 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80135e6:	69fb      	ldr	r3, [r7, #28]
 80135e8:	681a      	ldr	r2, [r3, #0]
 80135ea:	4b53      	ldr	r3, [pc, #332]	; (8013738 <tcp_input+0x528>)
 80135ec:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80135ee:	429a      	cmp	r2, r3
 80135f0:	d107      	bne.n	8013602 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80135f2:	69f8      	ldr	r0, [r7, #28]
 80135f4:	f000 fb52 	bl	8013c9c <tcp_timewait_input>
        }
        pbuf_free(p);
 80135f8:	6878      	ldr	r0, [r7, #4]
 80135fa:	f7fd fecb 	bl	8011394 <pbuf_free>
        return;
 80135fe:	e1ee      	b.n	80139de <tcp_input+0x7ce>
        continue;
 8013600:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013602:	69fb      	ldr	r3, [r7, #28]
 8013604:	68db      	ldr	r3, [r3, #12]
 8013606:	61fb      	str	r3, [r7, #28]
 8013608:	69fb      	ldr	r3, [r7, #28]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d1bc      	bne.n	8013588 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801360e:	2300      	movs	r3, #0
 8013610:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013612:	4b51      	ldr	r3, [pc, #324]	; (8013758 <tcp_input+0x548>)
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	617b      	str	r3, [r7, #20]
 8013618:	e02a      	b.n	8013670 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801361a:	697b      	ldr	r3, [r7, #20]
 801361c:	7a1b      	ldrb	r3, [r3, #8]
 801361e:	2b00      	cmp	r3, #0
 8013620:	d00c      	beq.n	801363c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013622:	697b      	ldr	r3, [r7, #20]
 8013624:	7a1a      	ldrb	r2, [r3, #8]
 8013626:	4b44      	ldr	r3, [pc, #272]	; (8013738 <tcp_input+0x528>)
 8013628:	685b      	ldr	r3, [r3, #4]
 801362a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801362e:	3301      	adds	r3, #1
 8013630:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013632:	429a      	cmp	r2, r3
 8013634:	d002      	beq.n	801363c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8013636:	697b      	ldr	r3, [r7, #20]
 8013638:	61bb      	str	r3, [r7, #24]
        continue;
 801363a:	e016      	b.n	801366a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801363c:	697b      	ldr	r3, [r7, #20]
 801363e:	8ada      	ldrh	r2, [r3, #22]
 8013640:	4b3c      	ldr	r3, [pc, #240]	; (8013734 <tcp_input+0x524>)
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	885b      	ldrh	r3, [r3, #2]
 8013646:	b29b      	uxth	r3, r3
 8013648:	429a      	cmp	r2, r3
 801364a:	d10c      	bne.n	8013666 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801364c:	697b      	ldr	r3, [r7, #20]
 801364e:	681a      	ldr	r2, [r3, #0]
 8013650:	4b39      	ldr	r3, [pc, #228]	; (8013738 <tcp_input+0x528>)
 8013652:	695b      	ldr	r3, [r3, #20]
 8013654:	429a      	cmp	r2, r3
 8013656:	d00f      	beq.n	8013678 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8013658:	697b      	ldr	r3, [r7, #20]
 801365a:	2b00      	cmp	r3, #0
 801365c:	d00d      	beq.n	801367a <tcp_input+0x46a>
 801365e:	697b      	ldr	r3, [r7, #20]
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	2b00      	cmp	r3, #0
 8013664:	d009      	beq.n	801367a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8013666:	697b      	ldr	r3, [r7, #20]
 8013668:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801366a:	697b      	ldr	r3, [r7, #20]
 801366c:	68db      	ldr	r3, [r3, #12]
 801366e:	617b      	str	r3, [r7, #20]
 8013670:	697b      	ldr	r3, [r7, #20]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d1d1      	bne.n	801361a <tcp_input+0x40a>
 8013676:	e000      	b.n	801367a <tcp_input+0x46a>
            break;
 8013678:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801367a:	697b      	ldr	r3, [r7, #20]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d014      	beq.n	80136aa <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8013680:	69bb      	ldr	r3, [r7, #24]
 8013682:	2b00      	cmp	r3, #0
 8013684:	d00a      	beq.n	801369c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8013686:	697b      	ldr	r3, [r7, #20]
 8013688:	68da      	ldr	r2, [r3, #12]
 801368a:	69bb      	ldr	r3, [r7, #24]
 801368c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801368e:	4b32      	ldr	r3, [pc, #200]	; (8013758 <tcp_input+0x548>)
 8013690:	681a      	ldr	r2, [r3, #0]
 8013692:	697b      	ldr	r3, [r7, #20]
 8013694:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8013696:	4a30      	ldr	r2, [pc, #192]	; (8013758 <tcp_input+0x548>)
 8013698:	697b      	ldr	r3, [r7, #20]
 801369a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 801369c:	6978      	ldr	r0, [r7, #20]
 801369e:	f000 f9ff 	bl	8013aa0 <tcp_listen_input>
      }
      pbuf_free(p);
 80136a2:	6878      	ldr	r0, [r7, #4]
 80136a4:	f7fd fe76 	bl	8011394 <pbuf_free>
      return;
 80136a8:	e199      	b.n	80139de <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80136aa:	69fb      	ldr	r3, [r7, #28]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	f000 8160 	beq.w	8013972 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80136b2:	4b2a      	ldr	r3, [pc, #168]	; (801375c <tcp_input+0x54c>)
 80136b4:	2200      	movs	r2, #0
 80136b6:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	891a      	ldrh	r2, [r3, #8]
 80136bc:	4b27      	ldr	r3, [pc, #156]	; (801375c <tcp_input+0x54c>)
 80136be:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80136c0:	4a26      	ldr	r2, [pc, #152]	; (801375c <tcp_input+0x54c>)
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80136c6:	4b1b      	ldr	r3, [pc, #108]	; (8013734 <tcp_input+0x524>)
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	4a24      	ldr	r2, [pc, #144]	; (801375c <tcp_input+0x54c>)
 80136cc:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80136ce:	4b24      	ldr	r3, [pc, #144]	; (8013760 <tcp_input+0x550>)
 80136d0:	2200      	movs	r2, #0
 80136d2:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80136d4:	4b23      	ldr	r3, [pc, #140]	; (8013764 <tcp_input+0x554>)
 80136d6:	2200      	movs	r2, #0
 80136d8:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80136da:	4b23      	ldr	r3, [pc, #140]	; (8013768 <tcp_input+0x558>)
 80136dc:	2200      	movs	r2, #0
 80136de:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80136e0:	4b22      	ldr	r3, [pc, #136]	; (801376c <tcp_input+0x55c>)
 80136e2:	781b      	ldrb	r3, [r3, #0]
 80136e4:	f003 0308 	and.w	r3, r3, #8
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d006      	beq.n	80136fa <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	7b5b      	ldrb	r3, [r3, #13]
 80136f0:	f043 0301 	orr.w	r3, r3, #1
 80136f4:	b2da      	uxtb	r2, r3
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80136fa:	69fb      	ldr	r3, [r7, #28]
 80136fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d038      	beq.n	8013774 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013702:	69f8      	ldr	r0, [r7, #28]
 8013704:	f7ff f940 	bl	8012988 <tcp_process_refused_data>
 8013708:	4603      	mov	r3, r0
 801370a:	f113 0f0d 	cmn.w	r3, #13
 801370e:	d007      	beq.n	8013720 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013710:	69fb      	ldr	r3, [r7, #28]
 8013712:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013714:	2b00      	cmp	r3, #0
 8013716:	d02d      	beq.n	8013774 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013718:	4b15      	ldr	r3, [pc, #84]	; (8013770 <tcp_input+0x560>)
 801371a:	881b      	ldrh	r3, [r3, #0]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d029      	beq.n	8013774 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8013720:	69fb      	ldr	r3, [r7, #28]
 8013722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8013724:	2b00      	cmp	r3, #0
 8013726:	f040 8104 	bne.w	8013932 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801372a:	69f8      	ldr	r0, [r7, #28]
 801372c:	f003 f9ce 	bl	8016acc <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8013730:	e0ff      	b.n	8013932 <tcp_input+0x722>
 8013732:	bf00      	nop
 8013734:	24004924 	.word	0x24004924
 8013738:	24005498 	.word	0x24005498
 801373c:	0801c974 	.word	0x0801c974
 8013740:	0801cabc 	.word	0x0801cabc
 8013744:	0801c9dc 	.word	0x0801c9dc
 8013748:	24008560 	.word	0x24008560
 801374c:	0801cae8 	.word	0x0801cae8
 8013750:	24008570 	.word	0x24008570
 8013754:	0801cb14 	.word	0x0801cb14
 8013758:	24008568 	.word	0x24008568
 801375c:	24004914 	.word	0x24004914
 8013760:	24004944 	.word	0x24004944
 8013764:	24004941 	.word	0x24004941
 8013768:	2400493c 	.word	0x2400493c
 801376c:	24004940 	.word	0x24004940
 8013770:	2400493e 	.word	0x2400493e
      }
    }
    tcp_input_pcb = pcb;
 8013774:	4a9b      	ldr	r2, [pc, #620]	; (80139e4 <tcp_input+0x7d4>)
 8013776:	69fb      	ldr	r3, [r7, #28]
 8013778:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801377a:	69f8      	ldr	r0, [r7, #28]
 801377c:	f000 fb0a 	bl	8013d94 <tcp_process>
 8013780:	4603      	mov	r3, r0
 8013782:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8013784:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013788:	f113 0f0d 	cmn.w	r3, #13
 801378c:	f000 80d3 	beq.w	8013936 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8013790:	4b95      	ldr	r3, [pc, #596]	; (80139e8 <tcp_input+0x7d8>)
 8013792:	781b      	ldrb	r3, [r3, #0]
 8013794:	f003 0308 	and.w	r3, r3, #8
 8013798:	2b00      	cmp	r3, #0
 801379a:	d015      	beq.n	80137c8 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801379c:	69fb      	ldr	r3, [r7, #28]
 801379e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d008      	beq.n	80137b8 <tcp_input+0x5a8>
 80137a6:	69fb      	ldr	r3, [r7, #28]
 80137a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80137ac:	69fa      	ldr	r2, [r7, #28]
 80137ae:	6912      	ldr	r2, [r2, #16]
 80137b0:	f06f 010d 	mvn.w	r1, #13
 80137b4:	4610      	mov	r0, r2
 80137b6:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80137b8:	69f9      	ldr	r1, [r7, #28]
 80137ba:	488c      	ldr	r0, [pc, #560]	; (80139ec <tcp_input+0x7dc>)
 80137bc:	f7ff fbb0 	bl	8012f20 <tcp_pcb_remove>
        tcp_free(pcb);
 80137c0:	69f8      	ldr	r0, [r7, #28]
 80137c2:	f7fe f9a9 	bl	8011b18 <tcp_free>
 80137c6:	e0c1      	b.n	801394c <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 80137c8:	2300      	movs	r3, #0
 80137ca:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80137cc:	4b88      	ldr	r3, [pc, #544]	; (80139f0 <tcp_input+0x7e0>)
 80137ce:	881b      	ldrh	r3, [r3, #0]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d01d      	beq.n	8013810 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80137d4:	4b86      	ldr	r3, [pc, #536]	; (80139f0 <tcp_input+0x7e0>)
 80137d6:	881b      	ldrh	r3, [r3, #0]
 80137d8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80137da:	69fb      	ldr	r3, [r7, #28]
 80137dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d00a      	beq.n	80137fa <tcp_input+0x5ea>
 80137e4:	69fb      	ldr	r3, [r7, #28]
 80137e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80137ea:	69fa      	ldr	r2, [r7, #28]
 80137ec:	6910      	ldr	r0, [r2, #16]
 80137ee:	89fa      	ldrh	r2, [r7, #14]
 80137f0:	69f9      	ldr	r1, [r7, #28]
 80137f2:	4798      	blx	r3
 80137f4:	4603      	mov	r3, r0
 80137f6:	74fb      	strb	r3, [r7, #19]
 80137f8:	e001      	b.n	80137fe <tcp_input+0x5ee>
 80137fa:	2300      	movs	r3, #0
 80137fc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80137fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013802:	f113 0f0d 	cmn.w	r3, #13
 8013806:	f000 8098 	beq.w	801393a <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 801380a:	4b79      	ldr	r3, [pc, #484]	; (80139f0 <tcp_input+0x7e0>)
 801380c:	2200      	movs	r2, #0
 801380e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8013810:	69f8      	ldr	r0, [r7, #28]
 8013812:	f000 f905 	bl	8013a20 <tcp_input_delayed_close>
 8013816:	4603      	mov	r3, r0
 8013818:	2b00      	cmp	r3, #0
 801381a:	f040 8090 	bne.w	801393e <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801381e:	4b75      	ldr	r3, [pc, #468]	; (80139f4 <tcp_input+0x7e4>)
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	2b00      	cmp	r3, #0
 8013824:	d041      	beq.n	80138aa <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8013826:	69fb      	ldr	r3, [r7, #28]
 8013828:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801382a:	2b00      	cmp	r3, #0
 801382c:	d006      	beq.n	801383c <tcp_input+0x62c>
 801382e:	4b72      	ldr	r3, [pc, #456]	; (80139f8 <tcp_input+0x7e8>)
 8013830:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8013834:	4971      	ldr	r1, [pc, #452]	; (80139fc <tcp_input+0x7ec>)
 8013836:	4872      	ldr	r0, [pc, #456]	; (8013a00 <tcp_input+0x7f0>)
 8013838:	f005 fa62 	bl	8018d00 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801383c:	69fb      	ldr	r3, [r7, #28]
 801383e:	8b5b      	ldrh	r3, [r3, #26]
 8013840:	f003 0310 	and.w	r3, r3, #16
 8013844:	2b00      	cmp	r3, #0
 8013846:	d008      	beq.n	801385a <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8013848:	4b6a      	ldr	r3, [pc, #424]	; (80139f4 <tcp_input+0x7e4>)
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	4618      	mov	r0, r3
 801384e:	f7fd fda1 	bl	8011394 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8013852:	69f8      	ldr	r0, [r7, #28]
 8013854:	f7fe fc40 	bl	80120d8 <tcp_abort>
            goto aborted;
 8013858:	e078      	b.n	801394c <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801385a:	69fb      	ldr	r3, [r7, #28]
 801385c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013860:	2b00      	cmp	r3, #0
 8013862:	d00c      	beq.n	801387e <tcp_input+0x66e>
 8013864:	69fb      	ldr	r3, [r7, #28]
 8013866:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801386a:	69fb      	ldr	r3, [r7, #28]
 801386c:	6918      	ldr	r0, [r3, #16]
 801386e:	4b61      	ldr	r3, [pc, #388]	; (80139f4 <tcp_input+0x7e4>)
 8013870:	681a      	ldr	r2, [r3, #0]
 8013872:	2300      	movs	r3, #0
 8013874:	69f9      	ldr	r1, [r7, #28]
 8013876:	47a0      	blx	r4
 8013878:	4603      	mov	r3, r0
 801387a:	74fb      	strb	r3, [r7, #19]
 801387c:	e008      	b.n	8013890 <tcp_input+0x680>
 801387e:	4b5d      	ldr	r3, [pc, #372]	; (80139f4 <tcp_input+0x7e4>)
 8013880:	681a      	ldr	r2, [r3, #0]
 8013882:	2300      	movs	r3, #0
 8013884:	69f9      	ldr	r1, [r7, #28]
 8013886:	2000      	movs	r0, #0
 8013888:	f7ff f952 	bl	8012b30 <tcp_recv_null>
 801388c:	4603      	mov	r3, r0
 801388e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8013890:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013894:	f113 0f0d 	cmn.w	r3, #13
 8013898:	d053      	beq.n	8013942 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801389a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d003      	beq.n	80138aa <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80138a2:	4b54      	ldr	r3, [pc, #336]	; (80139f4 <tcp_input+0x7e4>)
 80138a4:	681a      	ldr	r2, [r3, #0]
 80138a6:	69fb      	ldr	r3, [r7, #28]
 80138a8:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80138aa:	4b4f      	ldr	r3, [pc, #316]	; (80139e8 <tcp_input+0x7d8>)
 80138ac:	781b      	ldrb	r3, [r3, #0]
 80138ae:	f003 0320 	and.w	r3, r3, #32
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d030      	beq.n	8013918 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 80138b6:	69fb      	ldr	r3, [r7, #28]
 80138b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d009      	beq.n	80138d2 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80138be:	69fb      	ldr	r3, [r7, #28]
 80138c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80138c2:	7b5a      	ldrb	r2, [r3, #13]
 80138c4:	69fb      	ldr	r3, [r7, #28]
 80138c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80138c8:	f042 0220 	orr.w	r2, r2, #32
 80138cc:	b2d2      	uxtb	r2, r2
 80138ce:	735a      	strb	r2, [r3, #13]
 80138d0:	e022      	b.n	8013918 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80138d2:	69fb      	ldr	r3, [r7, #28]
 80138d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80138d6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80138da:	d005      	beq.n	80138e8 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 80138dc:	69fb      	ldr	r3, [r7, #28]
 80138de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80138e0:	3301      	adds	r3, #1
 80138e2:	b29a      	uxth	r2, r3
 80138e4:	69fb      	ldr	r3, [r7, #28]
 80138e6:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80138e8:	69fb      	ldr	r3, [r7, #28]
 80138ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d00b      	beq.n	801390a <tcp_input+0x6fa>
 80138f2:	69fb      	ldr	r3, [r7, #28]
 80138f4:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80138f8:	69fb      	ldr	r3, [r7, #28]
 80138fa:	6918      	ldr	r0, [r3, #16]
 80138fc:	2300      	movs	r3, #0
 80138fe:	2200      	movs	r2, #0
 8013900:	69f9      	ldr	r1, [r7, #28]
 8013902:	47a0      	blx	r4
 8013904:	4603      	mov	r3, r0
 8013906:	74fb      	strb	r3, [r7, #19]
 8013908:	e001      	b.n	801390e <tcp_input+0x6fe>
 801390a:	2300      	movs	r3, #0
 801390c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801390e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013912:	f113 0f0d 	cmn.w	r3, #13
 8013916:	d016      	beq.n	8013946 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013918:	4b32      	ldr	r3, [pc, #200]	; (80139e4 <tcp_input+0x7d4>)
 801391a:	2200      	movs	r2, #0
 801391c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801391e:	69f8      	ldr	r0, [r7, #28]
 8013920:	f000 f87e 	bl	8013a20 <tcp_input_delayed_close>
 8013924:	4603      	mov	r3, r0
 8013926:	2b00      	cmp	r3, #0
 8013928:	d10f      	bne.n	801394a <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801392a:	69f8      	ldr	r0, [r7, #28]
 801392c:	f002 fab6 	bl	8015e9c <tcp_output>
 8013930:	e00c      	b.n	801394c <tcp_input+0x73c>
        goto aborted;
 8013932:	bf00      	nop
 8013934:	e00a      	b.n	801394c <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013936:	bf00      	nop
 8013938:	e008      	b.n	801394c <tcp_input+0x73c>
              goto aborted;
 801393a:	bf00      	nop
 801393c:	e006      	b.n	801394c <tcp_input+0x73c>
          goto aborted;
 801393e:	bf00      	nop
 8013940:	e004      	b.n	801394c <tcp_input+0x73c>
            goto aborted;
 8013942:	bf00      	nop
 8013944:	e002      	b.n	801394c <tcp_input+0x73c>
              goto aborted;
 8013946:	bf00      	nop
 8013948:	e000      	b.n	801394c <tcp_input+0x73c>
          goto aborted;
 801394a:	bf00      	nop
    tcp_input_pcb = NULL;
 801394c:	4b25      	ldr	r3, [pc, #148]	; (80139e4 <tcp_input+0x7d4>)
 801394e:	2200      	movs	r2, #0
 8013950:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8013952:	4b28      	ldr	r3, [pc, #160]	; (80139f4 <tcp_input+0x7e4>)
 8013954:	2200      	movs	r2, #0
 8013956:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8013958:	4b2a      	ldr	r3, [pc, #168]	; (8013a04 <tcp_input+0x7f4>)
 801395a:	685b      	ldr	r3, [r3, #4]
 801395c:	2b00      	cmp	r3, #0
 801395e:	d03d      	beq.n	80139dc <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 8013960:	4b28      	ldr	r3, [pc, #160]	; (8013a04 <tcp_input+0x7f4>)
 8013962:	685b      	ldr	r3, [r3, #4]
 8013964:	4618      	mov	r0, r3
 8013966:	f7fd fd15 	bl	8011394 <pbuf_free>
      inseg.p = NULL;
 801396a:	4b26      	ldr	r3, [pc, #152]	; (8013a04 <tcp_input+0x7f4>)
 801396c:	2200      	movs	r2, #0
 801396e:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8013970:	e034      	b.n	80139dc <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8013972:	4b25      	ldr	r3, [pc, #148]	; (8013a08 <tcp_input+0x7f8>)
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	899b      	ldrh	r3, [r3, #12]
 8013978:	b29b      	uxth	r3, r3
 801397a:	4618      	mov	r0, r3
 801397c:	f7f9 fd74 	bl	800d468 <lwip_htons>
 8013980:	4603      	mov	r3, r0
 8013982:	b2db      	uxtb	r3, r3
 8013984:	f003 0304 	and.w	r3, r3, #4
 8013988:	2b00      	cmp	r3, #0
 801398a:	d118      	bne.n	80139be <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801398c:	4b1f      	ldr	r3, [pc, #124]	; (8013a0c <tcp_input+0x7fc>)
 801398e:	6819      	ldr	r1, [r3, #0]
 8013990:	4b1f      	ldr	r3, [pc, #124]	; (8013a10 <tcp_input+0x800>)
 8013992:	881b      	ldrh	r3, [r3, #0]
 8013994:	461a      	mov	r2, r3
 8013996:	4b1f      	ldr	r3, [pc, #124]	; (8013a14 <tcp_input+0x804>)
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801399c:	4b1a      	ldr	r3, [pc, #104]	; (8013a08 <tcp_input+0x7f8>)
 801399e:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80139a0:	885b      	ldrh	r3, [r3, #2]
 80139a2:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80139a4:	4a18      	ldr	r2, [pc, #96]	; (8013a08 <tcp_input+0x7f8>)
 80139a6:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80139a8:	8812      	ldrh	r2, [r2, #0]
 80139aa:	b292      	uxth	r2, r2
 80139ac:	9202      	str	r2, [sp, #8]
 80139ae:	9301      	str	r3, [sp, #4]
 80139b0:	4b19      	ldr	r3, [pc, #100]	; (8013a18 <tcp_input+0x808>)
 80139b2:	9300      	str	r3, [sp, #0]
 80139b4:	4b19      	ldr	r3, [pc, #100]	; (8013a1c <tcp_input+0x80c>)
 80139b6:	4602      	mov	r2, r0
 80139b8:	2000      	movs	r0, #0
 80139ba:	f003 f835 	bl	8016a28 <tcp_rst>
    pbuf_free(p);
 80139be:	6878      	ldr	r0, [r7, #4]
 80139c0:	f7fd fce8 	bl	8011394 <pbuf_free>
  return;
 80139c4:	e00a      	b.n	80139dc <tcp_input+0x7cc>
    goto dropped;
 80139c6:	bf00      	nop
 80139c8:	e004      	b.n	80139d4 <tcp_input+0x7c4>
dropped:
 80139ca:	bf00      	nop
 80139cc:	e002      	b.n	80139d4 <tcp_input+0x7c4>
      goto dropped;
 80139ce:	bf00      	nop
 80139d0:	e000      	b.n	80139d4 <tcp_input+0x7c4>
      goto dropped;
 80139d2:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80139d4:	6878      	ldr	r0, [r7, #4]
 80139d6:	f7fd fcdd 	bl	8011394 <pbuf_free>
 80139da:	e000      	b.n	80139de <tcp_input+0x7ce>
  return;
 80139dc:	bf00      	nop
}
 80139de:	3724      	adds	r7, #36	; 0x24
 80139e0:	46bd      	mov	sp, r7
 80139e2:	bd90      	pop	{r4, r7, pc}
 80139e4:	24008574 	.word	0x24008574
 80139e8:	24004941 	.word	0x24004941
 80139ec:	24008560 	.word	0x24008560
 80139f0:	2400493c 	.word	0x2400493c
 80139f4:	24004944 	.word	0x24004944
 80139f8:	0801c974 	.word	0x0801c974
 80139fc:	0801cb44 	.word	0x0801cb44
 8013a00:	0801c9dc 	.word	0x0801c9dc
 8013a04:	24004914 	.word	0x24004914
 8013a08:	24004924 	.word	0x24004924
 8013a0c:	24004938 	.word	0x24004938
 8013a10:	2400493e 	.word	0x2400493e
 8013a14:	24004934 	.word	0x24004934
 8013a18:	240054a8 	.word	0x240054a8
 8013a1c:	240054ac 	.word	0x240054ac

08013a20 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	b082      	sub	sp, #8
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d106      	bne.n	8013a3c <tcp_input_delayed_close+0x1c>
 8013a2e:	4b17      	ldr	r3, [pc, #92]	; (8013a8c <tcp_input_delayed_close+0x6c>)
 8013a30:	f240 225a 	movw	r2, #602	; 0x25a
 8013a34:	4916      	ldr	r1, [pc, #88]	; (8013a90 <tcp_input_delayed_close+0x70>)
 8013a36:	4817      	ldr	r0, [pc, #92]	; (8013a94 <tcp_input_delayed_close+0x74>)
 8013a38:	f005 f962 	bl	8018d00 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8013a3c:	4b16      	ldr	r3, [pc, #88]	; (8013a98 <tcp_input_delayed_close+0x78>)
 8013a3e:	781b      	ldrb	r3, [r3, #0]
 8013a40:	f003 0310 	and.w	r3, r3, #16
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d01c      	beq.n	8013a82 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	8b5b      	ldrh	r3, [r3, #26]
 8013a4c:	f003 0310 	and.w	r3, r3, #16
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d10d      	bne.n	8013a70 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d008      	beq.n	8013a70 <tcp_input_delayed_close+0x50>
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013a64:	687a      	ldr	r2, [r7, #4]
 8013a66:	6912      	ldr	r2, [r2, #16]
 8013a68:	f06f 010e 	mvn.w	r1, #14
 8013a6c:	4610      	mov	r0, r2
 8013a6e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013a70:	6879      	ldr	r1, [r7, #4]
 8013a72:	480a      	ldr	r0, [pc, #40]	; (8013a9c <tcp_input_delayed_close+0x7c>)
 8013a74:	f7ff fa54 	bl	8012f20 <tcp_pcb_remove>
    tcp_free(pcb);
 8013a78:	6878      	ldr	r0, [r7, #4]
 8013a7a:	f7fe f84d 	bl	8011b18 <tcp_free>
    return 1;
 8013a7e:	2301      	movs	r3, #1
 8013a80:	e000      	b.n	8013a84 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8013a82:	2300      	movs	r3, #0
}
 8013a84:	4618      	mov	r0, r3
 8013a86:	3708      	adds	r7, #8
 8013a88:	46bd      	mov	sp, r7
 8013a8a:	bd80      	pop	{r7, pc}
 8013a8c:	0801c974 	.word	0x0801c974
 8013a90:	0801cb60 	.word	0x0801cb60
 8013a94:	0801c9dc 	.word	0x0801c9dc
 8013a98:	24004941 	.word	0x24004941
 8013a9c:	24008560 	.word	0x24008560

08013aa0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8013aa0:	b590      	push	{r4, r7, lr}
 8013aa2:	b08b      	sub	sp, #44	; 0x2c
 8013aa4:	af04      	add	r7, sp, #16
 8013aa6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013aa8:	4b6f      	ldr	r3, [pc, #444]	; (8013c68 <tcp_listen_input+0x1c8>)
 8013aaa:	781b      	ldrb	r3, [r3, #0]
 8013aac:	f003 0304 	and.w	r3, r3, #4
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	f040 80d3 	bne.w	8013c5c <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d106      	bne.n	8013aca <tcp_listen_input+0x2a>
 8013abc:	4b6b      	ldr	r3, [pc, #428]	; (8013c6c <tcp_listen_input+0x1cc>)
 8013abe:	f240 2281 	movw	r2, #641	; 0x281
 8013ac2:	496b      	ldr	r1, [pc, #428]	; (8013c70 <tcp_listen_input+0x1d0>)
 8013ac4:	486b      	ldr	r0, [pc, #428]	; (8013c74 <tcp_listen_input+0x1d4>)
 8013ac6:	f005 f91b 	bl	8018d00 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013aca:	4b67      	ldr	r3, [pc, #412]	; (8013c68 <tcp_listen_input+0x1c8>)
 8013acc:	781b      	ldrb	r3, [r3, #0]
 8013ace:	f003 0310 	and.w	r3, r3, #16
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d019      	beq.n	8013b0a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013ad6:	4b68      	ldr	r3, [pc, #416]	; (8013c78 <tcp_listen_input+0x1d8>)
 8013ad8:	6819      	ldr	r1, [r3, #0]
 8013ada:	4b68      	ldr	r3, [pc, #416]	; (8013c7c <tcp_listen_input+0x1dc>)
 8013adc:	881b      	ldrh	r3, [r3, #0]
 8013ade:	461a      	mov	r2, r3
 8013ae0:	4b67      	ldr	r3, [pc, #412]	; (8013c80 <tcp_listen_input+0x1e0>)
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013ae6:	4b67      	ldr	r3, [pc, #412]	; (8013c84 <tcp_listen_input+0x1e4>)
 8013ae8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013aea:	885b      	ldrh	r3, [r3, #2]
 8013aec:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013aee:	4a65      	ldr	r2, [pc, #404]	; (8013c84 <tcp_listen_input+0x1e4>)
 8013af0:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013af2:	8812      	ldrh	r2, [r2, #0]
 8013af4:	b292      	uxth	r2, r2
 8013af6:	9202      	str	r2, [sp, #8]
 8013af8:	9301      	str	r3, [sp, #4]
 8013afa:	4b63      	ldr	r3, [pc, #396]	; (8013c88 <tcp_listen_input+0x1e8>)
 8013afc:	9300      	str	r3, [sp, #0]
 8013afe:	4b63      	ldr	r3, [pc, #396]	; (8013c8c <tcp_listen_input+0x1ec>)
 8013b00:	4602      	mov	r2, r0
 8013b02:	6878      	ldr	r0, [r7, #4]
 8013b04:	f002 ff90 	bl	8016a28 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013b08:	e0aa      	b.n	8013c60 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8013b0a:	4b57      	ldr	r3, [pc, #348]	; (8013c68 <tcp_listen_input+0x1c8>)
 8013b0c:	781b      	ldrb	r3, [r3, #0]
 8013b0e:	f003 0302 	and.w	r3, r3, #2
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	f000 80a4 	beq.w	8013c60 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	7d5b      	ldrb	r3, [r3, #21]
 8013b1c:	4618      	mov	r0, r3
 8013b1e:	f7ff f92b 	bl	8012d78 <tcp_alloc>
 8013b22:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8013b24:	697b      	ldr	r3, [r7, #20]
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d111      	bne.n	8013b4e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	699b      	ldr	r3, [r3, #24]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d00a      	beq.n	8013b48 <tcp_listen_input+0xa8>
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	699b      	ldr	r3, [r3, #24]
 8013b36:	687a      	ldr	r2, [r7, #4]
 8013b38:	6910      	ldr	r0, [r2, #16]
 8013b3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013b3e:	2100      	movs	r1, #0
 8013b40:	4798      	blx	r3
 8013b42:	4603      	mov	r3, r0
 8013b44:	73bb      	strb	r3, [r7, #14]
      return;
 8013b46:	e08c      	b.n	8013c62 <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013b48:	23f0      	movs	r3, #240	; 0xf0
 8013b4a:	73bb      	strb	r3, [r7, #14]
      return;
 8013b4c:	e089      	b.n	8013c62 <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8013b4e:	4b50      	ldr	r3, [pc, #320]	; (8013c90 <tcp_listen_input+0x1f0>)
 8013b50:	695a      	ldr	r2, [r3, #20]
 8013b52:	697b      	ldr	r3, [r7, #20]
 8013b54:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8013b56:	4b4e      	ldr	r3, [pc, #312]	; (8013c90 <tcp_listen_input+0x1f0>)
 8013b58:	691a      	ldr	r2, [r3, #16]
 8013b5a:	697b      	ldr	r3, [r7, #20]
 8013b5c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	8ada      	ldrh	r2, [r3, #22]
 8013b62:	697b      	ldr	r3, [r7, #20]
 8013b64:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8013b66:	4b47      	ldr	r3, [pc, #284]	; (8013c84 <tcp_listen_input+0x1e4>)
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	881b      	ldrh	r3, [r3, #0]
 8013b6c:	b29a      	uxth	r2, r3
 8013b6e:	697b      	ldr	r3, [r7, #20]
 8013b70:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8013b72:	697b      	ldr	r3, [r7, #20]
 8013b74:	2203      	movs	r2, #3
 8013b76:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8013b78:	4b41      	ldr	r3, [pc, #260]	; (8013c80 <tcp_listen_input+0x1e0>)
 8013b7a:	681b      	ldr	r3, [r3, #0]
 8013b7c:	1c5a      	adds	r2, r3, #1
 8013b7e:	697b      	ldr	r3, [r7, #20]
 8013b80:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8013b82:	697b      	ldr	r3, [r7, #20]
 8013b84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013b86:	697b      	ldr	r3, [r7, #20]
 8013b88:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8013b8a:	6978      	ldr	r0, [r7, #20]
 8013b8c:	f7ff fa5c 	bl	8013048 <tcp_next_iss>
 8013b90:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8013b92:	697b      	ldr	r3, [r7, #20]
 8013b94:	693a      	ldr	r2, [r7, #16]
 8013b96:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8013b98:	697b      	ldr	r3, [r7, #20]
 8013b9a:	693a      	ldr	r2, [r7, #16]
 8013b9c:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8013b9e:	697b      	ldr	r3, [r7, #20]
 8013ba0:	693a      	ldr	r2, [r7, #16]
 8013ba2:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8013ba4:	697b      	ldr	r3, [r7, #20]
 8013ba6:	693a      	ldr	r2, [r7, #16]
 8013ba8:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8013baa:	4b35      	ldr	r3, [pc, #212]	; (8013c80 <tcp_listen_input+0x1e0>)
 8013bac:	681b      	ldr	r3, [r3, #0]
 8013bae:	1e5a      	subs	r2, r3, #1
 8013bb0:	697b      	ldr	r3, [r7, #20]
 8013bb2:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	691a      	ldr	r2, [r3, #16]
 8013bb8:	697b      	ldr	r3, [r7, #20]
 8013bba:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8013bbc:	697b      	ldr	r3, [r7, #20]
 8013bbe:	687a      	ldr	r2, [r7, #4]
 8013bc0:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	7a5b      	ldrb	r3, [r3, #9]
 8013bc6:	f003 030c 	and.w	r3, r3, #12
 8013bca:	b2da      	uxtb	r2, r3
 8013bcc:	697b      	ldr	r3, [r7, #20]
 8013bce:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	7a1a      	ldrb	r2, [r3, #8]
 8013bd4:	697b      	ldr	r3, [r7, #20]
 8013bd6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8013bd8:	4b2e      	ldr	r3, [pc, #184]	; (8013c94 <tcp_listen_input+0x1f4>)
 8013bda:	681a      	ldr	r2, [r3, #0]
 8013bdc:	697b      	ldr	r3, [r7, #20]
 8013bde:	60da      	str	r2, [r3, #12]
 8013be0:	4a2c      	ldr	r2, [pc, #176]	; (8013c94 <tcp_listen_input+0x1f4>)
 8013be2:	697b      	ldr	r3, [r7, #20]
 8013be4:	6013      	str	r3, [r2, #0]
 8013be6:	f003 fa7f 	bl	80170e8 <tcp_timer_needed>
 8013bea:	4b2b      	ldr	r3, [pc, #172]	; (8013c98 <tcp_listen_input+0x1f8>)
 8013bec:	2201      	movs	r2, #1
 8013bee:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8013bf0:	6978      	ldr	r0, [r7, #20]
 8013bf2:	f001 fd8f 	bl	8015714 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8013bf6:	4b23      	ldr	r3, [pc, #140]	; (8013c84 <tcp_listen_input+0x1e4>)
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	89db      	ldrh	r3, [r3, #14]
 8013bfc:	b29a      	uxth	r2, r3
 8013bfe:	697b      	ldr	r3, [r7, #20]
 8013c00:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8013c04:	697b      	ldr	r3, [r7, #20]
 8013c06:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013c0a:	697b      	ldr	r3, [r7, #20]
 8013c0c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8013c10:	697b      	ldr	r3, [r7, #20]
 8013c12:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8013c14:	697b      	ldr	r3, [r7, #20]
 8013c16:	3304      	adds	r3, #4
 8013c18:	4618      	mov	r0, r3
 8013c1a:	f7fa fefd 	bl	800ea18 <ip4_route>
 8013c1e:	4601      	mov	r1, r0
 8013c20:	697b      	ldr	r3, [r7, #20]
 8013c22:	3304      	adds	r3, #4
 8013c24:	461a      	mov	r2, r3
 8013c26:	4620      	mov	r0, r4
 8013c28:	f7ff fa34 	bl	8013094 <tcp_eff_send_mss_netif>
 8013c2c:	4603      	mov	r3, r0
 8013c2e:	461a      	mov	r2, r3
 8013c30:	697b      	ldr	r3, [r7, #20]
 8013c32:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8013c34:	2112      	movs	r1, #18
 8013c36:	6978      	ldr	r0, [r7, #20]
 8013c38:	f002 f842 	bl	8015cc0 <tcp_enqueue_flags>
 8013c3c:	4603      	mov	r3, r0
 8013c3e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8013c40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d004      	beq.n	8013c52 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8013c48:	2100      	movs	r1, #0
 8013c4a:	6978      	ldr	r0, [r7, #20]
 8013c4c:	f7fe f986 	bl	8011f5c <tcp_abandon>
      return;
 8013c50:	e007      	b.n	8013c62 <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8013c52:	6978      	ldr	r0, [r7, #20]
 8013c54:	f002 f922 	bl	8015e9c <tcp_output>
  return;
 8013c58:	bf00      	nop
 8013c5a:	e001      	b.n	8013c60 <tcp_listen_input+0x1c0>
    return;
 8013c5c:	bf00      	nop
 8013c5e:	e000      	b.n	8013c62 <tcp_listen_input+0x1c2>
  return;
 8013c60:	bf00      	nop
}
 8013c62:	371c      	adds	r7, #28
 8013c64:	46bd      	mov	sp, r7
 8013c66:	bd90      	pop	{r4, r7, pc}
 8013c68:	24004940 	.word	0x24004940
 8013c6c:	0801c974 	.word	0x0801c974
 8013c70:	0801cb88 	.word	0x0801cb88
 8013c74:	0801c9dc 	.word	0x0801c9dc
 8013c78:	24004938 	.word	0x24004938
 8013c7c:	2400493e 	.word	0x2400493e
 8013c80:	24004934 	.word	0x24004934
 8013c84:	24004924 	.word	0x24004924
 8013c88:	240054a8 	.word	0x240054a8
 8013c8c:	240054ac 	.word	0x240054ac
 8013c90:	24005498 	.word	0x24005498
 8013c94:	24008560 	.word	0x24008560
 8013c98:	2400855c 	.word	0x2400855c

08013c9c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b086      	sub	sp, #24
 8013ca0:	af04      	add	r7, sp, #16
 8013ca2:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013ca4:	4b30      	ldr	r3, [pc, #192]	; (8013d68 <tcp_timewait_input+0xcc>)
 8013ca6:	781b      	ldrb	r3, [r3, #0]
 8013ca8:	f003 0304 	and.w	r3, r3, #4
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d154      	bne.n	8013d5a <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	d106      	bne.n	8013cc4 <tcp_timewait_input+0x28>
 8013cb6:	4b2d      	ldr	r3, [pc, #180]	; (8013d6c <tcp_timewait_input+0xd0>)
 8013cb8:	f240 22ee 	movw	r2, #750	; 0x2ee
 8013cbc:	492c      	ldr	r1, [pc, #176]	; (8013d70 <tcp_timewait_input+0xd4>)
 8013cbe:	482d      	ldr	r0, [pc, #180]	; (8013d74 <tcp_timewait_input+0xd8>)
 8013cc0:	f005 f81e 	bl	8018d00 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8013cc4:	4b28      	ldr	r3, [pc, #160]	; (8013d68 <tcp_timewait_input+0xcc>)
 8013cc6:	781b      	ldrb	r3, [r3, #0]
 8013cc8:	f003 0302 	and.w	r3, r3, #2
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d02a      	beq.n	8013d26 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8013cd0:	4b29      	ldr	r3, [pc, #164]	; (8013d78 <tcp_timewait_input+0xdc>)
 8013cd2:	681a      	ldr	r2, [r3, #0]
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013cd8:	1ad3      	subs	r3, r2, r3
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	db2d      	blt.n	8013d3a <tcp_timewait_input+0x9e>
 8013cde:	4b26      	ldr	r3, [pc, #152]	; (8013d78 <tcp_timewait_input+0xdc>)
 8013ce0:	681a      	ldr	r2, [r3, #0]
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ce6:	6879      	ldr	r1, [r7, #4]
 8013ce8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013cea:	440b      	add	r3, r1
 8013cec:	1ad3      	subs	r3, r2, r3
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	dc23      	bgt.n	8013d3a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013cf2:	4b22      	ldr	r3, [pc, #136]	; (8013d7c <tcp_timewait_input+0xe0>)
 8013cf4:	6819      	ldr	r1, [r3, #0]
 8013cf6:	4b22      	ldr	r3, [pc, #136]	; (8013d80 <tcp_timewait_input+0xe4>)
 8013cf8:	881b      	ldrh	r3, [r3, #0]
 8013cfa:	461a      	mov	r2, r3
 8013cfc:	4b1e      	ldr	r3, [pc, #120]	; (8013d78 <tcp_timewait_input+0xdc>)
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013d02:	4b20      	ldr	r3, [pc, #128]	; (8013d84 <tcp_timewait_input+0xe8>)
 8013d04:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013d06:	885b      	ldrh	r3, [r3, #2]
 8013d08:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013d0a:	4a1e      	ldr	r2, [pc, #120]	; (8013d84 <tcp_timewait_input+0xe8>)
 8013d0c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013d0e:	8812      	ldrh	r2, [r2, #0]
 8013d10:	b292      	uxth	r2, r2
 8013d12:	9202      	str	r2, [sp, #8]
 8013d14:	9301      	str	r3, [sp, #4]
 8013d16:	4b1c      	ldr	r3, [pc, #112]	; (8013d88 <tcp_timewait_input+0xec>)
 8013d18:	9300      	str	r3, [sp, #0]
 8013d1a:	4b1c      	ldr	r3, [pc, #112]	; (8013d8c <tcp_timewait_input+0xf0>)
 8013d1c:	4602      	mov	r2, r0
 8013d1e:	6878      	ldr	r0, [r7, #4]
 8013d20:	f002 fe82 	bl	8016a28 <tcp_rst>
      return;
 8013d24:	e01c      	b.n	8013d60 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8013d26:	4b10      	ldr	r3, [pc, #64]	; (8013d68 <tcp_timewait_input+0xcc>)
 8013d28:	781b      	ldrb	r3, [r3, #0]
 8013d2a:	f003 0301 	and.w	r3, r3, #1
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d003      	beq.n	8013d3a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8013d32:	4b17      	ldr	r3, [pc, #92]	; (8013d90 <tcp_timewait_input+0xf4>)
 8013d34:	681a      	ldr	r2, [r3, #0]
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8013d3a:	4b11      	ldr	r3, [pc, #68]	; (8013d80 <tcp_timewait_input+0xe4>)
 8013d3c:	881b      	ldrh	r3, [r3, #0]
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	d00d      	beq.n	8013d5e <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	8b5b      	ldrh	r3, [r3, #26]
 8013d46:	f043 0302 	orr.w	r3, r3, #2
 8013d4a:	b29a      	uxth	r2, r3
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013d50:	6878      	ldr	r0, [r7, #4]
 8013d52:	f002 f8a3 	bl	8015e9c <tcp_output>
  }
  return;
 8013d56:	bf00      	nop
 8013d58:	e001      	b.n	8013d5e <tcp_timewait_input+0xc2>
    return;
 8013d5a:	bf00      	nop
 8013d5c:	e000      	b.n	8013d60 <tcp_timewait_input+0xc4>
  return;
 8013d5e:	bf00      	nop
}
 8013d60:	3708      	adds	r7, #8
 8013d62:	46bd      	mov	sp, r7
 8013d64:	bd80      	pop	{r7, pc}
 8013d66:	bf00      	nop
 8013d68:	24004940 	.word	0x24004940
 8013d6c:	0801c974 	.word	0x0801c974
 8013d70:	0801cba8 	.word	0x0801cba8
 8013d74:	0801c9dc 	.word	0x0801c9dc
 8013d78:	24004934 	.word	0x24004934
 8013d7c:	24004938 	.word	0x24004938
 8013d80:	2400493e 	.word	0x2400493e
 8013d84:	24004924 	.word	0x24004924
 8013d88:	240054a8 	.word	0x240054a8
 8013d8c:	240054ac 	.word	0x240054ac
 8013d90:	24008564 	.word	0x24008564

08013d94 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8013d94:	b590      	push	{r4, r7, lr}
 8013d96:	b08d      	sub	sp, #52	; 0x34
 8013d98:	af04      	add	r7, sp, #16
 8013d9a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8013d9c:	2300      	movs	r3, #0
 8013d9e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013da0:	2300      	movs	r3, #0
 8013da2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d106      	bne.n	8013db8 <tcp_process+0x24>
 8013daa:	4ba5      	ldr	r3, [pc, #660]	; (8014040 <tcp_process+0x2ac>)
 8013dac:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8013db0:	49a4      	ldr	r1, [pc, #656]	; (8014044 <tcp_process+0x2b0>)
 8013db2:	48a5      	ldr	r0, [pc, #660]	; (8014048 <tcp_process+0x2b4>)
 8013db4:	f004 ffa4 	bl	8018d00 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8013db8:	4ba4      	ldr	r3, [pc, #656]	; (801404c <tcp_process+0x2b8>)
 8013dba:	781b      	ldrb	r3, [r3, #0]
 8013dbc:	f003 0304 	and.w	r3, r3, #4
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d04e      	beq.n	8013e62 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	7d1b      	ldrb	r3, [r3, #20]
 8013dc8:	2b02      	cmp	r3, #2
 8013dca:	d108      	bne.n	8013dde <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013dd0:	4b9f      	ldr	r3, [pc, #636]	; (8014050 <tcp_process+0x2bc>)
 8013dd2:	681b      	ldr	r3, [r3, #0]
 8013dd4:	429a      	cmp	r2, r3
 8013dd6:	d123      	bne.n	8013e20 <tcp_process+0x8c>
        acceptable = 1;
 8013dd8:	2301      	movs	r3, #1
 8013dda:	76fb      	strb	r3, [r7, #27]
 8013ddc:	e020      	b.n	8013e20 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013de2:	4b9c      	ldr	r3, [pc, #624]	; (8014054 <tcp_process+0x2c0>)
 8013de4:	681b      	ldr	r3, [r3, #0]
 8013de6:	429a      	cmp	r2, r3
 8013de8:	d102      	bne.n	8013df0 <tcp_process+0x5c>
        acceptable = 1;
 8013dea:	2301      	movs	r3, #1
 8013dec:	76fb      	strb	r3, [r7, #27]
 8013dee:	e017      	b.n	8013e20 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013df0:	4b98      	ldr	r3, [pc, #608]	; (8014054 <tcp_process+0x2c0>)
 8013df2:	681a      	ldr	r2, [r3, #0]
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013df8:	1ad3      	subs	r3, r2, r3
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	db10      	blt.n	8013e20 <tcp_process+0x8c>
 8013dfe:	4b95      	ldr	r3, [pc, #596]	; (8014054 <tcp_process+0x2c0>)
 8013e00:	681a      	ldr	r2, [r3, #0]
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e06:	6879      	ldr	r1, [r7, #4]
 8013e08:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013e0a:	440b      	add	r3, r1
 8013e0c:	1ad3      	subs	r3, r2, r3
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	dc06      	bgt.n	8013e20 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	8b5b      	ldrh	r3, [r3, #26]
 8013e16:	f043 0302 	orr.w	r3, r3, #2
 8013e1a:	b29a      	uxth	r2, r3
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8013e20:	7efb      	ldrb	r3, [r7, #27]
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d01b      	beq.n	8013e5e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	7d1b      	ldrb	r3, [r3, #20]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d106      	bne.n	8013e3c <tcp_process+0xa8>
 8013e2e:	4b84      	ldr	r3, [pc, #528]	; (8014040 <tcp_process+0x2ac>)
 8013e30:	f44f 724e 	mov.w	r2, #824	; 0x338
 8013e34:	4988      	ldr	r1, [pc, #544]	; (8014058 <tcp_process+0x2c4>)
 8013e36:	4884      	ldr	r0, [pc, #528]	; (8014048 <tcp_process+0x2b4>)
 8013e38:	f004 ff62 	bl	8018d00 <iprintf>
      recv_flags |= TF_RESET;
 8013e3c:	4b87      	ldr	r3, [pc, #540]	; (801405c <tcp_process+0x2c8>)
 8013e3e:	781b      	ldrb	r3, [r3, #0]
 8013e40:	f043 0308 	orr.w	r3, r3, #8
 8013e44:	b2da      	uxtb	r2, r3
 8013e46:	4b85      	ldr	r3, [pc, #532]	; (801405c <tcp_process+0x2c8>)
 8013e48:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	8b5b      	ldrh	r3, [r3, #26]
 8013e4e:	f023 0301 	bic.w	r3, r3, #1
 8013e52:	b29a      	uxth	r2, r3
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8013e58:	f06f 030d 	mvn.w	r3, #13
 8013e5c:	e37a      	b.n	8014554 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8013e5e:	2300      	movs	r3, #0
 8013e60:	e378      	b.n	8014554 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8013e62:	4b7a      	ldr	r3, [pc, #488]	; (801404c <tcp_process+0x2b8>)
 8013e64:	781b      	ldrb	r3, [r3, #0]
 8013e66:	f003 0302 	and.w	r3, r3, #2
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d010      	beq.n	8013e90 <tcp_process+0xfc>
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	7d1b      	ldrb	r3, [r3, #20]
 8013e72:	2b02      	cmp	r3, #2
 8013e74:	d00c      	beq.n	8013e90 <tcp_process+0xfc>
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	7d1b      	ldrb	r3, [r3, #20]
 8013e7a:	2b03      	cmp	r3, #3
 8013e7c:	d008      	beq.n	8013e90 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	8b5b      	ldrh	r3, [r3, #26]
 8013e82:	f043 0302 	orr.w	r3, r3, #2
 8013e86:	b29a      	uxth	r2, r3
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8013e8c:	2300      	movs	r3, #0
 8013e8e:	e361      	b.n	8014554 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	8b5b      	ldrh	r3, [r3, #26]
 8013e94:	f003 0310 	and.w	r3, r3, #16
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d103      	bne.n	8013ea4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8013e9c:	4b70      	ldr	r3, [pc, #448]	; (8014060 <tcp_process+0x2cc>)
 8013e9e:	681a      	ldr	r2, [r3, #0]
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	2200      	movs	r2, #0
 8013ea8:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	2200      	movs	r2, #0
 8013eb0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8013eb4:	6878      	ldr	r0, [r7, #4]
 8013eb6:	f001 fc2d 	bl	8015714 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	7d1b      	ldrb	r3, [r3, #20]
 8013ebe:	3b02      	subs	r3, #2
 8013ec0:	2b07      	cmp	r3, #7
 8013ec2:	f200 8337 	bhi.w	8014534 <tcp_process+0x7a0>
 8013ec6:	a201      	add	r2, pc, #4	; (adr r2, 8013ecc <tcp_process+0x138>)
 8013ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ecc:	08013eed 	.word	0x08013eed
 8013ed0:	0801411d 	.word	0x0801411d
 8013ed4:	08014295 	.word	0x08014295
 8013ed8:	080142bf 	.word	0x080142bf
 8013edc:	080143e3 	.word	0x080143e3
 8013ee0:	08014295 	.word	0x08014295
 8013ee4:	0801446f 	.word	0x0801446f
 8013ee8:	080144ff 	.word	0x080144ff
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8013eec:	4b57      	ldr	r3, [pc, #348]	; (801404c <tcp_process+0x2b8>)
 8013eee:	781b      	ldrb	r3, [r3, #0]
 8013ef0:	f003 0310 	and.w	r3, r3, #16
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	f000 80e4 	beq.w	80140c2 <tcp_process+0x32e>
 8013efa:	4b54      	ldr	r3, [pc, #336]	; (801404c <tcp_process+0x2b8>)
 8013efc:	781b      	ldrb	r3, [r3, #0]
 8013efe:	f003 0302 	and.w	r3, r3, #2
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	f000 80dd 	beq.w	80140c2 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013f0c:	1c5a      	adds	r2, r3, #1
 8013f0e:	4b50      	ldr	r3, [pc, #320]	; (8014050 <tcp_process+0x2bc>)
 8013f10:	681b      	ldr	r3, [r3, #0]
 8013f12:	429a      	cmp	r2, r3
 8013f14:	f040 80d5 	bne.w	80140c2 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013f18:	4b4e      	ldr	r3, [pc, #312]	; (8014054 <tcp_process+0x2c0>)
 8013f1a:	681b      	ldr	r3, [r3, #0]
 8013f1c:	1c5a      	adds	r2, r3, #1
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8013f2a:	4b49      	ldr	r3, [pc, #292]	; (8014050 <tcp_process+0x2bc>)
 8013f2c:	681a      	ldr	r2, [r3, #0]
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8013f32:	4b4c      	ldr	r3, [pc, #304]	; (8014064 <tcp_process+0x2d0>)
 8013f34:	681b      	ldr	r3, [r3, #0]
 8013f36:	89db      	ldrh	r3, [r3, #14]
 8013f38:	b29a      	uxth	r2, r3
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8013f4c:	4b41      	ldr	r3, [pc, #260]	; (8014054 <tcp_process+0x2c0>)
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	1e5a      	subs	r2, r3, #1
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	2204      	movs	r2, #4
 8013f5a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	3304      	adds	r3, #4
 8013f64:	4618      	mov	r0, r3
 8013f66:	f7fa fd57 	bl	800ea18 <ip4_route>
 8013f6a:	4601      	mov	r1, r0
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	3304      	adds	r3, #4
 8013f70:	461a      	mov	r2, r3
 8013f72:	4620      	mov	r0, r4
 8013f74:	f7ff f88e 	bl	8013094 <tcp_eff_send_mss_netif>
 8013f78:	4603      	mov	r3, r0
 8013f7a:	461a      	mov	r2, r3
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f84:	009a      	lsls	r2, r3, #2
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f8a:	005b      	lsls	r3, r3, #1
 8013f8c:	f241 111c 	movw	r1, #4380	; 0x111c
 8013f90:	428b      	cmp	r3, r1
 8013f92:	bf38      	it	cc
 8013f94:	460b      	movcc	r3, r1
 8013f96:	429a      	cmp	r2, r3
 8013f98:	d204      	bcs.n	8013fa4 <tcp_process+0x210>
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f9e:	009b      	lsls	r3, r3, #2
 8013fa0:	b29b      	uxth	r3, r3
 8013fa2:	e00d      	b.n	8013fc0 <tcp_process+0x22c>
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013fa8:	005b      	lsls	r3, r3, #1
 8013faa:	f241 121c 	movw	r2, #4380	; 0x111c
 8013fae:	4293      	cmp	r3, r2
 8013fb0:	d904      	bls.n	8013fbc <tcp_process+0x228>
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013fb6:	005b      	lsls	r3, r3, #1
 8013fb8:	b29b      	uxth	r3, r3
 8013fba:	e001      	b.n	8013fc0 <tcp_process+0x22c>
 8013fbc:	f241 131c 	movw	r3, #4380	; 0x111c
 8013fc0:	687a      	ldr	r2, [r7, #4]
 8013fc2:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d106      	bne.n	8013fde <tcp_process+0x24a>
 8013fd0:	4b1b      	ldr	r3, [pc, #108]	; (8014040 <tcp_process+0x2ac>)
 8013fd2:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8013fd6:	4924      	ldr	r1, [pc, #144]	; (8014068 <tcp_process+0x2d4>)
 8013fd8:	481b      	ldr	r0, [pc, #108]	; (8014048 <tcp_process+0x2b4>)
 8013fda:	f004 fe91 	bl	8018d00 <iprintf>
        --pcb->snd_queuelen;
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013fe4:	3b01      	subs	r3, #1
 8013fe6:	b29a      	uxth	r2, r3
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013ff2:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8013ff4:	69fb      	ldr	r3, [r7, #28]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d111      	bne.n	801401e <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ffe:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8014000:	69fb      	ldr	r3, [r7, #28]
 8014002:	2b00      	cmp	r3, #0
 8014004:	d106      	bne.n	8014014 <tcp_process+0x280>
 8014006:	4b0e      	ldr	r3, [pc, #56]	; (8014040 <tcp_process+0x2ac>)
 8014008:	f44f 725d 	mov.w	r2, #884	; 0x374
 801400c:	4917      	ldr	r1, [pc, #92]	; (801406c <tcp_process+0x2d8>)
 801400e:	480e      	ldr	r0, [pc, #56]	; (8014048 <tcp_process+0x2b4>)
 8014010:	f004 fe76 	bl	8018d00 <iprintf>
          pcb->unsent = rseg->next;
 8014014:	69fb      	ldr	r3, [r7, #28]
 8014016:	681a      	ldr	r2, [r3, #0]
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	66da      	str	r2, [r3, #108]	; 0x6c
 801401c:	e003      	b.n	8014026 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 801401e:	69fb      	ldr	r3, [r7, #28]
 8014020:	681a      	ldr	r2, [r3, #0]
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8014026:	69f8      	ldr	r0, [r7, #28]
 8014028:	f7fe fd3e 	bl	8012aa8 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014030:	2b00      	cmp	r3, #0
 8014032:	d11d      	bne.n	8014070 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801403a:	861a      	strh	r2, [r3, #48]	; 0x30
 801403c:	e01f      	b.n	801407e <tcp_process+0x2ea>
 801403e:	bf00      	nop
 8014040:	0801c974 	.word	0x0801c974
 8014044:	0801cbc8 	.word	0x0801cbc8
 8014048:	0801c9dc 	.word	0x0801c9dc
 801404c:	24004940 	.word	0x24004940
 8014050:	24004938 	.word	0x24004938
 8014054:	24004934 	.word	0x24004934
 8014058:	0801cbe4 	.word	0x0801cbe4
 801405c:	24004941 	.word	0x24004941
 8014060:	24008564 	.word	0x24008564
 8014064:	24004924 	.word	0x24004924
 8014068:	0801cc04 	.word	0x0801cc04
 801406c:	0801cc1c 	.word	0x0801cc1c
        } else {
          pcb->rtime = 0;
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	2200      	movs	r2, #0
 8014074:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	2200      	movs	r2, #0
 801407a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014084:	2b00      	cmp	r3, #0
 8014086:	d00a      	beq.n	801409e <tcp_process+0x30a>
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801408e:	687a      	ldr	r2, [r7, #4]
 8014090:	6910      	ldr	r0, [r2, #16]
 8014092:	2200      	movs	r2, #0
 8014094:	6879      	ldr	r1, [r7, #4]
 8014096:	4798      	blx	r3
 8014098:	4603      	mov	r3, r0
 801409a:	76bb      	strb	r3, [r7, #26]
 801409c:	e001      	b.n	80140a2 <tcp_process+0x30e>
 801409e:	2300      	movs	r3, #0
 80140a0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80140a2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80140a6:	f113 0f0d 	cmn.w	r3, #13
 80140aa:	d102      	bne.n	80140b2 <tcp_process+0x31e>
          return ERR_ABRT;
 80140ac:	f06f 030c 	mvn.w	r3, #12
 80140b0:	e250      	b.n	8014554 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	8b5b      	ldrh	r3, [r3, #26]
 80140b6:	f043 0302 	orr.w	r3, r3, #2
 80140ba:	b29a      	uxth	r2, r3
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80140c0:	e23a      	b.n	8014538 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80140c2:	4b9d      	ldr	r3, [pc, #628]	; (8014338 <tcp_process+0x5a4>)
 80140c4:	781b      	ldrb	r3, [r3, #0]
 80140c6:	f003 0310 	and.w	r3, r3, #16
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	f000 8234 	beq.w	8014538 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80140d0:	4b9a      	ldr	r3, [pc, #616]	; (801433c <tcp_process+0x5a8>)
 80140d2:	6819      	ldr	r1, [r3, #0]
 80140d4:	4b9a      	ldr	r3, [pc, #616]	; (8014340 <tcp_process+0x5ac>)
 80140d6:	881b      	ldrh	r3, [r3, #0]
 80140d8:	461a      	mov	r2, r3
 80140da:	4b9a      	ldr	r3, [pc, #616]	; (8014344 <tcp_process+0x5b0>)
 80140dc:	681b      	ldr	r3, [r3, #0]
 80140de:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80140e0:	4b99      	ldr	r3, [pc, #612]	; (8014348 <tcp_process+0x5b4>)
 80140e2:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80140e4:	885b      	ldrh	r3, [r3, #2]
 80140e6:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80140e8:	4a97      	ldr	r2, [pc, #604]	; (8014348 <tcp_process+0x5b4>)
 80140ea:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80140ec:	8812      	ldrh	r2, [r2, #0]
 80140ee:	b292      	uxth	r2, r2
 80140f0:	9202      	str	r2, [sp, #8]
 80140f2:	9301      	str	r3, [sp, #4]
 80140f4:	4b95      	ldr	r3, [pc, #596]	; (801434c <tcp_process+0x5b8>)
 80140f6:	9300      	str	r3, [sp, #0]
 80140f8:	4b95      	ldr	r3, [pc, #596]	; (8014350 <tcp_process+0x5bc>)
 80140fa:	4602      	mov	r2, r0
 80140fc:	6878      	ldr	r0, [r7, #4]
 80140fe:	f002 fc93 	bl	8016a28 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014108:	2b05      	cmp	r3, #5
 801410a:	f200 8215 	bhi.w	8014538 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	2200      	movs	r2, #0
 8014112:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8014114:	6878      	ldr	r0, [r7, #4]
 8014116:	f002 fa51 	bl	80165bc <tcp_rexmit_rto>
      break;
 801411a:	e20d      	b.n	8014538 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801411c:	4b86      	ldr	r3, [pc, #536]	; (8014338 <tcp_process+0x5a4>)
 801411e:	781b      	ldrb	r3, [r3, #0]
 8014120:	f003 0310 	and.w	r3, r3, #16
 8014124:	2b00      	cmp	r3, #0
 8014126:	f000 80a1 	beq.w	801426c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801412a:	4b84      	ldr	r3, [pc, #528]	; (801433c <tcp_process+0x5a8>)
 801412c:	681a      	ldr	r2, [r3, #0]
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014132:	1ad3      	subs	r3, r2, r3
 8014134:	3b01      	subs	r3, #1
 8014136:	2b00      	cmp	r3, #0
 8014138:	db7e      	blt.n	8014238 <tcp_process+0x4a4>
 801413a:	4b80      	ldr	r3, [pc, #512]	; (801433c <tcp_process+0x5a8>)
 801413c:	681a      	ldr	r2, [r3, #0]
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014142:	1ad3      	subs	r3, r2, r3
 8014144:	2b00      	cmp	r3, #0
 8014146:	dc77      	bgt.n	8014238 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	2204      	movs	r2, #4
 801414c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014152:	2b00      	cmp	r3, #0
 8014154:	d102      	bne.n	801415c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8014156:	23fa      	movs	r3, #250	; 0xfa
 8014158:	76bb      	strb	r3, [r7, #26]
 801415a:	e01d      	b.n	8014198 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014160:	699b      	ldr	r3, [r3, #24]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d106      	bne.n	8014174 <tcp_process+0x3e0>
 8014166:	4b7b      	ldr	r3, [pc, #492]	; (8014354 <tcp_process+0x5c0>)
 8014168:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801416c:	497a      	ldr	r1, [pc, #488]	; (8014358 <tcp_process+0x5c4>)
 801416e:	487b      	ldr	r0, [pc, #492]	; (801435c <tcp_process+0x5c8>)
 8014170:	f004 fdc6 	bl	8018d00 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014178:	699b      	ldr	r3, [r3, #24]
 801417a:	2b00      	cmp	r3, #0
 801417c:	d00a      	beq.n	8014194 <tcp_process+0x400>
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014182:	699b      	ldr	r3, [r3, #24]
 8014184:	687a      	ldr	r2, [r7, #4]
 8014186:	6910      	ldr	r0, [r2, #16]
 8014188:	2200      	movs	r2, #0
 801418a:	6879      	ldr	r1, [r7, #4]
 801418c:	4798      	blx	r3
 801418e:	4603      	mov	r3, r0
 8014190:	76bb      	strb	r3, [r7, #26]
 8014192:	e001      	b.n	8014198 <tcp_process+0x404>
 8014194:	23f0      	movs	r3, #240	; 0xf0
 8014196:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8014198:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801419c:	2b00      	cmp	r3, #0
 801419e:	d00a      	beq.n	80141b6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80141a0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80141a4:	f113 0f0d 	cmn.w	r3, #13
 80141a8:	d002      	beq.n	80141b0 <tcp_process+0x41c>
              tcp_abort(pcb);
 80141aa:	6878      	ldr	r0, [r7, #4]
 80141ac:	f7fd ff94 	bl	80120d8 <tcp_abort>
            }
            return ERR_ABRT;
 80141b0:	f06f 030c 	mvn.w	r3, #12
 80141b4:	e1ce      	b.n	8014554 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80141b6:	6878      	ldr	r0, [r7, #4]
 80141b8:	f000 fae0 	bl	801477c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80141bc:	4b68      	ldr	r3, [pc, #416]	; (8014360 <tcp_process+0x5cc>)
 80141be:	881b      	ldrh	r3, [r3, #0]
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d005      	beq.n	80141d0 <tcp_process+0x43c>
            recv_acked--;
 80141c4:	4b66      	ldr	r3, [pc, #408]	; (8014360 <tcp_process+0x5cc>)
 80141c6:	881b      	ldrh	r3, [r3, #0]
 80141c8:	3b01      	subs	r3, #1
 80141ca:	b29a      	uxth	r2, r3
 80141cc:	4b64      	ldr	r3, [pc, #400]	; (8014360 <tcp_process+0x5cc>)
 80141ce:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80141d0:	687b      	ldr	r3, [r7, #4]
 80141d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80141d4:	009a      	lsls	r2, r3, #2
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80141da:	005b      	lsls	r3, r3, #1
 80141dc:	f241 111c 	movw	r1, #4380	; 0x111c
 80141e0:	428b      	cmp	r3, r1
 80141e2:	bf38      	it	cc
 80141e4:	460b      	movcc	r3, r1
 80141e6:	429a      	cmp	r2, r3
 80141e8:	d204      	bcs.n	80141f4 <tcp_process+0x460>
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80141ee:	009b      	lsls	r3, r3, #2
 80141f0:	b29b      	uxth	r3, r3
 80141f2:	e00d      	b.n	8014210 <tcp_process+0x47c>
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80141f8:	005b      	lsls	r3, r3, #1
 80141fa:	f241 121c 	movw	r2, #4380	; 0x111c
 80141fe:	4293      	cmp	r3, r2
 8014200:	d904      	bls.n	801420c <tcp_process+0x478>
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014206:	005b      	lsls	r3, r3, #1
 8014208:	b29b      	uxth	r3, r3
 801420a:	e001      	b.n	8014210 <tcp_process+0x47c>
 801420c:	f241 131c 	movw	r3, #4380	; 0x111c
 8014210:	687a      	ldr	r2, [r7, #4]
 8014212:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8014216:	4b53      	ldr	r3, [pc, #332]	; (8014364 <tcp_process+0x5d0>)
 8014218:	781b      	ldrb	r3, [r3, #0]
 801421a:	f003 0320 	and.w	r3, r3, #32
 801421e:	2b00      	cmp	r3, #0
 8014220:	d037      	beq.n	8014292 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	8b5b      	ldrh	r3, [r3, #26]
 8014226:	f043 0302 	orr.w	r3, r3, #2
 801422a:	b29a      	uxth	r2, r3
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	2207      	movs	r2, #7
 8014234:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8014236:	e02c      	b.n	8014292 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014238:	4b40      	ldr	r3, [pc, #256]	; (801433c <tcp_process+0x5a8>)
 801423a:	6819      	ldr	r1, [r3, #0]
 801423c:	4b40      	ldr	r3, [pc, #256]	; (8014340 <tcp_process+0x5ac>)
 801423e:	881b      	ldrh	r3, [r3, #0]
 8014240:	461a      	mov	r2, r3
 8014242:	4b40      	ldr	r3, [pc, #256]	; (8014344 <tcp_process+0x5b0>)
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014248:	4b3f      	ldr	r3, [pc, #252]	; (8014348 <tcp_process+0x5b4>)
 801424a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801424c:	885b      	ldrh	r3, [r3, #2]
 801424e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014250:	4a3d      	ldr	r2, [pc, #244]	; (8014348 <tcp_process+0x5b4>)
 8014252:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014254:	8812      	ldrh	r2, [r2, #0]
 8014256:	b292      	uxth	r2, r2
 8014258:	9202      	str	r2, [sp, #8]
 801425a:	9301      	str	r3, [sp, #4]
 801425c:	4b3b      	ldr	r3, [pc, #236]	; (801434c <tcp_process+0x5b8>)
 801425e:	9300      	str	r3, [sp, #0]
 8014260:	4b3b      	ldr	r3, [pc, #236]	; (8014350 <tcp_process+0x5bc>)
 8014262:	4602      	mov	r2, r0
 8014264:	6878      	ldr	r0, [r7, #4]
 8014266:	f002 fbdf 	bl	8016a28 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801426a:	e167      	b.n	801453c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801426c:	4b32      	ldr	r3, [pc, #200]	; (8014338 <tcp_process+0x5a4>)
 801426e:	781b      	ldrb	r3, [r3, #0]
 8014270:	f003 0302 	and.w	r3, r3, #2
 8014274:	2b00      	cmp	r3, #0
 8014276:	f000 8161 	beq.w	801453c <tcp_process+0x7a8>
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801427e:	1e5a      	subs	r2, r3, #1
 8014280:	4b30      	ldr	r3, [pc, #192]	; (8014344 <tcp_process+0x5b0>)
 8014282:	681b      	ldr	r3, [r3, #0]
 8014284:	429a      	cmp	r2, r3
 8014286:	f040 8159 	bne.w	801453c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801428a:	6878      	ldr	r0, [r7, #4]
 801428c:	f002 f9b8 	bl	8016600 <tcp_rexmit>
      break;
 8014290:	e154      	b.n	801453c <tcp_process+0x7a8>
 8014292:	e153      	b.n	801453c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8014294:	6878      	ldr	r0, [r7, #4]
 8014296:	f000 fa71 	bl	801477c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801429a:	4b32      	ldr	r3, [pc, #200]	; (8014364 <tcp_process+0x5d0>)
 801429c:	781b      	ldrb	r3, [r3, #0]
 801429e:	f003 0320 	and.w	r3, r3, #32
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	f000 814c 	beq.w	8014540 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	8b5b      	ldrh	r3, [r3, #26]
 80142ac:	f043 0302 	orr.w	r3, r3, #2
 80142b0:	b29a      	uxth	r2, r3
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	2207      	movs	r2, #7
 80142ba:	751a      	strb	r2, [r3, #20]
      }
      break;
 80142bc:	e140      	b.n	8014540 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80142be:	6878      	ldr	r0, [r7, #4]
 80142c0:	f000 fa5c 	bl	801477c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80142c4:	4b27      	ldr	r3, [pc, #156]	; (8014364 <tcp_process+0x5d0>)
 80142c6:	781b      	ldrb	r3, [r3, #0]
 80142c8:	f003 0320 	and.w	r3, r3, #32
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d071      	beq.n	80143b4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80142d0:	4b19      	ldr	r3, [pc, #100]	; (8014338 <tcp_process+0x5a4>)
 80142d2:	781b      	ldrb	r3, [r3, #0]
 80142d4:	f003 0310 	and.w	r3, r3, #16
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d060      	beq.n	801439e <tcp_process+0x60a>
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80142e0:	4b16      	ldr	r3, [pc, #88]	; (801433c <tcp_process+0x5a8>)
 80142e2:	681b      	ldr	r3, [r3, #0]
 80142e4:	429a      	cmp	r2, r3
 80142e6:	d15a      	bne.n	801439e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d156      	bne.n	801439e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	8b5b      	ldrh	r3, [r3, #26]
 80142f4:	f043 0302 	orr.w	r3, r3, #2
 80142f8:	b29a      	uxth	r2, r3
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80142fe:	6878      	ldr	r0, [r7, #4]
 8014300:	f7fe fdbe 	bl	8012e80 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8014304:	4b18      	ldr	r3, [pc, #96]	; (8014368 <tcp_process+0x5d4>)
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	687a      	ldr	r2, [r7, #4]
 801430a:	429a      	cmp	r2, r3
 801430c:	d105      	bne.n	801431a <tcp_process+0x586>
 801430e:	4b16      	ldr	r3, [pc, #88]	; (8014368 <tcp_process+0x5d4>)
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	68db      	ldr	r3, [r3, #12]
 8014314:	4a14      	ldr	r2, [pc, #80]	; (8014368 <tcp_process+0x5d4>)
 8014316:	6013      	str	r3, [r2, #0]
 8014318:	e02e      	b.n	8014378 <tcp_process+0x5e4>
 801431a:	4b13      	ldr	r3, [pc, #76]	; (8014368 <tcp_process+0x5d4>)
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	617b      	str	r3, [r7, #20]
 8014320:	e027      	b.n	8014372 <tcp_process+0x5de>
 8014322:	697b      	ldr	r3, [r7, #20]
 8014324:	68db      	ldr	r3, [r3, #12]
 8014326:	687a      	ldr	r2, [r7, #4]
 8014328:	429a      	cmp	r2, r3
 801432a:	d11f      	bne.n	801436c <tcp_process+0x5d8>
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	68da      	ldr	r2, [r3, #12]
 8014330:	697b      	ldr	r3, [r7, #20]
 8014332:	60da      	str	r2, [r3, #12]
 8014334:	e020      	b.n	8014378 <tcp_process+0x5e4>
 8014336:	bf00      	nop
 8014338:	24004940 	.word	0x24004940
 801433c:	24004938 	.word	0x24004938
 8014340:	2400493e 	.word	0x2400493e
 8014344:	24004934 	.word	0x24004934
 8014348:	24004924 	.word	0x24004924
 801434c:	240054a8 	.word	0x240054a8
 8014350:	240054ac 	.word	0x240054ac
 8014354:	0801c974 	.word	0x0801c974
 8014358:	0801cc30 	.word	0x0801cc30
 801435c:	0801c9dc 	.word	0x0801c9dc
 8014360:	2400493c 	.word	0x2400493c
 8014364:	24004941 	.word	0x24004941
 8014368:	24008560 	.word	0x24008560
 801436c:	697b      	ldr	r3, [r7, #20]
 801436e:	68db      	ldr	r3, [r3, #12]
 8014370:	617b      	str	r3, [r7, #20]
 8014372:	697b      	ldr	r3, [r7, #20]
 8014374:	2b00      	cmp	r3, #0
 8014376:	d1d4      	bne.n	8014322 <tcp_process+0x58e>
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	2200      	movs	r2, #0
 801437c:	60da      	str	r2, [r3, #12]
 801437e:	4b77      	ldr	r3, [pc, #476]	; (801455c <tcp_process+0x7c8>)
 8014380:	2201      	movs	r2, #1
 8014382:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	220a      	movs	r2, #10
 8014388:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801438a:	4b75      	ldr	r3, [pc, #468]	; (8014560 <tcp_process+0x7cc>)
 801438c:	681a      	ldr	r2, [r3, #0]
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	60da      	str	r2, [r3, #12]
 8014392:	4a73      	ldr	r2, [pc, #460]	; (8014560 <tcp_process+0x7cc>)
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	6013      	str	r3, [r2, #0]
 8014398:	f002 fea6 	bl	80170e8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801439c:	e0d2      	b.n	8014544 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	8b5b      	ldrh	r3, [r3, #26]
 80143a2:	f043 0302 	orr.w	r3, r3, #2
 80143a6:	b29a      	uxth	r2, r3
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	2208      	movs	r2, #8
 80143b0:	751a      	strb	r2, [r3, #20]
      break;
 80143b2:	e0c7      	b.n	8014544 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80143b4:	4b6b      	ldr	r3, [pc, #428]	; (8014564 <tcp_process+0x7d0>)
 80143b6:	781b      	ldrb	r3, [r3, #0]
 80143b8:	f003 0310 	and.w	r3, r3, #16
 80143bc:	2b00      	cmp	r3, #0
 80143be:	f000 80c1 	beq.w	8014544 <tcp_process+0x7b0>
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80143c6:	4b68      	ldr	r3, [pc, #416]	; (8014568 <tcp_process+0x7d4>)
 80143c8:	681b      	ldr	r3, [r3, #0]
 80143ca:	429a      	cmp	r2, r3
 80143cc:	f040 80ba 	bne.w	8014544 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80143d4:	2b00      	cmp	r3, #0
 80143d6:	f040 80b5 	bne.w	8014544 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	2206      	movs	r2, #6
 80143de:	751a      	strb	r2, [r3, #20]
      break;
 80143e0:	e0b0      	b.n	8014544 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80143e2:	6878      	ldr	r0, [r7, #4]
 80143e4:	f000 f9ca 	bl	801477c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80143e8:	4b60      	ldr	r3, [pc, #384]	; (801456c <tcp_process+0x7d8>)
 80143ea:	781b      	ldrb	r3, [r3, #0]
 80143ec:	f003 0320 	and.w	r3, r3, #32
 80143f0:	2b00      	cmp	r3, #0
 80143f2:	f000 80a9 	beq.w	8014548 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	8b5b      	ldrh	r3, [r3, #26]
 80143fa:	f043 0302 	orr.w	r3, r3, #2
 80143fe:	b29a      	uxth	r2, r3
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8014404:	6878      	ldr	r0, [r7, #4]
 8014406:	f7fe fd3b 	bl	8012e80 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801440a:	4b59      	ldr	r3, [pc, #356]	; (8014570 <tcp_process+0x7dc>)
 801440c:	681b      	ldr	r3, [r3, #0]
 801440e:	687a      	ldr	r2, [r7, #4]
 8014410:	429a      	cmp	r2, r3
 8014412:	d105      	bne.n	8014420 <tcp_process+0x68c>
 8014414:	4b56      	ldr	r3, [pc, #344]	; (8014570 <tcp_process+0x7dc>)
 8014416:	681b      	ldr	r3, [r3, #0]
 8014418:	68db      	ldr	r3, [r3, #12]
 801441a:	4a55      	ldr	r2, [pc, #340]	; (8014570 <tcp_process+0x7dc>)
 801441c:	6013      	str	r3, [r2, #0]
 801441e:	e013      	b.n	8014448 <tcp_process+0x6b4>
 8014420:	4b53      	ldr	r3, [pc, #332]	; (8014570 <tcp_process+0x7dc>)
 8014422:	681b      	ldr	r3, [r3, #0]
 8014424:	613b      	str	r3, [r7, #16]
 8014426:	e00c      	b.n	8014442 <tcp_process+0x6ae>
 8014428:	693b      	ldr	r3, [r7, #16]
 801442a:	68db      	ldr	r3, [r3, #12]
 801442c:	687a      	ldr	r2, [r7, #4]
 801442e:	429a      	cmp	r2, r3
 8014430:	d104      	bne.n	801443c <tcp_process+0x6a8>
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	68da      	ldr	r2, [r3, #12]
 8014436:	693b      	ldr	r3, [r7, #16]
 8014438:	60da      	str	r2, [r3, #12]
 801443a:	e005      	b.n	8014448 <tcp_process+0x6b4>
 801443c:	693b      	ldr	r3, [r7, #16]
 801443e:	68db      	ldr	r3, [r3, #12]
 8014440:	613b      	str	r3, [r7, #16]
 8014442:	693b      	ldr	r3, [r7, #16]
 8014444:	2b00      	cmp	r3, #0
 8014446:	d1ef      	bne.n	8014428 <tcp_process+0x694>
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	2200      	movs	r2, #0
 801444c:	60da      	str	r2, [r3, #12]
 801444e:	4b43      	ldr	r3, [pc, #268]	; (801455c <tcp_process+0x7c8>)
 8014450:	2201      	movs	r2, #1
 8014452:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	220a      	movs	r2, #10
 8014458:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801445a:	4b41      	ldr	r3, [pc, #260]	; (8014560 <tcp_process+0x7cc>)
 801445c:	681a      	ldr	r2, [r3, #0]
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	60da      	str	r2, [r3, #12]
 8014462:	4a3f      	ldr	r2, [pc, #252]	; (8014560 <tcp_process+0x7cc>)
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	6013      	str	r3, [r2, #0]
 8014468:	f002 fe3e 	bl	80170e8 <tcp_timer_needed>
      }
      break;
 801446c:	e06c      	b.n	8014548 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801446e:	6878      	ldr	r0, [r7, #4]
 8014470:	f000 f984 	bl	801477c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014474:	4b3b      	ldr	r3, [pc, #236]	; (8014564 <tcp_process+0x7d0>)
 8014476:	781b      	ldrb	r3, [r3, #0]
 8014478:	f003 0310 	and.w	r3, r3, #16
 801447c:	2b00      	cmp	r3, #0
 801447e:	d065      	beq.n	801454c <tcp_process+0x7b8>
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014484:	4b38      	ldr	r3, [pc, #224]	; (8014568 <tcp_process+0x7d4>)
 8014486:	681b      	ldr	r3, [r3, #0]
 8014488:	429a      	cmp	r2, r3
 801448a:	d15f      	bne.n	801454c <tcp_process+0x7b8>
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014490:	2b00      	cmp	r3, #0
 8014492:	d15b      	bne.n	801454c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8014494:	6878      	ldr	r0, [r7, #4]
 8014496:	f7fe fcf3 	bl	8012e80 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801449a:	4b35      	ldr	r3, [pc, #212]	; (8014570 <tcp_process+0x7dc>)
 801449c:	681b      	ldr	r3, [r3, #0]
 801449e:	687a      	ldr	r2, [r7, #4]
 80144a0:	429a      	cmp	r2, r3
 80144a2:	d105      	bne.n	80144b0 <tcp_process+0x71c>
 80144a4:	4b32      	ldr	r3, [pc, #200]	; (8014570 <tcp_process+0x7dc>)
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	68db      	ldr	r3, [r3, #12]
 80144aa:	4a31      	ldr	r2, [pc, #196]	; (8014570 <tcp_process+0x7dc>)
 80144ac:	6013      	str	r3, [r2, #0]
 80144ae:	e013      	b.n	80144d8 <tcp_process+0x744>
 80144b0:	4b2f      	ldr	r3, [pc, #188]	; (8014570 <tcp_process+0x7dc>)
 80144b2:	681b      	ldr	r3, [r3, #0]
 80144b4:	60fb      	str	r3, [r7, #12]
 80144b6:	e00c      	b.n	80144d2 <tcp_process+0x73e>
 80144b8:	68fb      	ldr	r3, [r7, #12]
 80144ba:	68db      	ldr	r3, [r3, #12]
 80144bc:	687a      	ldr	r2, [r7, #4]
 80144be:	429a      	cmp	r2, r3
 80144c0:	d104      	bne.n	80144cc <tcp_process+0x738>
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	68da      	ldr	r2, [r3, #12]
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	60da      	str	r2, [r3, #12]
 80144ca:	e005      	b.n	80144d8 <tcp_process+0x744>
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	68db      	ldr	r3, [r3, #12]
 80144d0:	60fb      	str	r3, [r7, #12]
 80144d2:	68fb      	ldr	r3, [r7, #12]
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d1ef      	bne.n	80144b8 <tcp_process+0x724>
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	2200      	movs	r2, #0
 80144dc:	60da      	str	r2, [r3, #12]
 80144de:	4b1f      	ldr	r3, [pc, #124]	; (801455c <tcp_process+0x7c8>)
 80144e0:	2201      	movs	r2, #1
 80144e2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	220a      	movs	r2, #10
 80144e8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80144ea:	4b1d      	ldr	r3, [pc, #116]	; (8014560 <tcp_process+0x7cc>)
 80144ec:	681a      	ldr	r2, [r3, #0]
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	60da      	str	r2, [r3, #12]
 80144f2:	4a1b      	ldr	r2, [pc, #108]	; (8014560 <tcp_process+0x7cc>)
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	6013      	str	r3, [r2, #0]
 80144f8:	f002 fdf6 	bl	80170e8 <tcp_timer_needed>
      }
      break;
 80144fc:	e026      	b.n	801454c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80144fe:	6878      	ldr	r0, [r7, #4]
 8014500:	f000 f93c 	bl	801477c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014504:	4b17      	ldr	r3, [pc, #92]	; (8014564 <tcp_process+0x7d0>)
 8014506:	781b      	ldrb	r3, [r3, #0]
 8014508:	f003 0310 	and.w	r3, r3, #16
 801450c:	2b00      	cmp	r3, #0
 801450e:	d01f      	beq.n	8014550 <tcp_process+0x7bc>
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014514:	4b14      	ldr	r3, [pc, #80]	; (8014568 <tcp_process+0x7d4>)
 8014516:	681b      	ldr	r3, [r3, #0]
 8014518:	429a      	cmp	r2, r3
 801451a:	d119      	bne.n	8014550 <tcp_process+0x7bc>
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014520:	2b00      	cmp	r3, #0
 8014522:	d115      	bne.n	8014550 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8014524:	4b11      	ldr	r3, [pc, #68]	; (801456c <tcp_process+0x7d8>)
 8014526:	781b      	ldrb	r3, [r3, #0]
 8014528:	f043 0310 	orr.w	r3, r3, #16
 801452c:	b2da      	uxtb	r2, r3
 801452e:	4b0f      	ldr	r3, [pc, #60]	; (801456c <tcp_process+0x7d8>)
 8014530:	701a      	strb	r2, [r3, #0]
      }
      break;
 8014532:	e00d      	b.n	8014550 <tcp_process+0x7bc>
    default:
      break;
 8014534:	bf00      	nop
 8014536:	e00c      	b.n	8014552 <tcp_process+0x7be>
      break;
 8014538:	bf00      	nop
 801453a:	e00a      	b.n	8014552 <tcp_process+0x7be>
      break;
 801453c:	bf00      	nop
 801453e:	e008      	b.n	8014552 <tcp_process+0x7be>
      break;
 8014540:	bf00      	nop
 8014542:	e006      	b.n	8014552 <tcp_process+0x7be>
      break;
 8014544:	bf00      	nop
 8014546:	e004      	b.n	8014552 <tcp_process+0x7be>
      break;
 8014548:	bf00      	nop
 801454a:	e002      	b.n	8014552 <tcp_process+0x7be>
      break;
 801454c:	bf00      	nop
 801454e:	e000      	b.n	8014552 <tcp_process+0x7be>
      break;
 8014550:	bf00      	nop
  }
  return ERR_OK;
 8014552:	2300      	movs	r3, #0
}
 8014554:	4618      	mov	r0, r3
 8014556:	3724      	adds	r7, #36	; 0x24
 8014558:	46bd      	mov	sp, r7
 801455a:	bd90      	pop	{r4, r7, pc}
 801455c:	2400855c 	.word	0x2400855c
 8014560:	24008570 	.word	0x24008570
 8014564:	24004940 	.word	0x24004940
 8014568:	24004938 	.word	0x24004938
 801456c:	24004941 	.word	0x24004941
 8014570:	24008560 	.word	0x24008560

08014574 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8014574:	b590      	push	{r4, r7, lr}
 8014576:	b085      	sub	sp, #20
 8014578:	af00      	add	r7, sp, #0
 801457a:	6078      	str	r0, [r7, #4]
 801457c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	2b00      	cmp	r3, #0
 8014582:	d106      	bne.n	8014592 <tcp_oos_insert_segment+0x1e>
 8014584:	4b3b      	ldr	r3, [pc, #236]	; (8014674 <tcp_oos_insert_segment+0x100>)
 8014586:	f240 421f 	movw	r2, #1055	; 0x41f
 801458a:	493b      	ldr	r1, [pc, #236]	; (8014678 <tcp_oos_insert_segment+0x104>)
 801458c:	483b      	ldr	r0, [pc, #236]	; (801467c <tcp_oos_insert_segment+0x108>)
 801458e:	f004 fbb7 	bl	8018d00 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	68db      	ldr	r3, [r3, #12]
 8014596:	899b      	ldrh	r3, [r3, #12]
 8014598:	b29b      	uxth	r3, r3
 801459a:	4618      	mov	r0, r3
 801459c:	f7f8 ff64 	bl	800d468 <lwip_htons>
 80145a0:	4603      	mov	r3, r0
 80145a2:	b2db      	uxtb	r3, r3
 80145a4:	f003 0301 	and.w	r3, r3, #1
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d028      	beq.n	80145fe <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80145ac:	6838      	ldr	r0, [r7, #0]
 80145ae:	f7fe fa67 	bl	8012a80 <tcp_segs_free>
    next = NULL;
 80145b2:	2300      	movs	r3, #0
 80145b4:	603b      	str	r3, [r7, #0]
 80145b6:	e056      	b.n	8014666 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80145b8:	683b      	ldr	r3, [r7, #0]
 80145ba:	68db      	ldr	r3, [r3, #12]
 80145bc:	899b      	ldrh	r3, [r3, #12]
 80145be:	b29b      	uxth	r3, r3
 80145c0:	4618      	mov	r0, r3
 80145c2:	f7f8 ff51 	bl	800d468 <lwip_htons>
 80145c6:	4603      	mov	r3, r0
 80145c8:	b2db      	uxtb	r3, r3
 80145ca:	f003 0301 	and.w	r3, r3, #1
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	d00d      	beq.n	80145ee <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	68db      	ldr	r3, [r3, #12]
 80145d6:	899b      	ldrh	r3, [r3, #12]
 80145d8:	b29c      	uxth	r4, r3
 80145da:	2001      	movs	r0, #1
 80145dc:	f7f8 ff44 	bl	800d468 <lwip_htons>
 80145e0:	4603      	mov	r3, r0
 80145e2:	461a      	mov	r2, r3
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	68db      	ldr	r3, [r3, #12]
 80145e8:	4322      	orrs	r2, r4
 80145ea:	b292      	uxth	r2, r2
 80145ec:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80145ee:	683b      	ldr	r3, [r7, #0]
 80145f0:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80145f2:	683b      	ldr	r3, [r7, #0]
 80145f4:	681b      	ldr	r3, [r3, #0]
 80145f6:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80145f8:	68f8      	ldr	r0, [r7, #12]
 80145fa:	f7fe fa55 	bl	8012aa8 <tcp_seg_free>
    while (next &&
 80145fe:	683b      	ldr	r3, [r7, #0]
 8014600:	2b00      	cmp	r3, #0
 8014602:	d00e      	beq.n	8014622 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	891b      	ldrh	r3, [r3, #8]
 8014608:	461a      	mov	r2, r3
 801460a:	4b1d      	ldr	r3, [pc, #116]	; (8014680 <tcp_oos_insert_segment+0x10c>)
 801460c:	681b      	ldr	r3, [r3, #0]
 801460e:	441a      	add	r2, r3
 8014610:	683b      	ldr	r3, [r7, #0]
 8014612:	68db      	ldr	r3, [r3, #12]
 8014614:	685b      	ldr	r3, [r3, #4]
 8014616:	6839      	ldr	r1, [r7, #0]
 8014618:	8909      	ldrh	r1, [r1, #8]
 801461a:	440b      	add	r3, r1
 801461c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801461e:	2b00      	cmp	r3, #0
 8014620:	daca      	bge.n	80145b8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8014622:	683b      	ldr	r3, [r7, #0]
 8014624:	2b00      	cmp	r3, #0
 8014626:	d01e      	beq.n	8014666 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	891b      	ldrh	r3, [r3, #8]
 801462c:	461a      	mov	r2, r3
 801462e:	4b14      	ldr	r3, [pc, #80]	; (8014680 <tcp_oos_insert_segment+0x10c>)
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	441a      	add	r2, r3
 8014634:	683b      	ldr	r3, [r7, #0]
 8014636:	68db      	ldr	r3, [r3, #12]
 8014638:	685b      	ldr	r3, [r3, #4]
 801463a:	1ad3      	subs	r3, r2, r3
    if (next &&
 801463c:	2b00      	cmp	r3, #0
 801463e:	dd12      	ble.n	8014666 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8014640:	683b      	ldr	r3, [r7, #0]
 8014642:	68db      	ldr	r3, [r3, #12]
 8014644:	685b      	ldr	r3, [r3, #4]
 8014646:	b29a      	uxth	r2, r3
 8014648:	4b0d      	ldr	r3, [pc, #52]	; (8014680 <tcp_oos_insert_segment+0x10c>)
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	b29b      	uxth	r3, r3
 801464e:	1ad3      	subs	r3, r2, r3
 8014650:	b29a      	uxth	r2, r3
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	685a      	ldr	r2, [r3, #4]
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	891b      	ldrh	r3, [r3, #8]
 801465e:	4619      	mov	r1, r3
 8014660:	4610      	mov	r0, r2
 8014662:	f7fc fd11 	bl	8011088 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	683a      	ldr	r2, [r7, #0]
 801466a:	601a      	str	r2, [r3, #0]
}
 801466c:	bf00      	nop
 801466e:	3714      	adds	r7, #20
 8014670:	46bd      	mov	sp, r7
 8014672:	bd90      	pop	{r4, r7, pc}
 8014674:	0801c974 	.word	0x0801c974
 8014678:	0801cc50 	.word	0x0801cc50
 801467c:	0801c9dc 	.word	0x0801c9dc
 8014680:	24004934 	.word	0x24004934

08014684 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8014684:	b5b0      	push	{r4, r5, r7, lr}
 8014686:	b086      	sub	sp, #24
 8014688:	af00      	add	r7, sp, #0
 801468a:	60f8      	str	r0, [r7, #12]
 801468c:	60b9      	str	r1, [r7, #8]
 801468e:	607a      	str	r2, [r7, #4]
 8014690:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8014692:	e03e      	b.n	8014712 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8014694:	68bb      	ldr	r3, [r7, #8]
 8014696:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8014698:	68bb      	ldr	r3, [r7, #8]
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801469e:	697b      	ldr	r3, [r7, #20]
 80146a0:	685b      	ldr	r3, [r3, #4]
 80146a2:	4618      	mov	r0, r3
 80146a4:	f7fc ff04 	bl	80114b0 <pbuf_clen>
 80146a8:	4603      	mov	r3, r0
 80146aa:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80146b2:	8a7a      	ldrh	r2, [r7, #18]
 80146b4:	429a      	cmp	r2, r3
 80146b6:	d906      	bls.n	80146c6 <tcp_free_acked_segments+0x42>
 80146b8:	4b2a      	ldr	r3, [pc, #168]	; (8014764 <tcp_free_acked_segments+0xe0>)
 80146ba:	f240 4257 	movw	r2, #1111	; 0x457
 80146be:	492a      	ldr	r1, [pc, #168]	; (8014768 <tcp_free_acked_segments+0xe4>)
 80146c0:	482a      	ldr	r0, [pc, #168]	; (801476c <tcp_free_acked_segments+0xe8>)
 80146c2:	f004 fb1d 	bl	8018d00 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80146c6:	68fb      	ldr	r3, [r7, #12]
 80146c8:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80146cc:	8a7b      	ldrh	r3, [r7, #18]
 80146ce:	1ad3      	subs	r3, r2, r3
 80146d0:	b29a      	uxth	r2, r3
 80146d2:	68fb      	ldr	r3, [r7, #12]
 80146d4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80146d8:	697b      	ldr	r3, [r7, #20]
 80146da:	891a      	ldrh	r2, [r3, #8]
 80146dc:	4b24      	ldr	r3, [pc, #144]	; (8014770 <tcp_free_acked_segments+0xec>)
 80146de:	881b      	ldrh	r3, [r3, #0]
 80146e0:	4413      	add	r3, r2
 80146e2:	b29a      	uxth	r2, r3
 80146e4:	4b22      	ldr	r3, [pc, #136]	; (8014770 <tcp_free_acked_segments+0xec>)
 80146e6:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80146e8:	6978      	ldr	r0, [r7, #20]
 80146ea:	f7fe f9dd 	bl	8012aa8 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80146ee:	68fb      	ldr	r3, [r7, #12]
 80146f0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d00c      	beq.n	8014712 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80146f8:	68bb      	ldr	r3, [r7, #8]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d109      	bne.n	8014712 <tcp_free_acked_segments+0x8e>
 80146fe:	683b      	ldr	r3, [r7, #0]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d106      	bne.n	8014712 <tcp_free_acked_segments+0x8e>
 8014704:	4b17      	ldr	r3, [pc, #92]	; (8014764 <tcp_free_acked_segments+0xe0>)
 8014706:	f240 4262 	movw	r2, #1122	; 0x462
 801470a:	491a      	ldr	r1, [pc, #104]	; (8014774 <tcp_free_acked_segments+0xf0>)
 801470c:	4817      	ldr	r0, [pc, #92]	; (801476c <tcp_free_acked_segments+0xe8>)
 801470e:	f004 faf7 	bl	8018d00 <iprintf>
  while (seg_list != NULL &&
 8014712:	68bb      	ldr	r3, [r7, #8]
 8014714:	2b00      	cmp	r3, #0
 8014716:	d020      	beq.n	801475a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8014718:	68bb      	ldr	r3, [r7, #8]
 801471a:	68db      	ldr	r3, [r3, #12]
 801471c:	685b      	ldr	r3, [r3, #4]
 801471e:	4618      	mov	r0, r3
 8014720:	f7f8 feb7 	bl	800d492 <lwip_htonl>
 8014724:	4604      	mov	r4, r0
 8014726:	68bb      	ldr	r3, [r7, #8]
 8014728:	891b      	ldrh	r3, [r3, #8]
 801472a:	461d      	mov	r5, r3
 801472c:	68bb      	ldr	r3, [r7, #8]
 801472e:	68db      	ldr	r3, [r3, #12]
 8014730:	899b      	ldrh	r3, [r3, #12]
 8014732:	b29b      	uxth	r3, r3
 8014734:	4618      	mov	r0, r3
 8014736:	f7f8 fe97 	bl	800d468 <lwip_htons>
 801473a:	4603      	mov	r3, r0
 801473c:	b2db      	uxtb	r3, r3
 801473e:	f003 0303 	and.w	r3, r3, #3
 8014742:	2b00      	cmp	r3, #0
 8014744:	d001      	beq.n	801474a <tcp_free_acked_segments+0xc6>
 8014746:	2301      	movs	r3, #1
 8014748:	e000      	b.n	801474c <tcp_free_acked_segments+0xc8>
 801474a:	2300      	movs	r3, #0
 801474c:	442b      	add	r3, r5
 801474e:	18e2      	adds	r2, r4, r3
 8014750:	4b09      	ldr	r3, [pc, #36]	; (8014778 <tcp_free_acked_segments+0xf4>)
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8014756:	2b00      	cmp	r3, #0
 8014758:	dd9c      	ble.n	8014694 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801475a:	68bb      	ldr	r3, [r7, #8]
}
 801475c:	4618      	mov	r0, r3
 801475e:	3718      	adds	r7, #24
 8014760:	46bd      	mov	sp, r7
 8014762:	bdb0      	pop	{r4, r5, r7, pc}
 8014764:	0801c974 	.word	0x0801c974
 8014768:	0801cc78 	.word	0x0801cc78
 801476c:	0801c9dc 	.word	0x0801c9dc
 8014770:	2400493c 	.word	0x2400493c
 8014774:	0801cca0 	.word	0x0801cca0
 8014778:	24004938 	.word	0x24004938

0801477c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801477c:	b5b0      	push	{r4, r5, r7, lr}
 801477e:	b094      	sub	sp, #80	; 0x50
 8014780:	af00      	add	r7, sp, #0
 8014782:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8014784:	2300      	movs	r3, #0
 8014786:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8014788:	687b      	ldr	r3, [r7, #4]
 801478a:	2b00      	cmp	r3, #0
 801478c:	d106      	bne.n	801479c <tcp_receive+0x20>
 801478e:	4ba6      	ldr	r3, [pc, #664]	; (8014a28 <tcp_receive+0x2ac>)
 8014790:	f240 427b 	movw	r2, #1147	; 0x47b
 8014794:	49a5      	ldr	r1, [pc, #660]	; (8014a2c <tcp_receive+0x2b0>)
 8014796:	48a6      	ldr	r0, [pc, #664]	; (8014a30 <tcp_receive+0x2b4>)
 8014798:	f004 fab2 	bl	8018d00 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	7d1b      	ldrb	r3, [r3, #20]
 80147a0:	2b03      	cmp	r3, #3
 80147a2:	d806      	bhi.n	80147b2 <tcp_receive+0x36>
 80147a4:	4ba0      	ldr	r3, [pc, #640]	; (8014a28 <tcp_receive+0x2ac>)
 80147a6:	f240 427c 	movw	r2, #1148	; 0x47c
 80147aa:	49a2      	ldr	r1, [pc, #648]	; (8014a34 <tcp_receive+0x2b8>)
 80147ac:	48a0      	ldr	r0, [pc, #640]	; (8014a30 <tcp_receive+0x2b4>)
 80147ae:	f004 faa7 	bl	8018d00 <iprintf>

  if (flags & TCP_ACK) {
 80147b2:	4ba1      	ldr	r3, [pc, #644]	; (8014a38 <tcp_receive+0x2bc>)
 80147b4:	781b      	ldrb	r3, [r3, #0]
 80147b6:	f003 0310 	and.w	r3, r3, #16
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	f000 8263 	beq.w	8014c86 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80147c6:	461a      	mov	r2, r3
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80147cc:	4413      	add	r3, r2
 80147ce:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80147d4:	4b99      	ldr	r3, [pc, #612]	; (8014a3c <tcp_receive+0x2c0>)
 80147d6:	681b      	ldr	r3, [r3, #0]
 80147d8:	1ad3      	subs	r3, r2, r3
 80147da:	2b00      	cmp	r3, #0
 80147dc:	db1b      	blt.n	8014816 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80147e2:	4b96      	ldr	r3, [pc, #600]	; (8014a3c <tcp_receive+0x2c0>)
 80147e4:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80147e6:	429a      	cmp	r2, r3
 80147e8:	d106      	bne.n	80147f8 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80147ee:	4b94      	ldr	r3, [pc, #592]	; (8014a40 <tcp_receive+0x2c4>)
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	1ad3      	subs	r3, r2, r3
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	db0e      	blt.n	8014816 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80147fc:	4b90      	ldr	r3, [pc, #576]	; (8014a40 <tcp_receive+0x2c4>)
 80147fe:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014800:	429a      	cmp	r2, r3
 8014802:	d125      	bne.n	8014850 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014804:	4b8f      	ldr	r3, [pc, #572]	; (8014a44 <tcp_receive+0x2c8>)
 8014806:	681b      	ldr	r3, [r3, #0]
 8014808:	89db      	ldrh	r3, [r3, #14]
 801480a:	b29a      	uxth	r2, r3
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014812:	429a      	cmp	r2, r3
 8014814:	d91c      	bls.n	8014850 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8014816:	4b8b      	ldr	r3, [pc, #556]	; (8014a44 <tcp_receive+0x2c8>)
 8014818:	681b      	ldr	r3, [r3, #0]
 801481a:	89db      	ldrh	r3, [r3, #14]
 801481c:	b29a      	uxth	r2, r3
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014830:	429a      	cmp	r2, r3
 8014832:	d205      	bcs.n	8014840 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8014840:	4b7e      	ldr	r3, [pc, #504]	; (8014a3c <tcp_receive+0x2c0>)
 8014842:	681a      	ldr	r2, [r3, #0]
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8014848:	4b7d      	ldr	r3, [pc, #500]	; (8014a40 <tcp_receive+0x2c4>)
 801484a:	681a      	ldr	r2, [r3, #0]
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8014850:	4b7b      	ldr	r3, [pc, #492]	; (8014a40 <tcp_receive+0x2c4>)
 8014852:	681a      	ldr	r2, [r3, #0]
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014858:	1ad3      	subs	r3, r2, r3
 801485a:	2b00      	cmp	r3, #0
 801485c:	dc58      	bgt.n	8014910 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801485e:	4b7a      	ldr	r3, [pc, #488]	; (8014a48 <tcp_receive+0x2cc>)
 8014860:	881b      	ldrh	r3, [r3, #0]
 8014862:	2b00      	cmp	r3, #0
 8014864:	d14b      	bne.n	80148fe <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801486a:	687a      	ldr	r2, [r7, #4]
 801486c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8014870:	4413      	add	r3, r2
 8014872:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014874:	429a      	cmp	r2, r3
 8014876:	d142      	bne.n	80148fe <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801487e:	2b00      	cmp	r3, #0
 8014880:	db3d      	blt.n	80148fe <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014886:	4b6e      	ldr	r3, [pc, #440]	; (8014a40 <tcp_receive+0x2c4>)
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	429a      	cmp	r2, r3
 801488c:	d137      	bne.n	80148fe <tcp_receive+0x182>
              found_dupack = 1;
 801488e:	2301      	movs	r3, #1
 8014890:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014898:	2bff      	cmp	r3, #255	; 0xff
 801489a:	d007      	beq.n	80148ac <tcp_receive+0x130>
                ++pcb->dupacks;
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80148a2:	3301      	adds	r3, #1
 80148a4:	b2da      	uxtb	r2, r3
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80148b2:	2b03      	cmp	r3, #3
 80148b4:	d91b      	bls.n	80148ee <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80148c0:	4413      	add	r3, r2
 80148c2:	b29a      	uxth	r2, r3
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80148ca:	429a      	cmp	r2, r3
 80148cc:	d30a      	bcc.n	80148e4 <tcp_receive+0x168>
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80148d8:	4413      	add	r3, r2
 80148da:	b29a      	uxth	r2, r3
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80148e2:	e004      	b.n	80148ee <tcp_receive+0x172>
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80148ea:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80148f4:	2b02      	cmp	r3, #2
 80148f6:	d902      	bls.n	80148fe <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80148f8:	6878      	ldr	r0, [r7, #4]
 80148fa:	f001 feed 	bl	80166d8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80148fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014900:	2b00      	cmp	r3, #0
 8014902:	f040 8160 	bne.w	8014bc6 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	2200      	movs	r2, #0
 801490a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801490e:	e15a      	b.n	8014bc6 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014910:	4b4b      	ldr	r3, [pc, #300]	; (8014a40 <tcp_receive+0x2c4>)
 8014912:	681a      	ldr	r2, [r3, #0]
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014918:	1ad3      	subs	r3, r2, r3
 801491a:	3b01      	subs	r3, #1
 801491c:	2b00      	cmp	r3, #0
 801491e:	f2c0 814d 	blt.w	8014bbc <tcp_receive+0x440>
 8014922:	4b47      	ldr	r3, [pc, #284]	; (8014a40 <tcp_receive+0x2c4>)
 8014924:	681a      	ldr	r2, [r3, #0]
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801492a:	1ad3      	subs	r3, r2, r3
 801492c:	2b00      	cmp	r3, #0
 801492e:	f300 8145 	bgt.w	8014bbc <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	8b5b      	ldrh	r3, [r3, #26]
 8014936:	f003 0304 	and.w	r3, r3, #4
 801493a:	2b00      	cmp	r3, #0
 801493c:	d010      	beq.n	8014960 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	8b5b      	ldrh	r3, [r3, #26]
 8014942:	f023 0304 	bic.w	r3, r3, #4
 8014946:	b29a      	uxth	r2, r3
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	2200      	movs	r2, #0
 801495c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	2200      	movs	r2, #0
 8014964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801496e:	10db      	asrs	r3, r3, #3
 8014970:	b21b      	sxth	r3, r3
 8014972:	b29a      	uxth	r2, r3
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801497a:	b29b      	uxth	r3, r3
 801497c:	4413      	add	r3, r2
 801497e:	b29b      	uxth	r3, r3
 8014980:	b21a      	sxth	r2, r3
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8014988:	4b2d      	ldr	r3, [pc, #180]	; (8014a40 <tcp_receive+0x2c4>)
 801498a:	681b      	ldr	r3, [r3, #0]
 801498c:	b29a      	uxth	r2, r3
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014992:	b29b      	uxth	r3, r3
 8014994:	1ad3      	subs	r3, r2, r3
 8014996:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	2200      	movs	r2, #0
 801499c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 80149a0:	4b27      	ldr	r3, [pc, #156]	; (8014a40 <tcp_receive+0x2c4>)
 80149a2:	681a      	ldr	r2, [r3, #0]
 80149a4:	687b      	ldr	r3, [r7, #4]
 80149a6:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	7d1b      	ldrb	r3, [r3, #20]
 80149ac:	2b03      	cmp	r3, #3
 80149ae:	f240 8096 	bls.w	8014ade <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80149be:	429a      	cmp	r2, r3
 80149c0:	d244      	bcs.n	8014a4c <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	8b5b      	ldrh	r3, [r3, #26]
 80149c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d001      	beq.n	80149d2 <tcp_receive+0x256>
 80149ce:	2301      	movs	r3, #1
 80149d0:	e000      	b.n	80149d4 <tcp_receive+0x258>
 80149d2:	2302      	movs	r3, #2
 80149d4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80149d8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80149dc:	b29a      	uxth	r2, r3
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80149e2:	fb12 f303 	smulbb	r3, r2, r3
 80149e6:	b29b      	uxth	r3, r3
 80149e8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80149ea:	4293      	cmp	r3, r2
 80149ec:	bf28      	it	cs
 80149ee:	4613      	movcs	r3, r2
 80149f0:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80149f8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80149fa:	4413      	add	r3, r2
 80149fc:	b29a      	uxth	r2, r3
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014a04:	429a      	cmp	r2, r3
 8014a06:	d309      	bcc.n	8014a1c <tcp_receive+0x2a0>
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014a0e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014a10:	4413      	add	r3, r2
 8014a12:	b29a      	uxth	r2, r3
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014a1a:	e060      	b.n	8014ade <tcp_receive+0x362>
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014a22:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014a26:	e05a      	b.n	8014ade <tcp_receive+0x362>
 8014a28:	0801c974 	.word	0x0801c974
 8014a2c:	0801ccc0 	.word	0x0801ccc0
 8014a30:	0801c9dc 	.word	0x0801c9dc
 8014a34:	0801ccdc 	.word	0x0801ccdc
 8014a38:	24004940 	.word	0x24004940
 8014a3c:	24004934 	.word	0x24004934
 8014a40:	24004938 	.word	0x24004938
 8014a44:	24004924 	.word	0x24004924
 8014a48:	2400493e 	.word	0x2400493e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014a52:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014a54:	4413      	add	r3, r2
 8014a56:	b29a      	uxth	r2, r3
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8014a5e:	429a      	cmp	r2, r3
 8014a60:	d309      	bcc.n	8014a76 <tcp_receive+0x2fa>
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014a68:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014a6a:	4413      	add	r3, r2
 8014a6c:	b29a      	uxth	r2, r3
 8014a6e:	687b      	ldr	r3, [r7, #4]
 8014a70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8014a74:	e004      	b.n	8014a80 <tcp_receive+0x304>
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014a7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014a8c:	429a      	cmp	r2, r3
 8014a8e:	d326      	bcc.n	8014ade <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014a9c:	1ad3      	subs	r3, r2, r3
 8014a9e:	b29a      	uxth	r2, r3
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014ab0:	4413      	add	r3, r2
 8014ab2:	b29a      	uxth	r2, r3
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014aba:	429a      	cmp	r2, r3
 8014abc:	d30a      	bcc.n	8014ad4 <tcp_receive+0x358>
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014ac8:	4413      	add	r3, r2
 8014aca:	b29a      	uxth	r2, r3
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014ad2:	e004      	b.n	8014ade <tcp_receive+0x362>
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014ada:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8014ae2:	687b      	ldr	r3, [r7, #4]
 8014ae4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ae6:	4a98      	ldr	r2, [pc, #608]	; (8014d48 <tcp_receive+0x5cc>)
 8014ae8:	6878      	ldr	r0, [r7, #4]
 8014aea:	f7ff fdcb 	bl	8014684 <tcp_free_acked_segments>
 8014aee:	4602      	mov	r2, r0
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014afc:	4a93      	ldr	r2, [pc, #588]	; (8014d4c <tcp_receive+0x5d0>)
 8014afe:	6878      	ldr	r0, [r7, #4]
 8014b00:	f7ff fdc0 	bl	8014684 <tcp_free_acked_segments>
 8014b04:	4602      	mov	r2, r0
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	d104      	bne.n	8014b1c <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014b18:	861a      	strh	r2, [r3, #48]	; 0x30
 8014b1a:	e002      	b.n	8014b22 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	2200      	movs	r2, #0
 8014b20:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	2200      	movs	r2, #0
 8014b26:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d103      	bne.n	8014b38 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	2200      	movs	r2, #0
 8014b34:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8014b3e:	4b84      	ldr	r3, [pc, #528]	; (8014d50 <tcp_receive+0x5d4>)
 8014b40:	881b      	ldrh	r3, [r3, #0]
 8014b42:	4413      	add	r3, r2
 8014b44:	b29a      	uxth	r2, r3
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	8b5b      	ldrh	r3, [r3, #26]
 8014b50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d035      	beq.n	8014bc4 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d118      	bne.n	8014b92 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d00c      	beq.n	8014b82 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b70:	68db      	ldr	r3, [r3, #12]
 8014b72:	685b      	ldr	r3, [r3, #4]
 8014b74:	4618      	mov	r0, r3
 8014b76:	f7f8 fc8c 	bl	800d492 <lwip_htonl>
 8014b7a:	4603      	mov	r3, r0
 8014b7c:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	dc20      	bgt.n	8014bc4 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	8b5b      	ldrh	r3, [r3, #26]
 8014b86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014b8a:	b29a      	uxth	r2, r3
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014b90:	e018      	b.n	8014bc4 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014b9a:	68db      	ldr	r3, [r3, #12]
 8014b9c:	685b      	ldr	r3, [r3, #4]
 8014b9e:	4618      	mov	r0, r3
 8014ba0:	f7f8 fc77 	bl	800d492 <lwip_htonl>
 8014ba4:	4603      	mov	r3, r0
 8014ba6:	1ae3      	subs	r3, r4, r3
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	dc0b      	bgt.n	8014bc4 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	8b5b      	ldrh	r3, [r3, #26]
 8014bb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014bb4:	b29a      	uxth	r2, r3
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014bba:	e003      	b.n	8014bc4 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8014bbc:	6878      	ldr	r0, [r7, #4]
 8014bbe:	f001 ff85 	bl	8016acc <tcp_send_empty_ack>
 8014bc2:	e000      	b.n	8014bc6 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014bc4:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	d05b      	beq.n	8014c86 <tcp_receive+0x50a>
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014bd2:	4b60      	ldr	r3, [pc, #384]	; (8014d54 <tcp_receive+0x5d8>)
 8014bd4:	681b      	ldr	r3, [r3, #0]
 8014bd6:	1ad3      	subs	r3, r2, r3
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	da54      	bge.n	8014c86 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8014bdc:	4b5e      	ldr	r3, [pc, #376]	; (8014d58 <tcp_receive+0x5dc>)
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	b29a      	uxth	r2, r3
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014be6:	b29b      	uxth	r3, r3
 8014be8:	1ad3      	subs	r3, r2, r3
 8014bea:	b29b      	uxth	r3, r3
 8014bec:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8014bf0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014bfa:	10db      	asrs	r3, r3, #3
 8014bfc:	b21b      	sxth	r3, r3
 8014bfe:	b29b      	uxth	r3, r3
 8014c00:	1ad3      	subs	r3, r2, r3
 8014c02:	b29b      	uxth	r3, r3
 8014c04:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014c0e:	b29a      	uxth	r2, r3
 8014c10:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8014c14:	4413      	add	r3, r2
 8014c16:	b29b      	uxth	r3, r3
 8014c18:	b21a      	sxth	r2, r3
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8014c1e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8014c22:	2b00      	cmp	r3, #0
 8014c24:	da05      	bge.n	8014c32 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8014c26:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8014c2a:	425b      	negs	r3, r3
 8014c2c:	b29b      	uxth	r3, r3
 8014c2e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8014c32:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014c3c:	109b      	asrs	r3, r3, #2
 8014c3e:	b21b      	sxth	r3, r3
 8014c40:	b29b      	uxth	r3, r3
 8014c42:	1ad3      	subs	r3, r2, r3
 8014c44:	b29b      	uxth	r3, r3
 8014c46:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014c50:	b29a      	uxth	r2, r3
 8014c52:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8014c56:	4413      	add	r3, r2
 8014c58:	b29b      	uxth	r3, r3
 8014c5a:	b21a      	sxth	r2, r3
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014c66:	10db      	asrs	r3, r3, #3
 8014c68:	b21b      	sxth	r3, r3
 8014c6a:	b29a      	uxth	r2, r3
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014c72:	b29b      	uxth	r3, r3
 8014c74:	4413      	add	r3, r2
 8014c76:	b29b      	uxth	r3, r3
 8014c78:	b21a      	sxth	r2, r3
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	2200      	movs	r2, #0
 8014c84:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8014c86:	4b35      	ldr	r3, [pc, #212]	; (8014d5c <tcp_receive+0x5e0>)
 8014c88:	881b      	ldrh	r3, [r3, #0]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	f000 84e1 	beq.w	8015652 <tcp_receive+0xed6>
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	7d1b      	ldrb	r3, [r3, #20]
 8014c94:	2b06      	cmp	r3, #6
 8014c96:	f200 84dc 	bhi.w	8015652 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014c9e:	4b30      	ldr	r3, [pc, #192]	; (8014d60 <tcp_receive+0x5e4>)
 8014ca0:	681b      	ldr	r3, [r3, #0]
 8014ca2:	1ad3      	subs	r3, r2, r3
 8014ca4:	3b01      	subs	r3, #1
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	f2c0 808e 	blt.w	8014dc8 <tcp_receive+0x64c>
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014cb0:	4b2a      	ldr	r3, [pc, #168]	; (8014d5c <tcp_receive+0x5e0>)
 8014cb2:	881b      	ldrh	r3, [r3, #0]
 8014cb4:	4619      	mov	r1, r3
 8014cb6:	4b2a      	ldr	r3, [pc, #168]	; (8014d60 <tcp_receive+0x5e4>)
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	440b      	add	r3, r1
 8014cbc:	1ad3      	subs	r3, r2, r3
 8014cbe:	3301      	adds	r3, #1
 8014cc0:	2b00      	cmp	r3, #0
 8014cc2:	f300 8081 	bgt.w	8014dc8 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8014cc6:	4b27      	ldr	r3, [pc, #156]	; (8014d64 <tcp_receive+0x5e8>)
 8014cc8:	685b      	ldr	r3, [r3, #4]
 8014cca:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014cd0:	4b23      	ldr	r3, [pc, #140]	; (8014d60 <tcp_receive+0x5e4>)
 8014cd2:	681b      	ldr	r3, [r3, #0]
 8014cd4:	1ad3      	subs	r3, r2, r3
 8014cd6:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8014cd8:	4b22      	ldr	r3, [pc, #136]	; (8014d64 <tcp_receive+0x5e8>)
 8014cda:	685b      	ldr	r3, [r3, #4]
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d106      	bne.n	8014cee <tcp_receive+0x572>
 8014ce0:	4b21      	ldr	r3, [pc, #132]	; (8014d68 <tcp_receive+0x5ec>)
 8014ce2:	f240 5294 	movw	r2, #1428	; 0x594
 8014ce6:	4921      	ldr	r1, [pc, #132]	; (8014d6c <tcp_receive+0x5f0>)
 8014ce8:	4821      	ldr	r0, [pc, #132]	; (8014d70 <tcp_receive+0x5f4>)
 8014cea:	f004 f809 	bl	8018d00 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8014cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cf0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8014cf4:	4293      	cmp	r3, r2
 8014cf6:	d906      	bls.n	8014d06 <tcp_receive+0x58a>
 8014cf8:	4b1b      	ldr	r3, [pc, #108]	; (8014d68 <tcp_receive+0x5ec>)
 8014cfa:	f240 5295 	movw	r2, #1429	; 0x595
 8014cfe:	491d      	ldr	r1, [pc, #116]	; (8014d74 <tcp_receive+0x5f8>)
 8014d00:	481b      	ldr	r0, [pc, #108]	; (8014d70 <tcp_receive+0x5f4>)
 8014d02:	f003 fffd 	bl	8018d00 <iprintf>
      off = (u16_t)off32;
 8014d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d08:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8014d0c:	4b15      	ldr	r3, [pc, #84]	; (8014d64 <tcp_receive+0x5e8>)
 8014d0e:	685b      	ldr	r3, [r3, #4]
 8014d10:	891b      	ldrh	r3, [r3, #8]
 8014d12:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014d16:	429a      	cmp	r2, r3
 8014d18:	d906      	bls.n	8014d28 <tcp_receive+0x5ac>
 8014d1a:	4b13      	ldr	r3, [pc, #76]	; (8014d68 <tcp_receive+0x5ec>)
 8014d1c:	f240 5297 	movw	r2, #1431	; 0x597
 8014d20:	4915      	ldr	r1, [pc, #84]	; (8014d78 <tcp_receive+0x5fc>)
 8014d22:	4813      	ldr	r0, [pc, #76]	; (8014d70 <tcp_receive+0x5f4>)
 8014d24:	f003 ffec 	bl	8018d00 <iprintf>
      inseg.len -= off;
 8014d28:	4b0e      	ldr	r3, [pc, #56]	; (8014d64 <tcp_receive+0x5e8>)
 8014d2a:	891a      	ldrh	r2, [r3, #8]
 8014d2c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014d30:	1ad3      	subs	r3, r2, r3
 8014d32:	b29a      	uxth	r2, r3
 8014d34:	4b0b      	ldr	r3, [pc, #44]	; (8014d64 <tcp_receive+0x5e8>)
 8014d36:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8014d38:	4b0a      	ldr	r3, [pc, #40]	; (8014d64 <tcp_receive+0x5e8>)
 8014d3a:	685b      	ldr	r3, [r3, #4]
 8014d3c:	891a      	ldrh	r2, [r3, #8]
 8014d3e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014d42:	1ad3      	subs	r3, r2, r3
 8014d44:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8014d46:	e029      	b.n	8014d9c <tcp_receive+0x620>
 8014d48:	0801ccf8 	.word	0x0801ccf8
 8014d4c:	0801cd00 	.word	0x0801cd00
 8014d50:	2400493c 	.word	0x2400493c
 8014d54:	24004938 	.word	0x24004938
 8014d58:	24008564 	.word	0x24008564
 8014d5c:	2400493e 	.word	0x2400493e
 8014d60:	24004934 	.word	0x24004934
 8014d64:	24004914 	.word	0x24004914
 8014d68:	0801c974 	.word	0x0801c974
 8014d6c:	0801cd08 	.word	0x0801cd08
 8014d70:	0801c9dc 	.word	0x0801c9dc
 8014d74:	0801cd18 	.word	0x0801cd18
 8014d78:	0801cd28 	.word	0x0801cd28
        off -= p->len;
 8014d7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014d7e:	895b      	ldrh	r3, [r3, #10]
 8014d80:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014d84:	1ad3      	subs	r3, r2, r3
 8014d86:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8014d8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014d8c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014d8e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8014d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014d92:	2200      	movs	r2, #0
 8014d94:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8014d96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014d98:	681b      	ldr	r3, [r3, #0]
 8014d9a:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8014d9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014d9e:	895b      	ldrh	r3, [r3, #10]
 8014da0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014da4:	429a      	cmp	r2, r3
 8014da6:	d8e9      	bhi.n	8014d7c <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014da8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014dac:	4619      	mov	r1, r3
 8014dae:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8014db0:	f7fc fa6a 	bl	8011288 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014db8:	4a91      	ldr	r2, [pc, #580]	; (8015000 <tcp_receive+0x884>)
 8014dba:	6013      	str	r3, [r2, #0]
 8014dbc:	4b91      	ldr	r3, [pc, #580]	; (8015004 <tcp_receive+0x888>)
 8014dbe:	68db      	ldr	r3, [r3, #12]
 8014dc0:	4a8f      	ldr	r2, [pc, #572]	; (8015000 <tcp_receive+0x884>)
 8014dc2:	6812      	ldr	r2, [r2, #0]
 8014dc4:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014dc6:	e00d      	b.n	8014de4 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8014dc8:	4b8d      	ldr	r3, [pc, #564]	; (8015000 <tcp_receive+0x884>)
 8014dca:	681a      	ldr	r2, [r3, #0]
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014dd0:	1ad3      	subs	r3, r2, r3
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	da06      	bge.n	8014de4 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	8b5b      	ldrh	r3, [r3, #26]
 8014dda:	f043 0302 	orr.w	r3, r3, #2
 8014dde:	b29a      	uxth	r2, r3
 8014de0:	687b      	ldr	r3, [r7, #4]
 8014de2:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014de4:	4b86      	ldr	r3, [pc, #536]	; (8015000 <tcp_receive+0x884>)
 8014de6:	681a      	ldr	r2, [r3, #0]
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014dec:	1ad3      	subs	r3, r2, r3
 8014dee:	2b00      	cmp	r3, #0
 8014df0:	f2c0 842a 	blt.w	8015648 <tcp_receive+0xecc>
 8014df4:	4b82      	ldr	r3, [pc, #520]	; (8015000 <tcp_receive+0x884>)
 8014df6:	681a      	ldr	r2, [r3, #0]
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014dfc:	6879      	ldr	r1, [r7, #4]
 8014dfe:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014e00:	440b      	add	r3, r1
 8014e02:	1ad3      	subs	r3, r2, r3
 8014e04:	3301      	adds	r3, #1
 8014e06:	2b00      	cmp	r3, #0
 8014e08:	f300 841e 	bgt.w	8015648 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014e10:	4b7b      	ldr	r3, [pc, #492]	; (8015000 <tcp_receive+0x884>)
 8014e12:	681b      	ldr	r3, [r3, #0]
 8014e14:	429a      	cmp	r2, r3
 8014e16:	f040 829a 	bne.w	801534e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8014e1a:	4b7a      	ldr	r3, [pc, #488]	; (8015004 <tcp_receive+0x888>)
 8014e1c:	891c      	ldrh	r4, [r3, #8]
 8014e1e:	4b79      	ldr	r3, [pc, #484]	; (8015004 <tcp_receive+0x888>)
 8014e20:	68db      	ldr	r3, [r3, #12]
 8014e22:	899b      	ldrh	r3, [r3, #12]
 8014e24:	b29b      	uxth	r3, r3
 8014e26:	4618      	mov	r0, r3
 8014e28:	f7f8 fb1e 	bl	800d468 <lwip_htons>
 8014e2c:	4603      	mov	r3, r0
 8014e2e:	b2db      	uxtb	r3, r3
 8014e30:	f003 0303 	and.w	r3, r3, #3
 8014e34:	2b00      	cmp	r3, #0
 8014e36:	d001      	beq.n	8014e3c <tcp_receive+0x6c0>
 8014e38:	2301      	movs	r3, #1
 8014e3a:	e000      	b.n	8014e3e <tcp_receive+0x6c2>
 8014e3c:	2300      	movs	r3, #0
 8014e3e:	4423      	add	r3, r4
 8014e40:	b29a      	uxth	r2, r3
 8014e42:	4b71      	ldr	r3, [pc, #452]	; (8015008 <tcp_receive+0x88c>)
 8014e44:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014e4a:	4b6f      	ldr	r3, [pc, #444]	; (8015008 <tcp_receive+0x88c>)
 8014e4c:	881b      	ldrh	r3, [r3, #0]
 8014e4e:	429a      	cmp	r2, r3
 8014e50:	d275      	bcs.n	8014f3e <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014e52:	4b6c      	ldr	r3, [pc, #432]	; (8015004 <tcp_receive+0x888>)
 8014e54:	68db      	ldr	r3, [r3, #12]
 8014e56:	899b      	ldrh	r3, [r3, #12]
 8014e58:	b29b      	uxth	r3, r3
 8014e5a:	4618      	mov	r0, r3
 8014e5c:	f7f8 fb04 	bl	800d468 <lwip_htons>
 8014e60:	4603      	mov	r3, r0
 8014e62:	b2db      	uxtb	r3, r3
 8014e64:	f003 0301 	and.w	r3, r3, #1
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d01f      	beq.n	8014eac <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8014e6c:	4b65      	ldr	r3, [pc, #404]	; (8015004 <tcp_receive+0x888>)
 8014e6e:	68db      	ldr	r3, [r3, #12]
 8014e70:	899b      	ldrh	r3, [r3, #12]
 8014e72:	b29b      	uxth	r3, r3
 8014e74:	b21b      	sxth	r3, r3
 8014e76:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014e7a:	b21c      	sxth	r4, r3
 8014e7c:	4b61      	ldr	r3, [pc, #388]	; (8015004 <tcp_receive+0x888>)
 8014e7e:	68db      	ldr	r3, [r3, #12]
 8014e80:	899b      	ldrh	r3, [r3, #12]
 8014e82:	b29b      	uxth	r3, r3
 8014e84:	4618      	mov	r0, r3
 8014e86:	f7f8 faef 	bl	800d468 <lwip_htons>
 8014e8a:	4603      	mov	r3, r0
 8014e8c:	b2db      	uxtb	r3, r3
 8014e8e:	b29b      	uxth	r3, r3
 8014e90:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014e94:	b29b      	uxth	r3, r3
 8014e96:	4618      	mov	r0, r3
 8014e98:	f7f8 fae6 	bl	800d468 <lwip_htons>
 8014e9c:	4603      	mov	r3, r0
 8014e9e:	b21b      	sxth	r3, r3
 8014ea0:	4323      	orrs	r3, r4
 8014ea2:	b21a      	sxth	r2, r3
 8014ea4:	4b57      	ldr	r3, [pc, #348]	; (8015004 <tcp_receive+0x888>)
 8014ea6:	68db      	ldr	r3, [r3, #12]
 8014ea8:	b292      	uxth	r2, r2
 8014eaa:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014eb0:	4b54      	ldr	r3, [pc, #336]	; (8015004 <tcp_receive+0x888>)
 8014eb2:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014eb4:	4b53      	ldr	r3, [pc, #332]	; (8015004 <tcp_receive+0x888>)
 8014eb6:	68db      	ldr	r3, [r3, #12]
 8014eb8:	899b      	ldrh	r3, [r3, #12]
 8014eba:	b29b      	uxth	r3, r3
 8014ebc:	4618      	mov	r0, r3
 8014ebe:	f7f8 fad3 	bl	800d468 <lwip_htons>
 8014ec2:	4603      	mov	r3, r0
 8014ec4:	b2db      	uxtb	r3, r3
 8014ec6:	f003 0302 	and.w	r3, r3, #2
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d005      	beq.n	8014eda <tcp_receive+0x75e>
            inseg.len -= 1;
 8014ece:	4b4d      	ldr	r3, [pc, #308]	; (8015004 <tcp_receive+0x888>)
 8014ed0:	891b      	ldrh	r3, [r3, #8]
 8014ed2:	3b01      	subs	r3, #1
 8014ed4:	b29a      	uxth	r2, r3
 8014ed6:	4b4b      	ldr	r3, [pc, #300]	; (8015004 <tcp_receive+0x888>)
 8014ed8:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8014eda:	4b4a      	ldr	r3, [pc, #296]	; (8015004 <tcp_receive+0x888>)
 8014edc:	685a      	ldr	r2, [r3, #4]
 8014ede:	4b49      	ldr	r3, [pc, #292]	; (8015004 <tcp_receive+0x888>)
 8014ee0:	891b      	ldrh	r3, [r3, #8]
 8014ee2:	4619      	mov	r1, r3
 8014ee4:	4610      	mov	r0, r2
 8014ee6:	f7fc f8cf 	bl	8011088 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8014eea:	4b46      	ldr	r3, [pc, #280]	; (8015004 <tcp_receive+0x888>)
 8014eec:	891c      	ldrh	r4, [r3, #8]
 8014eee:	4b45      	ldr	r3, [pc, #276]	; (8015004 <tcp_receive+0x888>)
 8014ef0:	68db      	ldr	r3, [r3, #12]
 8014ef2:	899b      	ldrh	r3, [r3, #12]
 8014ef4:	b29b      	uxth	r3, r3
 8014ef6:	4618      	mov	r0, r3
 8014ef8:	f7f8 fab6 	bl	800d468 <lwip_htons>
 8014efc:	4603      	mov	r3, r0
 8014efe:	b2db      	uxtb	r3, r3
 8014f00:	f003 0303 	and.w	r3, r3, #3
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d001      	beq.n	8014f0c <tcp_receive+0x790>
 8014f08:	2301      	movs	r3, #1
 8014f0a:	e000      	b.n	8014f0e <tcp_receive+0x792>
 8014f0c:	2300      	movs	r3, #0
 8014f0e:	4423      	add	r3, r4
 8014f10:	b29a      	uxth	r2, r3
 8014f12:	4b3d      	ldr	r3, [pc, #244]	; (8015008 <tcp_receive+0x88c>)
 8014f14:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014f16:	4b3c      	ldr	r3, [pc, #240]	; (8015008 <tcp_receive+0x88c>)
 8014f18:	881b      	ldrh	r3, [r3, #0]
 8014f1a:	461a      	mov	r2, r3
 8014f1c:	4b38      	ldr	r3, [pc, #224]	; (8015000 <tcp_receive+0x884>)
 8014f1e:	681b      	ldr	r3, [r3, #0]
 8014f20:	441a      	add	r2, r3
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014f26:	6879      	ldr	r1, [r7, #4]
 8014f28:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014f2a:	440b      	add	r3, r1
 8014f2c:	429a      	cmp	r2, r3
 8014f2e:	d006      	beq.n	8014f3e <tcp_receive+0x7c2>
 8014f30:	4b36      	ldr	r3, [pc, #216]	; (801500c <tcp_receive+0x890>)
 8014f32:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8014f36:	4936      	ldr	r1, [pc, #216]	; (8015010 <tcp_receive+0x894>)
 8014f38:	4836      	ldr	r0, [pc, #216]	; (8015014 <tcp_receive+0x898>)
 8014f3a:	f003 fee1 	bl	8018d00 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	f000 80e7 	beq.w	8015116 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014f48:	4b2e      	ldr	r3, [pc, #184]	; (8015004 <tcp_receive+0x888>)
 8014f4a:	68db      	ldr	r3, [r3, #12]
 8014f4c:	899b      	ldrh	r3, [r3, #12]
 8014f4e:	b29b      	uxth	r3, r3
 8014f50:	4618      	mov	r0, r3
 8014f52:	f7f8 fa89 	bl	800d468 <lwip_htons>
 8014f56:	4603      	mov	r3, r0
 8014f58:	b2db      	uxtb	r3, r3
 8014f5a:	f003 0301 	and.w	r3, r3, #1
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	d010      	beq.n	8014f84 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8014f62:	e00a      	b.n	8014f7a <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014f68:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014f6e:	681a      	ldr	r2, [r3, #0]
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8014f74:	68f8      	ldr	r0, [r7, #12]
 8014f76:	f7fd fd97 	bl	8012aa8 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	d1f0      	bne.n	8014f64 <tcp_receive+0x7e8>
 8014f82:	e0c8      	b.n	8015116 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014f88:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014f8a:	e052      	b.n	8015032 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014f8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014f8e:	68db      	ldr	r3, [r3, #12]
 8014f90:	899b      	ldrh	r3, [r3, #12]
 8014f92:	b29b      	uxth	r3, r3
 8014f94:	4618      	mov	r0, r3
 8014f96:	f7f8 fa67 	bl	800d468 <lwip_htons>
 8014f9a:	4603      	mov	r3, r0
 8014f9c:	b2db      	uxtb	r3, r3
 8014f9e:	f003 0301 	and.w	r3, r3, #1
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d03d      	beq.n	8015022 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8014fa6:	4b17      	ldr	r3, [pc, #92]	; (8015004 <tcp_receive+0x888>)
 8014fa8:	68db      	ldr	r3, [r3, #12]
 8014faa:	899b      	ldrh	r3, [r3, #12]
 8014fac:	b29b      	uxth	r3, r3
 8014fae:	4618      	mov	r0, r3
 8014fb0:	f7f8 fa5a 	bl	800d468 <lwip_htons>
 8014fb4:	4603      	mov	r3, r0
 8014fb6:	b2db      	uxtb	r3, r3
 8014fb8:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	d130      	bne.n	8015022 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014fc0:	4b10      	ldr	r3, [pc, #64]	; (8015004 <tcp_receive+0x888>)
 8014fc2:	68db      	ldr	r3, [r3, #12]
 8014fc4:	899b      	ldrh	r3, [r3, #12]
 8014fc6:	b29c      	uxth	r4, r3
 8014fc8:	2001      	movs	r0, #1
 8014fca:	f7f8 fa4d 	bl	800d468 <lwip_htons>
 8014fce:	4603      	mov	r3, r0
 8014fd0:	461a      	mov	r2, r3
 8014fd2:	4b0c      	ldr	r3, [pc, #48]	; (8015004 <tcp_receive+0x888>)
 8014fd4:	68db      	ldr	r3, [r3, #12]
 8014fd6:	4322      	orrs	r2, r4
 8014fd8:	b292      	uxth	r2, r2
 8014fda:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014fdc:	4b09      	ldr	r3, [pc, #36]	; (8015004 <tcp_receive+0x888>)
 8014fde:	891c      	ldrh	r4, [r3, #8]
 8014fe0:	4b08      	ldr	r3, [pc, #32]	; (8015004 <tcp_receive+0x888>)
 8014fe2:	68db      	ldr	r3, [r3, #12]
 8014fe4:	899b      	ldrh	r3, [r3, #12]
 8014fe6:	b29b      	uxth	r3, r3
 8014fe8:	4618      	mov	r0, r3
 8014fea:	f7f8 fa3d 	bl	800d468 <lwip_htons>
 8014fee:	4603      	mov	r3, r0
 8014ff0:	b2db      	uxtb	r3, r3
 8014ff2:	f003 0303 	and.w	r3, r3, #3
 8014ff6:	2b00      	cmp	r3, #0
 8014ff8:	d00e      	beq.n	8015018 <tcp_receive+0x89c>
 8014ffa:	2301      	movs	r3, #1
 8014ffc:	e00d      	b.n	801501a <tcp_receive+0x89e>
 8014ffe:	bf00      	nop
 8015000:	24004934 	.word	0x24004934
 8015004:	24004914 	.word	0x24004914
 8015008:	2400493e 	.word	0x2400493e
 801500c:	0801c974 	.word	0x0801c974
 8015010:	0801cd38 	.word	0x0801cd38
 8015014:	0801c9dc 	.word	0x0801c9dc
 8015018:	2300      	movs	r3, #0
 801501a:	4423      	add	r3, r4
 801501c:	b29a      	uxth	r2, r3
 801501e:	4b98      	ldr	r3, [pc, #608]	; (8015280 <tcp_receive+0xb04>)
 8015020:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8015022:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015024:	613b      	str	r3, [r7, #16]
              next = next->next;
 8015026:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015028:	681b      	ldr	r3, [r3, #0]
 801502a:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 801502c:	6938      	ldr	r0, [r7, #16]
 801502e:	f7fd fd3b 	bl	8012aa8 <tcp_seg_free>
            while (next &&
 8015032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015034:	2b00      	cmp	r3, #0
 8015036:	d00e      	beq.n	8015056 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8015038:	4b91      	ldr	r3, [pc, #580]	; (8015280 <tcp_receive+0xb04>)
 801503a:	881b      	ldrh	r3, [r3, #0]
 801503c:	461a      	mov	r2, r3
 801503e:	4b91      	ldr	r3, [pc, #580]	; (8015284 <tcp_receive+0xb08>)
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	441a      	add	r2, r3
 8015044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015046:	68db      	ldr	r3, [r3, #12]
 8015048:	685b      	ldr	r3, [r3, #4]
 801504a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801504c:	8909      	ldrh	r1, [r1, #8]
 801504e:	440b      	add	r3, r1
 8015050:	1ad3      	subs	r3, r2, r3
            while (next &&
 8015052:	2b00      	cmp	r3, #0
 8015054:	da9a      	bge.n	8014f8c <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8015056:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015058:	2b00      	cmp	r3, #0
 801505a:	d059      	beq.n	8015110 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801505c:	4b88      	ldr	r3, [pc, #544]	; (8015280 <tcp_receive+0xb04>)
 801505e:	881b      	ldrh	r3, [r3, #0]
 8015060:	461a      	mov	r2, r3
 8015062:	4b88      	ldr	r3, [pc, #544]	; (8015284 <tcp_receive+0xb08>)
 8015064:	681b      	ldr	r3, [r3, #0]
 8015066:	441a      	add	r2, r3
 8015068:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801506a:	68db      	ldr	r3, [r3, #12]
 801506c:	685b      	ldr	r3, [r3, #4]
 801506e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8015070:	2b00      	cmp	r3, #0
 8015072:	dd4d      	ble.n	8015110 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8015074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015076:	68db      	ldr	r3, [r3, #12]
 8015078:	685b      	ldr	r3, [r3, #4]
 801507a:	b29a      	uxth	r2, r3
 801507c:	4b81      	ldr	r3, [pc, #516]	; (8015284 <tcp_receive+0xb08>)
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	b29b      	uxth	r3, r3
 8015082:	1ad3      	subs	r3, r2, r3
 8015084:	b29a      	uxth	r2, r3
 8015086:	4b80      	ldr	r3, [pc, #512]	; (8015288 <tcp_receive+0xb0c>)
 8015088:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801508a:	4b7f      	ldr	r3, [pc, #508]	; (8015288 <tcp_receive+0xb0c>)
 801508c:	68db      	ldr	r3, [r3, #12]
 801508e:	899b      	ldrh	r3, [r3, #12]
 8015090:	b29b      	uxth	r3, r3
 8015092:	4618      	mov	r0, r3
 8015094:	f7f8 f9e8 	bl	800d468 <lwip_htons>
 8015098:	4603      	mov	r3, r0
 801509a:	b2db      	uxtb	r3, r3
 801509c:	f003 0302 	and.w	r3, r3, #2
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d005      	beq.n	80150b0 <tcp_receive+0x934>
                inseg.len -= 1;
 80150a4:	4b78      	ldr	r3, [pc, #480]	; (8015288 <tcp_receive+0xb0c>)
 80150a6:	891b      	ldrh	r3, [r3, #8]
 80150a8:	3b01      	subs	r3, #1
 80150aa:	b29a      	uxth	r2, r3
 80150ac:	4b76      	ldr	r3, [pc, #472]	; (8015288 <tcp_receive+0xb0c>)
 80150ae:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80150b0:	4b75      	ldr	r3, [pc, #468]	; (8015288 <tcp_receive+0xb0c>)
 80150b2:	685a      	ldr	r2, [r3, #4]
 80150b4:	4b74      	ldr	r3, [pc, #464]	; (8015288 <tcp_receive+0xb0c>)
 80150b6:	891b      	ldrh	r3, [r3, #8]
 80150b8:	4619      	mov	r1, r3
 80150ba:	4610      	mov	r0, r2
 80150bc:	f7fb ffe4 	bl	8011088 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80150c0:	4b71      	ldr	r3, [pc, #452]	; (8015288 <tcp_receive+0xb0c>)
 80150c2:	891c      	ldrh	r4, [r3, #8]
 80150c4:	4b70      	ldr	r3, [pc, #448]	; (8015288 <tcp_receive+0xb0c>)
 80150c6:	68db      	ldr	r3, [r3, #12]
 80150c8:	899b      	ldrh	r3, [r3, #12]
 80150ca:	b29b      	uxth	r3, r3
 80150cc:	4618      	mov	r0, r3
 80150ce:	f7f8 f9cb 	bl	800d468 <lwip_htons>
 80150d2:	4603      	mov	r3, r0
 80150d4:	b2db      	uxtb	r3, r3
 80150d6:	f003 0303 	and.w	r3, r3, #3
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d001      	beq.n	80150e2 <tcp_receive+0x966>
 80150de:	2301      	movs	r3, #1
 80150e0:	e000      	b.n	80150e4 <tcp_receive+0x968>
 80150e2:	2300      	movs	r3, #0
 80150e4:	4423      	add	r3, r4
 80150e6:	b29a      	uxth	r2, r3
 80150e8:	4b65      	ldr	r3, [pc, #404]	; (8015280 <tcp_receive+0xb04>)
 80150ea:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80150ec:	4b64      	ldr	r3, [pc, #400]	; (8015280 <tcp_receive+0xb04>)
 80150ee:	881b      	ldrh	r3, [r3, #0]
 80150f0:	461a      	mov	r2, r3
 80150f2:	4b64      	ldr	r3, [pc, #400]	; (8015284 <tcp_receive+0xb08>)
 80150f4:	681b      	ldr	r3, [r3, #0]
 80150f6:	441a      	add	r2, r3
 80150f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80150fa:	68db      	ldr	r3, [r3, #12]
 80150fc:	685b      	ldr	r3, [r3, #4]
 80150fe:	429a      	cmp	r2, r3
 8015100:	d006      	beq.n	8015110 <tcp_receive+0x994>
 8015102:	4b62      	ldr	r3, [pc, #392]	; (801528c <tcp_receive+0xb10>)
 8015104:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8015108:	4961      	ldr	r1, [pc, #388]	; (8015290 <tcp_receive+0xb14>)
 801510a:	4862      	ldr	r0, [pc, #392]	; (8015294 <tcp_receive+0xb18>)
 801510c:	f003 fdf8 	bl	8018d00 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8015114:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8015116:	4b5a      	ldr	r3, [pc, #360]	; (8015280 <tcp_receive+0xb04>)
 8015118:	881b      	ldrh	r3, [r3, #0]
 801511a:	461a      	mov	r2, r3
 801511c:	4b59      	ldr	r3, [pc, #356]	; (8015284 <tcp_receive+0xb08>)
 801511e:	681b      	ldr	r3, [r3, #0]
 8015120:	441a      	add	r2, r3
 8015122:	687b      	ldr	r3, [r7, #4]
 8015124:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801512a:	4b55      	ldr	r3, [pc, #340]	; (8015280 <tcp_receive+0xb04>)
 801512c:	881b      	ldrh	r3, [r3, #0]
 801512e:	429a      	cmp	r2, r3
 8015130:	d206      	bcs.n	8015140 <tcp_receive+0x9c4>
 8015132:	4b56      	ldr	r3, [pc, #344]	; (801528c <tcp_receive+0xb10>)
 8015134:	f240 6207 	movw	r2, #1543	; 0x607
 8015138:	4957      	ldr	r1, [pc, #348]	; (8015298 <tcp_receive+0xb1c>)
 801513a:	4856      	ldr	r0, [pc, #344]	; (8015294 <tcp_receive+0xb18>)
 801513c:	f003 fde0 	bl	8018d00 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015144:	4b4e      	ldr	r3, [pc, #312]	; (8015280 <tcp_receive+0xb04>)
 8015146:	881b      	ldrh	r3, [r3, #0]
 8015148:	1ad3      	subs	r3, r2, r3
 801514a:	b29a      	uxth	r2, r3
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8015150:	6878      	ldr	r0, [r7, #4]
 8015152:	f7fc ffcd 	bl	80120f0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8015156:	4b4c      	ldr	r3, [pc, #304]	; (8015288 <tcp_receive+0xb0c>)
 8015158:	685b      	ldr	r3, [r3, #4]
 801515a:	891b      	ldrh	r3, [r3, #8]
 801515c:	2b00      	cmp	r3, #0
 801515e:	d006      	beq.n	801516e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8015160:	4b49      	ldr	r3, [pc, #292]	; (8015288 <tcp_receive+0xb0c>)
 8015162:	685b      	ldr	r3, [r3, #4]
 8015164:	4a4d      	ldr	r2, [pc, #308]	; (801529c <tcp_receive+0xb20>)
 8015166:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8015168:	4b47      	ldr	r3, [pc, #284]	; (8015288 <tcp_receive+0xb0c>)
 801516a:	2200      	movs	r2, #0
 801516c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801516e:	4b46      	ldr	r3, [pc, #280]	; (8015288 <tcp_receive+0xb0c>)
 8015170:	68db      	ldr	r3, [r3, #12]
 8015172:	899b      	ldrh	r3, [r3, #12]
 8015174:	b29b      	uxth	r3, r3
 8015176:	4618      	mov	r0, r3
 8015178:	f7f8 f976 	bl	800d468 <lwip_htons>
 801517c:	4603      	mov	r3, r0
 801517e:	b2db      	uxtb	r3, r3
 8015180:	f003 0301 	and.w	r3, r3, #1
 8015184:	2b00      	cmp	r3, #0
 8015186:	f000 80b8 	beq.w	80152fa <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801518a:	4b45      	ldr	r3, [pc, #276]	; (80152a0 <tcp_receive+0xb24>)
 801518c:	781b      	ldrb	r3, [r3, #0]
 801518e:	f043 0320 	orr.w	r3, r3, #32
 8015192:	b2da      	uxtb	r2, r3
 8015194:	4b42      	ldr	r3, [pc, #264]	; (80152a0 <tcp_receive+0xb24>)
 8015196:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8015198:	e0af      	b.n	80152fa <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801519a:	687b      	ldr	r3, [r7, #4]
 801519c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801519e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80151a4:	68db      	ldr	r3, [r3, #12]
 80151a6:	685b      	ldr	r3, [r3, #4]
 80151a8:	4a36      	ldr	r2, [pc, #216]	; (8015284 <tcp_receive+0xb08>)
 80151aa:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80151ac:	68bb      	ldr	r3, [r7, #8]
 80151ae:	891b      	ldrh	r3, [r3, #8]
 80151b0:	461c      	mov	r4, r3
 80151b2:	68bb      	ldr	r3, [r7, #8]
 80151b4:	68db      	ldr	r3, [r3, #12]
 80151b6:	899b      	ldrh	r3, [r3, #12]
 80151b8:	b29b      	uxth	r3, r3
 80151ba:	4618      	mov	r0, r3
 80151bc:	f7f8 f954 	bl	800d468 <lwip_htons>
 80151c0:	4603      	mov	r3, r0
 80151c2:	b2db      	uxtb	r3, r3
 80151c4:	f003 0303 	and.w	r3, r3, #3
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d001      	beq.n	80151d0 <tcp_receive+0xa54>
 80151cc:	2301      	movs	r3, #1
 80151ce:	e000      	b.n	80151d2 <tcp_receive+0xa56>
 80151d0:	2300      	movs	r3, #0
 80151d2:	191a      	adds	r2, r3, r4
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80151d8:	441a      	add	r2, r3
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80151e2:	461c      	mov	r4, r3
 80151e4:	68bb      	ldr	r3, [r7, #8]
 80151e6:	891b      	ldrh	r3, [r3, #8]
 80151e8:	461d      	mov	r5, r3
 80151ea:	68bb      	ldr	r3, [r7, #8]
 80151ec:	68db      	ldr	r3, [r3, #12]
 80151ee:	899b      	ldrh	r3, [r3, #12]
 80151f0:	b29b      	uxth	r3, r3
 80151f2:	4618      	mov	r0, r3
 80151f4:	f7f8 f938 	bl	800d468 <lwip_htons>
 80151f8:	4603      	mov	r3, r0
 80151fa:	b2db      	uxtb	r3, r3
 80151fc:	f003 0303 	and.w	r3, r3, #3
 8015200:	2b00      	cmp	r3, #0
 8015202:	d001      	beq.n	8015208 <tcp_receive+0xa8c>
 8015204:	2301      	movs	r3, #1
 8015206:	e000      	b.n	801520a <tcp_receive+0xa8e>
 8015208:	2300      	movs	r3, #0
 801520a:	442b      	add	r3, r5
 801520c:	429c      	cmp	r4, r3
 801520e:	d206      	bcs.n	801521e <tcp_receive+0xaa2>
 8015210:	4b1e      	ldr	r3, [pc, #120]	; (801528c <tcp_receive+0xb10>)
 8015212:	f240 622c 	movw	r2, #1580	; 0x62c
 8015216:	4923      	ldr	r1, [pc, #140]	; (80152a4 <tcp_receive+0xb28>)
 8015218:	481e      	ldr	r0, [pc, #120]	; (8015294 <tcp_receive+0xb18>)
 801521a:	f003 fd71 	bl	8018d00 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801521e:	68bb      	ldr	r3, [r7, #8]
 8015220:	891b      	ldrh	r3, [r3, #8]
 8015222:	461c      	mov	r4, r3
 8015224:	68bb      	ldr	r3, [r7, #8]
 8015226:	68db      	ldr	r3, [r3, #12]
 8015228:	899b      	ldrh	r3, [r3, #12]
 801522a:	b29b      	uxth	r3, r3
 801522c:	4618      	mov	r0, r3
 801522e:	f7f8 f91b 	bl	800d468 <lwip_htons>
 8015232:	4603      	mov	r3, r0
 8015234:	b2db      	uxtb	r3, r3
 8015236:	f003 0303 	and.w	r3, r3, #3
 801523a:	2b00      	cmp	r3, #0
 801523c:	d001      	beq.n	8015242 <tcp_receive+0xac6>
 801523e:	2301      	movs	r3, #1
 8015240:	e000      	b.n	8015244 <tcp_receive+0xac8>
 8015242:	2300      	movs	r3, #0
 8015244:	1919      	adds	r1, r3, r4
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801524a:	b28b      	uxth	r3, r1
 801524c:	1ad3      	subs	r3, r2, r3
 801524e:	b29a      	uxth	r2, r3
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8015254:	6878      	ldr	r0, [r7, #4]
 8015256:	f7fc ff4b 	bl	80120f0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801525a:	68bb      	ldr	r3, [r7, #8]
 801525c:	685b      	ldr	r3, [r3, #4]
 801525e:	891b      	ldrh	r3, [r3, #8]
 8015260:	2b00      	cmp	r3, #0
 8015262:	d028      	beq.n	80152b6 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8015264:	4b0d      	ldr	r3, [pc, #52]	; (801529c <tcp_receive+0xb20>)
 8015266:	681b      	ldr	r3, [r3, #0]
 8015268:	2b00      	cmp	r3, #0
 801526a:	d01d      	beq.n	80152a8 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801526c:	4b0b      	ldr	r3, [pc, #44]	; (801529c <tcp_receive+0xb20>)
 801526e:	681a      	ldr	r2, [r3, #0]
 8015270:	68bb      	ldr	r3, [r7, #8]
 8015272:	685b      	ldr	r3, [r3, #4]
 8015274:	4619      	mov	r1, r3
 8015276:	4610      	mov	r0, r2
 8015278:	f7fc f95a 	bl	8011530 <pbuf_cat>
 801527c:	e018      	b.n	80152b0 <tcp_receive+0xb34>
 801527e:	bf00      	nop
 8015280:	2400493e 	.word	0x2400493e
 8015284:	24004934 	.word	0x24004934
 8015288:	24004914 	.word	0x24004914
 801528c:	0801c974 	.word	0x0801c974
 8015290:	0801cd70 	.word	0x0801cd70
 8015294:	0801c9dc 	.word	0x0801c9dc
 8015298:	0801cdac 	.word	0x0801cdac
 801529c:	24004944 	.word	0x24004944
 80152a0:	24004941 	.word	0x24004941
 80152a4:	0801cdcc 	.word	0x0801cdcc
            } else {
              recv_data = cseg->p;
 80152a8:	68bb      	ldr	r3, [r7, #8]
 80152aa:	685b      	ldr	r3, [r3, #4]
 80152ac:	4a70      	ldr	r2, [pc, #448]	; (8015470 <tcp_receive+0xcf4>)
 80152ae:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80152b0:	68bb      	ldr	r3, [r7, #8]
 80152b2:	2200      	movs	r2, #0
 80152b4:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80152b6:	68bb      	ldr	r3, [r7, #8]
 80152b8:	68db      	ldr	r3, [r3, #12]
 80152ba:	899b      	ldrh	r3, [r3, #12]
 80152bc:	b29b      	uxth	r3, r3
 80152be:	4618      	mov	r0, r3
 80152c0:	f7f8 f8d2 	bl	800d468 <lwip_htons>
 80152c4:	4603      	mov	r3, r0
 80152c6:	b2db      	uxtb	r3, r3
 80152c8:	f003 0301 	and.w	r3, r3, #1
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	d00d      	beq.n	80152ec <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80152d0:	4b68      	ldr	r3, [pc, #416]	; (8015474 <tcp_receive+0xcf8>)
 80152d2:	781b      	ldrb	r3, [r3, #0]
 80152d4:	f043 0320 	orr.w	r3, r3, #32
 80152d8:	b2da      	uxtb	r2, r3
 80152da:	4b66      	ldr	r3, [pc, #408]	; (8015474 <tcp_receive+0xcf8>)
 80152dc:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80152de:	687b      	ldr	r3, [r7, #4]
 80152e0:	7d1b      	ldrb	r3, [r3, #20]
 80152e2:	2b04      	cmp	r3, #4
 80152e4:	d102      	bne.n	80152ec <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	2207      	movs	r2, #7
 80152ea:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80152ec:	68bb      	ldr	r3, [r7, #8]
 80152ee:	681a      	ldr	r2, [r3, #0]
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 80152f4:	68b8      	ldr	r0, [r7, #8]
 80152f6:	f7fd fbd7 	bl	8012aa8 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80152fe:	2b00      	cmp	r3, #0
 8015300:	d008      	beq.n	8015314 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015306:	68db      	ldr	r3, [r3, #12]
 8015308:	685a      	ldr	r2, [r3, #4]
 801530a:	687b      	ldr	r3, [r7, #4]
 801530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801530e:	429a      	cmp	r2, r3
 8015310:	f43f af43 	beq.w	801519a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	8b5b      	ldrh	r3, [r3, #26]
 8015318:	f003 0301 	and.w	r3, r3, #1
 801531c:	2b00      	cmp	r3, #0
 801531e:	d00e      	beq.n	801533e <tcp_receive+0xbc2>
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	8b5b      	ldrh	r3, [r3, #26]
 8015324:	f023 0301 	bic.w	r3, r3, #1
 8015328:	b29a      	uxth	r2, r3
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	835a      	strh	r2, [r3, #26]
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	8b5b      	ldrh	r3, [r3, #26]
 8015332:	f043 0302 	orr.w	r3, r3, #2
 8015336:	b29a      	uxth	r2, r3
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801533c:	e188      	b.n	8015650 <tcp_receive+0xed4>
        tcp_ack(pcb);
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	8b5b      	ldrh	r3, [r3, #26]
 8015342:	f043 0301 	orr.w	r3, r3, #1
 8015346:	b29a      	uxth	r2, r3
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801534c:	e180      	b.n	8015650 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015352:	2b00      	cmp	r3, #0
 8015354:	d106      	bne.n	8015364 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8015356:	4848      	ldr	r0, [pc, #288]	; (8015478 <tcp_receive+0xcfc>)
 8015358:	f7fd fbbe 	bl	8012ad8 <tcp_seg_copy>
 801535c:	4602      	mov	r2, r0
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	675a      	str	r2, [r3, #116]	; 0x74
 8015362:	e16d      	b.n	8015640 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8015364:	2300      	movs	r3, #0
 8015366:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801536c:	63bb      	str	r3, [r7, #56]	; 0x38
 801536e:	e157      	b.n	8015620 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8015370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015372:	68db      	ldr	r3, [r3, #12]
 8015374:	685a      	ldr	r2, [r3, #4]
 8015376:	4b41      	ldr	r3, [pc, #260]	; (801547c <tcp_receive+0xd00>)
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	429a      	cmp	r2, r3
 801537c:	d11d      	bne.n	80153ba <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801537e:	4b3e      	ldr	r3, [pc, #248]	; (8015478 <tcp_receive+0xcfc>)
 8015380:	891a      	ldrh	r2, [r3, #8]
 8015382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015384:	891b      	ldrh	r3, [r3, #8]
 8015386:	429a      	cmp	r2, r3
 8015388:	f240 814f 	bls.w	801562a <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801538c:	483a      	ldr	r0, [pc, #232]	; (8015478 <tcp_receive+0xcfc>)
 801538e:	f7fd fba3 	bl	8012ad8 <tcp_seg_copy>
 8015392:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8015394:	697b      	ldr	r3, [r7, #20]
 8015396:	2b00      	cmp	r3, #0
 8015398:	f000 8149 	beq.w	801562e <tcp_receive+0xeb2>
                  if (prev != NULL) {
 801539c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d003      	beq.n	80153aa <tcp_receive+0xc2e>
                    prev->next = cseg;
 80153a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80153a4:	697a      	ldr	r2, [r7, #20]
 80153a6:	601a      	str	r2, [r3, #0]
 80153a8:	e002      	b.n	80153b0 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	697a      	ldr	r2, [r7, #20]
 80153ae:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80153b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80153b2:	6978      	ldr	r0, [r7, #20]
 80153b4:	f7ff f8de 	bl	8014574 <tcp_oos_insert_segment>
                }
                break;
 80153b8:	e139      	b.n	801562e <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80153ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80153bc:	2b00      	cmp	r3, #0
 80153be:	d117      	bne.n	80153f0 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80153c0:	4b2e      	ldr	r3, [pc, #184]	; (801547c <tcp_receive+0xd00>)
 80153c2:	681a      	ldr	r2, [r3, #0]
 80153c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80153c6:	68db      	ldr	r3, [r3, #12]
 80153c8:	685b      	ldr	r3, [r3, #4]
 80153ca:	1ad3      	subs	r3, r2, r3
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	da57      	bge.n	8015480 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80153d0:	4829      	ldr	r0, [pc, #164]	; (8015478 <tcp_receive+0xcfc>)
 80153d2:	f7fd fb81 	bl	8012ad8 <tcp_seg_copy>
 80153d6:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80153d8:	69bb      	ldr	r3, [r7, #24]
 80153da:	2b00      	cmp	r3, #0
 80153dc:	f000 8129 	beq.w	8015632 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	69ba      	ldr	r2, [r7, #24]
 80153e4:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 80153e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80153e8:	69b8      	ldr	r0, [r7, #24]
 80153ea:	f7ff f8c3 	bl	8014574 <tcp_oos_insert_segment>
                  }
                  break;
 80153ee:	e120      	b.n	8015632 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80153f0:	4b22      	ldr	r3, [pc, #136]	; (801547c <tcp_receive+0xd00>)
 80153f2:	681a      	ldr	r2, [r3, #0]
 80153f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80153f6:	68db      	ldr	r3, [r3, #12]
 80153f8:	685b      	ldr	r3, [r3, #4]
 80153fa:	1ad3      	subs	r3, r2, r3
 80153fc:	3b01      	subs	r3, #1
 80153fe:	2b00      	cmp	r3, #0
 8015400:	db3e      	blt.n	8015480 <tcp_receive+0xd04>
 8015402:	4b1e      	ldr	r3, [pc, #120]	; (801547c <tcp_receive+0xd00>)
 8015404:	681a      	ldr	r2, [r3, #0]
 8015406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015408:	68db      	ldr	r3, [r3, #12]
 801540a:	685b      	ldr	r3, [r3, #4]
 801540c:	1ad3      	subs	r3, r2, r3
 801540e:	3301      	adds	r3, #1
 8015410:	2b00      	cmp	r3, #0
 8015412:	dc35      	bgt.n	8015480 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015414:	4818      	ldr	r0, [pc, #96]	; (8015478 <tcp_receive+0xcfc>)
 8015416:	f7fd fb5f 	bl	8012ad8 <tcp_seg_copy>
 801541a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801541c:	69fb      	ldr	r3, [r7, #28]
 801541e:	2b00      	cmp	r3, #0
 8015420:	f000 8109 	beq.w	8015636 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8015424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015426:	68db      	ldr	r3, [r3, #12]
 8015428:	685b      	ldr	r3, [r3, #4]
 801542a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801542c:	8912      	ldrh	r2, [r2, #8]
 801542e:	441a      	add	r2, r3
 8015430:	4b12      	ldr	r3, [pc, #72]	; (801547c <tcp_receive+0xd00>)
 8015432:	681b      	ldr	r3, [r3, #0]
 8015434:	1ad3      	subs	r3, r2, r3
 8015436:	2b00      	cmp	r3, #0
 8015438:	dd12      	ble.n	8015460 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801543a:	4b10      	ldr	r3, [pc, #64]	; (801547c <tcp_receive+0xd00>)
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	b29a      	uxth	r2, r3
 8015440:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015442:	68db      	ldr	r3, [r3, #12]
 8015444:	685b      	ldr	r3, [r3, #4]
 8015446:	b29b      	uxth	r3, r3
 8015448:	1ad3      	subs	r3, r2, r3
 801544a:	b29a      	uxth	r2, r3
 801544c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801544e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8015450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015452:	685a      	ldr	r2, [r3, #4]
 8015454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015456:	891b      	ldrh	r3, [r3, #8]
 8015458:	4619      	mov	r1, r3
 801545a:	4610      	mov	r0, r2
 801545c:	f7fb fe14 	bl	8011088 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8015460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015462:	69fa      	ldr	r2, [r7, #28]
 8015464:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8015466:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015468:	69f8      	ldr	r0, [r7, #28]
 801546a:	f7ff f883 	bl	8014574 <tcp_oos_insert_segment>
                  }
                  break;
 801546e:	e0e2      	b.n	8015636 <tcp_receive+0xeba>
 8015470:	24004944 	.word	0x24004944
 8015474:	24004941 	.word	0x24004941
 8015478:	24004914 	.word	0x24004914
 801547c:	24004934 	.word	0x24004934
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8015480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015482:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8015484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015486:	681b      	ldr	r3, [r3, #0]
 8015488:	2b00      	cmp	r3, #0
 801548a:	f040 80c6 	bne.w	801561a <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801548e:	4b80      	ldr	r3, [pc, #512]	; (8015690 <tcp_receive+0xf14>)
 8015490:	681a      	ldr	r2, [r3, #0]
 8015492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015494:	68db      	ldr	r3, [r3, #12]
 8015496:	685b      	ldr	r3, [r3, #4]
 8015498:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801549a:	2b00      	cmp	r3, #0
 801549c:	f340 80bd 	ble.w	801561a <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80154a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80154a2:	68db      	ldr	r3, [r3, #12]
 80154a4:	899b      	ldrh	r3, [r3, #12]
 80154a6:	b29b      	uxth	r3, r3
 80154a8:	4618      	mov	r0, r3
 80154aa:	f7f7 ffdd 	bl	800d468 <lwip_htons>
 80154ae:	4603      	mov	r3, r0
 80154b0:	b2db      	uxtb	r3, r3
 80154b2:	f003 0301 	and.w	r3, r3, #1
 80154b6:	2b00      	cmp	r3, #0
 80154b8:	f040 80bf 	bne.w	801563a <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80154bc:	4875      	ldr	r0, [pc, #468]	; (8015694 <tcp_receive+0xf18>)
 80154be:	f7fd fb0b 	bl	8012ad8 <tcp_seg_copy>
 80154c2:	4602      	mov	r2, r0
 80154c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80154c6:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80154c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80154ca:	681b      	ldr	r3, [r3, #0]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	f000 80b6 	beq.w	801563e <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80154d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80154d4:	68db      	ldr	r3, [r3, #12]
 80154d6:	685b      	ldr	r3, [r3, #4]
 80154d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80154da:	8912      	ldrh	r2, [r2, #8]
 80154dc:	441a      	add	r2, r3
 80154de:	4b6c      	ldr	r3, [pc, #432]	; (8015690 <tcp_receive+0xf14>)
 80154e0:	681b      	ldr	r3, [r3, #0]
 80154e2:	1ad3      	subs	r3, r2, r3
 80154e4:	2b00      	cmp	r3, #0
 80154e6:	dd12      	ble.n	801550e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80154e8:	4b69      	ldr	r3, [pc, #420]	; (8015690 <tcp_receive+0xf14>)
 80154ea:	681b      	ldr	r3, [r3, #0]
 80154ec:	b29a      	uxth	r2, r3
 80154ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80154f0:	68db      	ldr	r3, [r3, #12]
 80154f2:	685b      	ldr	r3, [r3, #4]
 80154f4:	b29b      	uxth	r3, r3
 80154f6:	1ad3      	subs	r3, r2, r3
 80154f8:	b29a      	uxth	r2, r3
 80154fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80154fc:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80154fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015500:	685a      	ldr	r2, [r3, #4]
 8015502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015504:	891b      	ldrh	r3, [r3, #8]
 8015506:	4619      	mov	r1, r3
 8015508:	4610      	mov	r0, r2
 801550a:	f7fb fdbd 	bl	8011088 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801550e:	4b62      	ldr	r3, [pc, #392]	; (8015698 <tcp_receive+0xf1c>)
 8015510:	881b      	ldrh	r3, [r3, #0]
 8015512:	461a      	mov	r2, r3
 8015514:	4b5e      	ldr	r3, [pc, #376]	; (8015690 <tcp_receive+0xf14>)
 8015516:	681b      	ldr	r3, [r3, #0]
 8015518:	441a      	add	r2, r3
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801551e:	6879      	ldr	r1, [r7, #4]
 8015520:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015522:	440b      	add	r3, r1
 8015524:	1ad3      	subs	r3, r2, r3
 8015526:	2b00      	cmp	r3, #0
 8015528:	f340 8089 	ble.w	801563e <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801552c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801552e:	681b      	ldr	r3, [r3, #0]
 8015530:	68db      	ldr	r3, [r3, #12]
 8015532:	899b      	ldrh	r3, [r3, #12]
 8015534:	b29b      	uxth	r3, r3
 8015536:	4618      	mov	r0, r3
 8015538:	f7f7 ff96 	bl	800d468 <lwip_htons>
 801553c:	4603      	mov	r3, r0
 801553e:	b2db      	uxtb	r3, r3
 8015540:	f003 0301 	and.w	r3, r3, #1
 8015544:	2b00      	cmp	r3, #0
 8015546:	d022      	beq.n	801558e <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8015548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801554a:	681b      	ldr	r3, [r3, #0]
 801554c:	68db      	ldr	r3, [r3, #12]
 801554e:	899b      	ldrh	r3, [r3, #12]
 8015550:	b29b      	uxth	r3, r3
 8015552:	b21b      	sxth	r3, r3
 8015554:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015558:	b21c      	sxth	r4, r3
 801555a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	68db      	ldr	r3, [r3, #12]
 8015560:	899b      	ldrh	r3, [r3, #12]
 8015562:	b29b      	uxth	r3, r3
 8015564:	4618      	mov	r0, r3
 8015566:	f7f7 ff7f 	bl	800d468 <lwip_htons>
 801556a:	4603      	mov	r3, r0
 801556c:	b2db      	uxtb	r3, r3
 801556e:	b29b      	uxth	r3, r3
 8015570:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8015574:	b29b      	uxth	r3, r3
 8015576:	4618      	mov	r0, r3
 8015578:	f7f7 ff76 	bl	800d468 <lwip_htons>
 801557c:	4603      	mov	r3, r0
 801557e:	b21b      	sxth	r3, r3
 8015580:	4323      	orrs	r3, r4
 8015582:	b21a      	sxth	r2, r3
 8015584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015586:	681b      	ldr	r3, [r3, #0]
 8015588:	68db      	ldr	r3, [r3, #12]
 801558a:	b292      	uxth	r2, r2
 801558c:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015592:	b29a      	uxth	r2, r3
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015598:	4413      	add	r3, r2
 801559a:	b299      	uxth	r1, r3
 801559c:	4b3c      	ldr	r3, [pc, #240]	; (8015690 <tcp_receive+0xf14>)
 801559e:	681b      	ldr	r3, [r3, #0]
 80155a0:	b29a      	uxth	r2, r3
 80155a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155a4:	681b      	ldr	r3, [r3, #0]
 80155a6:	1a8a      	subs	r2, r1, r2
 80155a8:	b292      	uxth	r2, r2
 80155aa:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80155ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155ae:	681b      	ldr	r3, [r3, #0]
 80155b0:	685a      	ldr	r2, [r3, #4]
 80155b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155b4:	681b      	ldr	r3, [r3, #0]
 80155b6:	891b      	ldrh	r3, [r3, #8]
 80155b8:	4619      	mov	r1, r3
 80155ba:	4610      	mov	r0, r2
 80155bc:	f7fb fd64 	bl	8011088 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80155c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155c2:	681b      	ldr	r3, [r3, #0]
 80155c4:	891c      	ldrh	r4, [r3, #8]
 80155c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	68db      	ldr	r3, [r3, #12]
 80155cc:	899b      	ldrh	r3, [r3, #12]
 80155ce:	b29b      	uxth	r3, r3
 80155d0:	4618      	mov	r0, r3
 80155d2:	f7f7 ff49 	bl	800d468 <lwip_htons>
 80155d6:	4603      	mov	r3, r0
 80155d8:	b2db      	uxtb	r3, r3
 80155da:	f003 0303 	and.w	r3, r3, #3
 80155de:	2b00      	cmp	r3, #0
 80155e0:	d001      	beq.n	80155e6 <tcp_receive+0xe6a>
 80155e2:	2301      	movs	r3, #1
 80155e4:	e000      	b.n	80155e8 <tcp_receive+0xe6c>
 80155e6:	2300      	movs	r3, #0
 80155e8:	4423      	add	r3, r4
 80155ea:	b29a      	uxth	r2, r3
 80155ec:	4b2a      	ldr	r3, [pc, #168]	; (8015698 <tcp_receive+0xf1c>)
 80155ee:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80155f0:	4b29      	ldr	r3, [pc, #164]	; (8015698 <tcp_receive+0xf1c>)
 80155f2:	881b      	ldrh	r3, [r3, #0]
 80155f4:	461a      	mov	r2, r3
 80155f6:	4b26      	ldr	r3, [pc, #152]	; (8015690 <tcp_receive+0xf14>)
 80155f8:	681b      	ldr	r3, [r3, #0]
 80155fa:	441a      	add	r2, r3
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015600:	6879      	ldr	r1, [r7, #4]
 8015602:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015604:	440b      	add	r3, r1
 8015606:	429a      	cmp	r2, r3
 8015608:	d019      	beq.n	801563e <tcp_receive+0xec2>
 801560a:	4b24      	ldr	r3, [pc, #144]	; (801569c <tcp_receive+0xf20>)
 801560c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8015610:	4923      	ldr	r1, [pc, #140]	; (80156a0 <tcp_receive+0xf24>)
 8015612:	4824      	ldr	r0, [pc, #144]	; (80156a4 <tcp_receive+0xf28>)
 8015614:	f003 fb74 	bl	8018d00 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8015618:	e011      	b.n	801563e <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801561a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801561c:	681b      	ldr	r3, [r3, #0]
 801561e:	63bb      	str	r3, [r7, #56]	; 0x38
 8015620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015622:	2b00      	cmp	r3, #0
 8015624:	f47f aea4 	bne.w	8015370 <tcp_receive+0xbf4>
 8015628:	e00a      	b.n	8015640 <tcp_receive+0xec4>
                break;
 801562a:	bf00      	nop
 801562c:	e008      	b.n	8015640 <tcp_receive+0xec4>
                break;
 801562e:	bf00      	nop
 8015630:	e006      	b.n	8015640 <tcp_receive+0xec4>
                  break;
 8015632:	bf00      	nop
 8015634:	e004      	b.n	8015640 <tcp_receive+0xec4>
                  break;
 8015636:	bf00      	nop
 8015638:	e002      	b.n	8015640 <tcp_receive+0xec4>
                  break;
 801563a:	bf00      	nop
 801563c:	e000      	b.n	8015640 <tcp_receive+0xec4>
                break;
 801563e:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8015640:	6878      	ldr	r0, [r7, #4]
 8015642:	f001 fa43 	bl	8016acc <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8015646:	e003      	b.n	8015650 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8015648:	6878      	ldr	r0, [r7, #4]
 801564a:	f001 fa3f 	bl	8016acc <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801564e:	e01a      	b.n	8015686 <tcp_receive+0xf0a>
 8015650:	e019      	b.n	8015686 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8015652:	4b0f      	ldr	r3, [pc, #60]	; (8015690 <tcp_receive+0xf14>)
 8015654:	681a      	ldr	r2, [r3, #0]
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801565a:	1ad3      	subs	r3, r2, r3
 801565c:	2b00      	cmp	r3, #0
 801565e:	db0a      	blt.n	8015676 <tcp_receive+0xefa>
 8015660:	4b0b      	ldr	r3, [pc, #44]	; (8015690 <tcp_receive+0xf14>)
 8015662:	681a      	ldr	r2, [r3, #0]
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015668:	6879      	ldr	r1, [r7, #4]
 801566a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801566c:	440b      	add	r3, r1
 801566e:	1ad3      	subs	r3, r2, r3
 8015670:	3301      	adds	r3, #1
 8015672:	2b00      	cmp	r3, #0
 8015674:	dd07      	ble.n	8015686 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	8b5b      	ldrh	r3, [r3, #26]
 801567a:	f043 0302 	orr.w	r3, r3, #2
 801567e:	b29a      	uxth	r2, r3
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8015684:	e7ff      	b.n	8015686 <tcp_receive+0xf0a>
 8015686:	bf00      	nop
 8015688:	3750      	adds	r7, #80	; 0x50
 801568a:	46bd      	mov	sp, r7
 801568c:	bdb0      	pop	{r4, r5, r7, pc}
 801568e:	bf00      	nop
 8015690:	24004934 	.word	0x24004934
 8015694:	24004914 	.word	0x24004914
 8015698:	2400493e 	.word	0x2400493e
 801569c:	0801c974 	.word	0x0801c974
 80156a0:	0801cd38 	.word	0x0801cd38
 80156a4:	0801c9dc 	.word	0x0801c9dc

080156a8 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80156a8:	b480      	push	{r7}
 80156aa:	b083      	sub	sp, #12
 80156ac:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80156ae:	4b15      	ldr	r3, [pc, #84]	; (8015704 <tcp_get_next_optbyte+0x5c>)
 80156b0:	881b      	ldrh	r3, [r3, #0]
 80156b2:	1c5a      	adds	r2, r3, #1
 80156b4:	b291      	uxth	r1, r2
 80156b6:	4a13      	ldr	r2, [pc, #76]	; (8015704 <tcp_get_next_optbyte+0x5c>)
 80156b8:	8011      	strh	r1, [r2, #0]
 80156ba:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80156bc:	4b12      	ldr	r3, [pc, #72]	; (8015708 <tcp_get_next_optbyte+0x60>)
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d004      	beq.n	80156ce <tcp_get_next_optbyte+0x26>
 80156c4:	4b11      	ldr	r3, [pc, #68]	; (801570c <tcp_get_next_optbyte+0x64>)
 80156c6:	881b      	ldrh	r3, [r3, #0]
 80156c8:	88fa      	ldrh	r2, [r7, #6]
 80156ca:	429a      	cmp	r2, r3
 80156cc:	d208      	bcs.n	80156e0 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80156ce:	4b10      	ldr	r3, [pc, #64]	; (8015710 <tcp_get_next_optbyte+0x68>)
 80156d0:	681b      	ldr	r3, [r3, #0]
 80156d2:	3314      	adds	r3, #20
 80156d4:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80156d6:	88fb      	ldrh	r3, [r7, #6]
 80156d8:	683a      	ldr	r2, [r7, #0]
 80156da:	4413      	add	r3, r2
 80156dc:	781b      	ldrb	r3, [r3, #0]
 80156de:	e00b      	b.n	80156f8 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80156e0:	88fb      	ldrh	r3, [r7, #6]
 80156e2:	b2da      	uxtb	r2, r3
 80156e4:	4b09      	ldr	r3, [pc, #36]	; (801570c <tcp_get_next_optbyte+0x64>)
 80156e6:	881b      	ldrh	r3, [r3, #0]
 80156e8:	b2db      	uxtb	r3, r3
 80156ea:	1ad3      	subs	r3, r2, r3
 80156ec:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80156ee:	4b06      	ldr	r3, [pc, #24]	; (8015708 <tcp_get_next_optbyte+0x60>)
 80156f0:	681a      	ldr	r2, [r3, #0]
 80156f2:	797b      	ldrb	r3, [r7, #5]
 80156f4:	4413      	add	r3, r2
 80156f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80156f8:	4618      	mov	r0, r3
 80156fa:	370c      	adds	r7, #12
 80156fc:	46bd      	mov	sp, r7
 80156fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015702:	4770      	bx	lr
 8015704:	24004930 	.word	0x24004930
 8015708:	2400492c 	.word	0x2400492c
 801570c:	2400492a 	.word	0x2400492a
 8015710:	24004924 	.word	0x24004924

08015714 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8015714:	b580      	push	{r7, lr}
 8015716:	b084      	sub	sp, #16
 8015718:	af00      	add	r7, sp, #0
 801571a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	2b00      	cmp	r3, #0
 8015720:	d106      	bne.n	8015730 <tcp_parseopt+0x1c>
 8015722:	4b31      	ldr	r3, [pc, #196]	; (80157e8 <tcp_parseopt+0xd4>)
 8015724:	f240 727d 	movw	r2, #1917	; 0x77d
 8015728:	4930      	ldr	r1, [pc, #192]	; (80157ec <tcp_parseopt+0xd8>)
 801572a:	4831      	ldr	r0, [pc, #196]	; (80157f0 <tcp_parseopt+0xdc>)
 801572c:	f003 fae8 	bl	8018d00 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8015730:	4b30      	ldr	r3, [pc, #192]	; (80157f4 <tcp_parseopt+0xe0>)
 8015732:	881b      	ldrh	r3, [r3, #0]
 8015734:	2b00      	cmp	r3, #0
 8015736:	d053      	beq.n	80157e0 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015738:	4b2f      	ldr	r3, [pc, #188]	; (80157f8 <tcp_parseopt+0xe4>)
 801573a:	2200      	movs	r2, #0
 801573c:	801a      	strh	r2, [r3, #0]
 801573e:	e043      	b.n	80157c8 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 8015740:	f7ff ffb2 	bl	80156a8 <tcp_get_next_optbyte>
 8015744:	4603      	mov	r3, r0
 8015746:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8015748:	7bfb      	ldrb	r3, [r7, #15]
 801574a:	2b01      	cmp	r3, #1
 801574c:	d03c      	beq.n	80157c8 <tcp_parseopt+0xb4>
 801574e:	2b02      	cmp	r3, #2
 8015750:	d002      	beq.n	8015758 <tcp_parseopt+0x44>
 8015752:	2b00      	cmp	r3, #0
 8015754:	d03f      	beq.n	80157d6 <tcp_parseopt+0xc2>
 8015756:	e026      	b.n	80157a6 <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8015758:	f7ff ffa6 	bl	80156a8 <tcp_get_next_optbyte>
 801575c:	4603      	mov	r3, r0
 801575e:	2b04      	cmp	r3, #4
 8015760:	d13b      	bne.n	80157da <tcp_parseopt+0xc6>
 8015762:	4b25      	ldr	r3, [pc, #148]	; (80157f8 <tcp_parseopt+0xe4>)
 8015764:	881b      	ldrh	r3, [r3, #0]
 8015766:	3302      	adds	r3, #2
 8015768:	4a22      	ldr	r2, [pc, #136]	; (80157f4 <tcp_parseopt+0xe0>)
 801576a:	8812      	ldrh	r2, [r2, #0]
 801576c:	4293      	cmp	r3, r2
 801576e:	dc34      	bgt.n	80157da <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8015770:	f7ff ff9a 	bl	80156a8 <tcp_get_next_optbyte>
 8015774:	4603      	mov	r3, r0
 8015776:	b29b      	uxth	r3, r3
 8015778:	021b      	lsls	r3, r3, #8
 801577a:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801577c:	f7ff ff94 	bl	80156a8 <tcp_get_next_optbyte>
 8015780:	4603      	mov	r3, r0
 8015782:	b29a      	uxth	r2, r3
 8015784:	89bb      	ldrh	r3, [r7, #12]
 8015786:	4313      	orrs	r3, r2
 8015788:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801578a:	89bb      	ldrh	r3, [r7, #12]
 801578c:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8015790:	d804      	bhi.n	801579c <tcp_parseopt+0x88>
 8015792:	89bb      	ldrh	r3, [r7, #12]
 8015794:	2b00      	cmp	r3, #0
 8015796:	d001      	beq.n	801579c <tcp_parseopt+0x88>
 8015798:	89ba      	ldrh	r2, [r7, #12]
 801579a:	e001      	b.n	80157a0 <tcp_parseopt+0x8c>
 801579c:	f44f 7206 	mov.w	r2, #536	; 0x218
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 80157a4:	e010      	b.n	80157c8 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80157a6:	f7ff ff7f 	bl	80156a8 <tcp_get_next_optbyte>
 80157aa:	4603      	mov	r3, r0
 80157ac:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80157ae:	7afb      	ldrb	r3, [r7, #11]
 80157b0:	2b01      	cmp	r3, #1
 80157b2:	d914      	bls.n	80157de <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80157b4:	7afb      	ldrb	r3, [r7, #11]
 80157b6:	b29a      	uxth	r2, r3
 80157b8:	4b0f      	ldr	r3, [pc, #60]	; (80157f8 <tcp_parseopt+0xe4>)
 80157ba:	881b      	ldrh	r3, [r3, #0]
 80157bc:	4413      	add	r3, r2
 80157be:	b29b      	uxth	r3, r3
 80157c0:	3b02      	subs	r3, #2
 80157c2:	b29a      	uxth	r2, r3
 80157c4:	4b0c      	ldr	r3, [pc, #48]	; (80157f8 <tcp_parseopt+0xe4>)
 80157c6:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80157c8:	4b0b      	ldr	r3, [pc, #44]	; (80157f8 <tcp_parseopt+0xe4>)
 80157ca:	881a      	ldrh	r2, [r3, #0]
 80157cc:	4b09      	ldr	r3, [pc, #36]	; (80157f4 <tcp_parseopt+0xe0>)
 80157ce:	881b      	ldrh	r3, [r3, #0]
 80157d0:	429a      	cmp	r2, r3
 80157d2:	d3b5      	bcc.n	8015740 <tcp_parseopt+0x2c>
 80157d4:	e004      	b.n	80157e0 <tcp_parseopt+0xcc>
          return;
 80157d6:	bf00      	nop
 80157d8:	e002      	b.n	80157e0 <tcp_parseopt+0xcc>
            return;
 80157da:	bf00      	nop
 80157dc:	e000      	b.n	80157e0 <tcp_parseopt+0xcc>
            return;
 80157de:	bf00      	nop
      }
    }
  }
}
 80157e0:	3710      	adds	r7, #16
 80157e2:	46bd      	mov	sp, r7
 80157e4:	bd80      	pop	{r7, pc}
 80157e6:	bf00      	nop
 80157e8:	0801c974 	.word	0x0801c974
 80157ec:	0801cdf4 	.word	0x0801cdf4
 80157f0:	0801c9dc 	.word	0x0801c9dc
 80157f4:	24004928 	.word	0x24004928
 80157f8:	24004930 	.word	0x24004930

080157fc <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80157fc:	b480      	push	{r7}
 80157fe:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015800:	4b05      	ldr	r3, [pc, #20]	; (8015818 <tcp_trigger_input_pcb_close+0x1c>)
 8015802:	781b      	ldrb	r3, [r3, #0]
 8015804:	f043 0310 	orr.w	r3, r3, #16
 8015808:	b2da      	uxtb	r2, r3
 801580a:	4b03      	ldr	r3, [pc, #12]	; (8015818 <tcp_trigger_input_pcb_close+0x1c>)
 801580c:	701a      	strb	r2, [r3, #0]
}
 801580e:	bf00      	nop
 8015810:	46bd      	mov	sp, r7
 8015812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015816:	4770      	bx	lr
 8015818:	24004941 	.word	0x24004941

0801581c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801581c:	b580      	push	{r7, lr}
 801581e:	b084      	sub	sp, #16
 8015820:	af00      	add	r7, sp, #0
 8015822:	60f8      	str	r0, [r7, #12]
 8015824:	60b9      	str	r1, [r7, #8]
 8015826:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8015828:	68fb      	ldr	r3, [r7, #12]
 801582a:	2b00      	cmp	r3, #0
 801582c:	d00a      	beq.n	8015844 <tcp_route+0x28>
 801582e:	68fb      	ldr	r3, [r7, #12]
 8015830:	7a1b      	ldrb	r3, [r3, #8]
 8015832:	2b00      	cmp	r3, #0
 8015834:	d006      	beq.n	8015844 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8015836:	68fb      	ldr	r3, [r7, #12]
 8015838:	7a1b      	ldrb	r3, [r3, #8]
 801583a:	4618      	mov	r0, r3
 801583c:	f7fb fa20 	bl	8010c80 <netif_get_by_index>
 8015840:	4603      	mov	r3, r0
 8015842:	e003      	b.n	801584c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8015844:	6878      	ldr	r0, [r7, #4]
 8015846:	f7f9 f8e7 	bl	800ea18 <ip4_route>
 801584a:	4603      	mov	r3, r0
  }
}
 801584c:	4618      	mov	r0, r3
 801584e:	3710      	adds	r7, #16
 8015850:	46bd      	mov	sp, r7
 8015852:	bd80      	pop	{r7, pc}

08015854 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8015854:	b590      	push	{r4, r7, lr}
 8015856:	b087      	sub	sp, #28
 8015858:	af00      	add	r7, sp, #0
 801585a:	60f8      	str	r0, [r7, #12]
 801585c:	60b9      	str	r1, [r7, #8]
 801585e:	603b      	str	r3, [r7, #0]
 8015860:	4613      	mov	r3, r2
 8015862:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8015864:	68fb      	ldr	r3, [r7, #12]
 8015866:	2b00      	cmp	r3, #0
 8015868:	d105      	bne.n	8015876 <tcp_create_segment+0x22>
 801586a:	4b44      	ldr	r3, [pc, #272]	; (801597c <tcp_create_segment+0x128>)
 801586c:	22a3      	movs	r2, #163	; 0xa3
 801586e:	4944      	ldr	r1, [pc, #272]	; (8015980 <tcp_create_segment+0x12c>)
 8015870:	4844      	ldr	r0, [pc, #272]	; (8015984 <tcp_create_segment+0x130>)
 8015872:	f003 fa45 	bl	8018d00 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8015876:	68bb      	ldr	r3, [r7, #8]
 8015878:	2b00      	cmp	r3, #0
 801587a:	d105      	bne.n	8015888 <tcp_create_segment+0x34>
 801587c:	4b3f      	ldr	r3, [pc, #252]	; (801597c <tcp_create_segment+0x128>)
 801587e:	22a4      	movs	r2, #164	; 0xa4
 8015880:	4941      	ldr	r1, [pc, #260]	; (8015988 <tcp_create_segment+0x134>)
 8015882:	4840      	ldr	r0, [pc, #256]	; (8015984 <tcp_create_segment+0x130>)
 8015884:	f003 fa3c 	bl	8018d00 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015888:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801588c:	009b      	lsls	r3, r3, #2
 801588e:	b2db      	uxtb	r3, r3
 8015890:	f003 0304 	and.w	r3, r3, #4
 8015894:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8015896:	2003      	movs	r0, #3
 8015898:	f7fa fe66 	bl	8010568 <memp_malloc>
 801589c:	6138      	str	r0, [r7, #16]
 801589e:	693b      	ldr	r3, [r7, #16]
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	d104      	bne.n	80158ae <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80158a4:	68b8      	ldr	r0, [r7, #8]
 80158a6:	f7fb fd75 	bl	8011394 <pbuf_free>
    return NULL;
 80158aa:	2300      	movs	r3, #0
 80158ac:	e061      	b.n	8015972 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 80158ae:	693b      	ldr	r3, [r7, #16]
 80158b0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80158b4:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80158b6:	693b      	ldr	r3, [r7, #16]
 80158b8:	2200      	movs	r2, #0
 80158ba:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80158bc:	693b      	ldr	r3, [r7, #16]
 80158be:	68ba      	ldr	r2, [r7, #8]
 80158c0:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80158c2:	68bb      	ldr	r3, [r7, #8]
 80158c4:	891a      	ldrh	r2, [r3, #8]
 80158c6:	7dfb      	ldrb	r3, [r7, #23]
 80158c8:	b29b      	uxth	r3, r3
 80158ca:	429a      	cmp	r2, r3
 80158cc:	d205      	bcs.n	80158da <tcp_create_segment+0x86>
 80158ce:	4b2b      	ldr	r3, [pc, #172]	; (801597c <tcp_create_segment+0x128>)
 80158d0:	22b0      	movs	r2, #176	; 0xb0
 80158d2:	492e      	ldr	r1, [pc, #184]	; (801598c <tcp_create_segment+0x138>)
 80158d4:	482b      	ldr	r0, [pc, #172]	; (8015984 <tcp_create_segment+0x130>)
 80158d6:	f003 fa13 	bl	8018d00 <iprintf>
  seg->len = p->tot_len - optlen;
 80158da:	68bb      	ldr	r3, [r7, #8]
 80158dc:	891a      	ldrh	r2, [r3, #8]
 80158de:	7dfb      	ldrb	r3, [r7, #23]
 80158e0:	b29b      	uxth	r3, r3
 80158e2:	1ad3      	subs	r3, r2, r3
 80158e4:	b29a      	uxth	r2, r3
 80158e6:	693b      	ldr	r3, [r7, #16]
 80158e8:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80158ea:	2114      	movs	r1, #20
 80158ec:	68b8      	ldr	r0, [r7, #8]
 80158ee:	f7fb fcbb 	bl	8011268 <pbuf_add_header>
 80158f2:	4603      	mov	r3, r0
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d004      	beq.n	8015902 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80158f8:	6938      	ldr	r0, [r7, #16]
 80158fa:	f7fd f8d5 	bl	8012aa8 <tcp_seg_free>
    return NULL;
 80158fe:	2300      	movs	r3, #0
 8015900:	e037      	b.n	8015972 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015902:	693b      	ldr	r3, [r7, #16]
 8015904:	685b      	ldr	r3, [r3, #4]
 8015906:	685a      	ldr	r2, [r3, #4]
 8015908:	693b      	ldr	r3, [r7, #16]
 801590a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801590c:	68fb      	ldr	r3, [r7, #12]
 801590e:	8ada      	ldrh	r2, [r3, #22]
 8015910:	693b      	ldr	r3, [r7, #16]
 8015912:	68dc      	ldr	r4, [r3, #12]
 8015914:	4610      	mov	r0, r2
 8015916:	f7f7 fda7 	bl	800d468 <lwip_htons>
 801591a:	4603      	mov	r3, r0
 801591c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801591e:	68fb      	ldr	r3, [r7, #12]
 8015920:	8b1a      	ldrh	r2, [r3, #24]
 8015922:	693b      	ldr	r3, [r7, #16]
 8015924:	68dc      	ldr	r4, [r3, #12]
 8015926:	4610      	mov	r0, r2
 8015928:	f7f7 fd9e 	bl	800d468 <lwip_htons>
 801592c:	4603      	mov	r3, r0
 801592e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015930:	693b      	ldr	r3, [r7, #16]
 8015932:	68dc      	ldr	r4, [r3, #12]
 8015934:	6838      	ldr	r0, [r7, #0]
 8015936:	f7f7 fdac 	bl	800d492 <lwip_htonl>
 801593a:	4603      	mov	r3, r0
 801593c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801593e:	7dfb      	ldrb	r3, [r7, #23]
 8015940:	089b      	lsrs	r3, r3, #2
 8015942:	b2db      	uxtb	r3, r3
 8015944:	b29b      	uxth	r3, r3
 8015946:	3305      	adds	r3, #5
 8015948:	b29b      	uxth	r3, r3
 801594a:	031b      	lsls	r3, r3, #12
 801594c:	b29a      	uxth	r2, r3
 801594e:	79fb      	ldrb	r3, [r7, #7]
 8015950:	b29b      	uxth	r3, r3
 8015952:	4313      	orrs	r3, r2
 8015954:	b29a      	uxth	r2, r3
 8015956:	693b      	ldr	r3, [r7, #16]
 8015958:	68dc      	ldr	r4, [r3, #12]
 801595a:	4610      	mov	r0, r2
 801595c:	f7f7 fd84 	bl	800d468 <lwip_htons>
 8015960:	4603      	mov	r3, r0
 8015962:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015964:	693b      	ldr	r3, [r7, #16]
 8015966:	68db      	ldr	r3, [r3, #12]
 8015968:	2200      	movs	r2, #0
 801596a:	749a      	strb	r2, [r3, #18]
 801596c:	2200      	movs	r2, #0
 801596e:	74da      	strb	r2, [r3, #19]
  return seg;
 8015970:	693b      	ldr	r3, [r7, #16]
}
 8015972:	4618      	mov	r0, r3
 8015974:	371c      	adds	r7, #28
 8015976:	46bd      	mov	sp, r7
 8015978:	bd90      	pop	{r4, r7, pc}
 801597a:	bf00      	nop
 801597c:	0801ce10 	.word	0x0801ce10
 8015980:	0801ce60 	.word	0x0801ce60
 8015984:	0801ce80 	.word	0x0801ce80
 8015988:	0801cea8 	.word	0x0801cea8
 801598c:	0801cecc 	.word	0x0801cecc

08015990 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8015990:	b590      	push	{r4, r7, lr}
 8015992:	b08b      	sub	sp, #44	; 0x2c
 8015994:	af02      	add	r7, sp, #8
 8015996:	6078      	str	r0, [r7, #4]
 8015998:	460b      	mov	r3, r1
 801599a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801599c:	2300      	movs	r3, #0
 801599e:	61fb      	str	r3, [r7, #28]
 80159a0:	2300      	movs	r3, #0
 80159a2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80159a4:	2300      	movs	r3, #0
 80159a6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d106      	bne.n	80159bc <tcp_split_unsent_seg+0x2c>
 80159ae:	4b95      	ldr	r3, [pc, #596]	; (8015c04 <tcp_split_unsent_seg+0x274>)
 80159b0:	f240 324b 	movw	r2, #843	; 0x34b
 80159b4:	4994      	ldr	r1, [pc, #592]	; (8015c08 <tcp_split_unsent_seg+0x278>)
 80159b6:	4895      	ldr	r0, [pc, #596]	; (8015c0c <tcp_split_unsent_seg+0x27c>)
 80159b8:	f003 f9a2 	bl	8018d00 <iprintf>

  useg = pcb->unsent;
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80159c0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80159c2:	697b      	ldr	r3, [r7, #20]
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d102      	bne.n	80159ce <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80159c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80159cc:	e116      	b.n	8015bfc <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80159ce:	887b      	ldrh	r3, [r7, #2]
 80159d0:	2b00      	cmp	r3, #0
 80159d2:	d109      	bne.n	80159e8 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80159d4:	4b8b      	ldr	r3, [pc, #556]	; (8015c04 <tcp_split_unsent_seg+0x274>)
 80159d6:	f240 3253 	movw	r2, #851	; 0x353
 80159da:	498d      	ldr	r1, [pc, #564]	; (8015c10 <tcp_split_unsent_seg+0x280>)
 80159dc:	488b      	ldr	r0, [pc, #556]	; (8015c0c <tcp_split_unsent_seg+0x27c>)
 80159de:	f003 f98f 	bl	8018d00 <iprintf>
    return ERR_VAL;
 80159e2:	f06f 0305 	mvn.w	r3, #5
 80159e6:	e109      	b.n	8015bfc <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80159e8:	697b      	ldr	r3, [r7, #20]
 80159ea:	891b      	ldrh	r3, [r3, #8]
 80159ec:	887a      	ldrh	r2, [r7, #2]
 80159ee:	429a      	cmp	r2, r3
 80159f0:	d301      	bcc.n	80159f6 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80159f2:	2300      	movs	r3, #0
 80159f4:	e102      	b.n	8015bfc <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80159fa:	887a      	ldrh	r2, [r7, #2]
 80159fc:	429a      	cmp	r2, r3
 80159fe:	d906      	bls.n	8015a0e <tcp_split_unsent_seg+0x7e>
 8015a00:	4b80      	ldr	r3, [pc, #512]	; (8015c04 <tcp_split_unsent_seg+0x274>)
 8015a02:	f240 325b 	movw	r2, #859	; 0x35b
 8015a06:	4983      	ldr	r1, [pc, #524]	; (8015c14 <tcp_split_unsent_seg+0x284>)
 8015a08:	4880      	ldr	r0, [pc, #512]	; (8015c0c <tcp_split_unsent_seg+0x27c>)
 8015a0a:	f003 f979 	bl	8018d00 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8015a0e:	697b      	ldr	r3, [r7, #20]
 8015a10:	891b      	ldrh	r3, [r3, #8]
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	d106      	bne.n	8015a24 <tcp_split_unsent_seg+0x94>
 8015a16:	4b7b      	ldr	r3, [pc, #492]	; (8015c04 <tcp_split_unsent_seg+0x274>)
 8015a18:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8015a1c:	497e      	ldr	r1, [pc, #504]	; (8015c18 <tcp_split_unsent_seg+0x288>)
 8015a1e:	487b      	ldr	r0, [pc, #492]	; (8015c0c <tcp_split_unsent_seg+0x27c>)
 8015a20:	f003 f96e 	bl	8018d00 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8015a24:	697b      	ldr	r3, [r7, #20]
 8015a26:	7a9b      	ldrb	r3, [r3, #10]
 8015a28:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8015a2a:	7bfb      	ldrb	r3, [r7, #15]
 8015a2c:	009b      	lsls	r3, r3, #2
 8015a2e:	b2db      	uxtb	r3, r3
 8015a30:	f003 0304 	and.w	r3, r3, #4
 8015a34:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8015a36:	697b      	ldr	r3, [r7, #20]
 8015a38:	891a      	ldrh	r2, [r3, #8]
 8015a3a:	887b      	ldrh	r3, [r7, #2]
 8015a3c:	1ad3      	subs	r3, r2, r3
 8015a3e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8015a40:	7bbb      	ldrb	r3, [r7, #14]
 8015a42:	b29a      	uxth	r2, r3
 8015a44:	89bb      	ldrh	r3, [r7, #12]
 8015a46:	4413      	add	r3, r2
 8015a48:	b29b      	uxth	r3, r3
 8015a4a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015a4e:	4619      	mov	r1, r3
 8015a50:	2036      	movs	r0, #54	; 0x36
 8015a52:	f7fb f9bf 	bl	8010dd4 <pbuf_alloc>
 8015a56:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015a58:	693b      	ldr	r3, [r7, #16]
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	f000 80b7 	beq.w	8015bce <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8015a60:	697b      	ldr	r3, [r7, #20]
 8015a62:	685b      	ldr	r3, [r3, #4]
 8015a64:	891a      	ldrh	r2, [r3, #8]
 8015a66:	697b      	ldr	r3, [r7, #20]
 8015a68:	891b      	ldrh	r3, [r3, #8]
 8015a6a:	1ad3      	subs	r3, r2, r3
 8015a6c:	b29a      	uxth	r2, r3
 8015a6e:	887b      	ldrh	r3, [r7, #2]
 8015a70:	4413      	add	r3, r2
 8015a72:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8015a74:	697b      	ldr	r3, [r7, #20]
 8015a76:	6858      	ldr	r0, [r3, #4]
 8015a78:	693b      	ldr	r3, [r7, #16]
 8015a7a:	685a      	ldr	r2, [r3, #4]
 8015a7c:	7bbb      	ldrb	r3, [r7, #14]
 8015a7e:	18d1      	adds	r1, r2, r3
 8015a80:	897b      	ldrh	r3, [r7, #10]
 8015a82:	89ba      	ldrh	r2, [r7, #12]
 8015a84:	f7fb fe7c 	bl	8011780 <pbuf_copy_partial>
 8015a88:	4603      	mov	r3, r0
 8015a8a:	461a      	mov	r2, r3
 8015a8c:	89bb      	ldrh	r3, [r7, #12]
 8015a8e:	4293      	cmp	r3, r2
 8015a90:	f040 809f 	bne.w	8015bd2 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8015a94:	697b      	ldr	r3, [r7, #20]
 8015a96:	68db      	ldr	r3, [r3, #12]
 8015a98:	899b      	ldrh	r3, [r3, #12]
 8015a9a:	b29b      	uxth	r3, r3
 8015a9c:	4618      	mov	r0, r3
 8015a9e:	f7f7 fce3 	bl	800d468 <lwip_htons>
 8015aa2:	4603      	mov	r3, r0
 8015aa4:	b2db      	uxtb	r3, r3
 8015aa6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015aaa:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8015aac:	2300      	movs	r3, #0
 8015aae:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8015ab0:	7efb      	ldrb	r3, [r7, #27]
 8015ab2:	f003 0308 	and.w	r3, r3, #8
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d007      	beq.n	8015aca <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8015aba:	7efb      	ldrb	r3, [r7, #27]
 8015abc:	f023 0308 	bic.w	r3, r3, #8
 8015ac0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8015ac2:	7ebb      	ldrb	r3, [r7, #26]
 8015ac4:	f043 0308 	orr.w	r3, r3, #8
 8015ac8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8015aca:	7efb      	ldrb	r3, [r7, #27]
 8015acc:	f003 0301 	and.w	r3, r3, #1
 8015ad0:	2b00      	cmp	r3, #0
 8015ad2:	d007      	beq.n	8015ae4 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015ad4:	7efb      	ldrb	r3, [r7, #27]
 8015ad6:	f023 0301 	bic.w	r3, r3, #1
 8015ada:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015adc:	7ebb      	ldrb	r3, [r7, #26]
 8015ade:	f043 0301 	orr.w	r3, r3, #1
 8015ae2:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015ae4:	697b      	ldr	r3, [r7, #20]
 8015ae6:	68db      	ldr	r3, [r3, #12]
 8015ae8:	685b      	ldr	r3, [r3, #4]
 8015aea:	4618      	mov	r0, r3
 8015aec:	f7f7 fcd1 	bl	800d492 <lwip_htonl>
 8015af0:	4602      	mov	r2, r0
 8015af2:	887b      	ldrh	r3, [r7, #2]
 8015af4:	18d1      	adds	r1, r2, r3
 8015af6:	7eba      	ldrb	r2, [r7, #26]
 8015af8:	7bfb      	ldrb	r3, [r7, #15]
 8015afa:	9300      	str	r3, [sp, #0]
 8015afc:	460b      	mov	r3, r1
 8015afe:	6939      	ldr	r1, [r7, #16]
 8015b00:	6878      	ldr	r0, [r7, #4]
 8015b02:	f7ff fea7 	bl	8015854 <tcp_create_segment>
 8015b06:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015b08:	69fb      	ldr	r3, [r7, #28]
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d063      	beq.n	8015bd6 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8015b0e:	697b      	ldr	r3, [r7, #20]
 8015b10:	685b      	ldr	r3, [r3, #4]
 8015b12:	4618      	mov	r0, r3
 8015b14:	f7fb fccc 	bl	80114b0 <pbuf_clen>
 8015b18:	4603      	mov	r3, r0
 8015b1a:	461a      	mov	r2, r3
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015b22:	1a9b      	subs	r3, r3, r2
 8015b24:	b29a      	uxth	r2, r3
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015b2c:	697b      	ldr	r3, [r7, #20]
 8015b2e:	6858      	ldr	r0, [r3, #4]
 8015b30:	697b      	ldr	r3, [r7, #20]
 8015b32:	685b      	ldr	r3, [r3, #4]
 8015b34:	891a      	ldrh	r2, [r3, #8]
 8015b36:	89bb      	ldrh	r3, [r7, #12]
 8015b38:	1ad3      	subs	r3, r2, r3
 8015b3a:	b29b      	uxth	r3, r3
 8015b3c:	4619      	mov	r1, r3
 8015b3e:	f7fb faa3 	bl	8011088 <pbuf_realloc>
  useg->len -= remainder;
 8015b42:	697b      	ldr	r3, [r7, #20]
 8015b44:	891a      	ldrh	r2, [r3, #8]
 8015b46:	89bb      	ldrh	r3, [r7, #12]
 8015b48:	1ad3      	subs	r3, r2, r3
 8015b4a:	b29a      	uxth	r2, r3
 8015b4c:	697b      	ldr	r3, [r7, #20]
 8015b4e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8015b50:	697b      	ldr	r3, [r7, #20]
 8015b52:	68db      	ldr	r3, [r3, #12]
 8015b54:	899b      	ldrh	r3, [r3, #12]
 8015b56:	b29c      	uxth	r4, r3
 8015b58:	7efb      	ldrb	r3, [r7, #27]
 8015b5a:	b29b      	uxth	r3, r3
 8015b5c:	4618      	mov	r0, r3
 8015b5e:	f7f7 fc83 	bl	800d468 <lwip_htons>
 8015b62:	4603      	mov	r3, r0
 8015b64:	461a      	mov	r2, r3
 8015b66:	697b      	ldr	r3, [r7, #20]
 8015b68:	68db      	ldr	r3, [r3, #12]
 8015b6a:	4322      	orrs	r2, r4
 8015b6c:	b292      	uxth	r2, r2
 8015b6e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8015b70:	697b      	ldr	r3, [r7, #20]
 8015b72:	685b      	ldr	r3, [r3, #4]
 8015b74:	4618      	mov	r0, r3
 8015b76:	f7fb fc9b 	bl	80114b0 <pbuf_clen>
 8015b7a:	4603      	mov	r3, r0
 8015b7c:	461a      	mov	r2, r3
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015b84:	4413      	add	r3, r2
 8015b86:	b29a      	uxth	r2, r3
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015b8e:	69fb      	ldr	r3, [r7, #28]
 8015b90:	685b      	ldr	r3, [r3, #4]
 8015b92:	4618      	mov	r0, r3
 8015b94:	f7fb fc8c 	bl	80114b0 <pbuf_clen>
 8015b98:	4603      	mov	r3, r0
 8015b9a:	461a      	mov	r2, r3
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015ba2:	4413      	add	r3, r2
 8015ba4:	b29a      	uxth	r2, r3
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8015bac:	697b      	ldr	r3, [r7, #20]
 8015bae:	681a      	ldr	r2, [r3, #0]
 8015bb0:	69fb      	ldr	r3, [r7, #28]
 8015bb2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015bb4:	697b      	ldr	r3, [r7, #20]
 8015bb6:	69fa      	ldr	r2, [r7, #28]
 8015bb8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015bba:	69fb      	ldr	r3, [r7, #28]
 8015bbc:	681b      	ldr	r3, [r3, #0]
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d103      	bne.n	8015bca <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	2200      	movs	r2, #0
 8015bc6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8015bca:	2300      	movs	r3, #0
 8015bcc:	e016      	b.n	8015bfc <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8015bce:	bf00      	nop
 8015bd0:	e002      	b.n	8015bd8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015bd2:	bf00      	nop
 8015bd4:	e000      	b.n	8015bd8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015bd6:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015bd8:	69fb      	ldr	r3, [r7, #28]
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d006      	beq.n	8015bec <tcp_split_unsent_seg+0x25c>
 8015bde:	4b09      	ldr	r3, [pc, #36]	; (8015c04 <tcp_split_unsent_seg+0x274>)
 8015be0:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015be4:	490d      	ldr	r1, [pc, #52]	; (8015c1c <tcp_split_unsent_seg+0x28c>)
 8015be6:	4809      	ldr	r0, [pc, #36]	; (8015c0c <tcp_split_unsent_seg+0x27c>)
 8015be8:	f003 f88a 	bl	8018d00 <iprintf>
  if (p != NULL) {
 8015bec:	693b      	ldr	r3, [r7, #16]
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	d002      	beq.n	8015bf8 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8015bf2:	6938      	ldr	r0, [r7, #16]
 8015bf4:	f7fb fbce 	bl	8011394 <pbuf_free>
  }

  return ERR_MEM;
 8015bf8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8015bfc:	4618      	mov	r0, r3
 8015bfe:	3724      	adds	r7, #36	; 0x24
 8015c00:	46bd      	mov	sp, r7
 8015c02:	bd90      	pop	{r4, r7, pc}
 8015c04:	0801ce10 	.word	0x0801ce10
 8015c08:	0801d1c0 	.word	0x0801d1c0
 8015c0c:	0801ce80 	.word	0x0801ce80
 8015c10:	0801d1e4 	.word	0x0801d1e4
 8015c14:	0801d208 	.word	0x0801d208
 8015c18:	0801d218 	.word	0x0801d218
 8015c1c:	0801d228 	.word	0x0801d228

08015c20 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8015c20:	b590      	push	{r4, r7, lr}
 8015c22:	b085      	sub	sp, #20
 8015c24:	af00      	add	r7, sp, #0
 8015c26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8015c28:	687b      	ldr	r3, [r7, #4]
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	d106      	bne.n	8015c3c <tcp_send_fin+0x1c>
 8015c2e:	4b21      	ldr	r3, [pc, #132]	; (8015cb4 <tcp_send_fin+0x94>)
 8015c30:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8015c34:	4920      	ldr	r1, [pc, #128]	; (8015cb8 <tcp_send_fin+0x98>)
 8015c36:	4821      	ldr	r0, [pc, #132]	; (8015cbc <tcp_send_fin+0x9c>)
 8015c38:	f003 f862 	bl	8018d00 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	d02e      	beq.n	8015ca2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015c48:	60fb      	str	r3, [r7, #12]
 8015c4a:	e002      	b.n	8015c52 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8015c4c:	68fb      	ldr	r3, [r7, #12]
 8015c4e:	681b      	ldr	r3, [r3, #0]
 8015c50:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015c52:	68fb      	ldr	r3, [r7, #12]
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d1f8      	bne.n	8015c4c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	68db      	ldr	r3, [r3, #12]
 8015c5e:	899b      	ldrh	r3, [r3, #12]
 8015c60:	b29b      	uxth	r3, r3
 8015c62:	4618      	mov	r0, r3
 8015c64:	f7f7 fc00 	bl	800d468 <lwip_htons>
 8015c68:	4603      	mov	r3, r0
 8015c6a:	b2db      	uxtb	r3, r3
 8015c6c:	f003 0307 	and.w	r3, r3, #7
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d116      	bne.n	8015ca2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	68db      	ldr	r3, [r3, #12]
 8015c78:	899b      	ldrh	r3, [r3, #12]
 8015c7a:	b29c      	uxth	r4, r3
 8015c7c:	2001      	movs	r0, #1
 8015c7e:	f7f7 fbf3 	bl	800d468 <lwip_htons>
 8015c82:	4603      	mov	r3, r0
 8015c84:	461a      	mov	r2, r3
 8015c86:	68fb      	ldr	r3, [r7, #12]
 8015c88:	68db      	ldr	r3, [r3, #12]
 8015c8a:	4322      	orrs	r2, r4
 8015c8c:	b292      	uxth	r2, r2
 8015c8e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	8b5b      	ldrh	r3, [r3, #26]
 8015c94:	f043 0320 	orr.w	r3, r3, #32
 8015c98:	b29a      	uxth	r2, r3
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8015c9e:	2300      	movs	r3, #0
 8015ca0:	e004      	b.n	8015cac <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8015ca2:	2101      	movs	r1, #1
 8015ca4:	6878      	ldr	r0, [r7, #4]
 8015ca6:	f000 f80b 	bl	8015cc0 <tcp_enqueue_flags>
 8015caa:	4603      	mov	r3, r0
}
 8015cac:	4618      	mov	r0, r3
 8015cae:	3714      	adds	r7, #20
 8015cb0:	46bd      	mov	sp, r7
 8015cb2:	bd90      	pop	{r4, r7, pc}
 8015cb4:	0801ce10 	.word	0x0801ce10
 8015cb8:	0801d234 	.word	0x0801d234
 8015cbc:	0801ce80 	.word	0x0801ce80

08015cc0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015cc0:	b580      	push	{r7, lr}
 8015cc2:	b08a      	sub	sp, #40	; 0x28
 8015cc4:	af02      	add	r7, sp, #8
 8015cc6:	6078      	str	r0, [r7, #4]
 8015cc8:	460b      	mov	r3, r1
 8015cca:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015ccc:	2300      	movs	r3, #0
 8015cce:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015cd0:	2300      	movs	r3, #0
 8015cd2:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015cd4:	78fb      	ldrb	r3, [r7, #3]
 8015cd6:	f003 0303 	and.w	r3, r3, #3
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	d106      	bne.n	8015cec <tcp_enqueue_flags+0x2c>
 8015cde:	4b67      	ldr	r3, [pc, #412]	; (8015e7c <tcp_enqueue_flags+0x1bc>)
 8015ce0:	f240 4212 	movw	r2, #1042	; 0x412
 8015ce4:	4966      	ldr	r1, [pc, #408]	; (8015e80 <tcp_enqueue_flags+0x1c0>)
 8015ce6:	4867      	ldr	r0, [pc, #412]	; (8015e84 <tcp_enqueue_flags+0x1c4>)
 8015ce8:	f003 f80a 	bl	8018d00 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d106      	bne.n	8015d00 <tcp_enqueue_flags+0x40>
 8015cf2:	4b62      	ldr	r3, [pc, #392]	; (8015e7c <tcp_enqueue_flags+0x1bc>)
 8015cf4:	f240 4213 	movw	r2, #1043	; 0x413
 8015cf8:	4963      	ldr	r1, [pc, #396]	; (8015e88 <tcp_enqueue_flags+0x1c8>)
 8015cfa:	4862      	ldr	r0, [pc, #392]	; (8015e84 <tcp_enqueue_flags+0x1c4>)
 8015cfc:	f003 f800 	bl	8018d00 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8015d00:	78fb      	ldrb	r3, [r7, #3]
 8015d02:	f003 0302 	and.w	r3, r3, #2
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d001      	beq.n	8015d0e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015d0a:	2301      	movs	r3, #1
 8015d0c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015d0e:	7ffb      	ldrb	r3, [r7, #31]
 8015d10:	009b      	lsls	r3, r3, #2
 8015d12:	b2db      	uxtb	r3, r3
 8015d14:	f003 0304 	and.w	r3, r3, #4
 8015d18:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015d1a:	7dfb      	ldrb	r3, [r7, #23]
 8015d1c:	b29b      	uxth	r3, r3
 8015d1e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015d22:	4619      	mov	r1, r3
 8015d24:	2036      	movs	r0, #54	; 0x36
 8015d26:	f7fb f855 	bl	8010dd4 <pbuf_alloc>
 8015d2a:	6138      	str	r0, [r7, #16]
 8015d2c:	693b      	ldr	r3, [r7, #16]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d109      	bne.n	8015d46 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	8b5b      	ldrh	r3, [r3, #26]
 8015d36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d3a:	b29a      	uxth	r2, r3
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015d40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015d44:	e095      	b.n	8015e72 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8015d46:	693b      	ldr	r3, [r7, #16]
 8015d48:	895a      	ldrh	r2, [r3, #10]
 8015d4a:	7dfb      	ldrb	r3, [r7, #23]
 8015d4c:	b29b      	uxth	r3, r3
 8015d4e:	429a      	cmp	r2, r3
 8015d50:	d206      	bcs.n	8015d60 <tcp_enqueue_flags+0xa0>
 8015d52:	4b4a      	ldr	r3, [pc, #296]	; (8015e7c <tcp_enqueue_flags+0x1bc>)
 8015d54:	f240 423a 	movw	r2, #1082	; 0x43a
 8015d58:	494c      	ldr	r1, [pc, #304]	; (8015e8c <tcp_enqueue_flags+0x1cc>)
 8015d5a:	484a      	ldr	r0, [pc, #296]	; (8015e84 <tcp_enqueue_flags+0x1c4>)
 8015d5c:	f002 ffd0 	bl	8018d00 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8015d64:	78fa      	ldrb	r2, [r7, #3]
 8015d66:	7ffb      	ldrb	r3, [r7, #31]
 8015d68:	9300      	str	r3, [sp, #0]
 8015d6a:	460b      	mov	r3, r1
 8015d6c:	6939      	ldr	r1, [r7, #16]
 8015d6e:	6878      	ldr	r0, [r7, #4]
 8015d70:	f7ff fd70 	bl	8015854 <tcp_create_segment>
 8015d74:	60f8      	str	r0, [r7, #12]
 8015d76:	68fb      	ldr	r3, [r7, #12]
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d109      	bne.n	8015d90 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	8b5b      	ldrh	r3, [r3, #26]
 8015d80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d84:	b29a      	uxth	r2, r3
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015d8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015d8e:	e070      	b.n	8015e72 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	68db      	ldr	r3, [r3, #12]
 8015d94:	f003 0303 	and.w	r3, r3, #3
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d006      	beq.n	8015daa <tcp_enqueue_flags+0xea>
 8015d9c:	4b37      	ldr	r3, [pc, #220]	; (8015e7c <tcp_enqueue_flags+0x1bc>)
 8015d9e:	f240 4242 	movw	r2, #1090	; 0x442
 8015da2:	493b      	ldr	r1, [pc, #236]	; (8015e90 <tcp_enqueue_flags+0x1d0>)
 8015da4:	4837      	ldr	r0, [pc, #220]	; (8015e84 <tcp_enqueue_flags+0x1c4>)
 8015da6:	f002 ffab 	bl	8018d00 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015daa:	68fb      	ldr	r3, [r7, #12]
 8015dac:	891b      	ldrh	r3, [r3, #8]
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d006      	beq.n	8015dc0 <tcp_enqueue_flags+0x100>
 8015db2:	4b32      	ldr	r3, [pc, #200]	; (8015e7c <tcp_enqueue_flags+0x1bc>)
 8015db4:	f240 4243 	movw	r2, #1091	; 0x443
 8015db8:	4936      	ldr	r1, [pc, #216]	; (8015e94 <tcp_enqueue_flags+0x1d4>)
 8015dba:	4832      	ldr	r0, [pc, #200]	; (8015e84 <tcp_enqueue_flags+0x1c4>)
 8015dbc:	f002 ffa0 	bl	8018d00 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d103      	bne.n	8015dd0 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	68fa      	ldr	r2, [r7, #12]
 8015dcc:	66da      	str	r2, [r3, #108]	; 0x6c
 8015dce:	e00d      	b.n	8015dec <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015dd4:	61bb      	str	r3, [r7, #24]
 8015dd6:	e002      	b.n	8015dde <tcp_enqueue_flags+0x11e>
 8015dd8:	69bb      	ldr	r3, [r7, #24]
 8015dda:	681b      	ldr	r3, [r3, #0]
 8015ddc:	61bb      	str	r3, [r7, #24]
 8015dde:	69bb      	ldr	r3, [r7, #24]
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d1f8      	bne.n	8015dd8 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015de6:	69bb      	ldr	r3, [r7, #24]
 8015de8:	68fa      	ldr	r2, [r7, #12]
 8015dea:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	2200      	movs	r2, #0
 8015df0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015df4:	78fb      	ldrb	r3, [r7, #3]
 8015df6:	f003 0302 	and.w	r3, r3, #2
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d104      	bne.n	8015e08 <tcp_enqueue_flags+0x148>
 8015dfe:	78fb      	ldrb	r3, [r7, #3]
 8015e00:	f003 0301 	and.w	r3, r3, #1
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d004      	beq.n	8015e12 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015e0c:	1c5a      	adds	r2, r3, #1
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8015e12:	78fb      	ldrb	r3, [r7, #3]
 8015e14:	f003 0301 	and.w	r3, r3, #1
 8015e18:	2b00      	cmp	r3, #0
 8015e1a:	d006      	beq.n	8015e2a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	8b5b      	ldrh	r3, [r3, #26]
 8015e20:	f043 0320 	orr.w	r3, r3, #32
 8015e24:	b29a      	uxth	r2, r3
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015e2a:	68fb      	ldr	r3, [r7, #12]
 8015e2c:	685b      	ldr	r3, [r3, #4]
 8015e2e:	4618      	mov	r0, r3
 8015e30:	f7fb fb3e 	bl	80114b0 <pbuf_clen>
 8015e34:	4603      	mov	r3, r0
 8015e36:	461a      	mov	r2, r3
 8015e38:	687b      	ldr	r3, [r7, #4]
 8015e3a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015e3e:	4413      	add	r3, r2
 8015e40:	b29a      	uxth	r2, r3
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d00e      	beq.n	8015e70 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015e56:	2b00      	cmp	r3, #0
 8015e58:	d10a      	bne.n	8015e70 <tcp_enqueue_flags+0x1b0>
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e5e:	2b00      	cmp	r3, #0
 8015e60:	d106      	bne.n	8015e70 <tcp_enqueue_flags+0x1b0>
 8015e62:	4b06      	ldr	r3, [pc, #24]	; (8015e7c <tcp_enqueue_flags+0x1bc>)
 8015e64:	f240 4266 	movw	r2, #1126	; 0x466
 8015e68:	490b      	ldr	r1, [pc, #44]	; (8015e98 <tcp_enqueue_flags+0x1d8>)
 8015e6a:	4806      	ldr	r0, [pc, #24]	; (8015e84 <tcp_enqueue_flags+0x1c4>)
 8015e6c:	f002 ff48 	bl	8018d00 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015e70:	2300      	movs	r3, #0
}
 8015e72:	4618      	mov	r0, r3
 8015e74:	3720      	adds	r7, #32
 8015e76:	46bd      	mov	sp, r7
 8015e78:	bd80      	pop	{r7, pc}
 8015e7a:	bf00      	nop
 8015e7c:	0801ce10 	.word	0x0801ce10
 8015e80:	0801d250 	.word	0x0801d250
 8015e84:	0801ce80 	.word	0x0801ce80
 8015e88:	0801d2a8 	.word	0x0801d2a8
 8015e8c:	0801d2c8 	.word	0x0801d2c8
 8015e90:	0801d304 	.word	0x0801d304
 8015e94:	0801d31c 	.word	0x0801d31c
 8015e98:	0801d348 	.word	0x0801d348

08015e9c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015e9c:	b5b0      	push	{r4, r5, r7, lr}
 8015e9e:	b08a      	sub	sp, #40	; 0x28
 8015ea0:	af00      	add	r7, sp, #0
 8015ea2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d106      	bne.n	8015eb8 <tcp_output+0x1c>
 8015eaa:	4ba0      	ldr	r3, [pc, #640]	; (801612c <tcp_output+0x290>)
 8015eac:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8015eb0:	499f      	ldr	r1, [pc, #636]	; (8016130 <tcp_output+0x294>)
 8015eb2:	48a0      	ldr	r0, [pc, #640]	; (8016134 <tcp_output+0x298>)
 8015eb4:	f002 ff24 	bl	8018d00 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	7d1b      	ldrb	r3, [r3, #20]
 8015ebc:	2b01      	cmp	r3, #1
 8015ebe:	d106      	bne.n	8015ece <tcp_output+0x32>
 8015ec0:	4b9a      	ldr	r3, [pc, #616]	; (801612c <tcp_output+0x290>)
 8015ec2:	f240 42e4 	movw	r2, #1252	; 0x4e4
 8015ec6:	499c      	ldr	r1, [pc, #624]	; (8016138 <tcp_output+0x29c>)
 8015ec8:	489a      	ldr	r0, [pc, #616]	; (8016134 <tcp_output+0x298>)
 8015eca:	f002 ff19 	bl	8018d00 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015ece:	4b9b      	ldr	r3, [pc, #620]	; (801613c <tcp_output+0x2a0>)
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	687a      	ldr	r2, [r7, #4]
 8015ed4:	429a      	cmp	r2, r3
 8015ed6:	d101      	bne.n	8015edc <tcp_output+0x40>
    return ERR_OK;
 8015ed8:	2300      	movs	r3, #0
 8015eda:	e1d2      	b.n	8016282 <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015ee2:	687b      	ldr	r3, [r7, #4]
 8015ee4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015ee8:	429a      	cmp	r2, r3
 8015eea:	d203      	bcs.n	8015ef4 <tcp_output+0x58>
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015ef2:	e002      	b.n	8015efa <tcp_output+0x5e>
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015efa:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015efc:	687b      	ldr	r3, [r7, #4]
 8015efe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f00:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8015f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d10b      	bne.n	8015f20 <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	8b5b      	ldrh	r3, [r3, #26]
 8015f0c:	f003 0302 	and.w	r3, r3, #2
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	f000 81a9 	beq.w	8016268 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 8015f16:	6878      	ldr	r0, [r7, #4]
 8015f18:	f000 fdd8 	bl	8016acc <tcp_send_empty_ack>
 8015f1c:	4603      	mov	r3, r0
 8015f1e:	e1b0      	b.n	8016282 <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8015f20:	6879      	ldr	r1, [r7, #4]
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	3304      	adds	r3, #4
 8015f26:	461a      	mov	r2, r3
 8015f28:	6878      	ldr	r0, [r7, #4]
 8015f2a:	f7ff fc77 	bl	801581c <tcp_route>
 8015f2e:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8015f30:	697b      	ldr	r3, [r7, #20]
 8015f32:	2b00      	cmp	r3, #0
 8015f34:	d102      	bne.n	8015f3c <tcp_output+0xa0>
    return ERR_RTE;
 8015f36:	f06f 0303 	mvn.w	r3, #3
 8015f3a:	e1a2      	b.n	8016282 <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8015f3c:	687b      	ldr	r3, [r7, #4]
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d003      	beq.n	8015f4a <tcp_output+0xae>
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	681b      	ldr	r3, [r3, #0]
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d111      	bne.n	8015f6e <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015f4a:	697b      	ldr	r3, [r7, #20]
 8015f4c:	2b00      	cmp	r3, #0
 8015f4e:	d002      	beq.n	8015f56 <tcp_output+0xba>
 8015f50:	697b      	ldr	r3, [r7, #20]
 8015f52:	3304      	adds	r3, #4
 8015f54:	e000      	b.n	8015f58 <tcp_output+0xbc>
 8015f56:	2300      	movs	r3, #0
 8015f58:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015f5a:	693b      	ldr	r3, [r7, #16]
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d102      	bne.n	8015f66 <tcp_output+0xca>
      return ERR_RTE;
 8015f60:	f06f 0303 	mvn.w	r3, #3
 8015f64:	e18d      	b.n	8016282 <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015f66:	693b      	ldr	r3, [r7, #16]
 8015f68:	681a      	ldr	r2, [r3, #0]
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8015f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f70:	68db      	ldr	r3, [r3, #12]
 8015f72:	685b      	ldr	r3, [r3, #4]
 8015f74:	4618      	mov	r0, r3
 8015f76:	f7f7 fa8c 	bl	800d492 <lwip_htonl>
 8015f7a:	4602      	mov	r2, r0
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015f80:	1ad3      	subs	r3, r2, r3
 8015f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015f84:	8912      	ldrh	r2, [r2, #8]
 8015f86:	4413      	add	r3, r2
 8015f88:	69ba      	ldr	r2, [r7, #24]
 8015f8a:	429a      	cmp	r2, r3
 8015f8c:	d227      	bcs.n	8015fde <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015f8e:	687b      	ldr	r3, [r7, #4]
 8015f90:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015f94:	461a      	mov	r2, r3
 8015f96:	69bb      	ldr	r3, [r7, #24]
 8015f98:	4293      	cmp	r3, r2
 8015f9a:	d114      	bne.n	8015fc6 <tcp_output+0x12a>
 8015f9c:	687b      	ldr	r3, [r7, #4]
 8015f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d110      	bne.n	8015fc6 <tcp_output+0x12a>
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	d10b      	bne.n	8015fc6 <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	2200      	movs	r2, #0
 8015fb2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	2201      	movs	r2, #1
 8015fba:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	8b5b      	ldrh	r3, [r3, #26]
 8015fca:	f003 0302 	and.w	r3, r3, #2
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	f000 814c 	beq.w	801626c <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 8015fd4:	6878      	ldr	r0, [r7, #4]
 8015fd6:	f000 fd79 	bl	8016acc <tcp_send_empty_ack>
 8015fda:	4603      	mov	r3, r0
 8015fdc:	e151      	b.n	8016282 <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	2200      	movs	r2, #0
 8015fe2:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015fea:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015fec:	6a3b      	ldr	r3, [r7, #32]
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	f000 811b 	beq.w	801622a <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 8015ff4:	e002      	b.n	8015ffc <tcp_output+0x160>
 8015ff6:	6a3b      	ldr	r3, [r7, #32]
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	623b      	str	r3, [r7, #32]
 8015ffc:	6a3b      	ldr	r3, [r7, #32]
 8015ffe:	681b      	ldr	r3, [r3, #0]
 8016000:	2b00      	cmp	r3, #0
 8016002:	d1f8      	bne.n	8015ff6 <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8016004:	e111      	b.n	801622a <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8016006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016008:	68db      	ldr	r3, [r3, #12]
 801600a:	899b      	ldrh	r3, [r3, #12]
 801600c:	b29b      	uxth	r3, r3
 801600e:	4618      	mov	r0, r3
 8016010:	f7f7 fa2a 	bl	800d468 <lwip_htons>
 8016014:	4603      	mov	r3, r0
 8016016:	b2db      	uxtb	r3, r3
 8016018:	f003 0304 	and.w	r3, r3, #4
 801601c:	2b00      	cmp	r3, #0
 801601e:	d006      	beq.n	801602e <tcp_output+0x192>
 8016020:	4b42      	ldr	r3, [pc, #264]	; (801612c <tcp_output+0x290>)
 8016022:	f240 5237 	movw	r2, #1335	; 0x537
 8016026:	4946      	ldr	r1, [pc, #280]	; (8016140 <tcp_output+0x2a4>)
 8016028:	4842      	ldr	r0, [pc, #264]	; (8016134 <tcp_output+0x298>)
 801602a:	f002 fe69 	bl	8018d00 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016032:	2b00      	cmp	r3, #0
 8016034:	d01f      	beq.n	8016076 <tcp_output+0x1da>
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	8b5b      	ldrh	r3, [r3, #26]
 801603a:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801603e:	2b00      	cmp	r3, #0
 8016040:	d119      	bne.n	8016076 <tcp_output+0x1da>
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016046:	2b00      	cmp	r3, #0
 8016048:	d00b      	beq.n	8016062 <tcp_output+0x1c6>
 801604a:	687b      	ldr	r3, [r7, #4]
 801604c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801604e:	681b      	ldr	r3, [r3, #0]
 8016050:	2b00      	cmp	r3, #0
 8016052:	d110      	bne.n	8016076 <tcp_output+0x1da>
 8016054:	687b      	ldr	r3, [r7, #4]
 8016056:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016058:	891a      	ldrh	r2, [r3, #8]
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801605e:	429a      	cmp	r2, r3
 8016060:	d209      	bcs.n	8016076 <tcp_output+0x1da>
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8016068:	2b00      	cmp	r3, #0
 801606a:	d004      	beq.n	8016076 <tcp_output+0x1da>
 801606c:	687b      	ldr	r3, [r7, #4]
 801606e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016072:	2b08      	cmp	r3, #8
 8016074:	d901      	bls.n	801607a <tcp_output+0x1de>
 8016076:	2301      	movs	r3, #1
 8016078:	e000      	b.n	801607c <tcp_output+0x1e0>
 801607a:	2300      	movs	r3, #0
 801607c:	2b00      	cmp	r3, #0
 801607e:	d106      	bne.n	801608e <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	8b5b      	ldrh	r3, [r3, #26]
 8016084:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016088:	2b00      	cmp	r3, #0
 801608a:	f000 80e3 	beq.w	8016254 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	7d1b      	ldrb	r3, [r3, #20]
 8016092:	2b02      	cmp	r3, #2
 8016094:	d00d      	beq.n	80160b2 <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8016096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016098:	68db      	ldr	r3, [r3, #12]
 801609a:	899b      	ldrh	r3, [r3, #12]
 801609c:	b29c      	uxth	r4, r3
 801609e:	2010      	movs	r0, #16
 80160a0:	f7f7 f9e2 	bl	800d468 <lwip_htons>
 80160a4:	4603      	mov	r3, r0
 80160a6:	461a      	mov	r2, r3
 80160a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160aa:	68db      	ldr	r3, [r3, #12]
 80160ac:	4322      	orrs	r2, r4
 80160ae:	b292      	uxth	r2, r2
 80160b0:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80160b2:	697a      	ldr	r2, [r7, #20]
 80160b4:	6879      	ldr	r1, [r7, #4]
 80160b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80160b8:	f000 f908 	bl	80162cc <tcp_output_segment>
 80160bc:	4603      	mov	r3, r0
 80160be:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80160c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d009      	beq.n	80160dc <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	8b5b      	ldrh	r3, [r3, #26]
 80160cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80160d0:	b29a      	uxth	r2, r3
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	835a      	strh	r2, [r3, #26]
      return err;
 80160d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80160da:	e0d2      	b.n	8016282 <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80160dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160de:	681a      	ldr	r2, [r3, #0]
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	7d1b      	ldrb	r3, [r3, #20]
 80160e8:	2b02      	cmp	r3, #2
 80160ea:	d006      	beq.n	80160fa <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	8b5b      	ldrh	r3, [r3, #26]
 80160f0:	f023 0303 	bic.w	r3, r3, #3
 80160f4:	b29a      	uxth	r2, r3
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80160fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160fc:	68db      	ldr	r3, [r3, #12]
 80160fe:	685b      	ldr	r3, [r3, #4]
 8016100:	4618      	mov	r0, r3
 8016102:	f7f7 f9c6 	bl	800d492 <lwip_htonl>
 8016106:	4604      	mov	r4, r0
 8016108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801610a:	891b      	ldrh	r3, [r3, #8]
 801610c:	461d      	mov	r5, r3
 801610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016110:	68db      	ldr	r3, [r3, #12]
 8016112:	899b      	ldrh	r3, [r3, #12]
 8016114:	b29b      	uxth	r3, r3
 8016116:	4618      	mov	r0, r3
 8016118:	f7f7 f9a6 	bl	800d468 <lwip_htons>
 801611c:	4603      	mov	r3, r0
 801611e:	b2db      	uxtb	r3, r3
 8016120:	f003 0303 	and.w	r3, r3, #3
 8016124:	2b00      	cmp	r3, #0
 8016126:	d00d      	beq.n	8016144 <tcp_output+0x2a8>
 8016128:	2301      	movs	r3, #1
 801612a:	e00c      	b.n	8016146 <tcp_output+0x2aa>
 801612c:	0801ce10 	.word	0x0801ce10
 8016130:	0801d370 	.word	0x0801d370
 8016134:	0801ce80 	.word	0x0801ce80
 8016138:	0801d388 	.word	0x0801d388
 801613c:	24008574 	.word	0x24008574
 8016140:	0801d3b0 	.word	0x0801d3b0
 8016144:	2300      	movs	r3, #0
 8016146:	442b      	add	r3, r5
 8016148:	4423      	add	r3, r4
 801614a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016150:	68bb      	ldr	r3, [r7, #8]
 8016152:	1ad3      	subs	r3, r2, r3
 8016154:	2b00      	cmp	r3, #0
 8016156:	da02      	bge.n	801615e <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	68ba      	ldr	r2, [r7, #8]
 801615c:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801615e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016160:	891b      	ldrh	r3, [r3, #8]
 8016162:	461c      	mov	r4, r3
 8016164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016166:	68db      	ldr	r3, [r3, #12]
 8016168:	899b      	ldrh	r3, [r3, #12]
 801616a:	b29b      	uxth	r3, r3
 801616c:	4618      	mov	r0, r3
 801616e:	f7f7 f97b 	bl	800d468 <lwip_htons>
 8016172:	4603      	mov	r3, r0
 8016174:	b2db      	uxtb	r3, r3
 8016176:	f003 0303 	and.w	r3, r3, #3
 801617a:	2b00      	cmp	r3, #0
 801617c:	d001      	beq.n	8016182 <tcp_output+0x2e6>
 801617e:	2301      	movs	r3, #1
 8016180:	e000      	b.n	8016184 <tcp_output+0x2e8>
 8016182:	2300      	movs	r3, #0
 8016184:	4423      	add	r3, r4
 8016186:	2b00      	cmp	r3, #0
 8016188:	d049      	beq.n	801621e <tcp_output+0x382>
      seg->next = NULL;
 801618a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801618c:	2200      	movs	r2, #0
 801618e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016194:	2b00      	cmp	r3, #0
 8016196:	d105      	bne.n	80161a4 <tcp_output+0x308>
        pcb->unacked = seg;
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801619c:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801619e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80161a0:	623b      	str	r3, [r7, #32]
 80161a2:	e03f      	b.n	8016224 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80161a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80161a6:	68db      	ldr	r3, [r3, #12]
 80161a8:	685b      	ldr	r3, [r3, #4]
 80161aa:	4618      	mov	r0, r3
 80161ac:	f7f7 f971 	bl	800d492 <lwip_htonl>
 80161b0:	4604      	mov	r4, r0
 80161b2:	6a3b      	ldr	r3, [r7, #32]
 80161b4:	68db      	ldr	r3, [r3, #12]
 80161b6:	685b      	ldr	r3, [r3, #4]
 80161b8:	4618      	mov	r0, r3
 80161ba:	f7f7 f96a 	bl	800d492 <lwip_htonl>
 80161be:	4603      	mov	r3, r0
 80161c0:	1ae3      	subs	r3, r4, r3
 80161c2:	2b00      	cmp	r3, #0
 80161c4:	da24      	bge.n	8016210 <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	3370      	adds	r3, #112	; 0x70
 80161ca:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80161cc:	e002      	b.n	80161d4 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80161ce:	69fb      	ldr	r3, [r7, #28]
 80161d0:	681b      	ldr	r3, [r3, #0]
 80161d2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80161d4:	69fb      	ldr	r3, [r7, #28]
 80161d6:	681b      	ldr	r3, [r3, #0]
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d011      	beq.n	8016200 <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80161dc:	69fb      	ldr	r3, [r7, #28]
 80161de:	681b      	ldr	r3, [r3, #0]
 80161e0:	68db      	ldr	r3, [r3, #12]
 80161e2:	685b      	ldr	r3, [r3, #4]
 80161e4:	4618      	mov	r0, r3
 80161e6:	f7f7 f954 	bl	800d492 <lwip_htonl>
 80161ea:	4604      	mov	r4, r0
 80161ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80161ee:	68db      	ldr	r3, [r3, #12]
 80161f0:	685b      	ldr	r3, [r3, #4]
 80161f2:	4618      	mov	r0, r3
 80161f4:	f7f7 f94d 	bl	800d492 <lwip_htonl>
 80161f8:	4603      	mov	r3, r0
 80161fa:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	dbe6      	blt.n	80161ce <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8016200:	69fb      	ldr	r3, [r7, #28]
 8016202:	681a      	ldr	r2, [r3, #0]
 8016204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016206:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016208:	69fb      	ldr	r3, [r7, #28]
 801620a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801620c:	601a      	str	r2, [r3, #0]
 801620e:	e009      	b.n	8016224 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016210:	6a3b      	ldr	r3, [r7, #32]
 8016212:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016214:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8016216:	6a3b      	ldr	r3, [r7, #32]
 8016218:	681b      	ldr	r3, [r3, #0]
 801621a:	623b      	str	r3, [r7, #32]
 801621c:	e002      	b.n	8016224 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801621e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016220:	f7fc fc42 	bl	8012aa8 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016228:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801622a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801622c:	2b00      	cmp	r3, #0
 801622e:	d012      	beq.n	8016256 <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016232:	68db      	ldr	r3, [r3, #12]
 8016234:	685b      	ldr	r3, [r3, #4]
 8016236:	4618      	mov	r0, r3
 8016238:	f7f7 f92b 	bl	800d492 <lwip_htonl>
 801623c:	4602      	mov	r2, r0
 801623e:	687b      	ldr	r3, [r7, #4]
 8016240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016242:	1ad3      	subs	r3, r2, r3
 8016244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016246:	8912      	ldrh	r2, [r2, #8]
 8016248:	4413      	add	r3, r2
  while (seg != NULL &&
 801624a:	69ba      	ldr	r2, [r7, #24]
 801624c:	429a      	cmp	r2, r3
 801624e:	f4bf aeda 	bcs.w	8016006 <tcp_output+0x16a>
 8016252:	e000      	b.n	8016256 <tcp_output+0x3ba>
      break;
 8016254:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801625a:	2b00      	cmp	r3, #0
 801625c:	d108      	bne.n	8016270 <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801625e:	687b      	ldr	r3, [r7, #4]
 8016260:	2200      	movs	r2, #0
 8016262:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8016266:	e004      	b.n	8016272 <tcp_output+0x3d6>
    goto output_done;
 8016268:	bf00      	nop
 801626a:	e002      	b.n	8016272 <tcp_output+0x3d6>
    goto output_done;
 801626c:	bf00      	nop
 801626e:	e000      	b.n	8016272 <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8016270:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8016272:	687b      	ldr	r3, [r7, #4]
 8016274:	8b5b      	ldrh	r3, [r3, #26]
 8016276:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801627a:	b29a      	uxth	r2, r3
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8016280:	2300      	movs	r3, #0
}
 8016282:	4618      	mov	r0, r3
 8016284:	3728      	adds	r7, #40	; 0x28
 8016286:	46bd      	mov	sp, r7
 8016288:	bdb0      	pop	{r4, r5, r7, pc}
 801628a:	bf00      	nop

0801628c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801628c:	b580      	push	{r7, lr}
 801628e:	b082      	sub	sp, #8
 8016290:	af00      	add	r7, sp, #0
 8016292:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	2b00      	cmp	r3, #0
 8016298:	d106      	bne.n	80162a8 <tcp_output_segment_busy+0x1c>
 801629a:	4b09      	ldr	r3, [pc, #36]	; (80162c0 <tcp_output_segment_busy+0x34>)
 801629c:	f240 529a 	movw	r2, #1434	; 0x59a
 80162a0:	4908      	ldr	r1, [pc, #32]	; (80162c4 <tcp_output_segment_busy+0x38>)
 80162a2:	4809      	ldr	r0, [pc, #36]	; (80162c8 <tcp_output_segment_busy+0x3c>)
 80162a4:	f002 fd2c 	bl	8018d00 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80162a8:	687b      	ldr	r3, [r7, #4]
 80162aa:	685b      	ldr	r3, [r3, #4]
 80162ac:	7b9b      	ldrb	r3, [r3, #14]
 80162ae:	2b01      	cmp	r3, #1
 80162b0:	d001      	beq.n	80162b6 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80162b2:	2301      	movs	r3, #1
 80162b4:	e000      	b.n	80162b8 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80162b6:	2300      	movs	r3, #0
}
 80162b8:	4618      	mov	r0, r3
 80162ba:	3708      	adds	r7, #8
 80162bc:	46bd      	mov	sp, r7
 80162be:	bd80      	pop	{r7, pc}
 80162c0:	0801ce10 	.word	0x0801ce10
 80162c4:	0801d3c8 	.word	0x0801d3c8
 80162c8:	0801ce80 	.word	0x0801ce80

080162cc <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80162cc:	b5b0      	push	{r4, r5, r7, lr}
 80162ce:	b08c      	sub	sp, #48	; 0x30
 80162d0:	af04      	add	r7, sp, #16
 80162d2:	60f8      	str	r0, [r7, #12]
 80162d4:	60b9      	str	r1, [r7, #8]
 80162d6:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80162d8:	68fb      	ldr	r3, [r7, #12]
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d106      	bne.n	80162ec <tcp_output_segment+0x20>
 80162de:	4b64      	ldr	r3, [pc, #400]	; (8016470 <tcp_output_segment+0x1a4>)
 80162e0:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 80162e4:	4963      	ldr	r1, [pc, #396]	; (8016474 <tcp_output_segment+0x1a8>)
 80162e6:	4864      	ldr	r0, [pc, #400]	; (8016478 <tcp_output_segment+0x1ac>)
 80162e8:	f002 fd0a 	bl	8018d00 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80162ec:	68bb      	ldr	r3, [r7, #8]
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d106      	bne.n	8016300 <tcp_output_segment+0x34>
 80162f2:	4b5f      	ldr	r3, [pc, #380]	; (8016470 <tcp_output_segment+0x1a4>)
 80162f4:	f240 52b9 	movw	r2, #1465	; 0x5b9
 80162f8:	4960      	ldr	r1, [pc, #384]	; (801647c <tcp_output_segment+0x1b0>)
 80162fa:	485f      	ldr	r0, [pc, #380]	; (8016478 <tcp_output_segment+0x1ac>)
 80162fc:	f002 fd00 	bl	8018d00 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d106      	bne.n	8016314 <tcp_output_segment+0x48>
 8016306:	4b5a      	ldr	r3, [pc, #360]	; (8016470 <tcp_output_segment+0x1a4>)
 8016308:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801630c:	495c      	ldr	r1, [pc, #368]	; (8016480 <tcp_output_segment+0x1b4>)
 801630e:	485a      	ldr	r0, [pc, #360]	; (8016478 <tcp_output_segment+0x1ac>)
 8016310:	f002 fcf6 	bl	8018d00 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8016314:	68f8      	ldr	r0, [r7, #12]
 8016316:	f7ff ffb9 	bl	801628c <tcp_output_segment_busy>
 801631a:	4603      	mov	r3, r0
 801631c:	2b00      	cmp	r3, #0
 801631e:	d001      	beq.n	8016324 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8016320:	2300      	movs	r3, #0
 8016322:	e0a0      	b.n	8016466 <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8016324:	68bb      	ldr	r3, [r7, #8]
 8016326:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	68dc      	ldr	r4, [r3, #12]
 801632c:	4610      	mov	r0, r2
 801632e:	f7f7 f8b0 	bl	800d492 <lwip_htonl>
 8016332:	4603      	mov	r3, r0
 8016334:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8016336:	68bb      	ldr	r3, [r7, #8]
 8016338:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801633a:	68fb      	ldr	r3, [r7, #12]
 801633c:	68dc      	ldr	r4, [r3, #12]
 801633e:	4610      	mov	r0, r2
 8016340:	f7f7 f892 	bl	800d468 <lwip_htons>
 8016344:	4603      	mov	r3, r0
 8016346:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016348:	68bb      	ldr	r3, [r7, #8]
 801634a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801634c:	68ba      	ldr	r2, [r7, #8]
 801634e:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8016350:	441a      	add	r2, r3
 8016352:	68bb      	ldr	r3, [r7, #8]
 8016354:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8016356:	68fb      	ldr	r3, [r7, #12]
 8016358:	68db      	ldr	r3, [r3, #12]
 801635a:	3314      	adds	r3, #20
 801635c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801635e:	68fb      	ldr	r3, [r7, #12]
 8016360:	7a9b      	ldrb	r3, [r3, #10]
 8016362:	f003 0301 	and.w	r3, r3, #1
 8016366:	2b00      	cmp	r3, #0
 8016368:	d015      	beq.n	8016396 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801636a:	68bb      	ldr	r3, [r7, #8]
 801636c:	3304      	adds	r3, #4
 801636e:	461a      	mov	r2, r3
 8016370:	6879      	ldr	r1, [r7, #4]
 8016372:	f44f 7006 	mov.w	r0, #536	; 0x218
 8016376:	f7fc fe8d 	bl	8013094 <tcp_eff_send_mss_netif>
 801637a:	4603      	mov	r3, r0
 801637c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801637e:	8b7b      	ldrh	r3, [r7, #26]
 8016380:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8016384:	4618      	mov	r0, r3
 8016386:	f7f7 f884 	bl	800d492 <lwip_htonl>
 801638a:	4602      	mov	r2, r0
 801638c:	69fb      	ldr	r3, [r7, #28]
 801638e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8016390:	69fb      	ldr	r3, [r7, #28]
 8016392:	3304      	adds	r3, #4
 8016394:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8016396:	68bb      	ldr	r3, [r7, #8]
 8016398:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801639c:	2b00      	cmp	r3, #0
 801639e:	da02      	bge.n	80163a6 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80163a0:	68bb      	ldr	r3, [r7, #8]
 80163a2:	2200      	movs	r2, #0
 80163a4:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80163a6:	68bb      	ldr	r3, [r7, #8]
 80163a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80163aa:	2b00      	cmp	r3, #0
 80163ac:	d10c      	bne.n	80163c8 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80163ae:	4b35      	ldr	r3, [pc, #212]	; (8016484 <tcp_output_segment+0x1b8>)
 80163b0:	681a      	ldr	r2, [r3, #0]
 80163b2:	68bb      	ldr	r3, [r7, #8]
 80163b4:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80163b6:	68fb      	ldr	r3, [r7, #12]
 80163b8:	68db      	ldr	r3, [r3, #12]
 80163ba:	685b      	ldr	r3, [r3, #4]
 80163bc:	4618      	mov	r0, r3
 80163be:	f7f7 f868 	bl	800d492 <lwip_htonl>
 80163c2:	4602      	mov	r2, r0
 80163c4:	68bb      	ldr	r3, [r7, #8]
 80163c6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80163c8:	68fb      	ldr	r3, [r7, #12]
 80163ca:	68db      	ldr	r3, [r3, #12]
 80163cc:	461a      	mov	r2, r3
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	685b      	ldr	r3, [r3, #4]
 80163d2:	685b      	ldr	r3, [r3, #4]
 80163d4:	1ad3      	subs	r3, r2, r3
 80163d6:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80163d8:	68fb      	ldr	r3, [r7, #12]
 80163da:	685b      	ldr	r3, [r3, #4]
 80163dc:	8959      	ldrh	r1, [r3, #10]
 80163de:	68fb      	ldr	r3, [r7, #12]
 80163e0:	685b      	ldr	r3, [r3, #4]
 80163e2:	8b3a      	ldrh	r2, [r7, #24]
 80163e4:	1a8a      	subs	r2, r1, r2
 80163e6:	b292      	uxth	r2, r2
 80163e8:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80163ea:	68fb      	ldr	r3, [r7, #12]
 80163ec:	685b      	ldr	r3, [r3, #4]
 80163ee:	8919      	ldrh	r1, [r3, #8]
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	685b      	ldr	r3, [r3, #4]
 80163f4:	8b3a      	ldrh	r2, [r7, #24]
 80163f6:	1a8a      	subs	r2, r1, r2
 80163f8:	b292      	uxth	r2, r2
 80163fa:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80163fc:	68fb      	ldr	r3, [r7, #12]
 80163fe:	685b      	ldr	r3, [r3, #4]
 8016400:	68fa      	ldr	r2, [r7, #12]
 8016402:	68d2      	ldr	r2, [r2, #12]
 8016404:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8016406:	68fb      	ldr	r3, [r7, #12]
 8016408:	68db      	ldr	r3, [r3, #12]
 801640a:	2200      	movs	r2, #0
 801640c:	741a      	strb	r2, [r3, #16]
 801640e:	2200      	movs	r2, #0
 8016410:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8016412:	68fb      	ldr	r3, [r7, #12]
 8016414:	68db      	ldr	r3, [r3, #12]
 8016416:	f103 0214 	add.w	r2, r3, #20
 801641a:	68fb      	ldr	r3, [r7, #12]
 801641c:	7a9b      	ldrb	r3, [r3, #10]
 801641e:	009b      	lsls	r3, r3, #2
 8016420:	f003 0304 	and.w	r3, r3, #4
 8016424:	4413      	add	r3, r2
 8016426:	69fa      	ldr	r2, [r7, #28]
 8016428:	429a      	cmp	r2, r3
 801642a:	d006      	beq.n	801643a <tcp_output_segment+0x16e>
 801642c:	4b10      	ldr	r3, [pc, #64]	; (8016470 <tcp_output_segment+0x1a4>)
 801642e:	f240 621c 	movw	r2, #1564	; 0x61c
 8016432:	4915      	ldr	r1, [pc, #84]	; (8016488 <tcp_output_segment+0x1bc>)
 8016434:	4810      	ldr	r0, [pc, #64]	; (8016478 <tcp_output_segment+0x1ac>)
 8016436:	f002 fc63 	bl	8018d00 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	6858      	ldr	r0, [r3, #4]
 801643e:	68b9      	ldr	r1, [r7, #8]
 8016440:	68bb      	ldr	r3, [r7, #8]
 8016442:	1d1c      	adds	r4, r3, #4
 8016444:	68bb      	ldr	r3, [r7, #8]
 8016446:	7add      	ldrb	r5, [r3, #11]
 8016448:	68bb      	ldr	r3, [r7, #8]
 801644a:	7a9b      	ldrb	r3, [r3, #10]
 801644c:	687a      	ldr	r2, [r7, #4]
 801644e:	9202      	str	r2, [sp, #8]
 8016450:	2206      	movs	r2, #6
 8016452:	9201      	str	r2, [sp, #4]
 8016454:	9300      	str	r3, [sp, #0]
 8016456:	462b      	mov	r3, r5
 8016458:	4622      	mov	r2, r4
 801645a:	f7f8 fc99 	bl	800ed90 <ip4_output_if>
 801645e:	4603      	mov	r3, r0
 8016460:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8016462:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016466:	4618      	mov	r0, r3
 8016468:	3720      	adds	r7, #32
 801646a:	46bd      	mov	sp, r7
 801646c:	bdb0      	pop	{r4, r5, r7, pc}
 801646e:	bf00      	nop
 8016470:	0801ce10 	.word	0x0801ce10
 8016474:	0801d3f0 	.word	0x0801d3f0
 8016478:	0801ce80 	.word	0x0801ce80
 801647c:	0801d410 	.word	0x0801d410
 8016480:	0801d430 	.word	0x0801d430
 8016484:	24008564 	.word	0x24008564
 8016488:	0801d454 	.word	0x0801d454

0801648c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801648c:	b5b0      	push	{r4, r5, r7, lr}
 801648e:	b084      	sub	sp, #16
 8016490:	af00      	add	r7, sp, #0
 8016492:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	2b00      	cmp	r3, #0
 8016498:	d106      	bne.n	80164a8 <tcp_rexmit_rto_prepare+0x1c>
 801649a:	4b31      	ldr	r3, [pc, #196]	; (8016560 <tcp_rexmit_rto_prepare+0xd4>)
 801649c:	f240 6263 	movw	r2, #1635	; 0x663
 80164a0:	4930      	ldr	r1, [pc, #192]	; (8016564 <tcp_rexmit_rto_prepare+0xd8>)
 80164a2:	4831      	ldr	r0, [pc, #196]	; (8016568 <tcp_rexmit_rto_prepare+0xdc>)
 80164a4:	f002 fc2c 	bl	8018d00 <iprintf>

  if (pcb->unacked == NULL) {
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d102      	bne.n	80164b6 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80164b0:	f06f 0305 	mvn.w	r3, #5
 80164b4:	e050      	b.n	8016558 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80164ba:	60fb      	str	r3, [r7, #12]
 80164bc:	e00b      	b.n	80164d6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80164be:	68f8      	ldr	r0, [r7, #12]
 80164c0:	f7ff fee4 	bl	801628c <tcp_output_segment_busy>
 80164c4:	4603      	mov	r3, r0
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	d002      	beq.n	80164d0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80164ca:	f06f 0305 	mvn.w	r3, #5
 80164ce:	e043      	b.n	8016558 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80164d0:	68fb      	ldr	r3, [r7, #12]
 80164d2:	681b      	ldr	r3, [r3, #0]
 80164d4:	60fb      	str	r3, [r7, #12]
 80164d6:	68fb      	ldr	r3, [r7, #12]
 80164d8:	681b      	ldr	r3, [r3, #0]
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d1ef      	bne.n	80164be <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80164de:	68f8      	ldr	r0, [r7, #12]
 80164e0:	f7ff fed4 	bl	801628c <tcp_output_segment_busy>
 80164e4:	4603      	mov	r3, r0
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d002      	beq.n	80164f0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80164ea:	f06f 0305 	mvn.w	r3, #5
 80164ee:	e033      	b.n	8016558 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80164f4:	68fb      	ldr	r3, [r7, #12]
 80164f6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	2200      	movs	r2, #0
 8016504:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	8b5b      	ldrh	r3, [r3, #26]
 801650a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801650e:	b29a      	uxth	r2, r3
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016514:	68fb      	ldr	r3, [r7, #12]
 8016516:	68db      	ldr	r3, [r3, #12]
 8016518:	685b      	ldr	r3, [r3, #4]
 801651a:	4618      	mov	r0, r3
 801651c:	f7f6 ffb9 	bl	800d492 <lwip_htonl>
 8016520:	4604      	mov	r4, r0
 8016522:	68fb      	ldr	r3, [r7, #12]
 8016524:	891b      	ldrh	r3, [r3, #8]
 8016526:	461d      	mov	r5, r3
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	68db      	ldr	r3, [r3, #12]
 801652c:	899b      	ldrh	r3, [r3, #12]
 801652e:	b29b      	uxth	r3, r3
 8016530:	4618      	mov	r0, r3
 8016532:	f7f6 ff99 	bl	800d468 <lwip_htons>
 8016536:	4603      	mov	r3, r0
 8016538:	b2db      	uxtb	r3, r3
 801653a:	f003 0303 	and.w	r3, r3, #3
 801653e:	2b00      	cmp	r3, #0
 8016540:	d001      	beq.n	8016546 <tcp_rexmit_rto_prepare+0xba>
 8016542:	2301      	movs	r3, #1
 8016544:	e000      	b.n	8016548 <tcp_rexmit_rto_prepare+0xbc>
 8016546:	2300      	movs	r3, #0
 8016548:	442b      	add	r3, r5
 801654a:	18e2      	adds	r2, r4, r3
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8016550:	687b      	ldr	r3, [r7, #4]
 8016552:	2200      	movs	r2, #0
 8016554:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8016556:	2300      	movs	r3, #0
}
 8016558:	4618      	mov	r0, r3
 801655a:	3710      	adds	r7, #16
 801655c:	46bd      	mov	sp, r7
 801655e:	bdb0      	pop	{r4, r5, r7, pc}
 8016560:	0801ce10 	.word	0x0801ce10
 8016564:	0801d468 	.word	0x0801d468
 8016568:	0801ce80 	.word	0x0801ce80

0801656c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801656c:	b580      	push	{r7, lr}
 801656e:	b082      	sub	sp, #8
 8016570:	af00      	add	r7, sp, #0
 8016572:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	2b00      	cmp	r3, #0
 8016578:	d106      	bne.n	8016588 <tcp_rexmit_rto_commit+0x1c>
 801657a:	4b0d      	ldr	r3, [pc, #52]	; (80165b0 <tcp_rexmit_rto_commit+0x44>)
 801657c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8016580:	490c      	ldr	r1, [pc, #48]	; (80165b4 <tcp_rexmit_rto_commit+0x48>)
 8016582:	480d      	ldr	r0, [pc, #52]	; (80165b8 <tcp_rexmit_rto_commit+0x4c>)
 8016584:	f002 fbbc 	bl	8018d00 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801658e:	2bff      	cmp	r3, #255	; 0xff
 8016590:	d007      	beq.n	80165a2 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016598:	3301      	adds	r3, #1
 801659a:	b2da      	uxtb	r2, r3
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80165a2:	6878      	ldr	r0, [r7, #4]
 80165a4:	f7ff fc7a 	bl	8015e9c <tcp_output>
}
 80165a8:	bf00      	nop
 80165aa:	3708      	adds	r7, #8
 80165ac:	46bd      	mov	sp, r7
 80165ae:	bd80      	pop	{r7, pc}
 80165b0:	0801ce10 	.word	0x0801ce10
 80165b4:	0801d48c 	.word	0x0801d48c
 80165b8:	0801ce80 	.word	0x0801ce80

080165bc <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80165bc:	b580      	push	{r7, lr}
 80165be:	b082      	sub	sp, #8
 80165c0:	af00      	add	r7, sp, #0
 80165c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	d106      	bne.n	80165d8 <tcp_rexmit_rto+0x1c>
 80165ca:	4b0a      	ldr	r3, [pc, #40]	; (80165f4 <tcp_rexmit_rto+0x38>)
 80165cc:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80165d0:	4909      	ldr	r1, [pc, #36]	; (80165f8 <tcp_rexmit_rto+0x3c>)
 80165d2:	480a      	ldr	r0, [pc, #40]	; (80165fc <tcp_rexmit_rto+0x40>)
 80165d4:	f002 fb94 	bl	8018d00 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80165d8:	6878      	ldr	r0, [r7, #4]
 80165da:	f7ff ff57 	bl	801648c <tcp_rexmit_rto_prepare>
 80165de:	4603      	mov	r3, r0
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d102      	bne.n	80165ea <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80165e4:	6878      	ldr	r0, [r7, #4]
 80165e6:	f7ff ffc1 	bl	801656c <tcp_rexmit_rto_commit>
  }
}
 80165ea:	bf00      	nop
 80165ec:	3708      	adds	r7, #8
 80165ee:	46bd      	mov	sp, r7
 80165f0:	bd80      	pop	{r7, pc}
 80165f2:	bf00      	nop
 80165f4:	0801ce10 	.word	0x0801ce10
 80165f8:	0801d4b0 	.word	0x0801d4b0
 80165fc:	0801ce80 	.word	0x0801ce80

08016600 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8016600:	b590      	push	{r4, r7, lr}
 8016602:	b085      	sub	sp, #20
 8016604:	af00      	add	r7, sp, #0
 8016606:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	2b00      	cmp	r3, #0
 801660c:	d106      	bne.n	801661c <tcp_rexmit+0x1c>
 801660e:	4b2f      	ldr	r3, [pc, #188]	; (80166cc <tcp_rexmit+0xcc>)
 8016610:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8016614:	492e      	ldr	r1, [pc, #184]	; (80166d0 <tcp_rexmit+0xd0>)
 8016616:	482f      	ldr	r0, [pc, #188]	; (80166d4 <tcp_rexmit+0xd4>)
 8016618:	f002 fb72 	bl	8018d00 <iprintf>

  if (pcb->unacked == NULL) {
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016620:	2b00      	cmp	r3, #0
 8016622:	d102      	bne.n	801662a <tcp_rexmit+0x2a>
    return ERR_VAL;
 8016624:	f06f 0305 	mvn.w	r3, #5
 8016628:	e04c      	b.n	80166c4 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801662a:	687b      	ldr	r3, [r7, #4]
 801662c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801662e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8016630:	68b8      	ldr	r0, [r7, #8]
 8016632:	f7ff fe2b 	bl	801628c <tcp_output_segment_busy>
 8016636:	4603      	mov	r3, r0
 8016638:	2b00      	cmp	r3, #0
 801663a:	d002      	beq.n	8016642 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801663c:	f06f 0305 	mvn.w	r3, #5
 8016640:	e040      	b.n	80166c4 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8016642:	68bb      	ldr	r3, [r7, #8]
 8016644:	681a      	ldr	r2, [r3, #0]
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	336c      	adds	r3, #108	; 0x6c
 801664e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016650:	e002      	b.n	8016658 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8016652:	68fb      	ldr	r3, [r7, #12]
 8016654:	681b      	ldr	r3, [r3, #0]
 8016656:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016658:	68fb      	ldr	r3, [r7, #12]
 801665a:	681b      	ldr	r3, [r3, #0]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d011      	beq.n	8016684 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016660:	68fb      	ldr	r3, [r7, #12]
 8016662:	681b      	ldr	r3, [r3, #0]
 8016664:	68db      	ldr	r3, [r3, #12]
 8016666:	685b      	ldr	r3, [r3, #4]
 8016668:	4618      	mov	r0, r3
 801666a:	f7f6 ff12 	bl	800d492 <lwip_htonl>
 801666e:	4604      	mov	r4, r0
 8016670:	68bb      	ldr	r3, [r7, #8]
 8016672:	68db      	ldr	r3, [r3, #12]
 8016674:	685b      	ldr	r3, [r3, #4]
 8016676:	4618      	mov	r0, r3
 8016678:	f7f6 ff0b 	bl	800d492 <lwip_htonl>
 801667c:	4603      	mov	r3, r0
 801667e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8016680:	2b00      	cmp	r3, #0
 8016682:	dbe6      	blt.n	8016652 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8016684:	68fb      	ldr	r3, [r7, #12]
 8016686:	681a      	ldr	r2, [r3, #0]
 8016688:	68bb      	ldr	r3, [r7, #8]
 801668a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801668c:	68fb      	ldr	r3, [r7, #12]
 801668e:	68ba      	ldr	r2, [r7, #8]
 8016690:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8016692:	68bb      	ldr	r3, [r7, #8]
 8016694:	681b      	ldr	r3, [r3, #0]
 8016696:	2b00      	cmp	r3, #0
 8016698:	d103      	bne.n	80166a2 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801669a:	687b      	ldr	r3, [r7, #4]
 801669c:	2200      	movs	r2, #0
 801669e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80166a8:	2bff      	cmp	r3, #255	; 0xff
 80166aa:	d007      	beq.n	80166bc <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80166b2:	3301      	adds	r3, #1
 80166b4:	b2da      	uxtb	r2, r3
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	2200      	movs	r2, #0
 80166c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80166c2:	2300      	movs	r3, #0
}
 80166c4:	4618      	mov	r0, r3
 80166c6:	3714      	adds	r7, #20
 80166c8:	46bd      	mov	sp, r7
 80166ca:	bd90      	pop	{r4, r7, pc}
 80166cc:	0801ce10 	.word	0x0801ce10
 80166d0:	0801d4cc 	.word	0x0801d4cc
 80166d4:	0801ce80 	.word	0x0801ce80

080166d8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80166d8:	b580      	push	{r7, lr}
 80166da:	b082      	sub	sp, #8
 80166dc:	af00      	add	r7, sp, #0
 80166de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	d106      	bne.n	80166f4 <tcp_rexmit_fast+0x1c>
 80166e6:	4b2f      	ldr	r3, [pc, #188]	; (80167a4 <tcp_rexmit_fast+0xcc>)
 80166e8:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80166ec:	492e      	ldr	r1, [pc, #184]	; (80167a8 <tcp_rexmit_fast+0xd0>)
 80166ee:	482f      	ldr	r0, [pc, #188]	; (80167ac <tcp_rexmit_fast+0xd4>)
 80166f0:	f002 fb06 	bl	8018d00 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80166f4:	687b      	ldr	r3, [r7, #4]
 80166f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80166f8:	2b00      	cmp	r3, #0
 80166fa:	d04f      	beq.n	801679c <tcp_rexmit_fast+0xc4>
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	8b5b      	ldrh	r3, [r3, #26]
 8016700:	f003 0304 	and.w	r3, r3, #4
 8016704:	2b00      	cmp	r3, #0
 8016706:	d149      	bne.n	801679c <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8016708:	6878      	ldr	r0, [r7, #4]
 801670a:	f7ff ff79 	bl	8016600 <tcp_rexmit>
 801670e:	4603      	mov	r3, r0
 8016710:	2b00      	cmp	r3, #0
 8016712:	d143      	bne.n	801679c <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016720:	429a      	cmp	r2, r3
 8016722:	d208      	bcs.n	8016736 <tcp_rexmit_fast+0x5e>
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801672a:	2b00      	cmp	r3, #0
 801672c:	da00      	bge.n	8016730 <tcp_rexmit_fast+0x58>
 801672e:	3301      	adds	r3, #1
 8016730:	105b      	asrs	r3, r3, #1
 8016732:	b29b      	uxth	r3, r3
 8016734:	e007      	b.n	8016746 <tcp_rexmit_fast+0x6e>
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801673c:	2b00      	cmp	r3, #0
 801673e:	da00      	bge.n	8016742 <tcp_rexmit_fast+0x6a>
 8016740:	3301      	adds	r3, #1
 8016742:	105b      	asrs	r3, r3, #1
 8016744:	b29b      	uxth	r3, r3
 8016746:	687a      	ldr	r2, [r7, #4]
 8016748:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8016752:	461a      	mov	r2, r3
 8016754:	687b      	ldr	r3, [r7, #4]
 8016756:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016758:	005b      	lsls	r3, r3, #1
 801675a:	429a      	cmp	r2, r3
 801675c:	d206      	bcs.n	801676c <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016762:	005b      	lsls	r3, r3, #1
 8016764:	b29a      	uxth	r2, r3
 8016766:	687b      	ldr	r3, [r7, #4]
 8016768:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801676c:	687b      	ldr	r3, [r7, #4]
 801676e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016776:	4619      	mov	r1, r3
 8016778:	0049      	lsls	r1, r1, #1
 801677a:	440b      	add	r3, r1
 801677c:	b29b      	uxth	r3, r3
 801677e:	4413      	add	r3, r2
 8016780:	b29a      	uxth	r2, r3
 8016782:	687b      	ldr	r3, [r7, #4]
 8016784:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	8b5b      	ldrh	r3, [r3, #26]
 801678c:	f043 0304 	orr.w	r3, r3, #4
 8016790:	b29a      	uxth	r2, r3
 8016792:	687b      	ldr	r3, [r7, #4]
 8016794:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	2200      	movs	r2, #0
 801679a:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801679c:	bf00      	nop
 801679e:	3708      	adds	r7, #8
 80167a0:	46bd      	mov	sp, r7
 80167a2:	bd80      	pop	{r7, pc}
 80167a4:	0801ce10 	.word	0x0801ce10
 80167a8:	0801d4e4 	.word	0x0801d4e4
 80167ac:	0801ce80 	.word	0x0801ce80

080167b0 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80167b0:	b580      	push	{r7, lr}
 80167b2:	b086      	sub	sp, #24
 80167b4:	af00      	add	r7, sp, #0
 80167b6:	60f8      	str	r0, [r7, #12]
 80167b8:	607b      	str	r3, [r7, #4]
 80167ba:	460b      	mov	r3, r1
 80167bc:	817b      	strh	r3, [r7, #10]
 80167be:	4613      	mov	r3, r2
 80167c0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80167c2:	897a      	ldrh	r2, [r7, #10]
 80167c4:	893b      	ldrh	r3, [r7, #8]
 80167c6:	4413      	add	r3, r2
 80167c8:	b29b      	uxth	r3, r3
 80167ca:	3314      	adds	r3, #20
 80167cc:	b29b      	uxth	r3, r3
 80167ce:	f44f 7220 	mov.w	r2, #640	; 0x280
 80167d2:	4619      	mov	r1, r3
 80167d4:	2022      	movs	r0, #34	; 0x22
 80167d6:	f7fa fafd 	bl	8010dd4 <pbuf_alloc>
 80167da:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80167dc:	697b      	ldr	r3, [r7, #20]
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d04e      	beq.n	8016880 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80167e2:	697b      	ldr	r3, [r7, #20]
 80167e4:	895b      	ldrh	r3, [r3, #10]
 80167e6:	461a      	mov	r2, r3
 80167e8:	897b      	ldrh	r3, [r7, #10]
 80167ea:	3314      	adds	r3, #20
 80167ec:	429a      	cmp	r2, r3
 80167ee:	da06      	bge.n	80167fe <tcp_output_alloc_header_common+0x4e>
 80167f0:	4b26      	ldr	r3, [pc, #152]	; (801688c <tcp_output_alloc_header_common+0xdc>)
 80167f2:	f240 7224 	movw	r2, #1828	; 0x724
 80167f6:	4926      	ldr	r1, [pc, #152]	; (8016890 <tcp_output_alloc_header_common+0xe0>)
 80167f8:	4826      	ldr	r0, [pc, #152]	; (8016894 <tcp_output_alloc_header_common+0xe4>)
 80167fa:	f002 fa81 	bl	8018d00 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80167fe:	697b      	ldr	r3, [r7, #20]
 8016800:	685b      	ldr	r3, [r3, #4]
 8016802:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8016804:	8c3b      	ldrh	r3, [r7, #32]
 8016806:	4618      	mov	r0, r3
 8016808:	f7f6 fe2e 	bl	800d468 <lwip_htons>
 801680c:	4603      	mov	r3, r0
 801680e:	461a      	mov	r2, r3
 8016810:	693b      	ldr	r3, [r7, #16]
 8016812:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8016814:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016816:	4618      	mov	r0, r3
 8016818:	f7f6 fe26 	bl	800d468 <lwip_htons>
 801681c:	4603      	mov	r3, r0
 801681e:	461a      	mov	r2, r3
 8016820:	693b      	ldr	r3, [r7, #16]
 8016822:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8016824:	693b      	ldr	r3, [r7, #16]
 8016826:	687a      	ldr	r2, [r7, #4]
 8016828:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801682a:	68f8      	ldr	r0, [r7, #12]
 801682c:	f7f6 fe31 	bl	800d492 <lwip_htonl>
 8016830:	4602      	mov	r2, r0
 8016832:	693b      	ldr	r3, [r7, #16]
 8016834:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016836:	897b      	ldrh	r3, [r7, #10]
 8016838:	089b      	lsrs	r3, r3, #2
 801683a:	b29b      	uxth	r3, r3
 801683c:	3305      	adds	r3, #5
 801683e:	b29b      	uxth	r3, r3
 8016840:	031b      	lsls	r3, r3, #12
 8016842:	b29a      	uxth	r2, r3
 8016844:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016848:	b29b      	uxth	r3, r3
 801684a:	4313      	orrs	r3, r2
 801684c:	b29b      	uxth	r3, r3
 801684e:	4618      	mov	r0, r3
 8016850:	f7f6 fe0a 	bl	800d468 <lwip_htons>
 8016854:	4603      	mov	r3, r0
 8016856:	461a      	mov	r2, r3
 8016858:	693b      	ldr	r3, [r7, #16]
 801685a:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801685c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801685e:	4618      	mov	r0, r3
 8016860:	f7f6 fe02 	bl	800d468 <lwip_htons>
 8016864:	4603      	mov	r3, r0
 8016866:	461a      	mov	r2, r3
 8016868:	693b      	ldr	r3, [r7, #16]
 801686a:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801686c:	693b      	ldr	r3, [r7, #16]
 801686e:	2200      	movs	r2, #0
 8016870:	741a      	strb	r2, [r3, #16]
 8016872:	2200      	movs	r2, #0
 8016874:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016876:	693b      	ldr	r3, [r7, #16]
 8016878:	2200      	movs	r2, #0
 801687a:	749a      	strb	r2, [r3, #18]
 801687c:	2200      	movs	r2, #0
 801687e:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8016880:	697b      	ldr	r3, [r7, #20]
}
 8016882:	4618      	mov	r0, r3
 8016884:	3718      	adds	r7, #24
 8016886:	46bd      	mov	sp, r7
 8016888:	bd80      	pop	{r7, pc}
 801688a:	bf00      	nop
 801688c:	0801ce10 	.word	0x0801ce10
 8016890:	0801d504 	.word	0x0801d504
 8016894:	0801ce80 	.word	0x0801ce80

08016898 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8016898:	b5b0      	push	{r4, r5, r7, lr}
 801689a:	b08a      	sub	sp, #40	; 0x28
 801689c:	af04      	add	r7, sp, #16
 801689e:	60f8      	str	r0, [r7, #12]
 80168a0:	607b      	str	r3, [r7, #4]
 80168a2:	460b      	mov	r3, r1
 80168a4:	817b      	strh	r3, [r7, #10]
 80168a6:	4613      	mov	r3, r2
 80168a8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80168aa:	68fb      	ldr	r3, [r7, #12]
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d106      	bne.n	80168be <tcp_output_alloc_header+0x26>
 80168b0:	4b15      	ldr	r3, [pc, #84]	; (8016908 <tcp_output_alloc_header+0x70>)
 80168b2:	f240 7242 	movw	r2, #1858	; 0x742
 80168b6:	4915      	ldr	r1, [pc, #84]	; (801690c <tcp_output_alloc_header+0x74>)
 80168b8:	4815      	ldr	r0, [pc, #84]	; (8016910 <tcp_output_alloc_header+0x78>)
 80168ba:	f002 fa21 	bl	8018d00 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80168be:	68fb      	ldr	r3, [r7, #12]
 80168c0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80168c2:	68fb      	ldr	r3, [r7, #12]
 80168c4:	8adb      	ldrh	r3, [r3, #22]
 80168c6:	68fa      	ldr	r2, [r7, #12]
 80168c8:	8b12      	ldrh	r2, [r2, #24]
 80168ca:	68f9      	ldr	r1, [r7, #12]
 80168cc:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 80168ce:	893d      	ldrh	r5, [r7, #8]
 80168d0:	897c      	ldrh	r4, [r7, #10]
 80168d2:	9103      	str	r1, [sp, #12]
 80168d4:	2110      	movs	r1, #16
 80168d6:	9102      	str	r1, [sp, #8]
 80168d8:	9201      	str	r2, [sp, #4]
 80168da:	9300      	str	r3, [sp, #0]
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	462a      	mov	r2, r5
 80168e0:	4621      	mov	r1, r4
 80168e2:	f7ff ff65 	bl	80167b0 <tcp_output_alloc_header_common>
 80168e6:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80168e8:	697b      	ldr	r3, [r7, #20]
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	d006      	beq.n	80168fc <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80168ee:	68fb      	ldr	r3, [r7, #12]
 80168f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80168f2:	68fa      	ldr	r2, [r7, #12]
 80168f4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80168f6:	441a      	add	r2, r3
 80168f8:	68fb      	ldr	r3, [r7, #12]
 80168fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 80168fc:	697b      	ldr	r3, [r7, #20]
}
 80168fe:	4618      	mov	r0, r3
 8016900:	3718      	adds	r7, #24
 8016902:	46bd      	mov	sp, r7
 8016904:	bdb0      	pop	{r4, r5, r7, pc}
 8016906:	bf00      	nop
 8016908:	0801ce10 	.word	0x0801ce10
 801690c:	0801d534 	.word	0x0801d534
 8016910:	0801ce80 	.word	0x0801ce80

08016914 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016914:	b580      	push	{r7, lr}
 8016916:	b088      	sub	sp, #32
 8016918:	af00      	add	r7, sp, #0
 801691a:	60f8      	str	r0, [r7, #12]
 801691c:	60b9      	str	r1, [r7, #8]
 801691e:	4611      	mov	r1, r2
 8016920:	461a      	mov	r2, r3
 8016922:	460b      	mov	r3, r1
 8016924:	71fb      	strb	r3, [r7, #7]
 8016926:	4613      	mov	r3, r2
 8016928:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801692a:	2300      	movs	r3, #0
 801692c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801692e:	68bb      	ldr	r3, [r7, #8]
 8016930:	2b00      	cmp	r3, #0
 8016932:	d106      	bne.n	8016942 <tcp_output_fill_options+0x2e>
 8016934:	4b13      	ldr	r3, [pc, #76]	; (8016984 <tcp_output_fill_options+0x70>)
 8016936:	f240 7256 	movw	r2, #1878	; 0x756
 801693a:	4913      	ldr	r1, [pc, #76]	; (8016988 <tcp_output_fill_options+0x74>)
 801693c:	4813      	ldr	r0, [pc, #76]	; (801698c <tcp_output_fill_options+0x78>)
 801693e:	f002 f9df 	bl	8018d00 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8016942:	68bb      	ldr	r3, [r7, #8]
 8016944:	685b      	ldr	r3, [r3, #4]
 8016946:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016948:	69bb      	ldr	r3, [r7, #24]
 801694a:	3314      	adds	r3, #20
 801694c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801694e:	69bb      	ldr	r3, [r7, #24]
 8016950:	f103 0214 	add.w	r2, r3, #20
 8016954:	8bfb      	ldrh	r3, [r7, #30]
 8016956:	009b      	lsls	r3, r3, #2
 8016958:	4619      	mov	r1, r3
 801695a:	79fb      	ldrb	r3, [r7, #7]
 801695c:	009b      	lsls	r3, r3, #2
 801695e:	f003 0304 	and.w	r3, r3, #4
 8016962:	440b      	add	r3, r1
 8016964:	4413      	add	r3, r2
 8016966:	697a      	ldr	r2, [r7, #20]
 8016968:	429a      	cmp	r2, r3
 801696a:	d006      	beq.n	801697a <tcp_output_fill_options+0x66>
 801696c:	4b05      	ldr	r3, [pc, #20]	; (8016984 <tcp_output_fill_options+0x70>)
 801696e:	f240 7275 	movw	r2, #1909	; 0x775
 8016972:	4907      	ldr	r1, [pc, #28]	; (8016990 <tcp_output_fill_options+0x7c>)
 8016974:	4805      	ldr	r0, [pc, #20]	; (801698c <tcp_output_fill_options+0x78>)
 8016976:	f002 f9c3 	bl	8018d00 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801697a:	bf00      	nop
 801697c:	3720      	adds	r7, #32
 801697e:	46bd      	mov	sp, r7
 8016980:	bd80      	pop	{r7, pc}
 8016982:	bf00      	nop
 8016984:	0801ce10 	.word	0x0801ce10
 8016988:	0801d55c 	.word	0x0801d55c
 801698c:	0801ce80 	.word	0x0801ce80
 8016990:	0801d454 	.word	0x0801d454

08016994 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8016994:	b580      	push	{r7, lr}
 8016996:	b08a      	sub	sp, #40	; 0x28
 8016998:	af04      	add	r7, sp, #16
 801699a:	60f8      	str	r0, [r7, #12]
 801699c:	60b9      	str	r1, [r7, #8]
 801699e:	607a      	str	r2, [r7, #4]
 80169a0:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80169a2:	68bb      	ldr	r3, [r7, #8]
 80169a4:	2b00      	cmp	r3, #0
 80169a6:	d106      	bne.n	80169b6 <tcp_output_control_segment+0x22>
 80169a8:	4b1c      	ldr	r3, [pc, #112]	; (8016a1c <tcp_output_control_segment+0x88>)
 80169aa:	f240 7287 	movw	r2, #1927	; 0x787
 80169ae:	491c      	ldr	r1, [pc, #112]	; (8016a20 <tcp_output_control_segment+0x8c>)
 80169b0:	481c      	ldr	r0, [pc, #112]	; (8016a24 <tcp_output_control_segment+0x90>)
 80169b2:	f002 f9a5 	bl	8018d00 <iprintf>

  netif = tcp_route(pcb, src, dst);
 80169b6:	683a      	ldr	r2, [r7, #0]
 80169b8:	6879      	ldr	r1, [r7, #4]
 80169ba:	68f8      	ldr	r0, [r7, #12]
 80169bc:	f7fe ff2e 	bl	801581c <tcp_route>
 80169c0:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 80169c2:	693b      	ldr	r3, [r7, #16]
 80169c4:	2b00      	cmp	r3, #0
 80169c6:	d102      	bne.n	80169ce <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80169c8:	23fc      	movs	r3, #252	; 0xfc
 80169ca:	75fb      	strb	r3, [r7, #23]
 80169cc:	e01c      	b.n	8016a08 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80169ce:	68fb      	ldr	r3, [r7, #12]
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d006      	beq.n	80169e2 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80169d4:	68fb      	ldr	r3, [r7, #12]
 80169d6:	7adb      	ldrb	r3, [r3, #11]
 80169d8:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80169da:	68fb      	ldr	r3, [r7, #12]
 80169dc:	7a9b      	ldrb	r3, [r3, #10]
 80169de:	757b      	strb	r3, [r7, #21]
 80169e0:	e003      	b.n	80169ea <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80169e2:	23ff      	movs	r3, #255	; 0xff
 80169e4:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80169e6:	2300      	movs	r3, #0
 80169e8:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80169ea:	7dba      	ldrb	r2, [r7, #22]
 80169ec:	693b      	ldr	r3, [r7, #16]
 80169ee:	9302      	str	r3, [sp, #8]
 80169f0:	2306      	movs	r3, #6
 80169f2:	9301      	str	r3, [sp, #4]
 80169f4:	7d7b      	ldrb	r3, [r7, #21]
 80169f6:	9300      	str	r3, [sp, #0]
 80169f8:	4613      	mov	r3, r2
 80169fa:	683a      	ldr	r2, [r7, #0]
 80169fc:	6879      	ldr	r1, [r7, #4]
 80169fe:	68b8      	ldr	r0, [r7, #8]
 8016a00:	f7f8 f9c6 	bl	800ed90 <ip4_output_if>
 8016a04:	4603      	mov	r3, r0
 8016a06:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016a08:	68b8      	ldr	r0, [r7, #8]
 8016a0a:	f7fa fcc3 	bl	8011394 <pbuf_free>
  return err;
 8016a0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016a12:	4618      	mov	r0, r3
 8016a14:	3718      	adds	r7, #24
 8016a16:	46bd      	mov	sp, r7
 8016a18:	bd80      	pop	{r7, pc}
 8016a1a:	bf00      	nop
 8016a1c:	0801ce10 	.word	0x0801ce10
 8016a20:	0801d584 	.word	0x0801d584
 8016a24:	0801ce80 	.word	0x0801ce80

08016a28 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8016a28:	b590      	push	{r4, r7, lr}
 8016a2a:	b08b      	sub	sp, #44	; 0x2c
 8016a2c:	af04      	add	r7, sp, #16
 8016a2e:	60f8      	str	r0, [r7, #12]
 8016a30:	60b9      	str	r1, [r7, #8]
 8016a32:	607a      	str	r2, [r7, #4]
 8016a34:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8016a36:	683b      	ldr	r3, [r7, #0]
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d106      	bne.n	8016a4a <tcp_rst+0x22>
 8016a3c:	4b1f      	ldr	r3, [pc, #124]	; (8016abc <tcp_rst+0x94>)
 8016a3e:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8016a42:	491f      	ldr	r1, [pc, #124]	; (8016ac0 <tcp_rst+0x98>)
 8016a44:	481f      	ldr	r0, [pc, #124]	; (8016ac4 <tcp_rst+0x9c>)
 8016a46:	f002 f95b 	bl	8018d00 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8016a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a4c:	2b00      	cmp	r3, #0
 8016a4e:	d106      	bne.n	8016a5e <tcp_rst+0x36>
 8016a50:	4b1a      	ldr	r3, [pc, #104]	; (8016abc <tcp_rst+0x94>)
 8016a52:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8016a56:	491c      	ldr	r1, [pc, #112]	; (8016ac8 <tcp_rst+0xa0>)
 8016a58:	481a      	ldr	r0, [pc, #104]	; (8016ac4 <tcp_rst+0x9c>)
 8016a5a:	f002 f951 	bl	8018d00 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016a5e:	2300      	movs	r3, #0
 8016a60:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8016a62:	f246 0308 	movw	r3, #24584	; 0x6008
 8016a66:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8016a68:	7dfb      	ldrb	r3, [r7, #23]
 8016a6a:	b29c      	uxth	r4, r3
 8016a6c:	68b8      	ldr	r0, [r7, #8]
 8016a6e:	f7f6 fd10 	bl	800d492 <lwip_htonl>
 8016a72:	4602      	mov	r2, r0
 8016a74:	8abb      	ldrh	r3, [r7, #20]
 8016a76:	9303      	str	r3, [sp, #12]
 8016a78:	2314      	movs	r3, #20
 8016a7a:	9302      	str	r3, [sp, #8]
 8016a7c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8016a7e:	9301      	str	r3, [sp, #4]
 8016a80:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8016a82:	9300      	str	r3, [sp, #0]
 8016a84:	4613      	mov	r3, r2
 8016a86:	2200      	movs	r2, #0
 8016a88:	4621      	mov	r1, r4
 8016a8a:	6878      	ldr	r0, [r7, #4]
 8016a8c:	f7ff fe90 	bl	80167b0 <tcp_output_alloc_header_common>
 8016a90:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8016a92:	693b      	ldr	r3, [r7, #16]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d00c      	beq.n	8016ab2 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016a98:	7dfb      	ldrb	r3, [r7, #23]
 8016a9a:	2200      	movs	r2, #0
 8016a9c:	6939      	ldr	r1, [r7, #16]
 8016a9e:	68f8      	ldr	r0, [r7, #12]
 8016aa0:	f7ff ff38 	bl	8016914 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8016aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016aa6:	683a      	ldr	r2, [r7, #0]
 8016aa8:	6939      	ldr	r1, [r7, #16]
 8016aaa:	68f8      	ldr	r0, [r7, #12]
 8016aac:	f7ff ff72 	bl	8016994 <tcp_output_control_segment>
 8016ab0:	e000      	b.n	8016ab4 <tcp_rst+0x8c>
    return;
 8016ab2:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8016ab4:	371c      	adds	r7, #28
 8016ab6:	46bd      	mov	sp, r7
 8016ab8:	bd90      	pop	{r4, r7, pc}
 8016aba:	bf00      	nop
 8016abc:	0801ce10 	.word	0x0801ce10
 8016ac0:	0801d5b0 	.word	0x0801d5b0
 8016ac4:	0801ce80 	.word	0x0801ce80
 8016ac8:	0801d5cc 	.word	0x0801d5cc

08016acc <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8016acc:	b590      	push	{r4, r7, lr}
 8016ace:	b087      	sub	sp, #28
 8016ad0:	af00      	add	r7, sp, #0
 8016ad2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8016ad4:	2300      	movs	r3, #0
 8016ad6:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8016ad8:	2300      	movs	r3, #0
 8016ada:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	2b00      	cmp	r3, #0
 8016ae0:	d106      	bne.n	8016af0 <tcp_send_empty_ack+0x24>
 8016ae2:	4b28      	ldr	r3, [pc, #160]	; (8016b84 <tcp_send_empty_ack+0xb8>)
 8016ae4:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8016ae8:	4927      	ldr	r1, [pc, #156]	; (8016b88 <tcp_send_empty_ack+0xbc>)
 8016aea:	4828      	ldr	r0, [pc, #160]	; (8016b8c <tcp_send_empty_ack+0xc0>)
 8016aec:	f002 f908 	bl	8018d00 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016af0:	7dfb      	ldrb	r3, [r7, #23]
 8016af2:	009b      	lsls	r3, r3, #2
 8016af4:	b2db      	uxtb	r3, r3
 8016af6:	f003 0304 	and.w	r3, r3, #4
 8016afa:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016afc:	7d7b      	ldrb	r3, [r7, #21]
 8016afe:	b29c      	uxth	r4, r3
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016b04:	4618      	mov	r0, r3
 8016b06:	f7f6 fcc4 	bl	800d492 <lwip_htonl>
 8016b0a:	4603      	mov	r3, r0
 8016b0c:	2200      	movs	r2, #0
 8016b0e:	4621      	mov	r1, r4
 8016b10:	6878      	ldr	r0, [r7, #4]
 8016b12:	f7ff fec1 	bl	8016898 <tcp_output_alloc_header>
 8016b16:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016b18:	693b      	ldr	r3, [r7, #16]
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d109      	bne.n	8016b32 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	8b5b      	ldrh	r3, [r3, #26]
 8016b22:	f043 0303 	orr.w	r3, r3, #3
 8016b26:	b29a      	uxth	r2, r3
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016b2c:	f06f 0301 	mvn.w	r3, #1
 8016b30:	e023      	b.n	8016b7a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8016b32:	7dbb      	ldrb	r3, [r7, #22]
 8016b34:	7dfa      	ldrb	r2, [r7, #23]
 8016b36:	6939      	ldr	r1, [r7, #16]
 8016b38:	6878      	ldr	r0, [r7, #4]
 8016b3a:	f7ff feeb 	bl	8016914 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016b3e:	687a      	ldr	r2, [r7, #4]
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	3304      	adds	r3, #4
 8016b44:	6939      	ldr	r1, [r7, #16]
 8016b46:	6878      	ldr	r0, [r7, #4]
 8016b48:	f7ff ff24 	bl	8016994 <tcp_output_control_segment>
 8016b4c:	4603      	mov	r3, r0
 8016b4e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8016b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d007      	beq.n	8016b68 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	8b5b      	ldrh	r3, [r3, #26]
 8016b5c:	f043 0303 	orr.w	r3, r3, #3
 8016b60:	b29a      	uxth	r2, r3
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	835a      	strh	r2, [r3, #26]
 8016b66:	e006      	b.n	8016b76 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	8b5b      	ldrh	r3, [r3, #26]
 8016b6c:	f023 0303 	bic.w	r3, r3, #3
 8016b70:	b29a      	uxth	r2, r3
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8016b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016b7a:	4618      	mov	r0, r3
 8016b7c:	371c      	adds	r7, #28
 8016b7e:	46bd      	mov	sp, r7
 8016b80:	bd90      	pop	{r4, r7, pc}
 8016b82:	bf00      	nop
 8016b84:	0801ce10 	.word	0x0801ce10
 8016b88:	0801d5e8 	.word	0x0801d5e8
 8016b8c:	0801ce80 	.word	0x0801ce80

08016b90 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016b90:	b590      	push	{r4, r7, lr}
 8016b92:	b087      	sub	sp, #28
 8016b94:	af00      	add	r7, sp, #0
 8016b96:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016b98:	2300      	movs	r3, #0
 8016b9a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d106      	bne.n	8016bb0 <tcp_keepalive+0x20>
 8016ba2:	4b18      	ldr	r3, [pc, #96]	; (8016c04 <tcp_keepalive+0x74>)
 8016ba4:	f640 0224 	movw	r2, #2084	; 0x824
 8016ba8:	4917      	ldr	r1, [pc, #92]	; (8016c08 <tcp_keepalive+0x78>)
 8016baa:	4818      	ldr	r0, [pc, #96]	; (8016c0c <tcp_keepalive+0x7c>)
 8016bac:	f002 f8a8 	bl	8018d00 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8016bb0:	7dfb      	ldrb	r3, [r7, #23]
 8016bb2:	b29c      	uxth	r4, r3
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016bb8:	3b01      	subs	r3, #1
 8016bba:	4618      	mov	r0, r3
 8016bbc:	f7f6 fc69 	bl	800d492 <lwip_htonl>
 8016bc0:	4603      	mov	r3, r0
 8016bc2:	2200      	movs	r2, #0
 8016bc4:	4621      	mov	r1, r4
 8016bc6:	6878      	ldr	r0, [r7, #4]
 8016bc8:	f7ff fe66 	bl	8016898 <tcp_output_alloc_header>
 8016bcc:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016bce:	693b      	ldr	r3, [r7, #16]
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	d102      	bne.n	8016bda <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016bd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016bd8:	e010      	b.n	8016bfc <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016bda:	7dfb      	ldrb	r3, [r7, #23]
 8016bdc:	2200      	movs	r2, #0
 8016bde:	6939      	ldr	r1, [r7, #16]
 8016be0:	6878      	ldr	r0, [r7, #4]
 8016be2:	f7ff fe97 	bl	8016914 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016be6:	687a      	ldr	r2, [r7, #4]
 8016be8:	687b      	ldr	r3, [r7, #4]
 8016bea:	3304      	adds	r3, #4
 8016bec:	6939      	ldr	r1, [r7, #16]
 8016bee:	6878      	ldr	r0, [r7, #4]
 8016bf0:	f7ff fed0 	bl	8016994 <tcp_output_control_segment>
 8016bf4:	4603      	mov	r3, r0
 8016bf6:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016bf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016bfc:	4618      	mov	r0, r3
 8016bfe:	371c      	adds	r7, #28
 8016c00:	46bd      	mov	sp, r7
 8016c02:	bd90      	pop	{r4, r7, pc}
 8016c04:	0801ce10 	.word	0x0801ce10
 8016c08:	0801d608 	.word	0x0801d608
 8016c0c:	0801ce80 	.word	0x0801ce80

08016c10 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8016c10:	b590      	push	{r4, r7, lr}
 8016c12:	b08b      	sub	sp, #44	; 0x2c
 8016c14:	af00      	add	r7, sp, #0
 8016c16:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016c18:	2300      	movs	r3, #0
 8016c1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8016c1e:	687b      	ldr	r3, [r7, #4]
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	d106      	bne.n	8016c32 <tcp_zero_window_probe+0x22>
 8016c24:	4b4c      	ldr	r3, [pc, #304]	; (8016d58 <tcp_zero_window_probe+0x148>)
 8016c26:	f640 024f 	movw	r2, #2127	; 0x84f
 8016c2a:	494c      	ldr	r1, [pc, #304]	; (8016d5c <tcp_zero_window_probe+0x14c>)
 8016c2c:	484c      	ldr	r0, [pc, #304]	; (8016d60 <tcp_zero_window_probe+0x150>)
 8016c2e:	f002 f867 	bl	8018d00 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8016c32:	687b      	ldr	r3, [r7, #4]
 8016c34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016c36:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016c38:	6a3b      	ldr	r3, [r7, #32]
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d101      	bne.n	8016c42 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8016c3e:	2300      	movs	r3, #0
 8016c40:	e086      	b.n	8016d50 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8016c42:	687b      	ldr	r3, [r7, #4]
 8016c44:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016c48:	2bff      	cmp	r3, #255	; 0xff
 8016c4a:	d007      	beq.n	8016c5c <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8016c4c:	687b      	ldr	r3, [r7, #4]
 8016c4e:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016c52:	3301      	adds	r3, #1
 8016c54:	b2da      	uxtb	r2, r3
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8016c5c:	6a3b      	ldr	r3, [r7, #32]
 8016c5e:	68db      	ldr	r3, [r3, #12]
 8016c60:	899b      	ldrh	r3, [r3, #12]
 8016c62:	b29b      	uxth	r3, r3
 8016c64:	4618      	mov	r0, r3
 8016c66:	f7f6 fbff 	bl	800d468 <lwip_htons>
 8016c6a:	4603      	mov	r3, r0
 8016c6c:	b2db      	uxtb	r3, r3
 8016c6e:	f003 0301 	and.w	r3, r3, #1
 8016c72:	2b00      	cmp	r3, #0
 8016c74:	d005      	beq.n	8016c82 <tcp_zero_window_probe+0x72>
 8016c76:	6a3b      	ldr	r3, [r7, #32]
 8016c78:	891b      	ldrh	r3, [r3, #8]
 8016c7a:	2b00      	cmp	r3, #0
 8016c7c:	d101      	bne.n	8016c82 <tcp_zero_window_probe+0x72>
 8016c7e:	2301      	movs	r3, #1
 8016c80:	e000      	b.n	8016c84 <tcp_zero_window_probe+0x74>
 8016c82:	2300      	movs	r3, #0
 8016c84:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8016c86:	7ffb      	ldrb	r3, [r7, #31]
 8016c88:	2b00      	cmp	r3, #0
 8016c8a:	bf0c      	ite	eq
 8016c8c:	2301      	moveq	r3, #1
 8016c8e:	2300      	movne	r3, #0
 8016c90:	b2db      	uxtb	r3, r3
 8016c92:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8016c94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c98:	b299      	uxth	r1, r3
 8016c9a:	6a3b      	ldr	r3, [r7, #32]
 8016c9c:	68db      	ldr	r3, [r3, #12]
 8016c9e:	685b      	ldr	r3, [r3, #4]
 8016ca0:	8bba      	ldrh	r2, [r7, #28]
 8016ca2:	6878      	ldr	r0, [r7, #4]
 8016ca4:	f7ff fdf8 	bl	8016898 <tcp_output_alloc_header>
 8016ca8:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016caa:	69bb      	ldr	r3, [r7, #24]
 8016cac:	2b00      	cmp	r3, #0
 8016cae:	d102      	bne.n	8016cb6 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8016cb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016cb4:	e04c      	b.n	8016d50 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016cb6:	69bb      	ldr	r3, [r7, #24]
 8016cb8:	685b      	ldr	r3, [r3, #4]
 8016cba:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016cbc:	7ffb      	ldrb	r3, [r7, #31]
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	d011      	beq.n	8016ce6 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8016cc2:	697b      	ldr	r3, [r7, #20]
 8016cc4:	899b      	ldrh	r3, [r3, #12]
 8016cc6:	b29b      	uxth	r3, r3
 8016cc8:	b21b      	sxth	r3, r3
 8016cca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8016cce:	b21c      	sxth	r4, r3
 8016cd0:	2011      	movs	r0, #17
 8016cd2:	f7f6 fbc9 	bl	800d468 <lwip_htons>
 8016cd6:	4603      	mov	r3, r0
 8016cd8:	b21b      	sxth	r3, r3
 8016cda:	4323      	orrs	r3, r4
 8016cdc:	b21b      	sxth	r3, r3
 8016cde:	b29a      	uxth	r2, r3
 8016ce0:	697b      	ldr	r3, [r7, #20]
 8016ce2:	819a      	strh	r2, [r3, #12]
 8016ce4:	e010      	b.n	8016d08 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016ce6:	69bb      	ldr	r3, [r7, #24]
 8016ce8:	685b      	ldr	r3, [r3, #4]
 8016cea:	3314      	adds	r3, #20
 8016cec:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8016cee:	6a3b      	ldr	r3, [r7, #32]
 8016cf0:	6858      	ldr	r0, [r3, #4]
 8016cf2:	6a3b      	ldr	r3, [r7, #32]
 8016cf4:	685b      	ldr	r3, [r3, #4]
 8016cf6:	891a      	ldrh	r2, [r3, #8]
 8016cf8:	6a3b      	ldr	r3, [r7, #32]
 8016cfa:	891b      	ldrh	r3, [r3, #8]
 8016cfc:	1ad3      	subs	r3, r2, r3
 8016cfe:	b29b      	uxth	r3, r3
 8016d00:	2201      	movs	r2, #1
 8016d02:	6939      	ldr	r1, [r7, #16]
 8016d04:	f7fa fd3c 	bl	8011780 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016d08:	6a3b      	ldr	r3, [r7, #32]
 8016d0a:	68db      	ldr	r3, [r3, #12]
 8016d0c:	685b      	ldr	r3, [r3, #4]
 8016d0e:	4618      	mov	r0, r3
 8016d10:	f7f6 fbbf 	bl	800d492 <lwip_htonl>
 8016d14:	4603      	mov	r3, r0
 8016d16:	3301      	adds	r3, #1
 8016d18:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016d1e:	68fb      	ldr	r3, [r7, #12]
 8016d20:	1ad3      	subs	r3, r2, r3
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	da02      	bge.n	8016d2c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	68fa      	ldr	r2, [r7, #12]
 8016d2a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016d2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d30:	2200      	movs	r2, #0
 8016d32:	69b9      	ldr	r1, [r7, #24]
 8016d34:	6878      	ldr	r0, [r7, #4]
 8016d36:	f7ff fded 	bl	8016914 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016d3a:	687a      	ldr	r2, [r7, #4]
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	3304      	adds	r3, #4
 8016d40:	69b9      	ldr	r1, [r7, #24]
 8016d42:	6878      	ldr	r0, [r7, #4]
 8016d44:	f7ff fe26 	bl	8016994 <tcp_output_control_segment>
 8016d48:	4603      	mov	r3, r0
 8016d4a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016d4c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8016d50:	4618      	mov	r0, r3
 8016d52:	372c      	adds	r7, #44	; 0x2c
 8016d54:	46bd      	mov	sp, r7
 8016d56:	bd90      	pop	{r4, r7, pc}
 8016d58:	0801ce10 	.word	0x0801ce10
 8016d5c:	0801d624 	.word	0x0801d624
 8016d60:	0801ce80 	.word	0x0801ce80

08016d64 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8016d64:	b580      	push	{r7, lr}
 8016d66:	b084      	sub	sp, #16
 8016d68:	af00      	add	r7, sp, #0
 8016d6a:	6078      	str	r0, [r7, #4]
 8016d6c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8016d6e:	f000 fafb 	bl	8017368 <sys_timeouts_sleeptime>
 8016d72:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8016d74:	68fb      	ldr	r3, [r7, #12]
 8016d76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016d7a:	d10b      	bne.n	8016d94 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8016d7c:	4813      	ldr	r0, [pc, #76]	; (8016dcc <tcpip_timeouts_mbox_fetch+0x68>)
 8016d7e:	f7fa fe68 	bl	8011a52 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8016d82:	2200      	movs	r2, #0
 8016d84:	6839      	ldr	r1, [r7, #0]
 8016d86:	6878      	ldr	r0, [r7, #4]
 8016d88:	f7fa fdda 	bl	8011940 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8016d8c:	480f      	ldr	r0, [pc, #60]	; (8016dcc <tcpip_timeouts_mbox_fetch+0x68>)
 8016d8e:	f7fa fe51 	bl	8011a34 <sys_mutex_lock>
    return;
 8016d92:	e018      	b.n	8016dc6 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8016d94:	68fb      	ldr	r3, [r7, #12]
 8016d96:	2b00      	cmp	r3, #0
 8016d98:	d102      	bne.n	8016da0 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8016d9a:	f000 faab 	bl	80172f4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8016d9e:	e7e6      	b.n	8016d6e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8016da0:	480a      	ldr	r0, [pc, #40]	; (8016dcc <tcpip_timeouts_mbox_fetch+0x68>)
 8016da2:	f7fa fe56 	bl	8011a52 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8016da6:	68fa      	ldr	r2, [r7, #12]
 8016da8:	6839      	ldr	r1, [r7, #0]
 8016daa:	6878      	ldr	r0, [r7, #4]
 8016dac:	f7fa fdc8 	bl	8011940 <sys_arch_mbox_fetch>
 8016db0:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8016db2:	4806      	ldr	r0, [pc, #24]	; (8016dcc <tcpip_timeouts_mbox_fetch+0x68>)
 8016db4:	f7fa fe3e 	bl	8011a34 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8016db8:	68bb      	ldr	r3, [r7, #8]
 8016dba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016dbe:	d102      	bne.n	8016dc6 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8016dc0:	f000 fa98 	bl	80172f4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8016dc4:	e7d3      	b.n	8016d6e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8016dc6:	3710      	adds	r7, #16
 8016dc8:	46bd      	mov	sp, r7
 8016dca:	bd80      	pop	{r7, pc}
 8016dcc:	24008578 	.word	0x24008578

08016dd0 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8016dd0:	b580      	push	{r7, lr}
 8016dd2:	b084      	sub	sp, #16
 8016dd4:	af00      	add	r7, sp, #0
 8016dd6:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8016dd8:	4810      	ldr	r0, [pc, #64]	; (8016e1c <tcpip_thread+0x4c>)
 8016dda:	f7fa fe2b 	bl	8011a34 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8016dde:	4b10      	ldr	r3, [pc, #64]	; (8016e20 <tcpip_thread+0x50>)
 8016de0:	681b      	ldr	r3, [r3, #0]
 8016de2:	2b00      	cmp	r3, #0
 8016de4:	d005      	beq.n	8016df2 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8016de6:	4b0e      	ldr	r3, [pc, #56]	; (8016e20 <tcpip_thread+0x50>)
 8016de8:	681b      	ldr	r3, [r3, #0]
 8016dea:	4a0e      	ldr	r2, [pc, #56]	; (8016e24 <tcpip_thread+0x54>)
 8016dec:	6812      	ldr	r2, [r2, #0]
 8016dee:	4610      	mov	r0, r2
 8016df0:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8016df2:	f107 030c 	add.w	r3, r7, #12
 8016df6:	4619      	mov	r1, r3
 8016df8:	480b      	ldr	r0, [pc, #44]	; (8016e28 <tcpip_thread+0x58>)
 8016dfa:	f7ff ffb3 	bl	8016d64 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8016dfe:	68fb      	ldr	r3, [r7, #12]
 8016e00:	2b00      	cmp	r3, #0
 8016e02:	d106      	bne.n	8016e12 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8016e04:	4b09      	ldr	r3, [pc, #36]	; (8016e2c <tcpip_thread+0x5c>)
 8016e06:	2291      	movs	r2, #145	; 0x91
 8016e08:	4909      	ldr	r1, [pc, #36]	; (8016e30 <tcpip_thread+0x60>)
 8016e0a:	480a      	ldr	r0, [pc, #40]	; (8016e34 <tcpip_thread+0x64>)
 8016e0c:	f001 ff78 	bl	8018d00 <iprintf>
      continue;
 8016e10:	e003      	b.n	8016e1a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8016e12:	68fb      	ldr	r3, [r7, #12]
 8016e14:	4618      	mov	r0, r3
 8016e16:	f000 f80f 	bl	8016e38 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8016e1a:	e7ea      	b.n	8016df2 <tcpip_thread+0x22>
 8016e1c:	24008578 	.word	0x24008578
 8016e20:	24004948 	.word	0x24004948
 8016e24:	2400494c 	.word	0x2400494c
 8016e28:	24004950 	.word	0x24004950
 8016e2c:	0801d648 	.word	0x0801d648
 8016e30:	0801d698 	.word	0x0801d698
 8016e34:	0801d6b8 	.word	0x0801d6b8

08016e38 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8016e38:	b580      	push	{r7, lr}
 8016e3a:	b082      	sub	sp, #8
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	781b      	ldrb	r3, [r3, #0]
 8016e44:	2b01      	cmp	r3, #1
 8016e46:	d018      	beq.n	8016e7a <tcpip_thread_handle_msg+0x42>
 8016e48:	2b02      	cmp	r3, #2
 8016e4a:	d021      	beq.n	8016e90 <tcpip_thread_handle_msg+0x58>
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d126      	bne.n	8016e9e <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	68db      	ldr	r3, [r3, #12]
 8016e54:	687a      	ldr	r2, [r7, #4]
 8016e56:	6850      	ldr	r0, [r2, #4]
 8016e58:	687a      	ldr	r2, [r7, #4]
 8016e5a:	6892      	ldr	r2, [r2, #8]
 8016e5c:	4611      	mov	r1, r2
 8016e5e:	4798      	blx	r3
 8016e60:	4603      	mov	r3, r0
 8016e62:	2b00      	cmp	r3, #0
 8016e64:	d004      	beq.n	8016e70 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	685b      	ldr	r3, [r3, #4]
 8016e6a:	4618      	mov	r0, r3
 8016e6c:	f7fa fa92 	bl	8011394 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8016e70:	6879      	ldr	r1, [r7, #4]
 8016e72:	2009      	movs	r0, #9
 8016e74:	f7f9 fbee 	bl	8010654 <memp_free>
      break;
 8016e78:	e018      	b.n	8016eac <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	685b      	ldr	r3, [r3, #4]
 8016e7e:	687a      	ldr	r2, [r7, #4]
 8016e80:	6892      	ldr	r2, [r2, #8]
 8016e82:	4610      	mov	r0, r2
 8016e84:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8016e86:	6879      	ldr	r1, [r7, #4]
 8016e88:	2008      	movs	r0, #8
 8016e8a:	f7f9 fbe3 	bl	8010654 <memp_free>
      break;
 8016e8e:	e00d      	b.n	8016eac <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	685b      	ldr	r3, [r3, #4]
 8016e94:	687a      	ldr	r2, [r7, #4]
 8016e96:	6892      	ldr	r2, [r2, #8]
 8016e98:	4610      	mov	r0, r2
 8016e9a:	4798      	blx	r3
      break;
 8016e9c:	e006      	b.n	8016eac <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8016e9e:	4b05      	ldr	r3, [pc, #20]	; (8016eb4 <tcpip_thread_handle_msg+0x7c>)
 8016ea0:	22cf      	movs	r2, #207	; 0xcf
 8016ea2:	4905      	ldr	r1, [pc, #20]	; (8016eb8 <tcpip_thread_handle_msg+0x80>)
 8016ea4:	4805      	ldr	r0, [pc, #20]	; (8016ebc <tcpip_thread_handle_msg+0x84>)
 8016ea6:	f001 ff2b 	bl	8018d00 <iprintf>
      break;
 8016eaa:	bf00      	nop
  }
}
 8016eac:	bf00      	nop
 8016eae:	3708      	adds	r7, #8
 8016eb0:	46bd      	mov	sp, r7
 8016eb2:	bd80      	pop	{r7, pc}
 8016eb4:	0801d648 	.word	0x0801d648
 8016eb8:	0801d698 	.word	0x0801d698
 8016ebc:	0801d6b8 	.word	0x0801d6b8

08016ec0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8016ec0:	b580      	push	{r7, lr}
 8016ec2:	b086      	sub	sp, #24
 8016ec4:	af00      	add	r7, sp, #0
 8016ec6:	60f8      	str	r0, [r7, #12]
 8016ec8:	60b9      	str	r1, [r7, #8]
 8016eca:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8016ecc:	481a      	ldr	r0, [pc, #104]	; (8016f38 <tcpip_inpkt+0x78>)
 8016ece:	f7fa fd76 	bl	80119be <sys_mbox_valid>
 8016ed2:	4603      	mov	r3, r0
 8016ed4:	2b00      	cmp	r3, #0
 8016ed6:	d105      	bne.n	8016ee4 <tcpip_inpkt+0x24>
 8016ed8:	4b18      	ldr	r3, [pc, #96]	; (8016f3c <tcpip_inpkt+0x7c>)
 8016eda:	22fc      	movs	r2, #252	; 0xfc
 8016edc:	4918      	ldr	r1, [pc, #96]	; (8016f40 <tcpip_inpkt+0x80>)
 8016ede:	4819      	ldr	r0, [pc, #100]	; (8016f44 <tcpip_inpkt+0x84>)
 8016ee0:	f001 ff0e 	bl	8018d00 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8016ee4:	2009      	movs	r0, #9
 8016ee6:	f7f9 fb3f 	bl	8010568 <memp_malloc>
 8016eea:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8016eec:	697b      	ldr	r3, [r7, #20]
 8016eee:	2b00      	cmp	r3, #0
 8016ef0:	d102      	bne.n	8016ef8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8016ef2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016ef6:	e01a      	b.n	8016f2e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8016ef8:	697b      	ldr	r3, [r7, #20]
 8016efa:	2200      	movs	r2, #0
 8016efc:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8016efe:	697b      	ldr	r3, [r7, #20]
 8016f00:	68fa      	ldr	r2, [r7, #12]
 8016f02:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8016f04:	697b      	ldr	r3, [r7, #20]
 8016f06:	68ba      	ldr	r2, [r7, #8]
 8016f08:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8016f0a:	697b      	ldr	r3, [r7, #20]
 8016f0c:	687a      	ldr	r2, [r7, #4]
 8016f0e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8016f10:	6979      	ldr	r1, [r7, #20]
 8016f12:	4809      	ldr	r0, [pc, #36]	; (8016f38 <tcpip_inpkt+0x78>)
 8016f14:	f7fa fcfa 	bl	801190c <sys_mbox_trypost>
 8016f18:	4603      	mov	r3, r0
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	d006      	beq.n	8016f2c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8016f1e:	6979      	ldr	r1, [r7, #20]
 8016f20:	2009      	movs	r0, #9
 8016f22:	f7f9 fb97 	bl	8010654 <memp_free>
    return ERR_MEM;
 8016f26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016f2a:	e000      	b.n	8016f2e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8016f2c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8016f2e:	4618      	mov	r0, r3
 8016f30:	3718      	adds	r7, #24
 8016f32:	46bd      	mov	sp, r7
 8016f34:	bd80      	pop	{r7, pc}
 8016f36:	bf00      	nop
 8016f38:	24004950 	.word	0x24004950
 8016f3c:	0801d648 	.word	0x0801d648
 8016f40:	0801d6e0 	.word	0x0801d6e0
 8016f44:	0801d6b8 	.word	0x0801d6b8

08016f48 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8016f48:	b580      	push	{r7, lr}
 8016f4a:	b082      	sub	sp, #8
 8016f4c:	af00      	add	r7, sp, #0
 8016f4e:	6078      	str	r0, [r7, #4]
 8016f50:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8016f52:	683b      	ldr	r3, [r7, #0]
 8016f54:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016f58:	f003 0318 	and.w	r3, r3, #24
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d006      	beq.n	8016f6e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8016f60:	4a08      	ldr	r2, [pc, #32]	; (8016f84 <tcpip_input+0x3c>)
 8016f62:	6839      	ldr	r1, [r7, #0]
 8016f64:	6878      	ldr	r0, [r7, #4]
 8016f66:	f7ff ffab 	bl	8016ec0 <tcpip_inpkt>
 8016f6a:	4603      	mov	r3, r0
 8016f6c:	e005      	b.n	8016f7a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8016f6e:	4a06      	ldr	r2, [pc, #24]	; (8016f88 <tcpip_input+0x40>)
 8016f70:	6839      	ldr	r1, [r7, #0]
 8016f72:	6878      	ldr	r0, [r7, #4]
 8016f74:	f7ff ffa4 	bl	8016ec0 <tcpip_inpkt>
 8016f78:	4603      	mov	r3, r0
}
 8016f7a:	4618      	mov	r0, r3
 8016f7c:	3708      	adds	r7, #8
 8016f7e:	46bd      	mov	sp, r7
 8016f80:	bd80      	pop	{r7, pc}
 8016f82:	bf00      	nop
 8016f84:	0800e35d 	.word	0x0800e35d
 8016f88:	0800eb4d 	.word	0x0800eb4d

08016f8c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8016f8c:	b580      	push	{r7, lr}
 8016f8e:	b084      	sub	sp, #16
 8016f90:	af00      	add	r7, sp, #0
 8016f92:	6078      	str	r0, [r7, #4]
 8016f94:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8016f96:	4819      	ldr	r0, [pc, #100]	; (8016ffc <tcpip_try_callback+0x70>)
 8016f98:	f7fa fd11 	bl	80119be <sys_mbox_valid>
 8016f9c:	4603      	mov	r3, r0
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	d106      	bne.n	8016fb0 <tcpip_try_callback+0x24>
 8016fa2:	4b17      	ldr	r3, [pc, #92]	; (8017000 <tcpip_try_callback+0x74>)
 8016fa4:	f240 125d 	movw	r2, #349	; 0x15d
 8016fa8:	4916      	ldr	r1, [pc, #88]	; (8017004 <tcpip_try_callback+0x78>)
 8016faa:	4817      	ldr	r0, [pc, #92]	; (8017008 <tcpip_try_callback+0x7c>)
 8016fac:	f001 fea8 	bl	8018d00 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8016fb0:	2008      	movs	r0, #8
 8016fb2:	f7f9 fad9 	bl	8010568 <memp_malloc>
 8016fb6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8016fb8:	68fb      	ldr	r3, [r7, #12]
 8016fba:	2b00      	cmp	r3, #0
 8016fbc:	d102      	bne.n	8016fc4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8016fbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016fc2:	e017      	b.n	8016ff4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8016fc4:	68fb      	ldr	r3, [r7, #12]
 8016fc6:	2201      	movs	r2, #1
 8016fc8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8016fca:	68fb      	ldr	r3, [r7, #12]
 8016fcc:	687a      	ldr	r2, [r7, #4]
 8016fce:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8016fd0:	68fb      	ldr	r3, [r7, #12]
 8016fd2:	683a      	ldr	r2, [r7, #0]
 8016fd4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8016fd6:	68f9      	ldr	r1, [r7, #12]
 8016fd8:	4808      	ldr	r0, [pc, #32]	; (8016ffc <tcpip_try_callback+0x70>)
 8016fda:	f7fa fc97 	bl	801190c <sys_mbox_trypost>
 8016fde:	4603      	mov	r3, r0
 8016fe0:	2b00      	cmp	r3, #0
 8016fe2:	d006      	beq.n	8016ff2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8016fe4:	68f9      	ldr	r1, [r7, #12]
 8016fe6:	2008      	movs	r0, #8
 8016fe8:	f7f9 fb34 	bl	8010654 <memp_free>
    return ERR_MEM;
 8016fec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016ff0:	e000      	b.n	8016ff4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8016ff2:	2300      	movs	r3, #0
}
 8016ff4:	4618      	mov	r0, r3
 8016ff6:	3710      	adds	r7, #16
 8016ff8:	46bd      	mov	sp, r7
 8016ffa:	bd80      	pop	{r7, pc}
 8016ffc:	24004950 	.word	0x24004950
 8017000:	0801d648 	.word	0x0801d648
 8017004:	0801d6e0 	.word	0x0801d6e0
 8017008:	0801d6b8 	.word	0x0801d6b8

0801700c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801700c:	b580      	push	{r7, lr}
 801700e:	b084      	sub	sp, #16
 8017010:	af02      	add	r7, sp, #8
 8017012:	6078      	str	r0, [r7, #4]
 8017014:	6039      	str	r1, [r7, #0]
  lwip_init();
 8017016:	f7f7 fce7 	bl	800e9e8 <lwip_init>

  tcpip_init_done = initfunc;
 801701a:	4a17      	ldr	r2, [pc, #92]	; (8017078 <tcpip_init+0x6c>)
 801701c:	687b      	ldr	r3, [r7, #4]
 801701e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8017020:	4a16      	ldr	r2, [pc, #88]	; (801707c <tcpip_init+0x70>)
 8017022:	683b      	ldr	r3, [r7, #0]
 8017024:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8017026:	2106      	movs	r1, #6
 8017028:	4815      	ldr	r0, [pc, #84]	; (8017080 <tcpip_init+0x74>)
 801702a:	f7fa fc4d 	bl	80118c8 <sys_mbox_new>
 801702e:	4603      	mov	r3, r0
 8017030:	2b00      	cmp	r3, #0
 8017032:	d006      	beq.n	8017042 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8017034:	4b13      	ldr	r3, [pc, #76]	; (8017084 <tcpip_init+0x78>)
 8017036:	f240 2261 	movw	r2, #609	; 0x261
 801703a:	4913      	ldr	r1, [pc, #76]	; (8017088 <tcpip_init+0x7c>)
 801703c:	4813      	ldr	r0, [pc, #76]	; (801708c <tcpip_init+0x80>)
 801703e:	f001 fe5f 	bl	8018d00 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8017042:	4813      	ldr	r0, [pc, #76]	; (8017090 <tcpip_init+0x84>)
 8017044:	f7fa fcda 	bl	80119fc <sys_mutex_new>
 8017048:	4603      	mov	r3, r0
 801704a:	2b00      	cmp	r3, #0
 801704c:	d006      	beq.n	801705c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801704e:	4b0d      	ldr	r3, [pc, #52]	; (8017084 <tcpip_init+0x78>)
 8017050:	f240 2265 	movw	r2, #613	; 0x265
 8017054:	490f      	ldr	r1, [pc, #60]	; (8017094 <tcpip_init+0x88>)
 8017056:	480d      	ldr	r0, [pc, #52]	; (801708c <tcpip_init+0x80>)
 8017058:	f001 fe52 	bl	8018d00 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801705c:	2300      	movs	r3, #0
 801705e:	9300      	str	r3, [sp, #0]
 8017060:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017064:	2200      	movs	r2, #0
 8017066:	490c      	ldr	r1, [pc, #48]	; (8017098 <tcpip_init+0x8c>)
 8017068:	480c      	ldr	r0, [pc, #48]	; (801709c <tcpip_init+0x90>)
 801706a:	f7fa fcff 	bl	8011a6c <sys_thread_new>
}
 801706e:	bf00      	nop
 8017070:	3708      	adds	r7, #8
 8017072:	46bd      	mov	sp, r7
 8017074:	bd80      	pop	{r7, pc}
 8017076:	bf00      	nop
 8017078:	24004948 	.word	0x24004948
 801707c:	2400494c 	.word	0x2400494c
 8017080:	24004950 	.word	0x24004950
 8017084:	0801d648 	.word	0x0801d648
 8017088:	0801d6f0 	.word	0x0801d6f0
 801708c:	0801d6b8 	.word	0x0801d6b8
 8017090:	24008578 	.word	0x24008578
 8017094:	0801d714 	.word	0x0801d714
 8017098:	08016dd1 	.word	0x08016dd1
 801709c:	0801d738 	.word	0x0801d738

080170a0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80170a0:	b580      	push	{r7, lr}
 80170a2:	b082      	sub	sp, #8
 80170a4:	af00      	add	r7, sp, #0
 80170a6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80170a8:	f7fa fd6e 	bl	8011b88 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80170ac:	4b0a      	ldr	r3, [pc, #40]	; (80170d8 <tcpip_tcp_timer+0x38>)
 80170ae:	681b      	ldr	r3, [r3, #0]
 80170b0:	2b00      	cmp	r3, #0
 80170b2:	d103      	bne.n	80170bc <tcpip_tcp_timer+0x1c>
 80170b4:	4b09      	ldr	r3, [pc, #36]	; (80170dc <tcpip_tcp_timer+0x3c>)
 80170b6:	681b      	ldr	r3, [r3, #0]
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	d005      	beq.n	80170c8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80170bc:	2200      	movs	r2, #0
 80170be:	4908      	ldr	r1, [pc, #32]	; (80170e0 <tcpip_tcp_timer+0x40>)
 80170c0:	20fa      	movs	r0, #250	; 0xfa
 80170c2:	f000 f8f1 	bl	80172a8 <sys_timeout>
 80170c6:	e002      	b.n	80170ce <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80170c8:	4b06      	ldr	r3, [pc, #24]	; (80170e4 <tcpip_tcp_timer+0x44>)
 80170ca:	2200      	movs	r2, #0
 80170cc:	601a      	str	r2, [r3, #0]
  }
}
 80170ce:	bf00      	nop
 80170d0:	3708      	adds	r7, #8
 80170d2:	46bd      	mov	sp, r7
 80170d4:	bd80      	pop	{r7, pc}
 80170d6:	bf00      	nop
 80170d8:	24008560 	.word	0x24008560
 80170dc:	24008570 	.word	0x24008570
 80170e0:	080170a1 	.word	0x080170a1
 80170e4:	2400495c 	.word	0x2400495c

080170e8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 80170e8:	b580      	push	{r7, lr}
 80170ea:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 80170ec:	4b0a      	ldr	r3, [pc, #40]	; (8017118 <tcp_timer_needed+0x30>)
 80170ee:	681b      	ldr	r3, [r3, #0]
 80170f0:	2b00      	cmp	r3, #0
 80170f2:	d10f      	bne.n	8017114 <tcp_timer_needed+0x2c>
 80170f4:	4b09      	ldr	r3, [pc, #36]	; (801711c <tcp_timer_needed+0x34>)
 80170f6:	681b      	ldr	r3, [r3, #0]
 80170f8:	2b00      	cmp	r3, #0
 80170fa:	d103      	bne.n	8017104 <tcp_timer_needed+0x1c>
 80170fc:	4b08      	ldr	r3, [pc, #32]	; (8017120 <tcp_timer_needed+0x38>)
 80170fe:	681b      	ldr	r3, [r3, #0]
 8017100:	2b00      	cmp	r3, #0
 8017102:	d007      	beq.n	8017114 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8017104:	4b04      	ldr	r3, [pc, #16]	; (8017118 <tcp_timer_needed+0x30>)
 8017106:	2201      	movs	r2, #1
 8017108:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801710a:	2200      	movs	r2, #0
 801710c:	4905      	ldr	r1, [pc, #20]	; (8017124 <tcp_timer_needed+0x3c>)
 801710e:	20fa      	movs	r0, #250	; 0xfa
 8017110:	f000 f8ca 	bl	80172a8 <sys_timeout>
  }
}
 8017114:	bf00      	nop
 8017116:	bd80      	pop	{r7, pc}
 8017118:	2400495c 	.word	0x2400495c
 801711c:	24008560 	.word	0x24008560
 8017120:	24008570 	.word	0x24008570
 8017124:	080170a1 	.word	0x080170a1

08017128 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8017128:	b580      	push	{r7, lr}
 801712a:	b086      	sub	sp, #24
 801712c:	af00      	add	r7, sp, #0
 801712e:	60f8      	str	r0, [r7, #12]
 8017130:	60b9      	str	r1, [r7, #8]
 8017132:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8017134:	200a      	movs	r0, #10
 8017136:	f7f9 fa17 	bl	8010568 <memp_malloc>
 801713a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801713c:	693b      	ldr	r3, [r7, #16]
 801713e:	2b00      	cmp	r3, #0
 8017140:	d109      	bne.n	8017156 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8017142:	693b      	ldr	r3, [r7, #16]
 8017144:	2b00      	cmp	r3, #0
 8017146:	d151      	bne.n	80171ec <sys_timeout_abs+0xc4>
 8017148:	4b2a      	ldr	r3, [pc, #168]	; (80171f4 <sys_timeout_abs+0xcc>)
 801714a:	22be      	movs	r2, #190	; 0xbe
 801714c:	492a      	ldr	r1, [pc, #168]	; (80171f8 <sys_timeout_abs+0xd0>)
 801714e:	482b      	ldr	r0, [pc, #172]	; (80171fc <sys_timeout_abs+0xd4>)
 8017150:	f001 fdd6 	bl	8018d00 <iprintf>
    return;
 8017154:	e04a      	b.n	80171ec <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8017156:	693b      	ldr	r3, [r7, #16]
 8017158:	2200      	movs	r2, #0
 801715a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801715c:	693b      	ldr	r3, [r7, #16]
 801715e:	68ba      	ldr	r2, [r7, #8]
 8017160:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8017162:	693b      	ldr	r3, [r7, #16]
 8017164:	687a      	ldr	r2, [r7, #4]
 8017166:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8017168:	693b      	ldr	r3, [r7, #16]
 801716a:	68fa      	ldr	r2, [r7, #12]
 801716c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801716e:	4b24      	ldr	r3, [pc, #144]	; (8017200 <sys_timeout_abs+0xd8>)
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	2b00      	cmp	r3, #0
 8017174:	d103      	bne.n	801717e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8017176:	4a22      	ldr	r2, [pc, #136]	; (8017200 <sys_timeout_abs+0xd8>)
 8017178:	693b      	ldr	r3, [r7, #16]
 801717a:	6013      	str	r3, [r2, #0]
    return;
 801717c:	e037      	b.n	80171ee <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801717e:	693b      	ldr	r3, [r7, #16]
 8017180:	685a      	ldr	r2, [r3, #4]
 8017182:	4b1f      	ldr	r3, [pc, #124]	; (8017200 <sys_timeout_abs+0xd8>)
 8017184:	681b      	ldr	r3, [r3, #0]
 8017186:	685b      	ldr	r3, [r3, #4]
 8017188:	1ad3      	subs	r3, r2, r3
 801718a:	0fdb      	lsrs	r3, r3, #31
 801718c:	f003 0301 	and.w	r3, r3, #1
 8017190:	b2db      	uxtb	r3, r3
 8017192:	2b00      	cmp	r3, #0
 8017194:	d007      	beq.n	80171a6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8017196:	4b1a      	ldr	r3, [pc, #104]	; (8017200 <sys_timeout_abs+0xd8>)
 8017198:	681a      	ldr	r2, [r3, #0]
 801719a:	693b      	ldr	r3, [r7, #16]
 801719c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801719e:	4a18      	ldr	r2, [pc, #96]	; (8017200 <sys_timeout_abs+0xd8>)
 80171a0:	693b      	ldr	r3, [r7, #16]
 80171a2:	6013      	str	r3, [r2, #0]
 80171a4:	e023      	b.n	80171ee <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80171a6:	4b16      	ldr	r3, [pc, #88]	; (8017200 <sys_timeout_abs+0xd8>)
 80171a8:	681b      	ldr	r3, [r3, #0]
 80171aa:	617b      	str	r3, [r7, #20]
 80171ac:	e01a      	b.n	80171e4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80171ae:	697b      	ldr	r3, [r7, #20]
 80171b0:	681b      	ldr	r3, [r3, #0]
 80171b2:	2b00      	cmp	r3, #0
 80171b4:	d00b      	beq.n	80171ce <sys_timeout_abs+0xa6>
 80171b6:	693b      	ldr	r3, [r7, #16]
 80171b8:	685a      	ldr	r2, [r3, #4]
 80171ba:	697b      	ldr	r3, [r7, #20]
 80171bc:	681b      	ldr	r3, [r3, #0]
 80171be:	685b      	ldr	r3, [r3, #4]
 80171c0:	1ad3      	subs	r3, r2, r3
 80171c2:	0fdb      	lsrs	r3, r3, #31
 80171c4:	f003 0301 	and.w	r3, r3, #1
 80171c8:	b2db      	uxtb	r3, r3
 80171ca:	2b00      	cmp	r3, #0
 80171cc:	d007      	beq.n	80171de <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80171ce:	697b      	ldr	r3, [r7, #20]
 80171d0:	681a      	ldr	r2, [r3, #0]
 80171d2:	693b      	ldr	r3, [r7, #16]
 80171d4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80171d6:	697b      	ldr	r3, [r7, #20]
 80171d8:	693a      	ldr	r2, [r7, #16]
 80171da:	601a      	str	r2, [r3, #0]
        break;
 80171dc:	e007      	b.n	80171ee <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80171de:	697b      	ldr	r3, [r7, #20]
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	617b      	str	r3, [r7, #20]
 80171e4:	697b      	ldr	r3, [r7, #20]
 80171e6:	2b00      	cmp	r3, #0
 80171e8:	d1e1      	bne.n	80171ae <sys_timeout_abs+0x86>
 80171ea:	e000      	b.n	80171ee <sys_timeout_abs+0xc6>
    return;
 80171ec:	bf00      	nop
      }
    }
  }
}
 80171ee:	3718      	adds	r7, #24
 80171f0:	46bd      	mov	sp, r7
 80171f2:	bd80      	pop	{r7, pc}
 80171f4:	0801d748 	.word	0x0801d748
 80171f8:	0801d79c 	.word	0x0801d79c
 80171fc:	0801d7dc 	.word	0x0801d7dc
 8017200:	24004954 	.word	0x24004954

08017204 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8017204:	b580      	push	{r7, lr}
 8017206:	b086      	sub	sp, #24
 8017208:	af00      	add	r7, sp, #0
 801720a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8017210:	697b      	ldr	r3, [r7, #20]
 8017212:	685b      	ldr	r3, [r3, #4]
 8017214:	4798      	blx	r3

  now = sys_now();
 8017216:	f7f3 f977 	bl	800a508 <sys_now>
 801721a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801721c:	697b      	ldr	r3, [r7, #20]
 801721e:	681a      	ldr	r2, [r3, #0]
 8017220:	4b0f      	ldr	r3, [pc, #60]	; (8017260 <lwip_cyclic_timer+0x5c>)
 8017222:	681b      	ldr	r3, [r3, #0]
 8017224:	4413      	add	r3, r2
 8017226:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8017228:	68fa      	ldr	r2, [r7, #12]
 801722a:	693b      	ldr	r3, [r7, #16]
 801722c:	1ad3      	subs	r3, r2, r3
 801722e:	0fdb      	lsrs	r3, r3, #31
 8017230:	f003 0301 	and.w	r3, r3, #1
 8017234:	b2db      	uxtb	r3, r3
 8017236:	2b00      	cmp	r3, #0
 8017238:	d009      	beq.n	801724e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801723a:	697b      	ldr	r3, [r7, #20]
 801723c:	681a      	ldr	r2, [r3, #0]
 801723e:	693b      	ldr	r3, [r7, #16]
 8017240:	4413      	add	r3, r2
 8017242:	687a      	ldr	r2, [r7, #4]
 8017244:	4907      	ldr	r1, [pc, #28]	; (8017264 <lwip_cyclic_timer+0x60>)
 8017246:	4618      	mov	r0, r3
 8017248:	f7ff ff6e 	bl	8017128 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801724c:	e004      	b.n	8017258 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801724e:	687a      	ldr	r2, [r7, #4]
 8017250:	4904      	ldr	r1, [pc, #16]	; (8017264 <lwip_cyclic_timer+0x60>)
 8017252:	68f8      	ldr	r0, [r7, #12]
 8017254:	f7ff ff68 	bl	8017128 <sys_timeout_abs>
}
 8017258:	bf00      	nop
 801725a:	3718      	adds	r7, #24
 801725c:	46bd      	mov	sp, r7
 801725e:	bd80      	pop	{r7, pc}
 8017260:	24004958 	.word	0x24004958
 8017264:	08017205 	.word	0x08017205

08017268 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8017268:	b580      	push	{r7, lr}
 801726a:	b082      	sub	sp, #8
 801726c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801726e:	2301      	movs	r3, #1
 8017270:	607b      	str	r3, [r7, #4]
 8017272:	e00e      	b.n	8017292 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8017274:	4a0a      	ldr	r2, [pc, #40]	; (80172a0 <sys_timeouts_init+0x38>)
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	00db      	lsls	r3, r3, #3
 8017280:	4a07      	ldr	r2, [pc, #28]	; (80172a0 <sys_timeouts_init+0x38>)
 8017282:	4413      	add	r3, r2
 8017284:	461a      	mov	r2, r3
 8017286:	4907      	ldr	r1, [pc, #28]	; (80172a4 <sys_timeouts_init+0x3c>)
 8017288:	f000 f80e 	bl	80172a8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	3301      	adds	r3, #1
 8017290:	607b      	str	r3, [r7, #4]
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	2b02      	cmp	r3, #2
 8017296:	d9ed      	bls.n	8017274 <sys_timeouts_init+0xc>
  }
}
 8017298:	bf00      	nop
 801729a:	3708      	adds	r7, #8
 801729c:	46bd      	mov	sp, r7
 801729e:	bd80      	pop	{r7, pc}
 80172a0:	0801ddc8 	.word	0x0801ddc8
 80172a4:	08017205 	.word	0x08017205

080172a8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80172a8:	b580      	push	{r7, lr}
 80172aa:	b086      	sub	sp, #24
 80172ac:	af00      	add	r7, sp, #0
 80172ae:	60f8      	str	r0, [r7, #12]
 80172b0:	60b9      	str	r1, [r7, #8]
 80172b2:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80172b4:	68fb      	ldr	r3, [r7, #12]
 80172b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80172ba:	d306      	bcc.n	80172ca <sys_timeout+0x22>
 80172bc:	4b0a      	ldr	r3, [pc, #40]	; (80172e8 <sys_timeout+0x40>)
 80172be:	f240 1229 	movw	r2, #297	; 0x129
 80172c2:	490a      	ldr	r1, [pc, #40]	; (80172ec <sys_timeout+0x44>)
 80172c4:	480a      	ldr	r0, [pc, #40]	; (80172f0 <sys_timeout+0x48>)
 80172c6:	f001 fd1b 	bl	8018d00 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80172ca:	f7f3 f91d 	bl	800a508 <sys_now>
 80172ce:	4602      	mov	r2, r0
 80172d0:	68fb      	ldr	r3, [r7, #12]
 80172d2:	4413      	add	r3, r2
 80172d4:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80172d6:	687a      	ldr	r2, [r7, #4]
 80172d8:	68b9      	ldr	r1, [r7, #8]
 80172da:	6978      	ldr	r0, [r7, #20]
 80172dc:	f7ff ff24 	bl	8017128 <sys_timeout_abs>
#endif
}
 80172e0:	bf00      	nop
 80172e2:	3718      	adds	r7, #24
 80172e4:	46bd      	mov	sp, r7
 80172e6:	bd80      	pop	{r7, pc}
 80172e8:	0801d748 	.word	0x0801d748
 80172ec:	0801d804 	.word	0x0801d804
 80172f0:	0801d7dc 	.word	0x0801d7dc

080172f4 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 80172f4:	b580      	push	{r7, lr}
 80172f6:	b084      	sub	sp, #16
 80172f8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 80172fa:	f7f3 f905 	bl	800a508 <sys_now>
 80172fe:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8017300:	4b17      	ldr	r3, [pc, #92]	; (8017360 <sys_check_timeouts+0x6c>)
 8017302:	681b      	ldr	r3, [r3, #0]
 8017304:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8017306:	68bb      	ldr	r3, [r7, #8]
 8017308:	2b00      	cmp	r3, #0
 801730a:	d022      	beq.n	8017352 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801730c:	68bb      	ldr	r3, [r7, #8]
 801730e:	685b      	ldr	r3, [r3, #4]
 8017310:	68fa      	ldr	r2, [r7, #12]
 8017312:	1ad3      	subs	r3, r2, r3
 8017314:	0fdb      	lsrs	r3, r3, #31
 8017316:	f003 0301 	and.w	r3, r3, #1
 801731a:	b2db      	uxtb	r3, r3
 801731c:	2b00      	cmp	r3, #0
 801731e:	d11a      	bne.n	8017356 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8017320:	68bb      	ldr	r3, [r7, #8]
 8017322:	681b      	ldr	r3, [r3, #0]
 8017324:	4a0e      	ldr	r2, [pc, #56]	; (8017360 <sys_check_timeouts+0x6c>)
 8017326:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8017328:	68bb      	ldr	r3, [r7, #8]
 801732a:	689b      	ldr	r3, [r3, #8]
 801732c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801732e:	68bb      	ldr	r3, [r7, #8]
 8017330:	68db      	ldr	r3, [r3, #12]
 8017332:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8017334:	68bb      	ldr	r3, [r7, #8]
 8017336:	685b      	ldr	r3, [r3, #4]
 8017338:	4a0a      	ldr	r2, [pc, #40]	; (8017364 <sys_check_timeouts+0x70>)
 801733a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801733c:	68b9      	ldr	r1, [r7, #8]
 801733e:	200a      	movs	r0, #10
 8017340:	f7f9 f988 	bl	8010654 <memp_free>
    if (handler != NULL) {
 8017344:	687b      	ldr	r3, [r7, #4]
 8017346:	2b00      	cmp	r3, #0
 8017348:	d0da      	beq.n	8017300 <sys_check_timeouts+0xc>
      handler(arg);
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	6838      	ldr	r0, [r7, #0]
 801734e:	4798      	blx	r3
  do {
 8017350:	e7d6      	b.n	8017300 <sys_check_timeouts+0xc>
      return;
 8017352:	bf00      	nop
 8017354:	e000      	b.n	8017358 <sys_check_timeouts+0x64>
      return;
 8017356:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8017358:	3710      	adds	r7, #16
 801735a:	46bd      	mov	sp, r7
 801735c:	bd80      	pop	{r7, pc}
 801735e:	bf00      	nop
 8017360:	24004954 	.word	0x24004954
 8017364:	24004958 	.word	0x24004958

08017368 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8017368:	b580      	push	{r7, lr}
 801736a:	b082      	sub	sp, #8
 801736c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801736e:	4b16      	ldr	r3, [pc, #88]	; (80173c8 <sys_timeouts_sleeptime+0x60>)
 8017370:	681b      	ldr	r3, [r3, #0]
 8017372:	2b00      	cmp	r3, #0
 8017374:	d102      	bne.n	801737c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8017376:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801737a:	e020      	b.n	80173be <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801737c:	f7f3 f8c4 	bl	800a508 <sys_now>
 8017380:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8017382:	4b11      	ldr	r3, [pc, #68]	; (80173c8 <sys_timeouts_sleeptime+0x60>)
 8017384:	681b      	ldr	r3, [r3, #0]
 8017386:	685a      	ldr	r2, [r3, #4]
 8017388:	687b      	ldr	r3, [r7, #4]
 801738a:	1ad3      	subs	r3, r2, r3
 801738c:	0fdb      	lsrs	r3, r3, #31
 801738e:	f003 0301 	and.w	r3, r3, #1
 8017392:	b2db      	uxtb	r3, r3
 8017394:	2b00      	cmp	r3, #0
 8017396:	d001      	beq.n	801739c <sys_timeouts_sleeptime+0x34>
    return 0;
 8017398:	2300      	movs	r3, #0
 801739a:	e010      	b.n	80173be <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801739c:	4b0a      	ldr	r3, [pc, #40]	; (80173c8 <sys_timeouts_sleeptime+0x60>)
 801739e:	681b      	ldr	r3, [r3, #0]
 80173a0:	685a      	ldr	r2, [r3, #4]
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	1ad3      	subs	r3, r2, r3
 80173a6:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80173a8:	683b      	ldr	r3, [r7, #0]
 80173aa:	2b00      	cmp	r3, #0
 80173ac:	da06      	bge.n	80173bc <sys_timeouts_sleeptime+0x54>
 80173ae:	4b07      	ldr	r3, [pc, #28]	; (80173cc <sys_timeouts_sleeptime+0x64>)
 80173b0:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80173b4:	4906      	ldr	r1, [pc, #24]	; (80173d0 <sys_timeouts_sleeptime+0x68>)
 80173b6:	4807      	ldr	r0, [pc, #28]	; (80173d4 <sys_timeouts_sleeptime+0x6c>)
 80173b8:	f001 fca2 	bl	8018d00 <iprintf>
    return ret;
 80173bc:	683b      	ldr	r3, [r7, #0]
  }
}
 80173be:	4618      	mov	r0, r3
 80173c0:	3708      	adds	r7, #8
 80173c2:	46bd      	mov	sp, r7
 80173c4:	bd80      	pop	{r7, pc}
 80173c6:	bf00      	nop
 80173c8:	24004954 	.word	0x24004954
 80173cc:	0801d748 	.word	0x0801d748
 80173d0:	0801d83c 	.word	0x0801d83c
 80173d4:	0801d7dc 	.word	0x0801d7dc

080173d8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80173dc:	f001 fca8 	bl	8018d30 <rand>
 80173e0:	4603      	mov	r3, r0
 80173e2:	b29b      	uxth	r3, r3
 80173e4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80173e8:	b29b      	uxth	r3, r3
 80173ea:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80173ee:	b29a      	uxth	r2, r3
 80173f0:	4b01      	ldr	r3, [pc, #4]	; (80173f8 <udp_init+0x20>)
 80173f2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80173f4:	bf00      	nop
 80173f6:	bd80      	pop	{r7, pc}
 80173f8:	24000030 	.word	0x24000030

080173fc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80173fc:	b580      	push	{r7, lr}
 80173fe:	b084      	sub	sp, #16
 8017400:	af00      	add	r7, sp, #0
 8017402:	60f8      	str	r0, [r7, #12]
 8017404:	60b9      	str	r1, [r7, #8]
 8017406:	4613      	mov	r3, r2
 8017408:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801740a:	68fb      	ldr	r3, [r7, #12]
 801740c:	2b00      	cmp	r3, #0
 801740e:	d105      	bne.n	801741c <udp_input_local_match+0x20>
 8017410:	4b27      	ldr	r3, [pc, #156]	; (80174b0 <udp_input_local_match+0xb4>)
 8017412:	2287      	movs	r2, #135	; 0x87
 8017414:	4927      	ldr	r1, [pc, #156]	; (80174b4 <udp_input_local_match+0xb8>)
 8017416:	4828      	ldr	r0, [pc, #160]	; (80174b8 <udp_input_local_match+0xbc>)
 8017418:	f001 fc72 	bl	8018d00 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801741c:	68bb      	ldr	r3, [r7, #8]
 801741e:	2b00      	cmp	r3, #0
 8017420:	d105      	bne.n	801742e <udp_input_local_match+0x32>
 8017422:	4b23      	ldr	r3, [pc, #140]	; (80174b0 <udp_input_local_match+0xb4>)
 8017424:	2288      	movs	r2, #136	; 0x88
 8017426:	4925      	ldr	r1, [pc, #148]	; (80174bc <udp_input_local_match+0xc0>)
 8017428:	4823      	ldr	r0, [pc, #140]	; (80174b8 <udp_input_local_match+0xbc>)
 801742a:	f001 fc69 	bl	8018d00 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801742e:	68fb      	ldr	r3, [r7, #12]
 8017430:	7a1b      	ldrb	r3, [r3, #8]
 8017432:	2b00      	cmp	r3, #0
 8017434:	d00b      	beq.n	801744e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017436:	68fb      	ldr	r3, [r7, #12]
 8017438:	7a1a      	ldrb	r2, [r3, #8]
 801743a:	4b21      	ldr	r3, [pc, #132]	; (80174c0 <udp_input_local_match+0xc4>)
 801743c:	685b      	ldr	r3, [r3, #4]
 801743e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017442:	3301      	adds	r3, #1
 8017444:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017446:	429a      	cmp	r2, r3
 8017448:	d001      	beq.n	801744e <udp_input_local_match+0x52>
    return 0;
 801744a:	2300      	movs	r3, #0
 801744c:	e02b      	b.n	80174a6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801744e:	79fb      	ldrb	r3, [r7, #7]
 8017450:	2b00      	cmp	r3, #0
 8017452:	d018      	beq.n	8017486 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017454:	68fb      	ldr	r3, [r7, #12]
 8017456:	2b00      	cmp	r3, #0
 8017458:	d013      	beq.n	8017482 <udp_input_local_match+0x86>
 801745a:	68fb      	ldr	r3, [r7, #12]
 801745c:	681b      	ldr	r3, [r3, #0]
 801745e:	2b00      	cmp	r3, #0
 8017460:	d00f      	beq.n	8017482 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017462:	4b17      	ldr	r3, [pc, #92]	; (80174c0 <udp_input_local_match+0xc4>)
 8017464:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017466:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801746a:	d00a      	beq.n	8017482 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801746c:	68fb      	ldr	r3, [r7, #12]
 801746e:	681a      	ldr	r2, [r3, #0]
 8017470:	4b13      	ldr	r3, [pc, #76]	; (80174c0 <udp_input_local_match+0xc4>)
 8017472:	695b      	ldr	r3, [r3, #20]
 8017474:	405a      	eors	r2, r3
 8017476:	68bb      	ldr	r3, [r7, #8]
 8017478:	3308      	adds	r3, #8
 801747a:	681b      	ldr	r3, [r3, #0]
 801747c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801747e:	2b00      	cmp	r3, #0
 8017480:	d110      	bne.n	80174a4 <udp_input_local_match+0xa8>
          return 1;
 8017482:	2301      	movs	r3, #1
 8017484:	e00f      	b.n	80174a6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017486:	68fb      	ldr	r3, [r7, #12]
 8017488:	2b00      	cmp	r3, #0
 801748a:	d009      	beq.n	80174a0 <udp_input_local_match+0xa4>
 801748c:	68fb      	ldr	r3, [r7, #12]
 801748e:	681b      	ldr	r3, [r3, #0]
 8017490:	2b00      	cmp	r3, #0
 8017492:	d005      	beq.n	80174a0 <udp_input_local_match+0xa4>
 8017494:	68fb      	ldr	r3, [r7, #12]
 8017496:	681a      	ldr	r2, [r3, #0]
 8017498:	4b09      	ldr	r3, [pc, #36]	; (80174c0 <udp_input_local_match+0xc4>)
 801749a:	695b      	ldr	r3, [r3, #20]
 801749c:	429a      	cmp	r2, r3
 801749e:	d101      	bne.n	80174a4 <udp_input_local_match+0xa8>
        return 1;
 80174a0:	2301      	movs	r3, #1
 80174a2:	e000      	b.n	80174a6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80174a4:	2300      	movs	r3, #0
}
 80174a6:	4618      	mov	r0, r3
 80174a8:	3710      	adds	r7, #16
 80174aa:	46bd      	mov	sp, r7
 80174ac:	bd80      	pop	{r7, pc}
 80174ae:	bf00      	nop
 80174b0:	0801d850 	.word	0x0801d850
 80174b4:	0801d89c 	.word	0x0801d89c
 80174b8:	0801d8c0 	.word	0x0801d8c0
 80174bc:	0801d8e8 	.word	0x0801d8e8
 80174c0:	24005498 	.word	0x24005498

080174c4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80174c4:	b590      	push	{r4, r7, lr}
 80174c6:	b08d      	sub	sp, #52	; 0x34
 80174c8:	af02      	add	r7, sp, #8
 80174ca:	6078      	str	r0, [r7, #4]
 80174cc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80174ce:	2300      	movs	r3, #0
 80174d0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80174d2:	687b      	ldr	r3, [r7, #4]
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	d105      	bne.n	80174e4 <udp_input+0x20>
 80174d8:	4b7c      	ldr	r3, [pc, #496]	; (80176cc <udp_input+0x208>)
 80174da:	22cf      	movs	r2, #207	; 0xcf
 80174dc:	497c      	ldr	r1, [pc, #496]	; (80176d0 <udp_input+0x20c>)
 80174de:	487d      	ldr	r0, [pc, #500]	; (80176d4 <udp_input+0x210>)
 80174e0:	f001 fc0e 	bl	8018d00 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80174e4:	683b      	ldr	r3, [r7, #0]
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	d105      	bne.n	80174f6 <udp_input+0x32>
 80174ea:	4b78      	ldr	r3, [pc, #480]	; (80176cc <udp_input+0x208>)
 80174ec:	22d0      	movs	r2, #208	; 0xd0
 80174ee:	497a      	ldr	r1, [pc, #488]	; (80176d8 <udp_input+0x214>)
 80174f0:	4878      	ldr	r0, [pc, #480]	; (80176d4 <udp_input+0x210>)
 80174f2:	f001 fc05 	bl	8018d00 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80174f6:	687b      	ldr	r3, [r7, #4]
 80174f8:	895b      	ldrh	r3, [r3, #10]
 80174fa:	2b07      	cmp	r3, #7
 80174fc:	d803      	bhi.n	8017506 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80174fe:	6878      	ldr	r0, [r7, #4]
 8017500:	f7f9 ff48 	bl	8011394 <pbuf_free>
    goto end;
 8017504:	e0de      	b.n	80176c4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	685b      	ldr	r3, [r3, #4]
 801750a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801750c:	4b73      	ldr	r3, [pc, #460]	; (80176dc <udp_input+0x218>)
 801750e:	695a      	ldr	r2, [r3, #20]
 8017510:	4b72      	ldr	r3, [pc, #456]	; (80176dc <udp_input+0x218>)
 8017512:	681b      	ldr	r3, [r3, #0]
 8017514:	4619      	mov	r1, r3
 8017516:	4610      	mov	r0, r2
 8017518:	f7f7 fd12 	bl	800ef40 <ip4_addr_isbroadcast_u32>
 801751c:	4603      	mov	r3, r0
 801751e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8017520:	697b      	ldr	r3, [r7, #20]
 8017522:	881b      	ldrh	r3, [r3, #0]
 8017524:	b29b      	uxth	r3, r3
 8017526:	4618      	mov	r0, r3
 8017528:	f7f5 ff9e 	bl	800d468 <lwip_htons>
 801752c:	4603      	mov	r3, r0
 801752e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8017530:	697b      	ldr	r3, [r7, #20]
 8017532:	885b      	ldrh	r3, [r3, #2]
 8017534:	b29b      	uxth	r3, r3
 8017536:	4618      	mov	r0, r3
 8017538:	f7f5 ff96 	bl	800d468 <lwip_htons>
 801753c:	4603      	mov	r3, r0
 801753e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8017540:	2300      	movs	r3, #0
 8017542:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8017544:	2300      	movs	r3, #0
 8017546:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8017548:	2300      	movs	r3, #0
 801754a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801754c:	4b64      	ldr	r3, [pc, #400]	; (80176e0 <udp_input+0x21c>)
 801754e:	681b      	ldr	r3, [r3, #0]
 8017550:	627b      	str	r3, [r7, #36]	; 0x24
 8017552:	e054      	b.n	80175fe <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8017554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017556:	8a5b      	ldrh	r3, [r3, #18]
 8017558:	89fa      	ldrh	r2, [r7, #14]
 801755a:	429a      	cmp	r2, r3
 801755c:	d14a      	bne.n	80175f4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801755e:	7cfb      	ldrb	r3, [r7, #19]
 8017560:	461a      	mov	r2, r3
 8017562:	6839      	ldr	r1, [r7, #0]
 8017564:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017566:	f7ff ff49 	bl	80173fc <udp_input_local_match>
 801756a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801756c:	2b00      	cmp	r3, #0
 801756e:	d041      	beq.n	80175f4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8017570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017572:	7c1b      	ldrb	r3, [r3, #16]
 8017574:	f003 0304 	and.w	r3, r3, #4
 8017578:	2b00      	cmp	r3, #0
 801757a:	d11d      	bne.n	80175b8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801757c:	69fb      	ldr	r3, [r7, #28]
 801757e:	2b00      	cmp	r3, #0
 8017580:	d102      	bne.n	8017588 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8017582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017584:	61fb      	str	r3, [r7, #28]
 8017586:	e017      	b.n	80175b8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8017588:	7cfb      	ldrb	r3, [r7, #19]
 801758a:	2b00      	cmp	r3, #0
 801758c:	d014      	beq.n	80175b8 <udp_input+0xf4>
 801758e:	4b53      	ldr	r3, [pc, #332]	; (80176dc <udp_input+0x218>)
 8017590:	695b      	ldr	r3, [r3, #20]
 8017592:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017596:	d10f      	bne.n	80175b8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8017598:	69fb      	ldr	r3, [r7, #28]
 801759a:	681a      	ldr	r2, [r3, #0]
 801759c:	683b      	ldr	r3, [r7, #0]
 801759e:	3304      	adds	r3, #4
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	429a      	cmp	r2, r3
 80175a4:	d008      	beq.n	80175b8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80175a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175a8:	681a      	ldr	r2, [r3, #0]
 80175aa:	683b      	ldr	r3, [r7, #0]
 80175ac:	3304      	adds	r3, #4
 80175ae:	681b      	ldr	r3, [r3, #0]
 80175b0:	429a      	cmp	r2, r3
 80175b2:	d101      	bne.n	80175b8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80175b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175b6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80175b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175ba:	8a9b      	ldrh	r3, [r3, #20]
 80175bc:	8a3a      	ldrh	r2, [r7, #16]
 80175be:	429a      	cmp	r2, r3
 80175c0:	d118      	bne.n	80175f4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80175c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175c4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d005      	beq.n	80175d6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80175ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175cc:	685a      	ldr	r2, [r3, #4]
 80175ce:	4b43      	ldr	r3, [pc, #268]	; (80176dc <udp_input+0x218>)
 80175d0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80175d2:	429a      	cmp	r2, r3
 80175d4:	d10e      	bne.n	80175f4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80175d6:	6a3b      	ldr	r3, [r7, #32]
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d014      	beq.n	8017606 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80175dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175de:	68da      	ldr	r2, [r3, #12]
 80175e0:	6a3b      	ldr	r3, [r7, #32]
 80175e2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80175e4:	4b3e      	ldr	r3, [pc, #248]	; (80176e0 <udp_input+0x21c>)
 80175e6:	681a      	ldr	r2, [r3, #0]
 80175e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175ea:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80175ec:	4a3c      	ldr	r2, [pc, #240]	; (80176e0 <udp_input+0x21c>)
 80175ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175f0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80175f2:	e008      	b.n	8017606 <udp_input+0x142>
      }
    }

    prev = pcb;
 80175f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175f6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80175f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175fa:	68db      	ldr	r3, [r3, #12]
 80175fc:	627b      	str	r3, [r7, #36]	; 0x24
 80175fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017600:	2b00      	cmp	r3, #0
 8017602:	d1a7      	bne.n	8017554 <udp_input+0x90>
 8017604:	e000      	b.n	8017608 <udp_input+0x144>
        break;
 8017606:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8017608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801760a:	2b00      	cmp	r3, #0
 801760c:	d101      	bne.n	8017612 <udp_input+0x14e>
    pcb = uncon_pcb;
 801760e:	69fb      	ldr	r3, [r7, #28]
 8017610:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8017612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017614:	2b00      	cmp	r3, #0
 8017616:	d002      	beq.n	801761e <udp_input+0x15a>
    for_us = 1;
 8017618:	2301      	movs	r3, #1
 801761a:	76fb      	strb	r3, [r7, #27]
 801761c:	e00a      	b.n	8017634 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801761e:	683b      	ldr	r3, [r7, #0]
 8017620:	3304      	adds	r3, #4
 8017622:	681a      	ldr	r2, [r3, #0]
 8017624:	4b2d      	ldr	r3, [pc, #180]	; (80176dc <udp_input+0x218>)
 8017626:	695b      	ldr	r3, [r3, #20]
 8017628:	429a      	cmp	r2, r3
 801762a:	bf0c      	ite	eq
 801762c:	2301      	moveq	r3, #1
 801762e:	2300      	movne	r3, #0
 8017630:	b2db      	uxtb	r3, r3
 8017632:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8017634:	7efb      	ldrb	r3, [r7, #27]
 8017636:	2b00      	cmp	r3, #0
 8017638:	d041      	beq.n	80176be <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801763a:	2108      	movs	r1, #8
 801763c:	6878      	ldr	r0, [r7, #4]
 801763e:	f7f9 fe23 	bl	8011288 <pbuf_remove_header>
 8017642:	4603      	mov	r3, r0
 8017644:	2b00      	cmp	r3, #0
 8017646:	d00a      	beq.n	801765e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8017648:	4b20      	ldr	r3, [pc, #128]	; (80176cc <udp_input+0x208>)
 801764a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801764e:	4925      	ldr	r1, [pc, #148]	; (80176e4 <udp_input+0x220>)
 8017650:	4820      	ldr	r0, [pc, #128]	; (80176d4 <udp_input+0x210>)
 8017652:	f001 fb55 	bl	8018d00 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8017656:	6878      	ldr	r0, [r7, #4]
 8017658:	f7f9 fe9c 	bl	8011394 <pbuf_free>
      goto end;
 801765c:	e032      	b.n	80176c4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017660:	2b00      	cmp	r3, #0
 8017662:	d012      	beq.n	801768a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8017664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017666:	699b      	ldr	r3, [r3, #24]
 8017668:	2b00      	cmp	r3, #0
 801766a:	d00a      	beq.n	8017682 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801766c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801766e:	699c      	ldr	r4, [r3, #24]
 8017670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017672:	69d8      	ldr	r0, [r3, #28]
 8017674:	8a3b      	ldrh	r3, [r7, #16]
 8017676:	9300      	str	r3, [sp, #0]
 8017678:	4b1b      	ldr	r3, [pc, #108]	; (80176e8 <udp_input+0x224>)
 801767a:	687a      	ldr	r2, [r7, #4]
 801767c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801767e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8017680:	e021      	b.n	80176c6 <udp_input+0x202>
        pbuf_free(p);
 8017682:	6878      	ldr	r0, [r7, #4]
 8017684:	f7f9 fe86 	bl	8011394 <pbuf_free>
        goto end;
 8017688:	e01c      	b.n	80176c4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801768a:	7cfb      	ldrb	r3, [r7, #19]
 801768c:	2b00      	cmp	r3, #0
 801768e:	d112      	bne.n	80176b6 <udp_input+0x1f2>
 8017690:	4b12      	ldr	r3, [pc, #72]	; (80176dc <udp_input+0x218>)
 8017692:	695b      	ldr	r3, [r3, #20]
 8017694:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017698:	2be0      	cmp	r3, #224	; 0xe0
 801769a:	d00c      	beq.n	80176b6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801769c:	4b0f      	ldr	r3, [pc, #60]	; (80176dc <udp_input+0x218>)
 801769e:	899b      	ldrh	r3, [r3, #12]
 80176a0:	3308      	adds	r3, #8
 80176a2:	b29b      	uxth	r3, r3
 80176a4:	b21b      	sxth	r3, r3
 80176a6:	4619      	mov	r1, r3
 80176a8:	6878      	ldr	r0, [r7, #4]
 80176aa:	f7f9 fe60 	bl	801136e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80176ae:	2103      	movs	r1, #3
 80176b0:	6878      	ldr	r0, [r7, #4]
 80176b2:	f7f7 f849 	bl	800e748 <icmp_dest_unreach>
      pbuf_free(p);
 80176b6:	6878      	ldr	r0, [r7, #4]
 80176b8:	f7f9 fe6c 	bl	8011394 <pbuf_free>
  return;
 80176bc:	e003      	b.n	80176c6 <udp_input+0x202>
    pbuf_free(p);
 80176be:	6878      	ldr	r0, [r7, #4]
 80176c0:	f7f9 fe68 	bl	8011394 <pbuf_free>
  return;
 80176c4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80176c6:	372c      	adds	r7, #44	; 0x2c
 80176c8:	46bd      	mov	sp, r7
 80176ca:	bd90      	pop	{r4, r7, pc}
 80176cc:	0801d850 	.word	0x0801d850
 80176d0:	0801d910 	.word	0x0801d910
 80176d4:	0801d8c0 	.word	0x0801d8c0
 80176d8:	0801d928 	.word	0x0801d928
 80176dc:	24005498 	.word	0x24005498
 80176e0:	2400857c 	.word	0x2400857c
 80176e4:	0801d944 	.word	0x0801d944
 80176e8:	240054a8 	.word	0x240054a8

080176ec <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80176ec:	b480      	push	{r7}
 80176ee:	b085      	sub	sp, #20
 80176f0:	af00      	add	r7, sp, #0
 80176f2:	6078      	str	r0, [r7, #4]
 80176f4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80176f6:	687b      	ldr	r3, [r7, #4]
 80176f8:	2b00      	cmp	r3, #0
 80176fa:	d01e      	beq.n	801773a <udp_netif_ip_addr_changed+0x4e>
 80176fc:	687b      	ldr	r3, [r7, #4]
 80176fe:	681b      	ldr	r3, [r3, #0]
 8017700:	2b00      	cmp	r3, #0
 8017702:	d01a      	beq.n	801773a <udp_netif_ip_addr_changed+0x4e>
 8017704:	683b      	ldr	r3, [r7, #0]
 8017706:	2b00      	cmp	r3, #0
 8017708:	d017      	beq.n	801773a <udp_netif_ip_addr_changed+0x4e>
 801770a:	683b      	ldr	r3, [r7, #0]
 801770c:	681b      	ldr	r3, [r3, #0]
 801770e:	2b00      	cmp	r3, #0
 8017710:	d013      	beq.n	801773a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8017712:	4b0d      	ldr	r3, [pc, #52]	; (8017748 <udp_netif_ip_addr_changed+0x5c>)
 8017714:	681b      	ldr	r3, [r3, #0]
 8017716:	60fb      	str	r3, [r7, #12]
 8017718:	e00c      	b.n	8017734 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801771a:	68fb      	ldr	r3, [r7, #12]
 801771c:	681a      	ldr	r2, [r3, #0]
 801771e:	687b      	ldr	r3, [r7, #4]
 8017720:	681b      	ldr	r3, [r3, #0]
 8017722:	429a      	cmp	r2, r3
 8017724:	d103      	bne.n	801772e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8017726:	683b      	ldr	r3, [r7, #0]
 8017728:	681a      	ldr	r2, [r3, #0]
 801772a:	68fb      	ldr	r3, [r7, #12]
 801772c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801772e:	68fb      	ldr	r3, [r7, #12]
 8017730:	68db      	ldr	r3, [r3, #12]
 8017732:	60fb      	str	r3, [r7, #12]
 8017734:	68fb      	ldr	r3, [r7, #12]
 8017736:	2b00      	cmp	r3, #0
 8017738:	d1ef      	bne.n	801771a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801773a:	bf00      	nop
 801773c:	3714      	adds	r7, #20
 801773e:	46bd      	mov	sp, r7
 8017740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017744:	4770      	bx	lr
 8017746:	bf00      	nop
 8017748:	2400857c 	.word	0x2400857c

0801774c <_ZN7ConsoleC1EP20__UART_HandleTypeDef>:



osSemaphoreDef(console_sem);

Console::Console(UART_HandleTypeDef* uart) : console_uart(uart) {
 801774c:	b580      	push	{r7, lr}
 801774e:	b082      	sub	sp, #8
 8017750:	af00      	add	r7, sp, #0
 8017752:	6078      	str	r0, [r7, #4]
 8017754:	6039      	str	r1, [r7, #0]
 8017756:	687b      	ldr	r3, [r7, #4]
 8017758:	683a      	ldr	r2, [r7, #0]
 801775a:	601a      	str	r2, [r3, #0]
	console_uart = uart;
 801775c:	687b      	ldr	r3, [r7, #4]
 801775e:	683a      	ldr	r2, [r7, #0]
 8017760:	601a      	str	r2, [r3, #0]
	console_semaphore = osSemaphoreCreate(osSemaphore(console_sem), 3);
 8017762:	2103      	movs	r1, #3
 8017764:	4805      	ldr	r0, [pc, #20]	; (801777c <_ZN7ConsoleC1EP20__UART_HandleTypeDef+0x30>)
 8017766:	f7f3 f8e9 	bl	800a93c <osSemaphoreCreate>
 801776a:	4602      	mov	r2, r0
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	605a      	str	r2, [r3, #4]
}
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	4618      	mov	r0, r3
 8017774:	3708      	adds	r7, #8
 8017776:	46bd      	mov	sp, r7
 8017778:	bd80      	pop	{r7, pc}
 801777a:	bf00      	nop
 801777c:	0801dde0 	.word	0x0801dde0

08017780 <_ZN7Console8transmitEPhm>:

void Console::unlock() {
	osSemaphoreRelease(console_semaphore);
}

void Console::transmit(uint8_t* buffer, uint32_t length) {
 8017780:	b580      	push	{r7, lr}
 8017782:	b084      	sub	sp, #16
 8017784:	af00      	add	r7, sp, #0
 8017786:	60f8      	str	r0, [r7, #12]
 8017788:	60b9      	str	r1, [r7, #8]
 801778a:	607a      	str	r2, [r7, #4]
	while(HAL_HSEM_IsSemTaken(HARDWARE_SEMAPHORE));
 801778c:	2002      	movs	r0, #2
 801778e:	f7ee faab 	bl	8005ce8 <HAL_HSEM_IsSemTaken>
 8017792:	4603      	mov	r3, r0
 8017794:	2b00      	cmp	r3, #0
 8017796:	bf14      	ite	ne
 8017798:	2301      	movne	r3, #1
 801779a:	2300      	moveq	r3, #0
 801779c:	b2db      	uxtb	r3, r3
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d000      	beq.n	80177a4 <_ZN7Console8transmitEPhm+0x24>
 80177a2:	e7f3      	b.n	801778c <_ZN7Console8transmitEPhm+0xc>

	HAL_HSEM_Take(HARDWARE_SEMAPHORE, 2);
 80177a4:	2102      	movs	r1, #2
 80177a6:	2002      	movs	r0, #2
 80177a8:	f7ee fa62 	bl	8005c70 <HAL_HSEM_Take>
	HAL_UART_Transmit(console_uart, buffer, length, 0xFFFFFF);
 80177ac:	68fb      	ldr	r3, [r7, #12]
 80177ae:	6818      	ldr	r0, [r3, #0]
 80177b0:	687b      	ldr	r3, [r7, #4]
 80177b2:	b29a      	uxth	r2, r3
 80177b4:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80177b8:	68b9      	ldr	r1, [r7, #8]
 80177ba:	f7f1 fa39 	bl	8008c30 <HAL_UART_Transmit>
	HAL_HSEM_Release(HARDWARE_SEMAPHORE, 2);
 80177be:	2102      	movs	r1, #2
 80177c0:	2002      	movs	r0, #2
 80177c2:	f7ee faa7 	bl	8005d14 <HAL_HSEM_Release>
}
 80177c6:	bf00      	nop
 80177c8:	3710      	adds	r7, #16
 80177ca:	46bd      	mov	sp, r7
 80177cc:	bd80      	pop	{r7, pc}

080177ce <_ZN7Console5printEPKc>:

void Console::print(const char* buffer) {
 80177ce:	b580      	push	{r7, lr}
 80177d0:	b082      	sub	sp, #8
 80177d2:	af00      	add	r7, sp, #0
 80177d4:	6078      	str	r0, [r7, #4]
 80177d6:	6039      	str	r1, [r7, #0]
	transmit((uint8_t*) buffer, strlen(buffer));
 80177d8:	6838      	ldr	r0, [r7, #0]
 80177da:	f7e8 fd8b 	bl	80002f4 <strlen>
 80177de:	4603      	mov	r3, r0
 80177e0:	461a      	mov	r2, r3
 80177e2:	6839      	ldr	r1, [r7, #0]
 80177e4:	6878      	ldr	r0, [r7, #4]
 80177e6:	f7ff ffcb 	bl	8017780 <_ZN7Console8transmitEPhm>
}
 80177ea:	bf00      	nop
 80177ec:	3708      	adds	r7, #8
 80177ee:	46bd      	mov	sp, r7
 80177f0:	bd80      	pop	{r7, pc}

080177f2 <_ZN7Console6printfEPKcz>:

void Console::printf(const char *format, ...) {
 80177f2:	b40e      	push	{r1, r2, r3}
 80177f4:	b580      	push	{r7, lr}
 80177f6:	b085      	sub	sp, #20
 80177f8:	af00      	add	r7, sp, #0
 80177fa:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 80177fc:	f107 0320 	add.w	r3, r7, #32
 8017800:	60fb      	str	r3, [r7, #12]

	if(vsprintf(buffer, format, args) > 0) {
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	3308      	adds	r3, #8
 8017806:	68fa      	ldr	r2, [r7, #12]
 8017808:	69f9      	ldr	r1, [r7, #28]
 801780a:	4618      	mov	r0, r3
 801780c:	f001 fb3e 	bl	8018e8c <vsiprintf>
 8017810:	4603      	mov	r3, r0
 8017812:	2b00      	cmp	r3, #0
 8017814:	bfcc      	ite	gt
 8017816:	2301      	movgt	r3, #1
 8017818:	2300      	movle	r3, #0
 801781a:	b2db      	uxtb	r3, r3
 801781c:	2b00      	cmp	r3, #0
 801781e:	d005      	beq.n	801782c <_ZN7Console6printfEPKcz+0x3a>
		print(buffer);
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	3308      	adds	r3, #8
 8017824:	4619      	mov	r1, r3
 8017826:	6878      	ldr	r0, [r7, #4]
 8017828:	f7ff ffd1 	bl	80177ce <_ZN7Console5printEPKc>
	}

	va_end(args);
}
 801782c:	bf00      	nop
 801782e:	3714      	adds	r7, #20
 8017830:	46bd      	mov	sp, r7
 8017832:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8017836:	b003      	add	sp, #12
 8017838:	4770      	bx	lr
	...

0801783c <_Z41__static_initialization_and_destruction_0ii>:


Console console(&huart3);
Monitor monitor;
Profiler profiler;
Terminal terminal;
 801783c:	b580      	push	{r7, lr}
 801783e:	b082      	sub	sp, #8
 8017840:	af00      	add	r7, sp, #0
 8017842:	6078      	str	r0, [r7, #4]
 8017844:	6039      	str	r1, [r7, #0]
 8017846:	687b      	ldr	r3, [r7, #4]
 8017848:	2b01      	cmp	r3, #1
 801784a:	d108      	bne.n	801785e <_Z41__static_initialization_and_destruction_0ii+0x22>
 801784c:	683b      	ldr	r3, [r7, #0]
 801784e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017852:	4293      	cmp	r3, r2
 8017854:	d103      	bne.n	801785e <_Z41__static_initialization_and_destruction_0ii+0x22>
Console console(&huart3);
 8017856:	4904      	ldr	r1, [pc, #16]	; (8017868 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8017858:	4804      	ldr	r0, [pc, #16]	; (801786c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 801785a:	f7ff ff77 	bl	801774c <_ZN7ConsoleC1EP20__UART_HandleTypeDef>
Terminal terminal;
 801785e:	bf00      	nop
 8017860:	3708      	adds	r7, #8
 8017862:	46bd      	mov	sp, r7
 8017864:	bd80      	pop	{r7, pc}
 8017866:	bf00      	nop
 8017868:	24004e7c 	.word	0x24004e7c
 801786c:	24004960 	.word	0x24004960

08017870 <_GLOBAL__sub_I_console>:
 8017870:	b580      	push	{r7, lr}
 8017872:	af00      	add	r7, sp, #0
 8017874:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8017878:	2001      	movs	r0, #1
 801787a:	f7ff ffdf 	bl	801783c <_Z41__static_initialization_and_destruction_0ii>
 801787e:	bd80      	pop	{r7, pc}

08017880 <_ZN14WatchdogThread4initEv>:
#include "iwdg.h"

#include "Debug/Debug.h"
#include "usart.h"

void WatchdogThread::init() {
 8017880:	b480      	push	{r7}
 8017882:	b083      	sub	sp, #12
 8017884:	af00      	add	r7, sp, #0
 8017886:	6078      	str	r0, [r7, #4]

}
 8017888:	bf00      	nop
 801788a:	370c      	adds	r7, #12
 801788c:	46bd      	mov	sp, r7
 801788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017892:	4770      	bx	lr

08017894 <_ZN14WatchdogThread4loopEv>:

void WatchdogThread::loop() {
 8017894:	b580      	push	{r7, lr}
 8017896:	b082      	sub	sp, #8
 8017898:	af00      	add	r7, sp, #0
 801789a:	6078      	str	r0, [r7, #4]
	HAL_IWDG_Refresh(watchdog_handle);
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	68db      	ldr	r3, [r3, #12]
 80178a0:	4618      	mov	r0, r3
 80178a2:	f7ee fa91 	bl	8005dc8 <HAL_IWDG_Refresh>
	osDelay(100);
 80178a6:	2064      	movs	r0, #100	; 0x64
 80178a8:	f7f2 ff97 	bl	800a7da <osDelay>
}
 80178ac:	bf00      	nop
 80178ae:	3708      	adds	r7, #8
 80178b0:	46bd      	mov	sp, r7
 80178b2:	bd80      	pop	{r7, pc}

080178b4 <_ZN6ThreadD1Ev>:
public:
	Thread(const char* name);
	Thread(const char* name, osPriority priority);
	Thread(const char* name, uint32_t stackSize);
	Thread(const char* name, osPriority priority, uint32_t stackSize);
	~Thread() {};
 80178b4:	b480      	push	{r7}
 80178b6:	b083      	sub	sp, #12
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
 80178bc:	4a04      	ldr	r2, [pc, #16]	; (80178d0 <_ZN6ThreadD1Ev+0x1c>)
 80178be:	687b      	ldr	r3, [r7, #4]
 80178c0:	601a      	str	r2, [r3, #0]
 80178c2:	687b      	ldr	r3, [r7, #4]
 80178c4:	4618      	mov	r0, r3
 80178c6:	370c      	adds	r7, #12
 80178c8:	46bd      	mov	sp, r7
 80178ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178ce:	4770      	bx	lr
 80178d0:	0801de3c 	.word	0x0801de3c

080178d4 <_ZdlPv>:

void * operator new[](size_t size) {
    return pvPortMalloc(size);
}

void operator delete(void* ptr) {
 80178d4:	b580      	push	{r7, lr}
 80178d6:	b082      	sub	sp, #8
 80178d8:	af00      	add	r7, sp, #0
 80178da:	6078      	str	r0, [r7, #4]
    vPortFree(ptr);
 80178dc:	6878      	ldr	r0, [r7, #4]
 80178de:	f7f3 fa85 	bl	800adec <vPortFree>
}
 80178e2:	bf00      	nop
 80178e4:	3708      	adds	r7, #8
 80178e6:	46bd      	mov	sp, r7
 80178e8:	bd80      	pop	{r7, pc}
	...

080178ec <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>:

#include "../Thread.h"

class WatchdogThread : Thread {
public:
	WatchdogThread(IWDG_HandleTypeDef* hiwdg) : Thread("Watchdog"), watchdog_handle(hiwdg) {}
 80178ec:	b580      	push	{r7, lr}
 80178ee:	b082      	sub	sp, #8
 80178f0:	af00      	add	r7, sp, #0
 80178f2:	6078      	str	r0, [r7, #4]
 80178f4:	6039      	str	r1, [r7, #0]
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	4907      	ldr	r1, [pc, #28]	; (8017918 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x2c>)
 80178fa:	4618      	mov	r0, r3
 80178fc:	f000 f8b2 	bl	8017a64 <_ZN6ThreadC1EPKc>
 8017900:	4a06      	ldr	r2, [pc, #24]	; (801791c <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x30>)
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	601a      	str	r2, [r3, #0]
 8017906:	687b      	ldr	r3, [r7, #4]
 8017908:	683a      	ldr	r2, [r7, #0]
 801790a:	60da      	str	r2, [r3, #12]
 801790c:	687b      	ldr	r3, [r7, #4]
 801790e:	4618      	mov	r0, r3
 8017910:	3708      	adds	r7, #8
 8017912:	46bd      	mov	sp, r7
 8017914:	bd80      	pop	{r7, pc}
 8017916:	bf00      	nop
 8017918:	0801dbd0 	.word	0x0801dbd0
 801791c:	0801de00 	.word	0x0801de00

08017920 <_ZN14WatchdogThreadD1Ev>:
class WatchdogThread : Thread {
 8017920:	b580      	push	{r7, lr}
 8017922:	b082      	sub	sp, #8
 8017924:	af00      	add	r7, sp, #0
 8017926:	6078      	str	r0, [r7, #4]
 8017928:	4a05      	ldr	r2, [pc, #20]	; (8017940 <_ZN14WatchdogThreadD1Ev+0x20>)
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	601a      	str	r2, [r3, #0]
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	4618      	mov	r0, r3
 8017932:	f7ff ffbf 	bl	80178b4 <_ZN6ThreadD1Ev>
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	4618      	mov	r0, r3
 801793a:	3708      	adds	r7, #8
 801793c:	46bd      	mov	sp, r7
 801793e:	bd80      	pop	{r7, pc}
 8017940:	0801de00 	.word	0x0801de00

08017944 <__tcf_0>:
}
#endif

#ifdef CORE_CM7
void initCortexM7() {
	static WatchdogThread watchdog(&hiwdg1);
 8017944:	b580      	push	{r7, lr}
 8017946:	af00      	add	r7, sp, #0
 8017948:	4801      	ldr	r0, [pc, #4]	; (8017950 <__tcf_0+0xc>)
 801794a:	f7ff ffe9 	bl	8017920 <_ZN14WatchdogThreadD1Ev>
 801794e:	bd80      	pop	{r7, pc}
 8017950:	24004a68 	.word	0x24004a68

08017954 <_ZN10LWIPThreadD1Ev>:

#include "Thread.h"

#include <stdint.h>

class LWIPThread : public Thread {
 8017954:	b580      	push	{r7, lr}
 8017956:	b082      	sub	sp, #8
 8017958:	af00      	add	r7, sp, #0
 801795a:	6078      	str	r0, [r7, #4]
 801795c:	4a05      	ldr	r2, [pc, #20]	; (8017974 <_ZN10LWIPThreadD1Ev+0x20>)
 801795e:	687b      	ldr	r3, [r7, #4]
 8017960:	601a      	str	r2, [r3, #0]
 8017962:	687b      	ldr	r3, [r7, #4]
 8017964:	4618      	mov	r0, r3
 8017966:	f7ff ffa5 	bl	80178b4 <_ZN6ThreadD1Ev>
 801796a:	687b      	ldr	r3, [r7, #4]
 801796c:	4618      	mov	r0, r3
 801796e:	3708      	adds	r7, #8
 8017970:	46bd      	mov	sp, r7
 8017972:	bd80      	pop	{r7, pc}
 8017974:	0801de4c 	.word	0x0801de4c

08017978 <__tcf_1>:
	static LWIPThread lwip("localhost", 42666);
 8017978:	b580      	push	{r7, lr}
 801797a:	af00      	add	r7, sp, #0
 801797c:	4801      	ldr	r0, [pc, #4]	; (8017984 <__tcf_1+0xc>)
 801797e:	f7ff ffe9 	bl	8017954 <_ZN10LWIPThreadD1Ev>
 8017982:	bd80      	pop	{r7, pc}
 8017984:	24004a7c 	.word	0x24004a7c

08017988 <initCortexM7>:
void initCortexM7() {
 8017988:	b580      	push	{r7, lr}
 801798a:	af00      	add	r7, sp, #0
	static WatchdogThread watchdog(&hiwdg1);
 801798c:	4b24      	ldr	r3, [pc, #144]	; (8017a20 <initCortexM7+0x98>)
 801798e:	781b      	ldrb	r3, [r3, #0]
 8017990:	f3bf 8f5b 	dmb	ish
 8017994:	b2db      	uxtb	r3, r3
 8017996:	f003 0301 	and.w	r3, r3, #1
 801799a:	2b00      	cmp	r3, #0
 801799c:	bf0c      	ite	eq
 801799e:	2301      	moveq	r3, #1
 80179a0:	2300      	movne	r3, #0
 80179a2:	b2db      	uxtb	r3, r3
 80179a4:	2b00      	cmp	r3, #0
 80179a6:	d014      	beq.n	80179d2 <initCortexM7+0x4a>
 80179a8:	481d      	ldr	r0, [pc, #116]	; (8017a20 <initCortexM7+0x98>)
 80179aa:	f000 fa09 	bl	8017dc0 <__cxa_guard_acquire>
 80179ae:	4603      	mov	r3, r0
 80179b0:	2b00      	cmp	r3, #0
 80179b2:	bf14      	ite	ne
 80179b4:	2301      	movne	r3, #1
 80179b6:	2300      	moveq	r3, #0
 80179b8:	b2db      	uxtb	r3, r3
 80179ba:	2b00      	cmp	r3, #0
 80179bc:	d009      	beq.n	80179d2 <initCortexM7+0x4a>
 80179be:	4919      	ldr	r1, [pc, #100]	; (8017a24 <initCortexM7+0x9c>)
 80179c0:	4819      	ldr	r0, [pc, #100]	; (8017a28 <initCortexM7+0xa0>)
 80179c2:	f7ff ff93 	bl	80178ec <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>
 80179c6:	4816      	ldr	r0, [pc, #88]	; (8017a20 <initCortexM7+0x98>)
 80179c8:	f000 fa06 	bl	8017dd8 <__cxa_guard_release>
 80179cc:	4817      	ldr	r0, [pc, #92]	; (8017a2c <initCortexM7+0xa4>)
 80179ce:	f000 fce7 	bl	80183a0 <atexit>
	static LWIPThread lwip("localhost", 42666);
 80179d2:	4b17      	ldr	r3, [pc, #92]	; (8017a30 <initCortexM7+0xa8>)
 80179d4:	781b      	ldrb	r3, [r3, #0]
 80179d6:	f3bf 8f5b 	dmb	ish
 80179da:	b2db      	uxtb	r3, r3
 80179dc:	f003 0301 	and.w	r3, r3, #1
 80179e0:	2b00      	cmp	r3, #0
 80179e2:	bf0c      	ite	eq
 80179e4:	2301      	moveq	r3, #1
 80179e6:	2300      	movne	r3, #0
 80179e8:	b2db      	uxtb	r3, r3
 80179ea:	2b00      	cmp	r3, #0
 80179ec:	d016      	beq.n	8017a1c <initCortexM7+0x94>
 80179ee:	4810      	ldr	r0, [pc, #64]	; (8017a30 <initCortexM7+0xa8>)
 80179f0:	f000 f9e6 	bl	8017dc0 <__cxa_guard_acquire>
 80179f4:	4603      	mov	r3, r0
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	bf14      	ite	ne
 80179fa:	2301      	movne	r3, #1
 80179fc:	2300      	moveq	r3, #0
 80179fe:	b2db      	uxtb	r3, r3
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	d00b      	beq.n	8017a1c <initCortexM7+0x94>
 8017a04:	f24a 62aa 	movw	r2, #42666	; 0xa6aa
 8017a08:	490a      	ldr	r1, [pc, #40]	; (8017a34 <initCortexM7+0xac>)
 8017a0a:	480b      	ldr	r0, [pc, #44]	; (8017a38 <initCortexM7+0xb0>)
 8017a0c:	f000 f8be 	bl	8017b8c <_ZN10LWIPThreadC1EPKct>
 8017a10:	4807      	ldr	r0, [pc, #28]	; (8017a30 <initCortexM7+0xa8>)
 8017a12:	f000 f9e1 	bl	8017dd8 <__cxa_guard_release>
 8017a16:	4809      	ldr	r0, [pc, #36]	; (8017a3c <initCortexM7+0xb4>)
 8017a18:	f000 fcc2 	bl	80183a0 <atexit>
}
 8017a1c:	bf00      	nop
 8017a1e:	bd80      	pop	{r7, pc}
 8017a20:	24004a78 	.word	0x24004a78
 8017a24:	24004c94 	.word	0x24004c94
 8017a28:	24004a68 	.word	0x24004a68
 8017a2c:	08017945 	.word	0x08017945
 8017a30:	24004a9c 	.word	0x24004a9c
 8017a34:	0801dbdc 	.word	0x0801dbdc
 8017a38:	24004a7c 	.word	0x24004a7c
 8017a3c:	08017979 	.word	0x08017979

08017a40 <_Z10__task_runPKv>:

#define DEFAULT_STACK_SIZE (512)

static char buffer[256];

void __task_run(const void* arg) {
 8017a40:	b580      	push	{r7, lr}
 8017a42:	b084      	sub	sp, #16
 8017a44:	af00      	add	r7, sp, #0
 8017a46:	6078      	str	r0, [r7, #4]
	Thread* thread = (Thread*) arg;
 8017a48:	687b      	ldr	r3, [r7, #4]
 8017a4a:	60fb      	str	r3, [r7, #12]

	thread->init();
 8017a4c:	68fb      	ldr	r3, [r7, #12]
 8017a4e:	681b      	ldr	r3, [r3, #0]
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	68f8      	ldr	r0, [r7, #12]
 8017a54:	4798      	blx	r3

	while(true) {
		thread->loop();
 8017a56:	68fb      	ldr	r3, [r7, #12]
 8017a58:	681b      	ldr	r3, [r3, #0]
 8017a5a:	3304      	adds	r3, #4
 8017a5c:	681b      	ldr	r3, [r3, #0]
 8017a5e:	68f8      	ldr	r0, [r7, #12]
 8017a60:	4798      	blx	r3
 8017a62:	e7f8      	b.n	8017a56 <_Z10__task_runPKv+0x16>

08017a64 <_ZN6ThreadC1EPKc>:
	}
}

Thread::Thread(const char* name) : Thread(name, (osPriority) osPriorityNormal) {
 8017a64:	b580      	push	{r7, lr}
 8017a66:	b082      	sub	sp, #8
 8017a68:	af00      	add	r7, sp, #0
 8017a6a:	6078      	str	r0, [r7, #4]
 8017a6c:	6039      	str	r1, [r7, #0]
 8017a6e:	2200      	movs	r2, #0
 8017a70:	6839      	ldr	r1, [r7, #0]
 8017a72:	6878      	ldr	r0, [r7, #4]
 8017a74:	f000 f805 	bl	8017a82 <_ZN6ThreadC1EPKc10osPriority>
	;
}
 8017a78:	687b      	ldr	r3, [r7, #4]
 8017a7a:	4618      	mov	r0, r3
 8017a7c:	3708      	adds	r7, #8
 8017a7e:	46bd      	mov	sp, r7
 8017a80:	bd80      	pop	{r7, pc}

08017a82 <_ZN6ThreadC1EPKc10osPriority>:

Thread::Thread(const char* name, osPriority priority) : Thread(name, priority, DEFAULT_STACK_SIZE) {
 8017a82:	b580      	push	{r7, lr}
 8017a84:	b084      	sub	sp, #16
 8017a86:	af00      	add	r7, sp, #0
 8017a88:	60f8      	str	r0, [r7, #12]
 8017a8a:	60b9      	str	r1, [r7, #8]
 8017a8c:	4613      	mov	r3, r2
 8017a8e:	80fb      	strh	r3, [r7, #6]
 8017a90:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8017a94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017a98:	68b9      	ldr	r1, [r7, #8]
 8017a9a:	68f8      	ldr	r0, [r7, #12]
 8017a9c:	f000 f806 	bl	8017aac <_ZN6ThreadC1EPKc10osPrioritym>
	;
}
 8017aa0:	68fb      	ldr	r3, [r7, #12]
 8017aa2:	4618      	mov	r0, r3
 8017aa4:	3710      	adds	r7, #16
 8017aa6:	46bd      	mov	sp, r7
 8017aa8:	bd80      	pop	{r7, pc}
	...

08017aac <_ZN6ThreadC1EPKc10osPrioritym>:

Thread::Thread(const char* name, uint32_t stackSize) : Thread(name, (osPriority) osPriorityNormal, stackSize) {
	;
}

Thread::Thread(const char* name, osPriority priority, uint32_t stackSize) {
 8017aac:	b580      	push	{r7, lr}
 8017aae:	b08c      	sub	sp, #48	; 0x30
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	60f8      	str	r0, [r7, #12]
 8017ab4:	60b9      	str	r1, [r7, #8]
 8017ab6:	603b      	str	r3, [r7, #0]
 8017ab8:	4613      	mov	r3, r2
 8017aba:	80fb      	strh	r3, [r7, #6]
 8017abc:	4a13      	ldr	r2, [pc, #76]	; (8017b0c <_ZN6ThreadC1EPKc10osPrioritym+0x60>)
 8017abe:	68fb      	ldr	r3, [r7, #12]
 8017ac0:	601a      	str	r2, [r3, #0]
	osThreadDef(T, __task_run, priority, 0, stackSize);
 8017ac2:	f107 0314 	add.w	r3, r7, #20
 8017ac6:	2200      	movs	r2, #0
 8017ac8:	601a      	str	r2, [r3, #0]
 8017aca:	605a      	str	r2, [r3, #4]
 8017acc:	609a      	str	r2, [r3, #8]
 8017ace:	60da      	str	r2, [r3, #12]
 8017ad0:	611a      	str	r2, [r3, #16]
 8017ad2:	615a      	str	r2, [r3, #20]
 8017ad4:	619a      	str	r2, [r3, #24]
 8017ad6:	4b0e      	ldr	r3, [pc, #56]	; (8017b10 <_ZN6ThreadC1EPKc10osPrioritym+0x64>)
 8017ad8:	617b      	str	r3, [r7, #20]
 8017ada:	4b0e      	ldr	r3, [pc, #56]	; (8017b14 <_ZN6ThreadC1EPKc10osPrioritym+0x68>)
 8017adc:	61bb      	str	r3, [r7, #24]
 8017ade:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8017ae2:	83bb      	strh	r3, [r7, #28]
 8017ae4:	683b      	ldr	r3, [r7, #0]
 8017ae6:	627b      	str	r3, [r7, #36]	; 0x24
	this->handle = osThreadCreate(osThread(T), this);
 8017ae8:	f107 0314 	add.w	r3, r7, #20
 8017aec:	68f9      	ldr	r1, [r7, #12]
 8017aee:	4618      	mov	r0, r3
 8017af0:	f7f2 fe27 	bl	800a742 <osThreadCreate>
 8017af4:	4602      	mov	r2, r0
 8017af6:	68fb      	ldr	r3, [r7, #12]
 8017af8:	605a      	str	r2, [r3, #4]
	this->name = name;
 8017afa:	68fb      	ldr	r3, [r7, #12]
 8017afc:	68ba      	ldr	r2, [r7, #8]
 8017afe:	609a      	str	r2, [r3, #8]
}
 8017b00:	68fb      	ldr	r3, [r7, #12]
 8017b02:	4618      	mov	r0, r3
 8017b04:	3730      	adds	r7, #48	; 0x30
 8017b06:	46bd      	mov	sp, r7
 8017b08:	bd80      	pop	{r7, pc}
 8017b0a:	bf00      	nop
 8017b0c:	0801de3c 	.word	0x0801de3c
 8017b10:	0801dbe8 	.word	0x0801dbe8
 8017b14:	08017a41 	.word	0x08017a41

08017b18 <_ZN6Thread7printlnEPKcz>:

void Thread::println(const char* format, ...) {
 8017b18:	b40e      	push	{r1, r2, r3}
 8017b1a:	b580      	push	{r7, lr}
 8017b1c:	b085      	sub	sp, #20
 8017b1e:	af00      	add	r7, sp, #0
 8017b20:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 8017b22:	f107 0320 	add.w	r3, r7, #32
 8017b26:	60fb      	str	r3, [r7, #12]

	sprintf(buffer, "[%s] ", name);
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	689b      	ldr	r3, [r3, #8]
 8017b2c:	461a      	mov	r2, r3
 8017b2e:	4913      	ldr	r1, [pc, #76]	; (8017b7c <_ZN6Thread7printlnEPKcz+0x64>)
 8017b30:	4813      	ldr	r0, [pc, #76]	; (8017b80 <_ZN6Thread7printlnEPKcz+0x68>)
 8017b32:	f001 f975 	bl	8018e20 <siprintf>
	vsprintf(buffer + strlen(buffer), format, args);
 8017b36:	4812      	ldr	r0, [pc, #72]	; (8017b80 <_ZN6Thread7printlnEPKcz+0x68>)
 8017b38:	f7e8 fbdc 	bl	80002f4 <strlen>
 8017b3c:	4602      	mov	r2, r0
 8017b3e:	4b10      	ldr	r3, [pc, #64]	; (8017b80 <_ZN6Thread7printlnEPKcz+0x68>)
 8017b40:	4413      	add	r3, r2
 8017b42:	68fa      	ldr	r2, [r7, #12]
 8017b44:	69f9      	ldr	r1, [r7, #28]
 8017b46:	4618      	mov	r0, r3
 8017b48:	f001 f9a0 	bl	8018e8c <vsiprintf>
	strcat(buffer, "\r\n");
 8017b4c:	480c      	ldr	r0, [pc, #48]	; (8017b80 <_ZN6Thread7printlnEPKcz+0x68>)
 8017b4e:	f7e8 fbd1 	bl	80002f4 <strlen>
 8017b52:	4603      	mov	r3, r0
 8017b54:	461a      	mov	r2, r3
 8017b56:	4b0a      	ldr	r3, [pc, #40]	; (8017b80 <_ZN6Thread7printlnEPKcz+0x68>)
 8017b58:	4413      	add	r3, r2
 8017b5a:	4a0a      	ldr	r2, [pc, #40]	; (8017b84 <_ZN6Thread7printlnEPKcz+0x6c>)
 8017b5c:	8811      	ldrh	r1, [r2, #0]
 8017b5e:	7892      	ldrb	r2, [r2, #2]
 8017b60:	8019      	strh	r1, [r3, #0]
 8017b62:	709a      	strb	r2, [r3, #2]

	console.print(buffer);
 8017b64:	4906      	ldr	r1, [pc, #24]	; (8017b80 <_ZN6Thread7printlnEPKcz+0x68>)
 8017b66:	4808      	ldr	r0, [pc, #32]	; (8017b88 <_ZN6Thread7printlnEPKcz+0x70>)
 8017b68:	f7ff fe31 	bl	80177ce <_ZN7Console5printEPKc>

	va_end(args);
}
 8017b6c:	bf00      	nop
 8017b6e:	3714      	adds	r7, #20
 8017b70:	46bd      	mov	sp, r7
 8017b72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8017b76:	b003      	add	sp, #12
 8017b78:	4770      	bx	lr
 8017b7a:	bf00      	nop
 8017b7c:	0801dbec 	.word	0x0801dbec
 8017b80:	24004aa0 	.word	0x24004aa0
 8017b84:	0801dbf4 	.word	0x0801dbf4
 8017b88:	24004960 	.word	0x24004960

08017b8c <_ZN10LWIPThreadC1EPKct>:


static struct netif gnetif; // global network interface
static void onStatusUpdate(struct netif *netif);

LWIPThread::LWIPThread(const char* ip, const uint16_t port) : Thread("Telemetry"), ip(ip), port(port) {
 8017b8c:	b580      	push	{r7, lr}
 8017b8e:	b084      	sub	sp, #16
 8017b90:	af00      	add	r7, sp, #0
 8017b92:	60f8      	str	r0, [r7, #12]
 8017b94:	60b9      	str	r1, [r7, #8]
 8017b96:	4613      	mov	r3, r2
 8017b98:	80fb      	strh	r3, [r7, #6]
 8017b9a:	68fb      	ldr	r3, [r7, #12]
 8017b9c:	4908      	ldr	r1, [pc, #32]	; (8017bc0 <_ZN10LWIPThreadC1EPKct+0x34>)
 8017b9e:	4618      	mov	r0, r3
 8017ba0:	f7ff ff60 	bl	8017a64 <_ZN6ThreadC1EPKc>
 8017ba4:	4a07      	ldr	r2, [pc, #28]	; (8017bc4 <_ZN10LWIPThreadC1EPKct+0x38>)
 8017ba6:	68fb      	ldr	r3, [r7, #12]
 8017ba8:	601a      	str	r2, [r3, #0]
 8017baa:	68fb      	ldr	r3, [r7, #12]
 8017bac:	68ba      	ldr	r2, [r7, #8]
 8017bae:	60da      	str	r2, [r3, #12]
 8017bb0:	68fb      	ldr	r3, [r7, #12]
 8017bb2:	88fa      	ldrh	r2, [r7, #6]
 8017bb4:	821a      	strh	r2, [r3, #16]

}
 8017bb6:	68fb      	ldr	r3, [r7, #12]
 8017bb8:	4618      	mov	r0, r3
 8017bba:	3710      	adds	r7, #16
 8017bbc:	46bd      	mov	sp, r7
 8017bbe:	bd80      	pop	{r7, pc}
 8017bc0:	0801dbf8 	.word	0x0801dbf8
 8017bc4:	0801de4c 	.word	0x0801de4c

08017bc8 <_ZN10LWIPThread4initEv>:

void LWIPThread::init() {
 8017bc8:	b5b0      	push	{r4, r5, r7, lr}
 8017bca:	b090      	sub	sp, #64	; 0x40
 8017bcc:	af04      	add	r7, sp, #16
 8017bce:	6078      	str	r0, [r7, #4]
	osDelay(50); // Time to get the shell loaded by Cortex M4
 8017bd0:	2032      	movs	r0, #50	; 0x32
 8017bd2:	f7f2 fe02 	bl	800a7da <osDelay>

	println("Initializing LWIP...");
 8017bd6:	687b      	ldr	r3, [r7, #4]
 8017bd8:	491e      	ldr	r1, [pc, #120]	; (8017c54 <_ZN10LWIPThread4initEv+0x8c>)
 8017bda:	4618      	mov	r0, r3
 8017bdc:	f7ff ff9c 	bl	8017b18 <_ZN6Thread7printlnEPKcz>

	tcpip_init( NULL, NULL );
 8017be0:	2100      	movs	r1, #0
 8017be2:	2000      	movs	r0, #0
 8017be4:	f7ff fa12 	bl	801700c <tcpip_init>
	/* IP addresses initialization with DHCP (IPv4) */
	ip4_addr local_ip;
	ip4_addr netmask;
	ip4_addr gateway;

	IP4_ADDR(&local_ip, 192, 168, 0, 10);
 8017be8:	4b1b      	ldr	r3, [pc, #108]	; (8017c58 <_ZN10LWIPThread4initEv+0x90>)
 8017bea:	62fb      	str	r3, [r7, #44]	; 0x2c
	IP4_ADDR(&netmask, 255, 255, 255, 0);
 8017bec:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8017bf0:	62bb      	str	r3, [r7, #40]	; 0x28
	IP4_ADDR(&gateway, 192, 168, 0, 1);
 8017bf2:	4b1a      	ldr	r3, [pc, #104]	; (8017c5c <_ZN10LWIPThread4initEv+0x94>)
 8017bf4:	627b      	str	r3, [r7, #36]	; 0x24

	/* add the network interface (IPv4/IPv6) with RTOS */
	netif_add(&gnetif, &local_ip, &netmask, &gateway, NULL, &ethernetif_init, &tcpip_input);
 8017bf6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8017bfa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8017bfe:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8017c02:	4b17      	ldr	r3, [pc, #92]	; (8017c60 <_ZN10LWIPThread4initEv+0x98>)
 8017c04:	9302      	str	r3, [sp, #8]
 8017c06:	4b17      	ldr	r3, [pc, #92]	; (8017c64 <_ZN10LWIPThread4initEv+0x9c>)
 8017c08:	9301      	str	r3, [sp, #4]
 8017c0a:	2300      	movs	r3, #0
 8017c0c:	9300      	str	r3, [sp, #0]
 8017c0e:	4603      	mov	r3, r0
 8017c10:	4815      	ldr	r0, [pc, #84]	; (8017c68 <_ZN10LWIPThread4initEv+0xa0>)
 8017c12:	f7f8 fd51 	bl	80106b8 <netif_add>

	/* Registers the default network interface */
	netif_set_default(&gnetif);
 8017c16:	4814      	ldr	r0, [pc, #80]	; (8017c68 <_ZN10LWIPThread4initEv+0xa0>)
 8017c18:	f7f8 ff00 	bl	8010a1c <netif_set_default>

	onStatusUpdate(&gnetif);
 8017c1c:	4812      	ldr	r0, [pc, #72]	; (8017c68 <_ZN10LWIPThread4initEv+0xa0>)
 8017c1e:	f000 f829 	bl	8017c74 <_ZL14onStatusUpdateP5netif>

	netif_set_link_callback(&gnetif, onStatusUpdate);
 8017c22:	4912      	ldr	r1, [pc, #72]	; (8017c6c <_ZN10LWIPThread4initEv+0xa4>)
 8017c24:	4810      	ldr	r0, [pc, #64]	; (8017c68 <_ZN10LWIPThread4initEv+0xa0>)
 8017c26:	f7f9 f80b 	bl	8010c40 <netif_set_link_callback>

	osThreadDef(EthLink, ethernet_link_thread, osPriorityNormal, 0, 1024);
 8017c2a:	4b11      	ldr	r3, [pc, #68]	; (8017c70 <_ZN10LWIPThread4initEv+0xa8>)
 8017c2c:	f107 0408 	add.w	r4, r7, #8
 8017c30:	461d      	mov	r5, r3
 8017c32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017c36:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017c3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadCreate (osThread(EthLink), &gnetif);
 8017c3e:	f107 0308 	add.w	r3, r7, #8
 8017c42:	4909      	ldr	r1, [pc, #36]	; (8017c68 <_ZN10LWIPThread4initEv+0xa0>)
 8017c44:	4618      	mov	r0, r3
 8017c46:	f7f2 fd7c 	bl	800a742 <osThreadCreate>
}
 8017c4a:	bf00      	nop
 8017c4c:	3730      	adds	r7, #48	; 0x30
 8017c4e:	46bd      	mov	sp, r7
 8017c50:	bdb0      	pop	{r4, r5, r7, pc}
 8017c52:	bf00      	nop
 8017c54:	0801dc04 	.word	0x0801dc04
 8017c58:	0a00a8c0 	.word	0x0a00a8c0
 8017c5c:	0100a8c0 	.word	0x0100a8c0
 8017c60:	08016f49 	.word	0x08016f49
 8017c64:	0800a48d 	.word	0x0800a48d
 8017c68:	24004ba0 	.word	0x24004ba0
 8017c6c:	08017c75 	.word	0x08017c75
 8017c70:	0801dc24 	.word	0x0801dc24

08017c74 <_ZL14onStatusUpdateP5netif>:

void onStatusUpdate(struct netif *netif) {
 8017c74:	b580      	push	{r7, lr}
 8017c76:	b082      	sub	sp, #8
 8017c78:	af00      	add	r7, sp, #0
 8017c7a:	6078      	str	r0, [r7, #4]
	if (netif_is_link_up(netif)) {
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017c82:	109b      	asrs	r3, r3, #2
 8017c84:	b2db      	uxtb	r3, r3
 8017c86:	f003 0301 	and.w	r3, r3, #1
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d008      	beq.n	8017ca0 <_ZL14onStatusUpdateP5netif+0x2c>
		/* When the netif is fully configured this function must be called */
		netif_set_up(netif);
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	4618      	mov	r0, r3
 8017c92:	f7f8 fed3 	bl	8010a3c <netif_set_up>
		console.printf("[Telemetry] Link is up\r\n");
 8017c96:	4908      	ldr	r1, [pc, #32]	; (8017cb8 <_ZL14onStatusUpdateP5netif+0x44>)
 8017c98:	4808      	ldr	r0, [pc, #32]	; (8017cbc <_ZL14onStatusUpdateP5netif+0x48>)
 8017c9a:	f7ff fdaa 	bl	80177f2 <_ZN7Console6printfEPKcz>
	} else {
		/* When the netif link is down this function must be called */
		netif_set_down(netif);
		console.printf("[Telemetry] Link is down\r\n");
	}
}
 8017c9e:	e007      	b.n	8017cb0 <_ZL14onStatusUpdateP5netif+0x3c>
		netif_set_down(netif);
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	4618      	mov	r0, r3
 8017ca4:	f7f8 ff36 	bl	8010b14 <netif_set_down>
		console.printf("[Telemetry] Link is down\r\n");
 8017ca8:	4905      	ldr	r1, [pc, #20]	; (8017cc0 <_ZL14onStatusUpdateP5netif+0x4c>)
 8017caa:	4804      	ldr	r0, [pc, #16]	; (8017cbc <_ZL14onStatusUpdateP5netif+0x48>)
 8017cac:	f7ff fda1 	bl	80177f2 <_ZN7Console6printfEPKcz>
}
 8017cb0:	bf00      	nop
 8017cb2:	3708      	adds	r7, #8
 8017cb4:	46bd      	mov	sp, r7
 8017cb6:	bd80      	pop	{r7, pc}
 8017cb8:	0801dc40 	.word	0x0801dc40
 8017cbc:	24004960 	.word	0x24004960
 8017cc0:	0801dc5c 	.word	0x0801dc5c

08017cc4 <_ZN10LWIPThread4loopEv>:

void LWIPThread::loop() {
 8017cc4:	b480      	push	{r7}
 8017cc6:	b083      	sub	sp, #12
 8017cc8:	af00      	add	r7, sp, #0
 8017cca:	6078      	str	r0, [r7, #4]

}
 8017ccc:	bf00      	nop
 8017cce:	370c      	adds	r7, #12
 8017cd0:	46bd      	mov	sp, r7
 8017cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cd6:	4770      	bx	lr

08017cd8 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8017cd8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8017cda:	2400      	movs	r4, #0
 8017cdc:	2310      	movs	r3, #16
 8017cde:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8017ce2:	6803      	ldr	r3, [r0, #0]
 8017ce4:	9400      	str	r4, [sp, #0]
 8017ce6:	4615      	mov	r5, r2
 8017ce8:	699e      	ldr	r6, [r3, #24]
 8017cea:	f88d 4004 	strb.w	r4, [sp, #4]
 8017cee:	466b      	mov	r3, sp
 8017cf0:	6812      	ldr	r2, [r2, #0]
 8017cf2:	47b0      	blx	r6
 8017cf4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8017cf8:	f003 0306 	and.w	r3, r3, #6
 8017cfc:	2b06      	cmp	r3, #6
 8017cfe:	bf03      	ittte	eq
 8017d00:	9b00      	ldreq	r3, [sp, #0]
 8017d02:	602b      	streq	r3, [r5, #0]
 8017d04:	2001      	moveq	r0, #1
 8017d06:	4620      	movne	r0, r4
 8017d08:	b004      	add	sp, #16
 8017d0a:	bd70      	pop	{r4, r5, r6, pc}

08017d0c <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8017d0c:	9800      	ldr	r0, [sp, #0]
 8017d0e:	4290      	cmp	r0, r2
 8017d10:	bf0c      	ite	eq
 8017d12:	2006      	moveq	r0, #6
 8017d14:	2001      	movne	r0, #1
 8017d16:	4770      	bx	lr

08017d18 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8017d18:	b510      	push	{r4, lr}
 8017d1a:	4b03      	ldr	r3, [pc, #12]	; (8017d28 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8017d1c:	6003      	str	r3, [r0, #0]
 8017d1e:	4604      	mov	r4, r0
 8017d20:	f000 f8df 	bl	8017ee2 <_ZNSt9type_infoD1Ev>
 8017d24:	4620      	mov	r0, r4
 8017d26:	bd10      	pop	{r4, pc}
 8017d28:	0801dea8 	.word	0x0801dea8

08017d2c <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8017d2c:	b510      	push	{r4, lr}
 8017d2e:	4604      	mov	r4, r0
 8017d30:	f7ff fff2 	bl	8017d18 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8017d34:	4620      	mov	r0, r4
 8017d36:	2108      	movs	r1, #8
 8017d38:	f000 f840 	bl	8017dbc <_ZdlPvj>
 8017d3c:	4620      	mov	r0, r4
 8017d3e:	bd10      	pop	{r4, pc}

08017d40 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8017d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017d44:	4698      	mov	r8, r3
 8017d46:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 8017d4a:	9e06      	ldr	r6, [sp, #24]
 8017d4c:	429e      	cmp	r6, r3
 8017d4e:	4607      	mov	r7, r0
 8017d50:	4615      	mov	r5, r2
 8017d52:	d107      	bne.n	8017d64 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 8017d54:	9907      	ldr	r1, [sp, #28]
 8017d56:	f000 f8c7 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8017d5a:	b118      	cbz	r0, 8017d64 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 8017d5c:	7165      	strb	r5, [r4, #5]
 8017d5e:	2000      	movs	r0, #0
 8017d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017d64:	4641      	mov	r1, r8
 8017d66:	4638      	mov	r0, r7
 8017d68:	f000 f8be 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8017d6c:	2800      	cmp	r0, #0
 8017d6e:	d0f6      	beq.n	8017d5e <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>
 8017d70:	2301      	movs	r3, #1
 8017d72:	6026      	str	r6, [r4, #0]
 8017d74:	7125      	strb	r5, [r4, #4]
 8017d76:	71a3      	strb	r3, [r4, #6]
 8017d78:	e7f1      	b.n	8017d5e <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>

08017d7a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8017d7a:	b538      	push	{r3, r4, r5, lr}
 8017d7c:	4615      	mov	r5, r2
 8017d7e:	461c      	mov	r4, r3
 8017d80:	f000 f8b2 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8017d84:	b120      	cbz	r0, 8017d90 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8017d86:	2308      	movs	r3, #8
 8017d88:	60e3      	str	r3, [r4, #12]
 8017d8a:	2306      	movs	r3, #6
 8017d8c:	6025      	str	r5, [r4, #0]
 8017d8e:	7123      	strb	r3, [r4, #4]
 8017d90:	bd38      	pop	{r3, r4, r5, pc}

08017d92 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8017d92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017d96:	4605      	mov	r5, r0
 8017d98:	460c      	mov	r4, r1
 8017d9a:	4616      	mov	r6, r2
 8017d9c:	461f      	mov	r7, r3
 8017d9e:	f000 f8a3 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8017da2:	b948      	cbnz	r0, 8017db8 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8017da4:	2f03      	cmp	r7, #3
 8017da6:	d807      	bhi.n	8017db8 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8017da8:	6823      	ldr	r3, [r4, #0]
 8017daa:	4632      	mov	r2, r6
 8017dac:	4629      	mov	r1, r5
 8017dae:	4620      	mov	r0, r4
 8017db0:	695b      	ldr	r3, [r3, #20]
 8017db2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017db6:	4718      	bx	r3
 8017db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017dbc <_ZdlPvj>:
 8017dbc:	f7ff bd8a 	b.w	80178d4 <_ZdlPv>

08017dc0 <__cxa_guard_acquire>:
 8017dc0:	6803      	ldr	r3, [r0, #0]
 8017dc2:	07db      	lsls	r3, r3, #31
 8017dc4:	d406      	bmi.n	8017dd4 <__cxa_guard_acquire+0x14>
 8017dc6:	7843      	ldrb	r3, [r0, #1]
 8017dc8:	b103      	cbz	r3, 8017dcc <__cxa_guard_acquire+0xc>
 8017dca:	deff      	udf	#255	; 0xff
 8017dcc:	2301      	movs	r3, #1
 8017dce:	7043      	strb	r3, [r0, #1]
 8017dd0:	4618      	mov	r0, r3
 8017dd2:	4770      	bx	lr
 8017dd4:	2000      	movs	r0, #0
 8017dd6:	4770      	bx	lr

08017dd8 <__cxa_guard_release>:
 8017dd8:	2301      	movs	r3, #1
 8017dda:	6003      	str	r3, [r0, #0]
 8017ddc:	4770      	bx	lr

08017dde <__cxa_pure_virtual>:
 8017dde:	b508      	push	{r3, lr}
 8017de0:	f000 fad2 	bl	8018388 <_ZSt9terminatev>

08017de4 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8017de4:	b510      	push	{r4, lr}
 8017de6:	4b03      	ldr	r3, [pc, #12]	; (8017df4 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8017de8:	6003      	str	r3, [r0, #0]
 8017dea:	4604      	mov	r4, r0
 8017dec:	f7ff ff94 	bl	8017d18 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8017df0:	4620      	mov	r0, r4
 8017df2:	bd10      	pop	{r4, pc}
 8017df4:	0801df08 	.word	0x0801df08

08017df8 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8017df8:	b510      	push	{r4, lr}
 8017dfa:	4604      	mov	r4, r0
 8017dfc:	f7ff fff2 	bl	8017de4 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8017e00:	4620      	mov	r0, r4
 8017e02:	210c      	movs	r1, #12
 8017e04:	f7ff ffda 	bl	8017dbc <_ZdlPvj>
 8017e08:	4620      	mov	r0, r4
 8017e0a:	bd10      	pop	{r4, pc}

08017e0c <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8017e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e10:	9e06      	ldr	r6, [sp, #24]
 8017e12:	4296      	cmp	r6, r2
 8017e14:	4607      	mov	r7, r0
 8017e16:	4688      	mov	r8, r1
 8017e18:	4615      	mov	r5, r2
 8017e1a:	461c      	mov	r4, r3
 8017e1c:	d00a      	beq.n	8017e34 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x28>
 8017e1e:	68b8      	ldr	r0, [r7, #8]
 8017e20:	6803      	ldr	r3, [r0, #0]
 8017e22:	9606      	str	r6, [sp, #24]
 8017e24:	6a1e      	ldr	r6, [r3, #32]
 8017e26:	462a      	mov	r2, r5
 8017e28:	4623      	mov	r3, r4
 8017e2a:	4641      	mov	r1, r8
 8017e2c:	46b4      	mov	ip, r6
 8017e2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017e32:	4760      	bx	ip
 8017e34:	4619      	mov	r1, r3
 8017e36:	f000 f857 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8017e3a:	2800      	cmp	r0, #0
 8017e3c:	d0ef      	beq.n	8017e1e <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x12>
 8017e3e:	2006      	movs	r0, #6
 8017e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017e44 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8017e44:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e48:	460e      	mov	r6, r1
 8017e4a:	4619      	mov	r1, r3
 8017e4c:	4683      	mov	fp, r0
 8017e4e:	4617      	mov	r7, r2
 8017e50:	4699      	mov	r9, r3
 8017e52:	e9dd 4a0a 	ldrd	r4, sl, [sp, #40]	; 0x28
 8017e56:	e9dd 850c 	ldrd	r8, r5, [sp, #48]	; 0x30
 8017e5a:	f000 f845 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8017e5e:	b190      	cbz	r0, 8017e86 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x42>
 8017e60:	2e00      	cmp	r6, #0
 8017e62:	602c      	str	r4, [r5, #0]
 8017e64:	712f      	strb	r7, [r5, #4]
 8017e66:	db09      	blt.n	8017e7c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 8017e68:	4434      	add	r4, r6
 8017e6a:	45a0      	cmp	r8, r4
 8017e6c:	bf0c      	ite	eq
 8017e6e:	2406      	moveq	r4, #6
 8017e70:	2401      	movne	r4, #1
 8017e72:	71ac      	strb	r4, [r5, #6]
 8017e74:	2000      	movs	r0, #0
 8017e76:	b001      	add	sp, #4
 8017e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e7c:	3602      	adds	r6, #2
 8017e7e:	d1f9      	bne.n	8017e74 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8017e80:	2301      	movs	r3, #1
 8017e82:	71ab      	strb	r3, [r5, #6]
 8017e84:	e7f6      	b.n	8017e74 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8017e86:	4544      	cmp	r4, r8
 8017e88:	d106      	bne.n	8017e98 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8017e8a:	4651      	mov	r1, sl
 8017e8c:	4658      	mov	r0, fp
 8017e8e:	f000 f82b 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8017e92:	b108      	cbz	r0, 8017e98 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8017e94:	716f      	strb	r7, [r5, #5]
 8017e96:	e7ed      	b.n	8017e74 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8017e98:	f8db 0008 	ldr.w	r0, [fp, #8]
 8017e9c:	6803      	ldr	r3, [r0, #0]
 8017e9e:	e9cd 850c 	strd	r8, r5, [sp, #48]	; 0x30
 8017ea2:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	; 0x28
 8017ea6:	69dc      	ldr	r4, [r3, #28]
 8017ea8:	463a      	mov	r2, r7
 8017eaa:	464b      	mov	r3, r9
 8017eac:	4631      	mov	r1, r6
 8017eae:	46a4      	mov	ip, r4
 8017eb0:	b001      	add	sp, #4
 8017eb2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017eb6:	4760      	bx	ip

08017eb8 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8017eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ebc:	4604      	mov	r4, r0
 8017ebe:	460d      	mov	r5, r1
 8017ec0:	4616      	mov	r6, r2
 8017ec2:	461f      	mov	r7, r3
 8017ec4:	f7ff ff59 	bl	8017d7a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8017ec8:	b948      	cbnz	r0, 8017ede <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8017eca:	68a0      	ldr	r0, [r4, #8]
 8017ecc:	6803      	ldr	r3, [r0, #0]
 8017ece:	699c      	ldr	r4, [r3, #24]
 8017ed0:	4632      	mov	r2, r6
 8017ed2:	463b      	mov	r3, r7
 8017ed4:	4629      	mov	r1, r5
 8017ed6:	46a4      	mov	ip, r4
 8017ed8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017edc:	4760      	bx	ip
 8017ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017ee2 <_ZNSt9type_infoD1Ev>:
 8017ee2:	4770      	bx	lr

08017ee4 <_ZNKSt9type_info14__is_pointer_pEv>:
 8017ee4:	2000      	movs	r0, #0
 8017ee6:	4770      	bx	lr

08017ee8 <_ZNKSt9type_infoeqERKS_>:
 8017ee8:	4281      	cmp	r1, r0
 8017eea:	b508      	push	{r3, lr}
 8017eec:	d00e      	beq.n	8017f0c <_ZNKSt9type_infoeqERKS_+0x24>
 8017eee:	6840      	ldr	r0, [r0, #4]
 8017ef0:	7803      	ldrb	r3, [r0, #0]
 8017ef2:	2b2a      	cmp	r3, #42	; 0x2a
 8017ef4:	d00c      	beq.n	8017f10 <_ZNKSt9type_infoeqERKS_+0x28>
 8017ef6:	6849      	ldr	r1, [r1, #4]
 8017ef8:	780b      	ldrb	r3, [r1, #0]
 8017efa:	2b2a      	cmp	r3, #42	; 0x2a
 8017efc:	bf08      	it	eq
 8017efe:	3101      	addeq	r1, #1
 8017f00:	f7e8 f9ee 	bl	80002e0 <strcmp>
 8017f04:	fab0 f080 	clz	r0, r0
 8017f08:	0940      	lsrs	r0, r0, #5
 8017f0a:	bd08      	pop	{r3, pc}
 8017f0c:	2001      	movs	r0, #1
 8017f0e:	e7fc      	b.n	8017f0a <_ZNKSt9type_infoeqERKS_+0x22>
 8017f10:	2000      	movs	r0, #0
 8017f12:	e7fa      	b.n	8017f0a <_ZNKSt9type_infoeqERKS_+0x22>

08017f14 <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>:
 8017f14:	b510      	push	{r4, lr}
 8017f16:	4b03      	ldr	r3, [pc, #12]	; (8017f24 <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev+0x10>)
 8017f18:	6003      	str	r3, [r0, #0]
 8017f1a:	4604      	mov	r4, r0
 8017f1c:	f7ff fefc 	bl	8017d18 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8017f20:	4620      	mov	r0, r4
 8017f22:	bd10      	pop	{r4, pc}
 8017f24:	0801df80 	.word	0x0801df80

08017f28 <_ZN10__cxxabiv121__vmi_class_type_infoD0Ev>:
 8017f28:	b510      	push	{r4, lr}
 8017f2a:	4604      	mov	r4, r0
 8017f2c:	f7ff fff2 	bl	8017f14 <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>
 8017f30:	4620      	mov	r0, r4
 8017f32:	2118      	movs	r1, #24
 8017f34:	f7ff ff42 	bl	8017dbc <_ZdlPvj>
 8017f38:	4620      	mov	r0, r4
 8017f3a:	bd10      	pop	{r4, pc}

08017f3c <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8017f3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f40:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8017f44:	454a      	cmp	r2, r9
 8017f46:	4604      	mov	r4, r0
 8017f48:	460f      	mov	r7, r1
 8017f4a:	4616      	mov	r6, r2
 8017f4c:	4698      	mov	r8, r3
 8017f4e:	d024      	beq.n	8017f9a <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x5e>
 8017f50:	68e5      	ldr	r5, [r4, #12]
 8017f52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8017f56:	b355      	cbz	r5, 8017fae <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x72>
 8017f58:	68e3      	ldr	r3, [r4, #12]
 8017f5a:	079a      	lsls	r2, r3, #30
 8017f5c:	d524      	bpl.n	8017fa8 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8017f5e:	f013 0a01 	ands.w	sl, r3, #1
 8017f62:	ea4f 2223 	mov.w	r2, r3, asr #8
 8017f66:	d003      	beq.n	8017f70 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x34>
 8017f68:	1cfb      	adds	r3, r7, #3
 8017f6a:	d01d      	beq.n	8017fa8 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8017f6c:	6833      	ldr	r3, [r6, #0]
 8017f6e:	589a      	ldr	r2, [r3, r2]
 8017f70:	68a0      	ldr	r0, [r4, #8]
 8017f72:	6803      	ldr	r3, [r0, #0]
 8017f74:	f8cd 9000 	str.w	r9, [sp]
 8017f78:	f8d3 b020 	ldr.w	fp, [r3, #32]
 8017f7c:	4432      	add	r2, r6
 8017f7e:	4643      	mov	r3, r8
 8017f80:	4639      	mov	r1, r7
 8017f82:	47d8      	blx	fp
 8017f84:	2803      	cmp	r0, #3
 8017f86:	d90f      	bls.n	8017fa8 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8017f88:	f1ba 0f00 	cmp.w	sl, #0
 8017f8c:	d002      	beq.n	8017f94 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 8017f8e:	f040 0001 	orr.w	r0, r0, #1
 8017f92:	b2c0      	uxtb	r0, r0
 8017f94:	b003      	add	sp, #12
 8017f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f9a:	4619      	mov	r1, r3
 8017f9c:	f7ff ffa4 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8017fa0:	2800      	cmp	r0, #0
 8017fa2:	d0d5      	beq.n	8017f50 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x14>
 8017fa4:	2006      	movs	r0, #6
 8017fa6:	e7f5      	b.n	8017f94 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 8017fa8:	3d01      	subs	r5, #1
 8017faa:	3c08      	subs	r4, #8
 8017fac:	e7d3      	b.n	8017f56 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 8017fae:	2001      	movs	r0, #1
 8017fb0:	e7f0      	b.n	8017f94 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>

08017fb2 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>:
 8017fb2:	b4f0      	push	{r4, r5, r6, r7}
 8017fb4:	1e0e      	subs	r6, r1, #0
 8017fb6:	9c04      	ldr	r4, [sp, #16]
 8017fb8:	db06      	blt.n	8017fc8 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x16>
 8017fba:	1990      	adds	r0, r2, r6
 8017fbc:	4284      	cmp	r4, r0
 8017fbe:	bf14      	ite	ne
 8017fc0:	2001      	movne	r0, #1
 8017fc2:	2006      	moveq	r0, #6
 8017fc4:	bcf0      	pop	{r4, r5, r6, r7}
 8017fc6:	4770      	bx	lr
 8017fc8:	3602      	adds	r6, #2
 8017fca:	d004      	beq.n	8017fd6 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x24>
 8017fcc:	6804      	ldr	r4, [r0, #0]
 8017fce:	6a24      	ldr	r4, [r4, #32]
 8017fd0:	46a4      	mov	ip, r4
 8017fd2:	bcf0      	pop	{r4, r5, r6, r7}
 8017fd4:	4760      	bx	ip
 8017fd6:	2001      	movs	r0, #1
 8017fd8:	e7f4      	b.n	8017fc4 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x12>

08017fda <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8017fda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fde:	b091      	sub	sp, #68	; 0x44
 8017fe0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017fe4:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 8017fe6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8017fe8:	68a3      	ldr	r3, [r4, #8]
 8017fea:	06dd      	lsls	r5, r3, #27
 8017fec:	bf44      	itt	mi
 8017fee:	6883      	ldrmi	r3, [r0, #8]
 8017ff0:	60a3      	strmi	r3, [r4, #8]
 8017ff2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8017ff4:	4293      	cmp	r3, r2
 8017ff6:	4681      	mov	r9, r0
 8017ff8:	4688      	mov	r8, r1
 8017ffa:	d107      	bne.n	801800c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x32>
 8017ffc:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8017ffe:	f7ff ff73 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8018002:	b118      	cbz	r0, 801800c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x32>
 8018004:	9b05      	ldr	r3, [sp, #20]
 8018006:	7163      	strb	r3, [r4, #5]
 8018008:	2600      	movs	r6, #0
 801800a:	e0fa      	b.n	8018202 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 801800c:	9906      	ldr	r1, [sp, #24]
 801800e:	4648      	mov	r0, r9
 8018010:	f7ff ff6a 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 8018014:	4682      	mov	sl, r0
 8018016:	b1c0      	cbz	r0, 801804a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x70>
 8018018:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801801a:	6023      	str	r3, [r4, #0]
 801801c:	f1b8 0f00 	cmp.w	r8, #0
 8018020:	9b05      	ldr	r3, [sp, #20]
 8018022:	7123      	strb	r3, [r4, #4]
 8018024:	db0b      	blt.n	801803e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x64>
 8018026:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8018028:	4498      	add	r8, r3
 801802a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801802c:	4543      	cmp	r3, r8
 801802e:	bf14      	ite	ne
 8018030:	f04f 0801 	movne.w	r8, #1
 8018034:	f04f 0806 	moveq.w	r8, #6
 8018038:	f884 8006 	strb.w	r8, [r4, #6]
 801803c:	e7e4      	b.n	8018008 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 801803e:	f118 0f02 	cmn.w	r8, #2
 8018042:	d1e1      	bne.n	8018008 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 8018044:	2301      	movs	r3, #1
 8018046:	71a3      	strb	r3, [r4, #6]
 8018048:	e7de      	b.n	8018008 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 801804a:	f1b8 0f00 	cmp.w	r8, #0
 801804e:	bfaa      	itet	ge
 8018050:	9b1c      	ldrge	r3, [sp, #112]	; 0x70
 8018052:	f8cd a01c 	strlt.w	sl, [sp, #28]
 8018056:	eba3 0308 	subge.w	r3, r3, r8
 801805a:	f04f 0600 	mov.w	r6, #0
 801805e:	bfa8      	it	ge
 8018060:	9307      	strge	r3, [sp, #28]
 8018062:	2302      	movs	r3, #2
 8018064:	e9cd 6309 	strd	r6, r3, [sp, #36]	; 0x24
 8018068:	2301      	movs	r3, #1
 801806a:	9308      	str	r3, [sp, #32]
 801806c:	9b05      	ldr	r3, [sp, #20]
 801806e:	f043 0301 	orr.w	r3, r3, #1
 8018072:	46b3      	mov	fp, r6
 8018074:	930b      	str	r3, [sp, #44]	; 0x2c
 8018076:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801807a:	9304      	str	r3, [sp, #16]
 801807c:	9b04      	ldr	r3, [sp, #16]
 801807e:	2b00      	cmp	r3, #0
 8018080:	f000 80d9 	beq.w	8018236 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x25c>
 8018084:	eb09 05c3 	add.w	r5, r9, r3, lsl #3
 8018088:	68a7      	ldr	r7, [r4, #8]
 801808a:	68e9      	ldr	r1, [r5, #12]
 801808c:	970f      	str	r7, [sp, #60]	; 0x3c
 801808e:	07c8      	lsls	r0, r1, #31
 8018090:	bf48      	it	mi
 8018092:	981a      	ldrmi	r0, [sp, #104]	; 0x68
 8018094:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8018098:	ea4f 2321 	mov.w	r3, r1, asr #8
 801809c:	bf48      	it	mi
 801809e:	6800      	ldrmi	r0, [r0, #0]
 80180a0:	f88d b038 	strb.w	fp, [sp, #56]	; 0x38
 80180a4:	bf48      	it	mi
 80180a6:	58c3      	ldrmi	r3, [r0, r3]
 80180a8:	981a      	ldr	r0, [sp, #104]	; 0x68
 80180aa:	f88d b039 	strb.w	fp, [sp, #57]	; 0x39
 80180ae:	4403      	add	r3, r0
 80180b0:	9807      	ldr	r0, [sp, #28]
 80180b2:	f88d b03a 	strb.w	fp, [sp, #58]	; 0x3a
 80180b6:	bf4c      	ite	mi
 80180b8:	9a0b      	ldrmi	r2, [sp, #44]	; 0x2c
 80180ba:	9a05      	ldrpl	r2, [sp, #20]
 80180bc:	b148      	cbz	r0, 80180d2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xf8>
 80180be:	4298      	cmp	r0, r3
 80180c0:	9808      	ldr	r0, [sp, #32]
 80180c2:	bf2c      	ite	cs
 80180c4:	f04f 0c00 	movcs.w	ip, #0
 80180c8:	f04f 0c01 	movcc.w	ip, #1
 80180cc:	4584      	cmp	ip, r0
 80180ce:	f000 80ae 	beq.w	801822e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x254>
 80180d2:	0789      	lsls	r1, r1, #30
 80180d4:	d407      	bmi.n	80180e6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x10c>
 80180d6:	f118 0f02 	cmn.w	r8, #2
 80180da:	d102      	bne.n	80180e2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x108>
 80180dc:	07bf      	lsls	r7, r7, #30
 80180de:	f000 80a8 	beq.w	8018232 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x258>
 80180e2:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 80180e6:	68a8      	ldr	r0, [r5, #8]
 80180e8:	ad0d      	add	r5, sp, #52	; 0x34
 80180ea:	6801      	ldr	r1, [r0, #0]
 80180ec:	9503      	str	r5, [sp, #12]
 80180ee:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80180f0:	9502      	str	r5, [sp, #8]
 80180f2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80180f4:	e9cd 3500 	strd	r3, r5, [sp]
 80180f8:	9b06      	ldr	r3, [sp, #24]
 80180fa:	69cd      	ldr	r5, [r1, #28]
 80180fc:	4641      	mov	r1, r8
 80180fe:	47a8      	blx	r5
 8018100:	7963      	ldrb	r3, [r4, #5]
 8018102:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 8018106:	f89d 503a 	ldrb.w	r5, [sp, #58]	; 0x3a
 801810a:	990d      	ldr	r1, [sp, #52]	; 0x34
 801810c:	4313      	orrs	r3, r2
 801810e:	2d06      	cmp	r5, #6
 8018110:	7163      	strb	r3, [r4, #5]
 8018112:	d001      	beq.n	8018118 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x13e>
 8018114:	2d02      	cmp	r5, #2
 8018116:	d106      	bne.n	8018126 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x14c>
 8018118:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 801811c:	6021      	str	r1, [r4, #0]
 801811e:	7123      	strb	r3, [r4, #4]
 8018120:	71a5      	strb	r5, [r4, #6]
 8018122:	4682      	mov	sl, r0
 8018124:	e06c      	b.n	8018200 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8018126:	6822      	ldr	r2, [r4, #0]
 8018128:	b996      	cbnz	r6, 8018150 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x176>
 801812a:	b99a      	cbnz	r2, 8018154 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x17a>
 801812c:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8018130:	6021      	str	r1, [r4, #0]
 8018132:	7122      	strb	r2, [r4, #4]
 8018134:	b121      	cbz	r1, 8018140 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8018136:	b11b      	cbz	r3, 8018140 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8018138:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801813c:	07dd      	lsls	r5, r3, #31
 801813e:	d5f0      	bpl.n	8018122 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 8018140:	7963      	ldrb	r3, [r4, #5]
 8018142:	2b04      	cmp	r3, #4
 8018144:	d0ed      	beq.n	8018122 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 8018146:	9b04      	ldr	r3, [sp, #16]
 8018148:	3b01      	subs	r3, #1
 801814a:	9304      	str	r3, [sp, #16]
 801814c:	4606      	mov	r6, r0
 801814e:	e795      	b.n	801807c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xa2>
 8018150:	2a00      	cmp	r2, #0
 8018152:	d037      	beq.n	80181c4 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1ea>
 8018154:	4291      	cmp	r1, r2
 8018156:	d106      	bne.n	8018166 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x18c>
 8018158:	7923      	ldrb	r3, [r4, #4]
 801815a:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 801815e:	4313      	orrs	r3, r2
 8018160:	7123      	strb	r3, [r4, #4]
 8018162:	4630      	mov	r0, r6
 8018164:	e7ec      	b.n	8018140 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8018166:	b909      	cbnz	r1, 801816c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 8018168:	2800      	cmp	r0, #0
 801816a:	d0fa      	beq.n	8018162 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 801816c:	2b03      	cmp	r3, #3
 801816e:	79a7      	ldrb	r7, [r4, #6]
 8018170:	d904      	bls.n	801817c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1a2>
 8018172:	07d8      	lsls	r0, r3, #31
 8018174:	d529      	bpl.n	80181ca <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 8018176:	68a3      	ldr	r3, [r4, #8]
 8018178:	0799      	lsls	r1, r3, #30
 801817a:	d526      	bpl.n	80181ca <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 801817c:	b97f      	cbnz	r7, 801819e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1c4>
 801817e:	2d03      	cmp	r5, #3
 8018180:	d905      	bls.n	801818e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1b4>
 8018182:	07eb      	lsls	r3, r5, #31
 8018184:	d541      	bpl.n	801820a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 8018186:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801818a:	079f      	lsls	r7, r3, #30
 801818c:	d53d      	bpl.n	801820a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 801818e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8018190:	9300      	str	r3, [sp, #0]
 8018192:	4641      	mov	r1, r8
 8018194:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018196:	9806      	ldr	r0, [sp, #24]
 8018198:	f7ff ff0b 	bl	8017fb2 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 801819c:	4607      	mov	r7, r0
 801819e:	b9d5      	cbnz	r5, 80181d6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 80181a0:	2f03      	cmp	r7, #3
 80181a2:	d905      	bls.n	80181b0 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1d6>
 80181a4:	07f8      	lsls	r0, r7, #31
 80181a6:	d532      	bpl.n	801820e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 80181a8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80181ac:	0799      	lsls	r1, r3, #30
 80181ae:	d52e      	bpl.n	801820e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 80181b0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80181b2:	9300      	str	r3, [sp, #0]
 80181b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80181b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80181b8:	9806      	ldr	r0, [sp, #24]
 80181ba:	4641      	mov	r1, r8
 80181bc:	f7ff fef9 	bl	8017fb2 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 80181c0:	4605      	mov	r5, r0
 80181c2:	e008      	b.n	80181d6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 80181c4:	2900      	cmp	r1, #0
 80181c6:	d1d1      	bne.n	801816c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 80181c8:	e7cb      	b.n	8018162 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 80181ca:	2f00      	cmp	r7, #0
 80181cc:	bf08      	it	eq
 80181ce:	2701      	moveq	r7, #1
 80181d0:	2d00      	cmp	r5, #0
 80181d2:	bf08      	it	eq
 80181d4:	2501      	moveq	r5, #1
 80181d6:	ea85 0307 	eor.w	r3, r5, r7
 80181da:	b2db      	uxtb	r3, r3
 80181dc:	2b03      	cmp	r3, #3
 80181de:	d918      	bls.n	8018212 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x238>
 80181e0:	2d03      	cmp	r5, #3
 80181e2:	bf81      	itttt	hi
 80181e4:	9b0d      	ldrhi	r3, [sp, #52]	; 0x34
 80181e6:	6023      	strhi	r3, [r4, #0]
 80181e8:	462f      	movhi	r7, r5
 80181ea:	f89d 3038 	ldrbhi.w	r3, [sp, #56]	; 0x38
 80181ee:	bf86      	itte	hi
 80181f0:	7123      	strbhi	r3, [r4, #4]
 80181f2:	2000      	movhi	r0, #0
 80181f4:	4630      	movls	r0, r6
 80181f6:	07ba      	lsls	r2, r7, #30
 80181f8:	71a7      	strb	r7, [r4, #6]
 80181fa:	d401      	bmi.n	8018200 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 80181fc:	07fb      	lsls	r3, r7, #31
 80181fe:	d49f      	bmi.n	8018140 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8018200:	4656      	mov	r6, sl
 8018202:	4630      	mov	r0, r6
 8018204:	b011      	add	sp, #68	; 0x44
 8018206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801820a:	2701      	movs	r7, #1
 801820c:	e7e3      	b.n	80181d6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 801820e:	2501      	movs	r5, #1
 8018210:	e7e1      	b.n	80181d6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 8018212:	403d      	ands	r5, r7
 8018214:	b2ed      	uxtb	r5, r5
 8018216:	2d03      	cmp	r5, #3
 8018218:	f8c4 b000 	str.w	fp, [r4]
 801821c:	d904      	bls.n	8018228 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x24e>
 801821e:	2302      	movs	r3, #2
 8018220:	71a3      	strb	r3, [r4, #6]
 8018222:	f04f 0a01 	mov.w	sl, #1
 8018226:	e7eb      	b.n	8018200 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8018228:	2001      	movs	r0, #1
 801822a:	71a0      	strb	r0, [r4, #6]
 801822c:	e788      	b.n	8018140 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 801822e:	2301      	movs	r3, #1
 8018230:	9309      	str	r3, [sp, #36]	; 0x24
 8018232:	4630      	mov	r0, r6
 8018234:	e787      	b.n	8018146 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x16c>
 8018236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018238:	2b00      	cmp	r3, #0
 801823a:	d0e2      	beq.n	8018202 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 801823c:	9b04      	ldr	r3, [sp, #16]
 801823e:	9308      	str	r3, [sp, #32]
 8018240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018242:	2b01      	cmp	r3, #1
 8018244:	d0dd      	beq.n	8018202 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 8018246:	2301      	movs	r3, #1
 8018248:	930a      	str	r3, [sp, #40]	; 0x28
 801824a:	e714      	b.n	8018076 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x9c>

0801824c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 801824c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018250:	b089      	sub	sp, #36	; 0x24
 8018252:	4607      	mov	r7, r0
 8018254:	9102      	str	r1, [sp, #8]
 8018256:	4692      	mov	sl, r2
 8018258:	461c      	mov	r4, r3
 801825a:	f7ff fd8e 	bl	8017d7a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 801825e:	4605      	mov	r5, r0
 8018260:	2800      	cmp	r0, #0
 8018262:	d159      	bne.n	8018318 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8018264:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8018268:	f8d7 900c 	ldr.w	r9, [r7, #12]
 801826c:	f018 0f10 	tst.w	r8, #16
 8018270:	bf18      	it	ne
 8018272:	f8d7 8008 	ldrne.w	r8, [r7, #8]
 8018276:	f008 0301 	and.w	r3, r8, #1
 801827a:	eb07 06c9 	add.w	r6, r7, r9, lsl #3
 801827e:	f04f 0b00 	mov.w	fp, #0
 8018282:	9303      	str	r3, [sp, #12]
 8018284:	f1b9 0f00 	cmp.w	r9, #0
 8018288:	d06c      	beq.n	8018364 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x118>
 801828a:	68f2      	ldr	r2, [r6, #12]
 801828c:	f8cd b010 	str.w	fp, [sp, #16]
 8018290:	f002 0301 	and.w	r3, r2, #1
 8018294:	9300      	str	r3, [sp, #0]
 8018296:	f012 0302 	ands.w	r3, r2, #2
 801829a:	f88d b014 	strb.w	fp, [sp, #20]
 801829e:	e9cd 8b06 	strd	r8, fp, [sp, #24]
 80182a2:	9301      	str	r3, [sp, #4]
 80182a4:	d105      	bne.n	80182b2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x66>
 80182a6:	9b03      	ldr	r3, [sp, #12]
 80182a8:	b91b      	cbnz	r3, 80182b2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x66>
 80182aa:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80182ae:	3e08      	subs	r6, #8
 80182b0:	e7e8      	b.n	8018284 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x38>
 80182b2:	f1ba 0f00 	cmp.w	sl, #0
 80182b6:	d033      	beq.n	8018320 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd4>
 80182b8:	9b00      	ldr	r3, [sp, #0]
 80182ba:	1212      	asrs	r2, r2, #8
 80182bc:	b113      	cbz	r3, 80182c4 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x78>
 80182be:	f8da 3000 	ldr.w	r3, [sl]
 80182c2:	589a      	ldr	r2, [r3, r2]
 80182c4:	4452      	add	r2, sl
 80182c6:	68b0      	ldr	r0, [r6, #8]
 80182c8:	9902      	ldr	r1, [sp, #8]
 80182ca:	6803      	ldr	r3, [r0, #0]
 80182cc:	699d      	ldr	r5, [r3, #24]
 80182ce:	ab04      	add	r3, sp, #16
 80182d0:	47a8      	blx	r5
 80182d2:	4605      	mov	r5, r0
 80182d4:	2800      	cmp	r0, #0
 80182d6:	d0e8      	beq.n	80182aa <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 80182d8:	9b07      	ldr	r3, [sp, #28]
 80182da:	2b08      	cmp	r3, #8
 80182dc:	d103      	bne.n	80182e6 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x9a>
 80182de:	9b00      	ldr	r3, [sp, #0]
 80182e0:	b10b      	cbz	r3, 80182e6 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x9a>
 80182e2:	68b3      	ldr	r3, [r6, #8]
 80182e4:	9307      	str	r3, [sp, #28]
 80182e6:	f89d 3014 	ldrb.w	r3, [sp, #20]
 80182ea:	2b03      	cmp	r3, #3
 80182ec:	d905      	bls.n	80182fa <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xae>
 80182ee:	9a01      	ldr	r2, [sp, #4]
 80182f0:	b91a      	cbnz	r2, 80182fa <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xae>
 80182f2:	f023 0302 	bic.w	r3, r3, #2
 80182f6:	f88d 3014 	strb.w	r3, [sp, #20]
 80182fa:	68e1      	ldr	r1, [r4, #12]
 80182fc:	b9c1      	cbnz	r1, 8018330 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xe4>
 80182fe:	ab04      	add	r3, sp, #16
 8018300:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018302:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8018306:	7923      	ldrb	r3, [r4, #4]
 8018308:	2b03      	cmp	r3, #3
 801830a:	d905      	bls.n	8018318 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 801830c:	079a      	lsls	r2, r3, #30
 801830e:	d509      	bpl.n	8018324 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>
 8018310:	68bb      	ldr	r3, [r7, #8]
 8018312:	f013 0f01 	tst.w	r3, #1
 8018316:	d1c8      	bne.n	80182aa <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8018318:	4628      	mov	r0, r5
 801831a:	b009      	add	sp, #36	; 0x24
 801831c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018320:	4652      	mov	r2, sl
 8018322:	e7d0      	b.n	80182c6 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x7a>
 8018324:	07db      	lsls	r3, r3, #31
 8018326:	d5f7      	bpl.n	8018318 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8018328:	68bb      	ldr	r3, [r7, #8]
 801832a:	f013 0f02 	tst.w	r3, #2
 801832e:	e7f2      	b.n	8018316 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xca>
 8018330:	6823      	ldr	r3, [r4, #0]
 8018332:	9a04      	ldr	r2, [sp, #16]
 8018334:	4293      	cmp	r3, r2
 8018336:	d004      	beq.n	8018342 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf6>
 8018338:	2300      	movs	r3, #0
 801833a:	6023      	str	r3, [r4, #0]
 801833c:	2302      	movs	r3, #2
 801833e:	7123      	strb	r3, [r4, #4]
 8018340:	e7ea      	b.n	8018318 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8018342:	b12b      	cbz	r3, 8018350 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x104>
 8018344:	7923      	ldrb	r3, [r4, #4]
 8018346:	f89d 2014 	ldrb.w	r2, [sp, #20]
 801834a:	4313      	orrs	r3, r2
 801834c:	7123      	strb	r3, [r4, #4]
 801834e:	e7ac      	b.n	80182aa <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8018350:	9807      	ldr	r0, [sp, #28]
 8018352:	2808      	cmp	r0, #8
 8018354:	d0f2      	beq.n	801833c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8018356:	2908      	cmp	r1, #8
 8018358:	d0f0      	beq.n	801833c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 801835a:	f7ff fdc5 	bl	8017ee8 <_ZNKSt9type_infoeqERKS_>
 801835e:	2800      	cmp	r0, #0
 8018360:	d1f0      	bne.n	8018344 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf8>
 8018362:	e7eb      	b.n	801833c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8018364:	7925      	ldrb	r5, [r4, #4]
 8018366:	3500      	adds	r5, #0
 8018368:	bf18      	it	ne
 801836a:	2501      	movne	r5, #1
 801836c:	e7d4      	b.n	8018318 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>

0801836e <_ZN10__cxxabiv111__terminateEPFvvE>:
 801836e:	b508      	push	{r3, lr}
 8018370:	4780      	blx	r0
 8018372:	f000 f80e 	bl	8018392 <abort>
	...

08018378 <_ZSt13get_terminatev>:
 8018378:	4b02      	ldr	r3, [pc, #8]	; (8018384 <_ZSt13get_terminatev+0xc>)
 801837a:	6818      	ldr	r0, [r3, #0]
 801837c:	f3bf 8f5b 	dmb	ish
 8018380:	4770      	bx	lr
 8018382:	bf00      	nop
 8018384:	24000034 	.word	0x24000034

08018388 <_ZSt9terminatev>:
 8018388:	b508      	push	{r3, lr}
 801838a:	f7ff fff5 	bl	8018378 <_ZSt13get_terminatev>
 801838e:	f7ff ffee 	bl	801836e <_ZN10__cxxabiv111__terminateEPFvvE>

08018392 <abort>:
 8018392:	b508      	push	{r3, lr}
 8018394:	2006      	movs	r0, #6
 8018396:	f000 fd27 	bl	8018de8 <raise>
 801839a:	2001      	movs	r0, #1
 801839c:	f7e8 fec2 	bl	8001124 <_exit>

080183a0 <atexit>:
 80183a0:	2300      	movs	r3, #0
 80183a2:	4601      	mov	r1, r0
 80183a4:	461a      	mov	r2, r3
 80183a6:	4618      	mov	r0, r3
 80183a8:	f000 be48 	b.w	801903c <__register_exitproc>

080183ac <__libc_init_array>:
 80183ac:	b570      	push	{r4, r5, r6, lr}
 80183ae:	4e0d      	ldr	r6, [pc, #52]	; (80183e4 <__libc_init_array+0x38>)
 80183b0:	4c0d      	ldr	r4, [pc, #52]	; (80183e8 <__libc_init_array+0x3c>)
 80183b2:	1ba4      	subs	r4, r4, r6
 80183b4:	10a4      	asrs	r4, r4, #2
 80183b6:	2500      	movs	r5, #0
 80183b8:	42a5      	cmp	r5, r4
 80183ba:	d109      	bne.n	80183d0 <__libc_init_array+0x24>
 80183bc:	4e0b      	ldr	r6, [pc, #44]	; (80183ec <__libc_init_array+0x40>)
 80183be:	4c0c      	ldr	r4, [pc, #48]	; (80183f0 <__libc_init_array+0x44>)
 80183c0:	f002 fd7e 	bl	801aec0 <_init>
 80183c4:	1ba4      	subs	r4, r4, r6
 80183c6:	10a4      	asrs	r4, r4, #2
 80183c8:	2500      	movs	r5, #0
 80183ca:	42a5      	cmp	r5, r4
 80183cc:	d105      	bne.n	80183da <__libc_init_array+0x2e>
 80183ce:	bd70      	pop	{r4, r5, r6, pc}
 80183d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80183d4:	4798      	blx	r3
 80183d6:	3501      	adds	r5, #1
 80183d8:	e7ee      	b.n	80183b8 <__libc_init_array+0xc>
 80183da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80183de:	4798      	blx	r3
 80183e0:	3501      	adds	r5, #1
 80183e2:	e7f2      	b.n	80183ca <__libc_init_array+0x1e>
 80183e4:	0801e270 	.word	0x0801e270
 80183e8:	0801e270 	.word	0x0801e270
 80183ec:	0801e270 	.word	0x0801e270
 80183f0:	0801e278 	.word	0x0801e278

080183f4 <__ascii_mbtowc>:
 80183f4:	b082      	sub	sp, #8
 80183f6:	b901      	cbnz	r1, 80183fa <__ascii_mbtowc+0x6>
 80183f8:	a901      	add	r1, sp, #4
 80183fa:	b142      	cbz	r2, 801840e <__ascii_mbtowc+0x1a>
 80183fc:	b14b      	cbz	r3, 8018412 <__ascii_mbtowc+0x1e>
 80183fe:	7813      	ldrb	r3, [r2, #0]
 8018400:	600b      	str	r3, [r1, #0]
 8018402:	7812      	ldrb	r2, [r2, #0]
 8018404:	1c10      	adds	r0, r2, #0
 8018406:	bf18      	it	ne
 8018408:	2001      	movne	r0, #1
 801840a:	b002      	add	sp, #8
 801840c:	4770      	bx	lr
 801840e:	4610      	mov	r0, r2
 8018410:	e7fb      	b.n	801840a <__ascii_mbtowc+0x16>
 8018412:	f06f 0001 	mvn.w	r0, #1
 8018416:	e7f8      	b.n	801840a <__ascii_mbtowc+0x16>

08018418 <memcmp>:
 8018418:	b530      	push	{r4, r5, lr}
 801841a:	2400      	movs	r4, #0
 801841c:	42a2      	cmp	r2, r4
 801841e:	d101      	bne.n	8018424 <memcmp+0xc>
 8018420:	2000      	movs	r0, #0
 8018422:	e007      	b.n	8018434 <memcmp+0x1c>
 8018424:	5d03      	ldrb	r3, [r0, r4]
 8018426:	3401      	adds	r4, #1
 8018428:	190d      	adds	r5, r1, r4
 801842a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801842e:	42ab      	cmp	r3, r5
 8018430:	d0f4      	beq.n	801841c <memcmp+0x4>
 8018432:	1b58      	subs	r0, r3, r5
 8018434:	bd30      	pop	{r4, r5, pc}

08018436 <memcpy>:
 8018436:	b510      	push	{r4, lr}
 8018438:	1e43      	subs	r3, r0, #1
 801843a:	440a      	add	r2, r1
 801843c:	4291      	cmp	r1, r2
 801843e:	d100      	bne.n	8018442 <memcpy+0xc>
 8018440:	bd10      	pop	{r4, pc}
 8018442:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018446:	f803 4f01 	strb.w	r4, [r3, #1]!
 801844a:	e7f7      	b.n	801843c <memcpy+0x6>

0801844c <memmove>:
 801844c:	4288      	cmp	r0, r1
 801844e:	b510      	push	{r4, lr}
 8018450:	eb01 0302 	add.w	r3, r1, r2
 8018454:	d807      	bhi.n	8018466 <memmove+0x1a>
 8018456:	1e42      	subs	r2, r0, #1
 8018458:	4299      	cmp	r1, r3
 801845a:	d00a      	beq.n	8018472 <memmove+0x26>
 801845c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018460:	f802 4f01 	strb.w	r4, [r2, #1]!
 8018464:	e7f8      	b.n	8018458 <memmove+0xc>
 8018466:	4283      	cmp	r3, r0
 8018468:	d9f5      	bls.n	8018456 <memmove+0xa>
 801846a:	1881      	adds	r1, r0, r2
 801846c:	1ad2      	subs	r2, r2, r3
 801846e:	42d3      	cmn	r3, r2
 8018470:	d100      	bne.n	8018474 <memmove+0x28>
 8018472:	bd10      	pop	{r4, pc}
 8018474:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018478:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801847c:	e7f7      	b.n	801846e <memmove+0x22>

0801847e <memset>:
 801847e:	4402      	add	r2, r0
 8018480:	4603      	mov	r3, r0
 8018482:	4293      	cmp	r3, r2
 8018484:	d100      	bne.n	8018488 <memset+0xa>
 8018486:	4770      	bx	lr
 8018488:	f803 1b01 	strb.w	r1, [r3], #1
 801848c:	e7f9      	b.n	8018482 <memset+0x4>

0801848e <__cvt>:
 801848e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018490:	ed2d 8b02 	vpush	{d8}
 8018494:	eeb0 8b40 	vmov.f64	d8, d0
 8018498:	b085      	sub	sp, #20
 801849a:	4617      	mov	r7, r2
 801849c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801849e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80184a0:	ee18 2a90 	vmov	r2, s17
 80184a4:	f025 0520 	bic.w	r5, r5, #32
 80184a8:	2a00      	cmp	r2, #0
 80184aa:	bfb6      	itet	lt
 80184ac:	222d      	movlt	r2, #45	; 0x2d
 80184ae:	2200      	movge	r2, #0
 80184b0:	eeb1 8b40 	vneglt.f64	d8, d0
 80184b4:	2d46      	cmp	r5, #70	; 0x46
 80184b6:	460c      	mov	r4, r1
 80184b8:	701a      	strb	r2, [r3, #0]
 80184ba:	d004      	beq.n	80184c6 <__cvt+0x38>
 80184bc:	2d45      	cmp	r5, #69	; 0x45
 80184be:	d100      	bne.n	80184c2 <__cvt+0x34>
 80184c0:	3401      	adds	r4, #1
 80184c2:	2102      	movs	r1, #2
 80184c4:	e000      	b.n	80184c8 <__cvt+0x3a>
 80184c6:	2103      	movs	r1, #3
 80184c8:	ab03      	add	r3, sp, #12
 80184ca:	9301      	str	r3, [sp, #4]
 80184cc:	ab02      	add	r3, sp, #8
 80184ce:	9300      	str	r3, [sp, #0]
 80184d0:	4622      	mov	r2, r4
 80184d2:	4633      	mov	r3, r6
 80184d4:	eeb0 0b48 	vmov.f64	d0, d8
 80184d8:	f000 fea2 	bl	8019220 <_dtoa_r>
 80184dc:	2d47      	cmp	r5, #71	; 0x47
 80184de:	d101      	bne.n	80184e4 <__cvt+0x56>
 80184e0:	07fb      	lsls	r3, r7, #31
 80184e2:	d51e      	bpl.n	8018522 <__cvt+0x94>
 80184e4:	2d46      	cmp	r5, #70	; 0x46
 80184e6:	eb00 0304 	add.w	r3, r0, r4
 80184ea:	d10c      	bne.n	8018506 <__cvt+0x78>
 80184ec:	7802      	ldrb	r2, [r0, #0]
 80184ee:	2a30      	cmp	r2, #48	; 0x30
 80184f0:	d107      	bne.n	8018502 <__cvt+0x74>
 80184f2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80184f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80184fa:	bf1c      	itt	ne
 80184fc:	f1c4 0401 	rsbne	r4, r4, #1
 8018500:	6034      	strne	r4, [r6, #0]
 8018502:	6832      	ldr	r2, [r6, #0]
 8018504:	4413      	add	r3, r2
 8018506:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801850a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801850e:	d007      	beq.n	8018520 <__cvt+0x92>
 8018510:	2130      	movs	r1, #48	; 0x30
 8018512:	9a03      	ldr	r2, [sp, #12]
 8018514:	429a      	cmp	r2, r3
 8018516:	d204      	bcs.n	8018522 <__cvt+0x94>
 8018518:	1c54      	adds	r4, r2, #1
 801851a:	9403      	str	r4, [sp, #12]
 801851c:	7011      	strb	r1, [r2, #0]
 801851e:	e7f8      	b.n	8018512 <__cvt+0x84>
 8018520:	9303      	str	r3, [sp, #12]
 8018522:	9b03      	ldr	r3, [sp, #12]
 8018524:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018526:	1a1b      	subs	r3, r3, r0
 8018528:	6013      	str	r3, [r2, #0]
 801852a:	b005      	add	sp, #20
 801852c:	ecbd 8b02 	vpop	{d8}
 8018530:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018532 <__exponent>:
 8018532:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018534:	2900      	cmp	r1, #0
 8018536:	4604      	mov	r4, r0
 8018538:	bfba      	itte	lt
 801853a:	4249      	neglt	r1, r1
 801853c:	232d      	movlt	r3, #45	; 0x2d
 801853e:	232b      	movge	r3, #43	; 0x2b
 8018540:	2909      	cmp	r1, #9
 8018542:	f804 2b02 	strb.w	r2, [r4], #2
 8018546:	7043      	strb	r3, [r0, #1]
 8018548:	dd20      	ble.n	801858c <__exponent+0x5a>
 801854a:	f10d 0307 	add.w	r3, sp, #7
 801854e:	461f      	mov	r7, r3
 8018550:	260a      	movs	r6, #10
 8018552:	fb91 f5f6 	sdiv	r5, r1, r6
 8018556:	fb06 1115 	mls	r1, r6, r5, r1
 801855a:	3130      	adds	r1, #48	; 0x30
 801855c:	2d09      	cmp	r5, #9
 801855e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018562:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8018566:	4629      	mov	r1, r5
 8018568:	dc09      	bgt.n	801857e <__exponent+0x4c>
 801856a:	3130      	adds	r1, #48	; 0x30
 801856c:	3b02      	subs	r3, #2
 801856e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8018572:	42bb      	cmp	r3, r7
 8018574:	4622      	mov	r2, r4
 8018576:	d304      	bcc.n	8018582 <__exponent+0x50>
 8018578:	1a10      	subs	r0, r2, r0
 801857a:	b003      	add	sp, #12
 801857c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801857e:	4613      	mov	r3, r2
 8018580:	e7e7      	b.n	8018552 <__exponent+0x20>
 8018582:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018586:	f804 2b01 	strb.w	r2, [r4], #1
 801858a:	e7f2      	b.n	8018572 <__exponent+0x40>
 801858c:	2330      	movs	r3, #48	; 0x30
 801858e:	4419      	add	r1, r3
 8018590:	7083      	strb	r3, [r0, #2]
 8018592:	1d02      	adds	r2, r0, #4
 8018594:	70c1      	strb	r1, [r0, #3]
 8018596:	e7ef      	b.n	8018578 <__exponent+0x46>

08018598 <_printf_float>:
 8018598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801859c:	b08d      	sub	sp, #52	; 0x34
 801859e:	460c      	mov	r4, r1
 80185a0:	4616      	mov	r6, r2
 80185a2:	461f      	mov	r7, r3
 80185a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80185a8:	4605      	mov	r5, r0
 80185aa:	f001 fcff 	bl	8019fac <_localeconv_r>
 80185ae:	f8d0 b000 	ldr.w	fp, [r0]
 80185b2:	4658      	mov	r0, fp
 80185b4:	f7e7 fe9e 	bl	80002f4 <strlen>
 80185b8:	2300      	movs	r3, #0
 80185ba:	930a      	str	r3, [sp, #40]	; 0x28
 80185bc:	f8d8 3000 	ldr.w	r3, [r8]
 80185c0:	9005      	str	r0, [sp, #20]
 80185c2:	3307      	adds	r3, #7
 80185c4:	f023 0307 	bic.w	r3, r3, #7
 80185c8:	f103 0108 	add.w	r1, r3, #8
 80185cc:	f894 9018 	ldrb.w	r9, [r4, #24]
 80185d0:	6822      	ldr	r2, [r4, #0]
 80185d2:	f8c8 1000 	str.w	r1, [r8]
 80185d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80185da:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80185de:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8018868 <_printf_float+0x2d0>
 80185e2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80185e6:	eeb0 6bc0 	vabs.f64	d6, d0
 80185ea:	eeb4 6b47 	vcmp.f64	d6, d7
 80185ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80185f2:	dd24      	ble.n	801863e <_printf_float+0xa6>
 80185f4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80185f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80185fc:	d502      	bpl.n	8018604 <_printf_float+0x6c>
 80185fe:	232d      	movs	r3, #45	; 0x2d
 8018600:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018604:	499a      	ldr	r1, [pc, #616]	; (8018870 <_printf_float+0x2d8>)
 8018606:	4b9b      	ldr	r3, [pc, #620]	; (8018874 <_printf_float+0x2dc>)
 8018608:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801860c:	bf8c      	ite	hi
 801860e:	4688      	movhi	r8, r1
 8018610:	4698      	movls	r8, r3
 8018612:	f022 0204 	bic.w	r2, r2, #4
 8018616:	2303      	movs	r3, #3
 8018618:	6123      	str	r3, [r4, #16]
 801861a:	6022      	str	r2, [r4, #0]
 801861c:	f04f 0a00 	mov.w	sl, #0
 8018620:	9700      	str	r7, [sp, #0]
 8018622:	4633      	mov	r3, r6
 8018624:	aa0b      	add	r2, sp, #44	; 0x2c
 8018626:	4621      	mov	r1, r4
 8018628:	4628      	mov	r0, r5
 801862a:	f000 f9e1 	bl	80189f0 <_printf_common>
 801862e:	3001      	adds	r0, #1
 8018630:	f040 8089 	bne.w	8018746 <_printf_float+0x1ae>
 8018634:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018638:	b00d      	add	sp, #52	; 0x34
 801863a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801863e:	eeb4 0b40 	vcmp.f64	d0, d0
 8018642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018646:	d702      	bvc.n	801864e <_printf_float+0xb6>
 8018648:	498b      	ldr	r1, [pc, #556]	; (8018878 <_printf_float+0x2e0>)
 801864a:	4b8c      	ldr	r3, [pc, #560]	; (801887c <_printf_float+0x2e4>)
 801864c:	e7dc      	b.n	8018608 <_printf_float+0x70>
 801864e:	6861      	ldr	r1, [r4, #4]
 8018650:	1c4b      	adds	r3, r1, #1
 8018652:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8018656:	ab0a      	add	r3, sp, #40	; 0x28
 8018658:	a809      	add	r0, sp, #36	; 0x24
 801865a:	d13b      	bne.n	80186d4 <_printf_float+0x13c>
 801865c:	2106      	movs	r1, #6
 801865e:	6061      	str	r1, [r4, #4]
 8018660:	f04f 0c00 	mov.w	ip, #0
 8018664:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8018668:	e9cd 0900 	strd	r0, r9, [sp]
 801866c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8018670:	6022      	str	r2, [r4, #0]
 8018672:	6861      	ldr	r1, [r4, #4]
 8018674:	4628      	mov	r0, r5
 8018676:	f7ff ff0a 	bl	801848e <__cvt>
 801867a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 801867e:	2b47      	cmp	r3, #71	; 0x47
 8018680:	4680      	mov	r8, r0
 8018682:	d109      	bne.n	8018698 <_printf_float+0x100>
 8018684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018686:	1cd8      	adds	r0, r3, #3
 8018688:	db02      	blt.n	8018690 <_printf_float+0xf8>
 801868a:	6862      	ldr	r2, [r4, #4]
 801868c:	4293      	cmp	r3, r2
 801868e:	dd47      	ble.n	8018720 <_printf_float+0x188>
 8018690:	f1a9 0902 	sub.w	r9, r9, #2
 8018694:	fa5f f989 	uxtb.w	r9, r9
 8018698:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801869c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801869e:	d824      	bhi.n	80186ea <_printf_float+0x152>
 80186a0:	3901      	subs	r1, #1
 80186a2:	464a      	mov	r2, r9
 80186a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80186a8:	9109      	str	r1, [sp, #36]	; 0x24
 80186aa:	f7ff ff42 	bl	8018532 <__exponent>
 80186ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80186b0:	1813      	adds	r3, r2, r0
 80186b2:	2a01      	cmp	r2, #1
 80186b4:	4682      	mov	sl, r0
 80186b6:	6123      	str	r3, [r4, #16]
 80186b8:	dc02      	bgt.n	80186c0 <_printf_float+0x128>
 80186ba:	6822      	ldr	r2, [r4, #0]
 80186bc:	07d1      	lsls	r1, r2, #31
 80186be:	d501      	bpl.n	80186c4 <_printf_float+0x12c>
 80186c0:	3301      	adds	r3, #1
 80186c2:	6123      	str	r3, [r4, #16]
 80186c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80186c8:	2b00      	cmp	r3, #0
 80186ca:	d0a9      	beq.n	8018620 <_printf_float+0x88>
 80186cc:	232d      	movs	r3, #45	; 0x2d
 80186ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80186d2:	e7a5      	b.n	8018620 <_printf_float+0x88>
 80186d4:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 80186d8:	f000 8178 	beq.w	80189cc <_printf_float+0x434>
 80186dc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80186e0:	d1be      	bne.n	8018660 <_printf_float+0xc8>
 80186e2:	2900      	cmp	r1, #0
 80186e4:	d1bc      	bne.n	8018660 <_printf_float+0xc8>
 80186e6:	2101      	movs	r1, #1
 80186e8:	e7b9      	b.n	801865e <_printf_float+0xc6>
 80186ea:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80186ee:	d119      	bne.n	8018724 <_printf_float+0x18c>
 80186f0:	2900      	cmp	r1, #0
 80186f2:	6863      	ldr	r3, [r4, #4]
 80186f4:	dd0c      	ble.n	8018710 <_printf_float+0x178>
 80186f6:	6121      	str	r1, [r4, #16]
 80186f8:	b913      	cbnz	r3, 8018700 <_printf_float+0x168>
 80186fa:	6822      	ldr	r2, [r4, #0]
 80186fc:	07d2      	lsls	r2, r2, #31
 80186fe:	d502      	bpl.n	8018706 <_printf_float+0x16e>
 8018700:	3301      	adds	r3, #1
 8018702:	440b      	add	r3, r1
 8018704:	6123      	str	r3, [r4, #16]
 8018706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018708:	65a3      	str	r3, [r4, #88]	; 0x58
 801870a:	f04f 0a00 	mov.w	sl, #0
 801870e:	e7d9      	b.n	80186c4 <_printf_float+0x12c>
 8018710:	b913      	cbnz	r3, 8018718 <_printf_float+0x180>
 8018712:	6822      	ldr	r2, [r4, #0]
 8018714:	07d0      	lsls	r0, r2, #31
 8018716:	d501      	bpl.n	801871c <_printf_float+0x184>
 8018718:	3302      	adds	r3, #2
 801871a:	e7f3      	b.n	8018704 <_printf_float+0x16c>
 801871c:	2301      	movs	r3, #1
 801871e:	e7f1      	b.n	8018704 <_printf_float+0x16c>
 8018720:	f04f 0967 	mov.w	r9, #103	; 0x67
 8018724:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8018728:	4293      	cmp	r3, r2
 801872a:	db05      	blt.n	8018738 <_printf_float+0x1a0>
 801872c:	6822      	ldr	r2, [r4, #0]
 801872e:	6123      	str	r3, [r4, #16]
 8018730:	07d1      	lsls	r1, r2, #31
 8018732:	d5e8      	bpl.n	8018706 <_printf_float+0x16e>
 8018734:	3301      	adds	r3, #1
 8018736:	e7e5      	b.n	8018704 <_printf_float+0x16c>
 8018738:	2b00      	cmp	r3, #0
 801873a:	bfd4      	ite	le
 801873c:	f1c3 0302 	rsble	r3, r3, #2
 8018740:	2301      	movgt	r3, #1
 8018742:	4413      	add	r3, r2
 8018744:	e7de      	b.n	8018704 <_printf_float+0x16c>
 8018746:	6823      	ldr	r3, [r4, #0]
 8018748:	055a      	lsls	r2, r3, #21
 801874a:	d407      	bmi.n	801875c <_printf_float+0x1c4>
 801874c:	6923      	ldr	r3, [r4, #16]
 801874e:	4642      	mov	r2, r8
 8018750:	4631      	mov	r1, r6
 8018752:	4628      	mov	r0, r5
 8018754:	47b8      	blx	r7
 8018756:	3001      	adds	r0, #1
 8018758:	d12a      	bne.n	80187b0 <_printf_float+0x218>
 801875a:	e76b      	b.n	8018634 <_printf_float+0x9c>
 801875c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8018760:	f240 80de 	bls.w	8018920 <_printf_float+0x388>
 8018764:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8018768:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801876c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018770:	d133      	bne.n	80187da <_printf_float+0x242>
 8018772:	2301      	movs	r3, #1
 8018774:	4a42      	ldr	r2, [pc, #264]	; (8018880 <_printf_float+0x2e8>)
 8018776:	4631      	mov	r1, r6
 8018778:	4628      	mov	r0, r5
 801877a:	47b8      	blx	r7
 801877c:	3001      	adds	r0, #1
 801877e:	f43f af59 	beq.w	8018634 <_printf_float+0x9c>
 8018782:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018786:	429a      	cmp	r2, r3
 8018788:	db02      	blt.n	8018790 <_printf_float+0x1f8>
 801878a:	6823      	ldr	r3, [r4, #0]
 801878c:	07d8      	lsls	r0, r3, #31
 801878e:	d50f      	bpl.n	80187b0 <_printf_float+0x218>
 8018790:	9b05      	ldr	r3, [sp, #20]
 8018792:	465a      	mov	r2, fp
 8018794:	4631      	mov	r1, r6
 8018796:	4628      	mov	r0, r5
 8018798:	47b8      	blx	r7
 801879a:	3001      	adds	r0, #1
 801879c:	f43f af4a 	beq.w	8018634 <_printf_float+0x9c>
 80187a0:	f04f 0800 	mov.w	r8, #0
 80187a4:	f104 091a 	add.w	r9, r4, #26
 80187a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80187aa:	3b01      	subs	r3, #1
 80187ac:	4543      	cmp	r3, r8
 80187ae:	dc09      	bgt.n	80187c4 <_printf_float+0x22c>
 80187b0:	6823      	ldr	r3, [r4, #0]
 80187b2:	079b      	lsls	r3, r3, #30
 80187b4:	f100 8105 	bmi.w	80189c2 <_printf_float+0x42a>
 80187b8:	68e0      	ldr	r0, [r4, #12]
 80187ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80187bc:	4298      	cmp	r0, r3
 80187be:	bfb8      	it	lt
 80187c0:	4618      	movlt	r0, r3
 80187c2:	e739      	b.n	8018638 <_printf_float+0xa0>
 80187c4:	2301      	movs	r3, #1
 80187c6:	464a      	mov	r2, r9
 80187c8:	4631      	mov	r1, r6
 80187ca:	4628      	mov	r0, r5
 80187cc:	47b8      	blx	r7
 80187ce:	3001      	adds	r0, #1
 80187d0:	f43f af30 	beq.w	8018634 <_printf_float+0x9c>
 80187d4:	f108 0801 	add.w	r8, r8, #1
 80187d8:	e7e6      	b.n	80187a8 <_printf_float+0x210>
 80187da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80187dc:	2b00      	cmp	r3, #0
 80187de:	dc2b      	bgt.n	8018838 <_printf_float+0x2a0>
 80187e0:	2301      	movs	r3, #1
 80187e2:	4a27      	ldr	r2, [pc, #156]	; (8018880 <_printf_float+0x2e8>)
 80187e4:	4631      	mov	r1, r6
 80187e6:	4628      	mov	r0, r5
 80187e8:	47b8      	blx	r7
 80187ea:	3001      	adds	r0, #1
 80187ec:	f43f af22 	beq.w	8018634 <_printf_float+0x9c>
 80187f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80187f2:	b923      	cbnz	r3, 80187fe <_printf_float+0x266>
 80187f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80187f6:	b913      	cbnz	r3, 80187fe <_printf_float+0x266>
 80187f8:	6823      	ldr	r3, [r4, #0]
 80187fa:	07d9      	lsls	r1, r3, #31
 80187fc:	d5d8      	bpl.n	80187b0 <_printf_float+0x218>
 80187fe:	9b05      	ldr	r3, [sp, #20]
 8018800:	465a      	mov	r2, fp
 8018802:	4631      	mov	r1, r6
 8018804:	4628      	mov	r0, r5
 8018806:	47b8      	blx	r7
 8018808:	3001      	adds	r0, #1
 801880a:	f43f af13 	beq.w	8018634 <_printf_float+0x9c>
 801880e:	f04f 0900 	mov.w	r9, #0
 8018812:	f104 0a1a 	add.w	sl, r4, #26
 8018816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018818:	425b      	negs	r3, r3
 801881a:	454b      	cmp	r3, r9
 801881c:	dc01      	bgt.n	8018822 <_printf_float+0x28a>
 801881e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018820:	e795      	b.n	801874e <_printf_float+0x1b6>
 8018822:	2301      	movs	r3, #1
 8018824:	4652      	mov	r2, sl
 8018826:	4631      	mov	r1, r6
 8018828:	4628      	mov	r0, r5
 801882a:	47b8      	blx	r7
 801882c:	3001      	adds	r0, #1
 801882e:	f43f af01 	beq.w	8018634 <_printf_float+0x9c>
 8018832:	f109 0901 	add.w	r9, r9, #1
 8018836:	e7ee      	b.n	8018816 <_printf_float+0x27e>
 8018838:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801883a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801883c:	429a      	cmp	r2, r3
 801883e:	bfa8      	it	ge
 8018840:	461a      	movge	r2, r3
 8018842:	2a00      	cmp	r2, #0
 8018844:	4691      	mov	r9, r2
 8018846:	dd07      	ble.n	8018858 <_printf_float+0x2c0>
 8018848:	4613      	mov	r3, r2
 801884a:	4631      	mov	r1, r6
 801884c:	4642      	mov	r2, r8
 801884e:	4628      	mov	r0, r5
 8018850:	47b8      	blx	r7
 8018852:	3001      	adds	r0, #1
 8018854:	f43f aeee 	beq.w	8018634 <_printf_float+0x9c>
 8018858:	f104 031a 	add.w	r3, r4, #26
 801885c:	f04f 0a00 	mov.w	sl, #0
 8018860:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018864:	9307      	str	r3, [sp, #28]
 8018866:	e017      	b.n	8018898 <_printf_float+0x300>
 8018868:	ffffffff 	.word	0xffffffff
 801886c:	7fefffff 	.word	0x7fefffff
 8018870:	0801dfb6 	.word	0x0801dfb6
 8018874:	0801dfb2 	.word	0x0801dfb2
 8018878:	0801dfbe 	.word	0x0801dfbe
 801887c:	0801dfba 	.word	0x0801dfba
 8018880:	0801dfc2 	.word	0x0801dfc2
 8018884:	2301      	movs	r3, #1
 8018886:	9a07      	ldr	r2, [sp, #28]
 8018888:	4631      	mov	r1, r6
 801888a:	4628      	mov	r0, r5
 801888c:	47b8      	blx	r7
 801888e:	3001      	adds	r0, #1
 8018890:	f43f aed0 	beq.w	8018634 <_printf_float+0x9c>
 8018894:	f10a 0a01 	add.w	sl, sl, #1
 8018898:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801889a:	9306      	str	r3, [sp, #24]
 801889c:	eba3 0309 	sub.w	r3, r3, r9
 80188a0:	4553      	cmp	r3, sl
 80188a2:	dcef      	bgt.n	8018884 <_printf_float+0x2ec>
 80188a4:	9b06      	ldr	r3, [sp, #24]
 80188a6:	4498      	add	r8, r3
 80188a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80188ac:	429a      	cmp	r2, r3
 80188ae:	db15      	blt.n	80188dc <_printf_float+0x344>
 80188b0:	6823      	ldr	r3, [r4, #0]
 80188b2:	07da      	lsls	r2, r3, #31
 80188b4:	d412      	bmi.n	80188dc <_printf_float+0x344>
 80188b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80188b8:	9a06      	ldr	r2, [sp, #24]
 80188ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80188bc:	1a9a      	subs	r2, r3, r2
 80188be:	eba3 0a01 	sub.w	sl, r3, r1
 80188c2:	4592      	cmp	sl, r2
 80188c4:	bfa8      	it	ge
 80188c6:	4692      	movge	sl, r2
 80188c8:	f1ba 0f00 	cmp.w	sl, #0
 80188cc:	dc0e      	bgt.n	80188ec <_printf_float+0x354>
 80188ce:	f04f 0800 	mov.w	r8, #0
 80188d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80188d6:	f104 091a 	add.w	r9, r4, #26
 80188da:	e019      	b.n	8018910 <_printf_float+0x378>
 80188dc:	9b05      	ldr	r3, [sp, #20]
 80188de:	465a      	mov	r2, fp
 80188e0:	4631      	mov	r1, r6
 80188e2:	4628      	mov	r0, r5
 80188e4:	47b8      	blx	r7
 80188e6:	3001      	adds	r0, #1
 80188e8:	d1e5      	bne.n	80188b6 <_printf_float+0x31e>
 80188ea:	e6a3      	b.n	8018634 <_printf_float+0x9c>
 80188ec:	4653      	mov	r3, sl
 80188ee:	4642      	mov	r2, r8
 80188f0:	4631      	mov	r1, r6
 80188f2:	4628      	mov	r0, r5
 80188f4:	47b8      	blx	r7
 80188f6:	3001      	adds	r0, #1
 80188f8:	d1e9      	bne.n	80188ce <_printf_float+0x336>
 80188fa:	e69b      	b.n	8018634 <_printf_float+0x9c>
 80188fc:	2301      	movs	r3, #1
 80188fe:	464a      	mov	r2, r9
 8018900:	4631      	mov	r1, r6
 8018902:	4628      	mov	r0, r5
 8018904:	47b8      	blx	r7
 8018906:	3001      	adds	r0, #1
 8018908:	f43f ae94 	beq.w	8018634 <_printf_float+0x9c>
 801890c:	f108 0801 	add.w	r8, r8, #1
 8018910:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018914:	1a9b      	subs	r3, r3, r2
 8018916:	eba3 030a 	sub.w	r3, r3, sl
 801891a:	4543      	cmp	r3, r8
 801891c:	dcee      	bgt.n	80188fc <_printf_float+0x364>
 801891e:	e747      	b.n	80187b0 <_printf_float+0x218>
 8018920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018922:	2a01      	cmp	r2, #1
 8018924:	dc01      	bgt.n	801892a <_printf_float+0x392>
 8018926:	07db      	lsls	r3, r3, #31
 8018928:	d539      	bpl.n	801899e <_printf_float+0x406>
 801892a:	2301      	movs	r3, #1
 801892c:	4642      	mov	r2, r8
 801892e:	4631      	mov	r1, r6
 8018930:	4628      	mov	r0, r5
 8018932:	47b8      	blx	r7
 8018934:	3001      	adds	r0, #1
 8018936:	f43f ae7d 	beq.w	8018634 <_printf_float+0x9c>
 801893a:	9b05      	ldr	r3, [sp, #20]
 801893c:	465a      	mov	r2, fp
 801893e:	4631      	mov	r1, r6
 8018940:	4628      	mov	r0, r5
 8018942:	47b8      	blx	r7
 8018944:	3001      	adds	r0, #1
 8018946:	f108 0801 	add.w	r8, r8, #1
 801894a:	f43f ae73 	beq.w	8018634 <_printf_float+0x9c>
 801894e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8018952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018954:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801895c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8018960:	d018      	beq.n	8018994 <_printf_float+0x3fc>
 8018962:	4642      	mov	r2, r8
 8018964:	4631      	mov	r1, r6
 8018966:	4628      	mov	r0, r5
 8018968:	47b8      	blx	r7
 801896a:	3001      	adds	r0, #1
 801896c:	d10e      	bne.n	801898c <_printf_float+0x3f4>
 801896e:	e661      	b.n	8018634 <_printf_float+0x9c>
 8018970:	2301      	movs	r3, #1
 8018972:	464a      	mov	r2, r9
 8018974:	4631      	mov	r1, r6
 8018976:	4628      	mov	r0, r5
 8018978:	47b8      	blx	r7
 801897a:	3001      	adds	r0, #1
 801897c:	f43f ae5a 	beq.w	8018634 <_printf_float+0x9c>
 8018980:	f108 0801 	add.w	r8, r8, #1
 8018984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018986:	3b01      	subs	r3, #1
 8018988:	4543      	cmp	r3, r8
 801898a:	dcf1      	bgt.n	8018970 <_printf_float+0x3d8>
 801898c:	4653      	mov	r3, sl
 801898e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8018992:	e6dd      	b.n	8018750 <_printf_float+0x1b8>
 8018994:	f04f 0800 	mov.w	r8, #0
 8018998:	f104 091a 	add.w	r9, r4, #26
 801899c:	e7f2      	b.n	8018984 <_printf_float+0x3ec>
 801899e:	2301      	movs	r3, #1
 80189a0:	e7df      	b.n	8018962 <_printf_float+0x3ca>
 80189a2:	2301      	movs	r3, #1
 80189a4:	464a      	mov	r2, r9
 80189a6:	4631      	mov	r1, r6
 80189a8:	4628      	mov	r0, r5
 80189aa:	47b8      	blx	r7
 80189ac:	3001      	adds	r0, #1
 80189ae:	f43f ae41 	beq.w	8018634 <_printf_float+0x9c>
 80189b2:	f108 0801 	add.w	r8, r8, #1
 80189b6:	68e3      	ldr	r3, [r4, #12]
 80189b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80189ba:	1a9b      	subs	r3, r3, r2
 80189bc:	4543      	cmp	r3, r8
 80189be:	dcf0      	bgt.n	80189a2 <_printf_float+0x40a>
 80189c0:	e6fa      	b.n	80187b8 <_printf_float+0x220>
 80189c2:	f04f 0800 	mov.w	r8, #0
 80189c6:	f104 0919 	add.w	r9, r4, #25
 80189ca:	e7f4      	b.n	80189b6 <_printf_float+0x41e>
 80189cc:	2900      	cmp	r1, #0
 80189ce:	f43f ae8a 	beq.w	80186e6 <_printf_float+0x14e>
 80189d2:	f04f 0c00 	mov.w	ip, #0
 80189d6:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80189da:	e9cd 0900 	strd	r0, r9, [sp]
 80189de:	6022      	str	r2, [r4, #0]
 80189e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80189e4:	4628      	mov	r0, r5
 80189e6:	f7ff fd52 	bl	801848e <__cvt>
 80189ea:	4680      	mov	r8, r0
 80189ec:	e64a      	b.n	8018684 <_printf_float+0xec>
 80189ee:	bf00      	nop

080189f0 <_printf_common>:
 80189f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80189f4:	4691      	mov	r9, r2
 80189f6:	461f      	mov	r7, r3
 80189f8:	688a      	ldr	r2, [r1, #8]
 80189fa:	690b      	ldr	r3, [r1, #16]
 80189fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8018a00:	4293      	cmp	r3, r2
 8018a02:	bfb8      	it	lt
 8018a04:	4613      	movlt	r3, r2
 8018a06:	f8c9 3000 	str.w	r3, [r9]
 8018a0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8018a0e:	4606      	mov	r6, r0
 8018a10:	460c      	mov	r4, r1
 8018a12:	b112      	cbz	r2, 8018a1a <_printf_common+0x2a>
 8018a14:	3301      	adds	r3, #1
 8018a16:	f8c9 3000 	str.w	r3, [r9]
 8018a1a:	6823      	ldr	r3, [r4, #0]
 8018a1c:	0699      	lsls	r1, r3, #26
 8018a1e:	bf42      	ittt	mi
 8018a20:	f8d9 3000 	ldrmi.w	r3, [r9]
 8018a24:	3302      	addmi	r3, #2
 8018a26:	f8c9 3000 	strmi.w	r3, [r9]
 8018a2a:	6825      	ldr	r5, [r4, #0]
 8018a2c:	f015 0506 	ands.w	r5, r5, #6
 8018a30:	d107      	bne.n	8018a42 <_printf_common+0x52>
 8018a32:	f104 0a19 	add.w	sl, r4, #25
 8018a36:	68e3      	ldr	r3, [r4, #12]
 8018a38:	f8d9 2000 	ldr.w	r2, [r9]
 8018a3c:	1a9b      	subs	r3, r3, r2
 8018a3e:	42ab      	cmp	r3, r5
 8018a40:	dc28      	bgt.n	8018a94 <_printf_common+0xa4>
 8018a42:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8018a46:	6822      	ldr	r2, [r4, #0]
 8018a48:	3300      	adds	r3, #0
 8018a4a:	bf18      	it	ne
 8018a4c:	2301      	movne	r3, #1
 8018a4e:	0692      	lsls	r2, r2, #26
 8018a50:	d42d      	bmi.n	8018aae <_printf_common+0xbe>
 8018a52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018a56:	4639      	mov	r1, r7
 8018a58:	4630      	mov	r0, r6
 8018a5a:	47c0      	blx	r8
 8018a5c:	3001      	adds	r0, #1
 8018a5e:	d020      	beq.n	8018aa2 <_printf_common+0xb2>
 8018a60:	6823      	ldr	r3, [r4, #0]
 8018a62:	68e5      	ldr	r5, [r4, #12]
 8018a64:	f8d9 2000 	ldr.w	r2, [r9]
 8018a68:	f003 0306 	and.w	r3, r3, #6
 8018a6c:	2b04      	cmp	r3, #4
 8018a6e:	bf08      	it	eq
 8018a70:	1aad      	subeq	r5, r5, r2
 8018a72:	68a3      	ldr	r3, [r4, #8]
 8018a74:	6922      	ldr	r2, [r4, #16]
 8018a76:	bf0c      	ite	eq
 8018a78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018a7c:	2500      	movne	r5, #0
 8018a7e:	4293      	cmp	r3, r2
 8018a80:	bfc4      	itt	gt
 8018a82:	1a9b      	subgt	r3, r3, r2
 8018a84:	18ed      	addgt	r5, r5, r3
 8018a86:	f04f 0900 	mov.w	r9, #0
 8018a8a:	341a      	adds	r4, #26
 8018a8c:	454d      	cmp	r5, r9
 8018a8e:	d11a      	bne.n	8018ac6 <_printf_common+0xd6>
 8018a90:	2000      	movs	r0, #0
 8018a92:	e008      	b.n	8018aa6 <_printf_common+0xb6>
 8018a94:	2301      	movs	r3, #1
 8018a96:	4652      	mov	r2, sl
 8018a98:	4639      	mov	r1, r7
 8018a9a:	4630      	mov	r0, r6
 8018a9c:	47c0      	blx	r8
 8018a9e:	3001      	adds	r0, #1
 8018aa0:	d103      	bne.n	8018aaa <_printf_common+0xba>
 8018aa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018aaa:	3501      	adds	r5, #1
 8018aac:	e7c3      	b.n	8018a36 <_printf_common+0x46>
 8018aae:	18e1      	adds	r1, r4, r3
 8018ab0:	1c5a      	adds	r2, r3, #1
 8018ab2:	2030      	movs	r0, #48	; 0x30
 8018ab4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8018ab8:	4422      	add	r2, r4
 8018aba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018abe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8018ac2:	3302      	adds	r3, #2
 8018ac4:	e7c5      	b.n	8018a52 <_printf_common+0x62>
 8018ac6:	2301      	movs	r3, #1
 8018ac8:	4622      	mov	r2, r4
 8018aca:	4639      	mov	r1, r7
 8018acc:	4630      	mov	r0, r6
 8018ace:	47c0      	blx	r8
 8018ad0:	3001      	adds	r0, #1
 8018ad2:	d0e6      	beq.n	8018aa2 <_printf_common+0xb2>
 8018ad4:	f109 0901 	add.w	r9, r9, #1
 8018ad8:	e7d8      	b.n	8018a8c <_printf_common+0x9c>
	...

08018adc <_printf_i>:
 8018adc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018ae0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8018ae4:	460c      	mov	r4, r1
 8018ae6:	7e09      	ldrb	r1, [r1, #24]
 8018ae8:	b085      	sub	sp, #20
 8018aea:	296e      	cmp	r1, #110	; 0x6e
 8018aec:	4617      	mov	r7, r2
 8018aee:	4606      	mov	r6, r0
 8018af0:	4698      	mov	r8, r3
 8018af2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018af4:	f000 80b3 	beq.w	8018c5e <_printf_i+0x182>
 8018af8:	d822      	bhi.n	8018b40 <_printf_i+0x64>
 8018afa:	2963      	cmp	r1, #99	; 0x63
 8018afc:	d036      	beq.n	8018b6c <_printf_i+0x90>
 8018afe:	d80a      	bhi.n	8018b16 <_printf_i+0x3a>
 8018b00:	2900      	cmp	r1, #0
 8018b02:	f000 80b9 	beq.w	8018c78 <_printf_i+0x19c>
 8018b06:	2958      	cmp	r1, #88	; 0x58
 8018b08:	f000 8083 	beq.w	8018c12 <_printf_i+0x136>
 8018b0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018b10:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8018b14:	e032      	b.n	8018b7c <_printf_i+0xa0>
 8018b16:	2964      	cmp	r1, #100	; 0x64
 8018b18:	d001      	beq.n	8018b1e <_printf_i+0x42>
 8018b1a:	2969      	cmp	r1, #105	; 0x69
 8018b1c:	d1f6      	bne.n	8018b0c <_printf_i+0x30>
 8018b1e:	6820      	ldr	r0, [r4, #0]
 8018b20:	6813      	ldr	r3, [r2, #0]
 8018b22:	0605      	lsls	r5, r0, #24
 8018b24:	f103 0104 	add.w	r1, r3, #4
 8018b28:	d52a      	bpl.n	8018b80 <_printf_i+0xa4>
 8018b2a:	681b      	ldr	r3, [r3, #0]
 8018b2c:	6011      	str	r1, [r2, #0]
 8018b2e:	2b00      	cmp	r3, #0
 8018b30:	da03      	bge.n	8018b3a <_printf_i+0x5e>
 8018b32:	222d      	movs	r2, #45	; 0x2d
 8018b34:	425b      	negs	r3, r3
 8018b36:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8018b3a:	486f      	ldr	r0, [pc, #444]	; (8018cf8 <_printf_i+0x21c>)
 8018b3c:	220a      	movs	r2, #10
 8018b3e:	e039      	b.n	8018bb4 <_printf_i+0xd8>
 8018b40:	2973      	cmp	r1, #115	; 0x73
 8018b42:	f000 809d 	beq.w	8018c80 <_printf_i+0x1a4>
 8018b46:	d808      	bhi.n	8018b5a <_printf_i+0x7e>
 8018b48:	296f      	cmp	r1, #111	; 0x6f
 8018b4a:	d020      	beq.n	8018b8e <_printf_i+0xb2>
 8018b4c:	2970      	cmp	r1, #112	; 0x70
 8018b4e:	d1dd      	bne.n	8018b0c <_printf_i+0x30>
 8018b50:	6823      	ldr	r3, [r4, #0]
 8018b52:	f043 0320 	orr.w	r3, r3, #32
 8018b56:	6023      	str	r3, [r4, #0]
 8018b58:	e003      	b.n	8018b62 <_printf_i+0x86>
 8018b5a:	2975      	cmp	r1, #117	; 0x75
 8018b5c:	d017      	beq.n	8018b8e <_printf_i+0xb2>
 8018b5e:	2978      	cmp	r1, #120	; 0x78
 8018b60:	d1d4      	bne.n	8018b0c <_printf_i+0x30>
 8018b62:	2378      	movs	r3, #120	; 0x78
 8018b64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8018b68:	4864      	ldr	r0, [pc, #400]	; (8018cfc <_printf_i+0x220>)
 8018b6a:	e055      	b.n	8018c18 <_printf_i+0x13c>
 8018b6c:	6813      	ldr	r3, [r2, #0]
 8018b6e:	1d19      	adds	r1, r3, #4
 8018b70:	681b      	ldr	r3, [r3, #0]
 8018b72:	6011      	str	r1, [r2, #0]
 8018b74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018b78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018b7c:	2301      	movs	r3, #1
 8018b7e:	e08c      	b.n	8018c9a <_printf_i+0x1be>
 8018b80:	681b      	ldr	r3, [r3, #0]
 8018b82:	6011      	str	r1, [r2, #0]
 8018b84:	f010 0f40 	tst.w	r0, #64	; 0x40
 8018b88:	bf18      	it	ne
 8018b8a:	b21b      	sxthne	r3, r3
 8018b8c:	e7cf      	b.n	8018b2e <_printf_i+0x52>
 8018b8e:	6813      	ldr	r3, [r2, #0]
 8018b90:	6825      	ldr	r5, [r4, #0]
 8018b92:	1d18      	adds	r0, r3, #4
 8018b94:	6010      	str	r0, [r2, #0]
 8018b96:	0628      	lsls	r0, r5, #24
 8018b98:	d501      	bpl.n	8018b9e <_printf_i+0xc2>
 8018b9a:	681b      	ldr	r3, [r3, #0]
 8018b9c:	e002      	b.n	8018ba4 <_printf_i+0xc8>
 8018b9e:	0668      	lsls	r0, r5, #25
 8018ba0:	d5fb      	bpl.n	8018b9a <_printf_i+0xbe>
 8018ba2:	881b      	ldrh	r3, [r3, #0]
 8018ba4:	4854      	ldr	r0, [pc, #336]	; (8018cf8 <_printf_i+0x21c>)
 8018ba6:	296f      	cmp	r1, #111	; 0x6f
 8018ba8:	bf14      	ite	ne
 8018baa:	220a      	movne	r2, #10
 8018bac:	2208      	moveq	r2, #8
 8018bae:	2100      	movs	r1, #0
 8018bb0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8018bb4:	6865      	ldr	r5, [r4, #4]
 8018bb6:	60a5      	str	r5, [r4, #8]
 8018bb8:	2d00      	cmp	r5, #0
 8018bba:	f2c0 8095 	blt.w	8018ce8 <_printf_i+0x20c>
 8018bbe:	6821      	ldr	r1, [r4, #0]
 8018bc0:	f021 0104 	bic.w	r1, r1, #4
 8018bc4:	6021      	str	r1, [r4, #0]
 8018bc6:	2b00      	cmp	r3, #0
 8018bc8:	d13d      	bne.n	8018c46 <_printf_i+0x16a>
 8018bca:	2d00      	cmp	r5, #0
 8018bcc:	f040 808e 	bne.w	8018cec <_printf_i+0x210>
 8018bd0:	4665      	mov	r5, ip
 8018bd2:	2a08      	cmp	r2, #8
 8018bd4:	d10b      	bne.n	8018bee <_printf_i+0x112>
 8018bd6:	6823      	ldr	r3, [r4, #0]
 8018bd8:	07db      	lsls	r3, r3, #31
 8018bda:	d508      	bpl.n	8018bee <_printf_i+0x112>
 8018bdc:	6923      	ldr	r3, [r4, #16]
 8018bde:	6862      	ldr	r2, [r4, #4]
 8018be0:	429a      	cmp	r2, r3
 8018be2:	bfde      	ittt	le
 8018be4:	2330      	movle	r3, #48	; 0x30
 8018be6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8018bea:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8018bee:	ebac 0305 	sub.w	r3, ip, r5
 8018bf2:	6123      	str	r3, [r4, #16]
 8018bf4:	f8cd 8000 	str.w	r8, [sp]
 8018bf8:	463b      	mov	r3, r7
 8018bfa:	aa03      	add	r2, sp, #12
 8018bfc:	4621      	mov	r1, r4
 8018bfe:	4630      	mov	r0, r6
 8018c00:	f7ff fef6 	bl	80189f0 <_printf_common>
 8018c04:	3001      	adds	r0, #1
 8018c06:	d14d      	bne.n	8018ca4 <_printf_i+0x1c8>
 8018c08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018c0c:	b005      	add	sp, #20
 8018c0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018c12:	4839      	ldr	r0, [pc, #228]	; (8018cf8 <_printf_i+0x21c>)
 8018c14:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8018c18:	6813      	ldr	r3, [r2, #0]
 8018c1a:	6821      	ldr	r1, [r4, #0]
 8018c1c:	1d1d      	adds	r5, r3, #4
 8018c1e:	681b      	ldr	r3, [r3, #0]
 8018c20:	6015      	str	r5, [r2, #0]
 8018c22:	060a      	lsls	r2, r1, #24
 8018c24:	d50b      	bpl.n	8018c3e <_printf_i+0x162>
 8018c26:	07ca      	lsls	r2, r1, #31
 8018c28:	bf44      	itt	mi
 8018c2a:	f041 0120 	orrmi.w	r1, r1, #32
 8018c2e:	6021      	strmi	r1, [r4, #0]
 8018c30:	b91b      	cbnz	r3, 8018c3a <_printf_i+0x15e>
 8018c32:	6822      	ldr	r2, [r4, #0]
 8018c34:	f022 0220 	bic.w	r2, r2, #32
 8018c38:	6022      	str	r2, [r4, #0]
 8018c3a:	2210      	movs	r2, #16
 8018c3c:	e7b7      	b.n	8018bae <_printf_i+0xd2>
 8018c3e:	064d      	lsls	r5, r1, #25
 8018c40:	bf48      	it	mi
 8018c42:	b29b      	uxthmi	r3, r3
 8018c44:	e7ef      	b.n	8018c26 <_printf_i+0x14a>
 8018c46:	4665      	mov	r5, ip
 8018c48:	fbb3 f1f2 	udiv	r1, r3, r2
 8018c4c:	fb02 3311 	mls	r3, r2, r1, r3
 8018c50:	5cc3      	ldrb	r3, [r0, r3]
 8018c52:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8018c56:	460b      	mov	r3, r1
 8018c58:	2900      	cmp	r1, #0
 8018c5a:	d1f5      	bne.n	8018c48 <_printf_i+0x16c>
 8018c5c:	e7b9      	b.n	8018bd2 <_printf_i+0xf6>
 8018c5e:	6813      	ldr	r3, [r2, #0]
 8018c60:	6825      	ldr	r5, [r4, #0]
 8018c62:	6961      	ldr	r1, [r4, #20]
 8018c64:	1d18      	adds	r0, r3, #4
 8018c66:	6010      	str	r0, [r2, #0]
 8018c68:	0628      	lsls	r0, r5, #24
 8018c6a:	681b      	ldr	r3, [r3, #0]
 8018c6c:	d501      	bpl.n	8018c72 <_printf_i+0x196>
 8018c6e:	6019      	str	r1, [r3, #0]
 8018c70:	e002      	b.n	8018c78 <_printf_i+0x19c>
 8018c72:	066a      	lsls	r2, r5, #25
 8018c74:	d5fb      	bpl.n	8018c6e <_printf_i+0x192>
 8018c76:	8019      	strh	r1, [r3, #0]
 8018c78:	2300      	movs	r3, #0
 8018c7a:	6123      	str	r3, [r4, #16]
 8018c7c:	4665      	mov	r5, ip
 8018c7e:	e7b9      	b.n	8018bf4 <_printf_i+0x118>
 8018c80:	6813      	ldr	r3, [r2, #0]
 8018c82:	1d19      	adds	r1, r3, #4
 8018c84:	6011      	str	r1, [r2, #0]
 8018c86:	681d      	ldr	r5, [r3, #0]
 8018c88:	6862      	ldr	r2, [r4, #4]
 8018c8a:	2100      	movs	r1, #0
 8018c8c:	4628      	mov	r0, r5
 8018c8e:	f7e7 fb3f 	bl	8000310 <memchr>
 8018c92:	b108      	cbz	r0, 8018c98 <_printf_i+0x1bc>
 8018c94:	1b40      	subs	r0, r0, r5
 8018c96:	6060      	str	r0, [r4, #4]
 8018c98:	6863      	ldr	r3, [r4, #4]
 8018c9a:	6123      	str	r3, [r4, #16]
 8018c9c:	2300      	movs	r3, #0
 8018c9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018ca2:	e7a7      	b.n	8018bf4 <_printf_i+0x118>
 8018ca4:	6923      	ldr	r3, [r4, #16]
 8018ca6:	462a      	mov	r2, r5
 8018ca8:	4639      	mov	r1, r7
 8018caa:	4630      	mov	r0, r6
 8018cac:	47c0      	blx	r8
 8018cae:	3001      	adds	r0, #1
 8018cb0:	d0aa      	beq.n	8018c08 <_printf_i+0x12c>
 8018cb2:	6823      	ldr	r3, [r4, #0]
 8018cb4:	079b      	lsls	r3, r3, #30
 8018cb6:	d413      	bmi.n	8018ce0 <_printf_i+0x204>
 8018cb8:	68e0      	ldr	r0, [r4, #12]
 8018cba:	9b03      	ldr	r3, [sp, #12]
 8018cbc:	4298      	cmp	r0, r3
 8018cbe:	bfb8      	it	lt
 8018cc0:	4618      	movlt	r0, r3
 8018cc2:	e7a3      	b.n	8018c0c <_printf_i+0x130>
 8018cc4:	2301      	movs	r3, #1
 8018cc6:	464a      	mov	r2, r9
 8018cc8:	4639      	mov	r1, r7
 8018cca:	4630      	mov	r0, r6
 8018ccc:	47c0      	blx	r8
 8018cce:	3001      	adds	r0, #1
 8018cd0:	d09a      	beq.n	8018c08 <_printf_i+0x12c>
 8018cd2:	3501      	adds	r5, #1
 8018cd4:	68e3      	ldr	r3, [r4, #12]
 8018cd6:	9a03      	ldr	r2, [sp, #12]
 8018cd8:	1a9b      	subs	r3, r3, r2
 8018cda:	42ab      	cmp	r3, r5
 8018cdc:	dcf2      	bgt.n	8018cc4 <_printf_i+0x1e8>
 8018cde:	e7eb      	b.n	8018cb8 <_printf_i+0x1dc>
 8018ce0:	2500      	movs	r5, #0
 8018ce2:	f104 0919 	add.w	r9, r4, #25
 8018ce6:	e7f5      	b.n	8018cd4 <_printf_i+0x1f8>
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	d1ac      	bne.n	8018c46 <_printf_i+0x16a>
 8018cec:	7803      	ldrb	r3, [r0, #0]
 8018cee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018cf2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018cf6:	e76c      	b.n	8018bd2 <_printf_i+0xf6>
 8018cf8:	0801dfc4 	.word	0x0801dfc4
 8018cfc:	0801dfd5 	.word	0x0801dfd5

08018d00 <iprintf>:
 8018d00:	b40f      	push	{r0, r1, r2, r3}
 8018d02:	4b0a      	ldr	r3, [pc, #40]	; (8018d2c <iprintf+0x2c>)
 8018d04:	b513      	push	{r0, r1, r4, lr}
 8018d06:	681c      	ldr	r4, [r3, #0]
 8018d08:	b124      	cbz	r4, 8018d14 <iprintf+0x14>
 8018d0a:	69a3      	ldr	r3, [r4, #24]
 8018d0c:	b913      	cbnz	r3, 8018d14 <iprintf+0x14>
 8018d0e:	4620      	mov	r0, r4
 8018d10:	f001 f8c2 	bl	8019e98 <__sinit>
 8018d14:	ab05      	add	r3, sp, #20
 8018d16:	9a04      	ldr	r2, [sp, #16]
 8018d18:	68a1      	ldr	r1, [r4, #8]
 8018d1a:	9301      	str	r3, [sp, #4]
 8018d1c:	4620      	mov	r0, r4
 8018d1e:	f001 fecd 	bl	801aabc <_vfiprintf_r>
 8018d22:	b002      	add	sp, #8
 8018d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018d28:	b004      	add	sp, #16
 8018d2a:	4770      	bx	lr
 8018d2c:	24000038 	.word	0x24000038

08018d30 <rand>:
 8018d30:	b538      	push	{r3, r4, r5, lr}
 8018d32:	4b13      	ldr	r3, [pc, #76]	; (8018d80 <rand+0x50>)
 8018d34:	681c      	ldr	r4, [r3, #0]
 8018d36:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018d38:	b97b      	cbnz	r3, 8018d5a <rand+0x2a>
 8018d3a:	2018      	movs	r0, #24
 8018d3c:	f001 f9a8 	bl	801a090 <malloc>
 8018d40:	4a10      	ldr	r2, [pc, #64]	; (8018d84 <rand+0x54>)
 8018d42:	4b11      	ldr	r3, [pc, #68]	; (8018d88 <rand+0x58>)
 8018d44:	63a0      	str	r0, [r4, #56]	; 0x38
 8018d46:	e9c0 2300 	strd	r2, r3, [r0]
 8018d4a:	4b10      	ldr	r3, [pc, #64]	; (8018d8c <rand+0x5c>)
 8018d4c:	6083      	str	r3, [r0, #8]
 8018d4e:	230b      	movs	r3, #11
 8018d50:	8183      	strh	r3, [r0, #12]
 8018d52:	2201      	movs	r2, #1
 8018d54:	2300      	movs	r3, #0
 8018d56:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8018d5a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018d5c:	480c      	ldr	r0, [pc, #48]	; (8018d90 <rand+0x60>)
 8018d5e:	690a      	ldr	r2, [r1, #16]
 8018d60:	694b      	ldr	r3, [r1, #20]
 8018d62:	4c0c      	ldr	r4, [pc, #48]	; (8018d94 <rand+0x64>)
 8018d64:	4350      	muls	r0, r2
 8018d66:	fb04 0003 	mla	r0, r4, r3, r0
 8018d6a:	fba2 2304 	umull	r2, r3, r2, r4
 8018d6e:	4403      	add	r3, r0
 8018d70:	1c54      	adds	r4, r2, #1
 8018d72:	f143 0500 	adc.w	r5, r3, #0
 8018d76:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8018d7a:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8018d7e:	bd38      	pop	{r3, r4, r5, pc}
 8018d80:	24000038 	.word	0x24000038
 8018d84:	abcd330e 	.word	0xabcd330e
 8018d88:	e66d1234 	.word	0xe66d1234
 8018d8c:	0005deec 	.word	0x0005deec
 8018d90:	5851f42d 	.word	0x5851f42d
 8018d94:	4c957f2d 	.word	0x4c957f2d

08018d98 <_raise_r>:
 8018d98:	291f      	cmp	r1, #31
 8018d9a:	b538      	push	{r3, r4, r5, lr}
 8018d9c:	4604      	mov	r4, r0
 8018d9e:	460d      	mov	r5, r1
 8018da0:	d904      	bls.n	8018dac <_raise_r+0x14>
 8018da2:	2316      	movs	r3, #22
 8018da4:	6003      	str	r3, [r0, #0]
 8018da6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018daa:	bd38      	pop	{r3, r4, r5, pc}
 8018dac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8018dae:	b112      	cbz	r2, 8018db6 <_raise_r+0x1e>
 8018db0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018db4:	b94b      	cbnz	r3, 8018dca <_raise_r+0x32>
 8018db6:	4620      	mov	r0, r4
 8018db8:	f000 f830 	bl	8018e1c <_getpid_r>
 8018dbc:	462a      	mov	r2, r5
 8018dbe:	4601      	mov	r1, r0
 8018dc0:	4620      	mov	r0, r4
 8018dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018dc6:	f000 b817 	b.w	8018df8 <_kill_r>
 8018dca:	2b01      	cmp	r3, #1
 8018dcc:	d00a      	beq.n	8018de4 <_raise_r+0x4c>
 8018dce:	1c59      	adds	r1, r3, #1
 8018dd0:	d103      	bne.n	8018dda <_raise_r+0x42>
 8018dd2:	2316      	movs	r3, #22
 8018dd4:	6003      	str	r3, [r0, #0]
 8018dd6:	2001      	movs	r0, #1
 8018dd8:	e7e7      	b.n	8018daa <_raise_r+0x12>
 8018dda:	2400      	movs	r4, #0
 8018ddc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8018de0:	4628      	mov	r0, r5
 8018de2:	4798      	blx	r3
 8018de4:	2000      	movs	r0, #0
 8018de6:	e7e0      	b.n	8018daa <_raise_r+0x12>

08018de8 <raise>:
 8018de8:	4b02      	ldr	r3, [pc, #8]	; (8018df4 <raise+0xc>)
 8018dea:	4601      	mov	r1, r0
 8018dec:	6818      	ldr	r0, [r3, #0]
 8018dee:	f7ff bfd3 	b.w	8018d98 <_raise_r>
 8018df2:	bf00      	nop
 8018df4:	24000038 	.word	0x24000038

08018df8 <_kill_r>:
 8018df8:	b538      	push	{r3, r4, r5, lr}
 8018dfa:	4c07      	ldr	r4, [pc, #28]	; (8018e18 <_kill_r+0x20>)
 8018dfc:	2300      	movs	r3, #0
 8018dfe:	4605      	mov	r5, r0
 8018e00:	4608      	mov	r0, r1
 8018e02:	4611      	mov	r1, r2
 8018e04:	6023      	str	r3, [r4, #0]
 8018e06:	f7e8 f97b 	bl	8001100 <_kill>
 8018e0a:	1c43      	adds	r3, r0, #1
 8018e0c:	d102      	bne.n	8018e14 <_kill_r+0x1c>
 8018e0e:	6823      	ldr	r3, [r4, #0]
 8018e10:	b103      	cbz	r3, 8018e14 <_kill_r+0x1c>
 8018e12:	602b      	str	r3, [r5, #0]
 8018e14:	bd38      	pop	{r3, r4, r5, pc}
 8018e16:	bf00      	nop
 8018e18:	24008554 	.word	0x24008554

08018e1c <_getpid_r>:
 8018e1c:	f7e8 b968 	b.w	80010f0 <_getpid>

08018e20 <siprintf>:
 8018e20:	b40e      	push	{r1, r2, r3}
 8018e22:	b500      	push	{lr}
 8018e24:	b09c      	sub	sp, #112	; 0x70
 8018e26:	ab1d      	add	r3, sp, #116	; 0x74
 8018e28:	9002      	str	r0, [sp, #8]
 8018e2a:	9006      	str	r0, [sp, #24]
 8018e2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018e30:	4809      	ldr	r0, [pc, #36]	; (8018e58 <siprintf+0x38>)
 8018e32:	9107      	str	r1, [sp, #28]
 8018e34:	9104      	str	r1, [sp, #16]
 8018e36:	4909      	ldr	r1, [pc, #36]	; (8018e5c <siprintf+0x3c>)
 8018e38:	f853 2b04 	ldr.w	r2, [r3], #4
 8018e3c:	9105      	str	r1, [sp, #20]
 8018e3e:	6800      	ldr	r0, [r0, #0]
 8018e40:	9301      	str	r3, [sp, #4]
 8018e42:	a902      	add	r1, sp, #8
 8018e44:	f001 fd18 	bl	801a878 <_svfiprintf_r>
 8018e48:	9b02      	ldr	r3, [sp, #8]
 8018e4a:	2200      	movs	r2, #0
 8018e4c:	701a      	strb	r2, [r3, #0]
 8018e4e:	b01c      	add	sp, #112	; 0x70
 8018e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8018e54:	b003      	add	sp, #12
 8018e56:	4770      	bx	lr
 8018e58:	24000038 	.word	0x24000038
 8018e5c:	ffff0208 	.word	0xffff0208

08018e60 <_vsiprintf_r>:
 8018e60:	b500      	push	{lr}
 8018e62:	b09b      	sub	sp, #108	; 0x6c
 8018e64:	9100      	str	r1, [sp, #0]
 8018e66:	9104      	str	r1, [sp, #16]
 8018e68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018e6c:	9105      	str	r1, [sp, #20]
 8018e6e:	9102      	str	r1, [sp, #8]
 8018e70:	4905      	ldr	r1, [pc, #20]	; (8018e88 <_vsiprintf_r+0x28>)
 8018e72:	9103      	str	r1, [sp, #12]
 8018e74:	4669      	mov	r1, sp
 8018e76:	f001 fcff 	bl	801a878 <_svfiprintf_r>
 8018e7a:	9b00      	ldr	r3, [sp, #0]
 8018e7c:	2200      	movs	r2, #0
 8018e7e:	701a      	strb	r2, [r3, #0]
 8018e80:	b01b      	add	sp, #108	; 0x6c
 8018e82:	f85d fb04 	ldr.w	pc, [sp], #4
 8018e86:	bf00      	nop
 8018e88:	ffff0208 	.word	0xffff0208

08018e8c <vsiprintf>:
 8018e8c:	4613      	mov	r3, r2
 8018e8e:	460a      	mov	r2, r1
 8018e90:	4601      	mov	r1, r0
 8018e92:	4802      	ldr	r0, [pc, #8]	; (8018e9c <vsiprintf+0x10>)
 8018e94:	6800      	ldr	r0, [r0, #0]
 8018e96:	f7ff bfe3 	b.w	8018e60 <_vsiprintf_r>
 8018e9a:	bf00      	nop
 8018e9c:	24000038 	.word	0x24000038

08018ea0 <__swbuf_r>:
 8018ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ea2:	460e      	mov	r6, r1
 8018ea4:	4614      	mov	r4, r2
 8018ea6:	4605      	mov	r5, r0
 8018ea8:	b118      	cbz	r0, 8018eb2 <__swbuf_r+0x12>
 8018eaa:	6983      	ldr	r3, [r0, #24]
 8018eac:	b90b      	cbnz	r3, 8018eb2 <__swbuf_r+0x12>
 8018eae:	f000 fff3 	bl	8019e98 <__sinit>
 8018eb2:	4b21      	ldr	r3, [pc, #132]	; (8018f38 <__swbuf_r+0x98>)
 8018eb4:	429c      	cmp	r4, r3
 8018eb6:	d12a      	bne.n	8018f0e <__swbuf_r+0x6e>
 8018eb8:	686c      	ldr	r4, [r5, #4]
 8018eba:	69a3      	ldr	r3, [r4, #24]
 8018ebc:	60a3      	str	r3, [r4, #8]
 8018ebe:	89a3      	ldrh	r3, [r4, #12]
 8018ec0:	071a      	lsls	r2, r3, #28
 8018ec2:	d52e      	bpl.n	8018f22 <__swbuf_r+0x82>
 8018ec4:	6923      	ldr	r3, [r4, #16]
 8018ec6:	b363      	cbz	r3, 8018f22 <__swbuf_r+0x82>
 8018ec8:	6923      	ldr	r3, [r4, #16]
 8018eca:	6820      	ldr	r0, [r4, #0]
 8018ecc:	1ac0      	subs	r0, r0, r3
 8018ece:	6963      	ldr	r3, [r4, #20]
 8018ed0:	b2f6      	uxtb	r6, r6
 8018ed2:	4283      	cmp	r3, r0
 8018ed4:	4637      	mov	r7, r6
 8018ed6:	dc04      	bgt.n	8018ee2 <__swbuf_r+0x42>
 8018ed8:	4621      	mov	r1, r4
 8018eda:	4628      	mov	r0, r5
 8018edc:	f000 ff72 	bl	8019dc4 <_fflush_r>
 8018ee0:	bb28      	cbnz	r0, 8018f2e <__swbuf_r+0x8e>
 8018ee2:	68a3      	ldr	r3, [r4, #8]
 8018ee4:	3b01      	subs	r3, #1
 8018ee6:	60a3      	str	r3, [r4, #8]
 8018ee8:	6823      	ldr	r3, [r4, #0]
 8018eea:	1c5a      	adds	r2, r3, #1
 8018eec:	6022      	str	r2, [r4, #0]
 8018eee:	701e      	strb	r6, [r3, #0]
 8018ef0:	6963      	ldr	r3, [r4, #20]
 8018ef2:	3001      	adds	r0, #1
 8018ef4:	4283      	cmp	r3, r0
 8018ef6:	d004      	beq.n	8018f02 <__swbuf_r+0x62>
 8018ef8:	89a3      	ldrh	r3, [r4, #12]
 8018efa:	07db      	lsls	r3, r3, #31
 8018efc:	d519      	bpl.n	8018f32 <__swbuf_r+0x92>
 8018efe:	2e0a      	cmp	r6, #10
 8018f00:	d117      	bne.n	8018f32 <__swbuf_r+0x92>
 8018f02:	4621      	mov	r1, r4
 8018f04:	4628      	mov	r0, r5
 8018f06:	f000 ff5d 	bl	8019dc4 <_fflush_r>
 8018f0a:	b190      	cbz	r0, 8018f32 <__swbuf_r+0x92>
 8018f0c:	e00f      	b.n	8018f2e <__swbuf_r+0x8e>
 8018f0e:	4b0b      	ldr	r3, [pc, #44]	; (8018f3c <__swbuf_r+0x9c>)
 8018f10:	429c      	cmp	r4, r3
 8018f12:	d101      	bne.n	8018f18 <__swbuf_r+0x78>
 8018f14:	68ac      	ldr	r4, [r5, #8]
 8018f16:	e7d0      	b.n	8018eba <__swbuf_r+0x1a>
 8018f18:	4b09      	ldr	r3, [pc, #36]	; (8018f40 <__swbuf_r+0xa0>)
 8018f1a:	429c      	cmp	r4, r3
 8018f1c:	bf08      	it	eq
 8018f1e:	68ec      	ldreq	r4, [r5, #12]
 8018f20:	e7cb      	b.n	8018eba <__swbuf_r+0x1a>
 8018f22:	4621      	mov	r1, r4
 8018f24:	4628      	mov	r0, r5
 8018f26:	f000 f81b 	bl	8018f60 <__swsetup_r>
 8018f2a:	2800      	cmp	r0, #0
 8018f2c:	d0cc      	beq.n	8018ec8 <__swbuf_r+0x28>
 8018f2e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8018f32:	4638      	mov	r0, r7
 8018f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f36:	bf00      	nop
 8018f38:	0801e114 	.word	0x0801e114
 8018f3c:	0801e134 	.word	0x0801e134
 8018f40:	0801e0f4 	.word	0x0801e0f4

08018f44 <__ascii_wctomb>:
 8018f44:	b149      	cbz	r1, 8018f5a <__ascii_wctomb+0x16>
 8018f46:	2aff      	cmp	r2, #255	; 0xff
 8018f48:	bf85      	ittet	hi
 8018f4a:	238a      	movhi	r3, #138	; 0x8a
 8018f4c:	6003      	strhi	r3, [r0, #0]
 8018f4e:	700a      	strbls	r2, [r1, #0]
 8018f50:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8018f54:	bf98      	it	ls
 8018f56:	2001      	movls	r0, #1
 8018f58:	4770      	bx	lr
 8018f5a:	4608      	mov	r0, r1
 8018f5c:	4770      	bx	lr
	...

08018f60 <__swsetup_r>:
 8018f60:	4b32      	ldr	r3, [pc, #200]	; (801902c <__swsetup_r+0xcc>)
 8018f62:	b570      	push	{r4, r5, r6, lr}
 8018f64:	681d      	ldr	r5, [r3, #0]
 8018f66:	4606      	mov	r6, r0
 8018f68:	460c      	mov	r4, r1
 8018f6a:	b125      	cbz	r5, 8018f76 <__swsetup_r+0x16>
 8018f6c:	69ab      	ldr	r3, [r5, #24]
 8018f6e:	b913      	cbnz	r3, 8018f76 <__swsetup_r+0x16>
 8018f70:	4628      	mov	r0, r5
 8018f72:	f000 ff91 	bl	8019e98 <__sinit>
 8018f76:	4b2e      	ldr	r3, [pc, #184]	; (8019030 <__swsetup_r+0xd0>)
 8018f78:	429c      	cmp	r4, r3
 8018f7a:	d10f      	bne.n	8018f9c <__swsetup_r+0x3c>
 8018f7c:	686c      	ldr	r4, [r5, #4]
 8018f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018f82:	b29a      	uxth	r2, r3
 8018f84:	0715      	lsls	r5, r2, #28
 8018f86:	d42c      	bmi.n	8018fe2 <__swsetup_r+0x82>
 8018f88:	06d0      	lsls	r0, r2, #27
 8018f8a:	d411      	bmi.n	8018fb0 <__swsetup_r+0x50>
 8018f8c:	2209      	movs	r2, #9
 8018f8e:	6032      	str	r2, [r6, #0]
 8018f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018f94:	81a3      	strh	r3, [r4, #12]
 8018f96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018f9a:	e03e      	b.n	801901a <__swsetup_r+0xba>
 8018f9c:	4b25      	ldr	r3, [pc, #148]	; (8019034 <__swsetup_r+0xd4>)
 8018f9e:	429c      	cmp	r4, r3
 8018fa0:	d101      	bne.n	8018fa6 <__swsetup_r+0x46>
 8018fa2:	68ac      	ldr	r4, [r5, #8]
 8018fa4:	e7eb      	b.n	8018f7e <__swsetup_r+0x1e>
 8018fa6:	4b24      	ldr	r3, [pc, #144]	; (8019038 <__swsetup_r+0xd8>)
 8018fa8:	429c      	cmp	r4, r3
 8018faa:	bf08      	it	eq
 8018fac:	68ec      	ldreq	r4, [r5, #12]
 8018fae:	e7e6      	b.n	8018f7e <__swsetup_r+0x1e>
 8018fb0:	0751      	lsls	r1, r2, #29
 8018fb2:	d512      	bpl.n	8018fda <__swsetup_r+0x7a>
 8018fb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018fb6:	b141      	cbz	r1, 8018fca <__swsetup_r+0x6a>
 8018fb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018fbc:	4299      	cmp	r1, r3
 8018fbe:	d002      	beq.n	8018fc6 <__swsetup_r+0x66>
 8018fc0:	4630      	mov	r0, r6
 8018fc2:	f001 fb57 	bl	801a674 <_free_r>
 8018fc6:	2300      	movs	r3, #0
 8018fc8:	6363      	str	r3, [r4, #52]	; 0x34
 8018fca:	89a3      	ldrh	r3, [r4, #12]
 8018fcc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018fd0:	81a3      	strh	r3, [r4, #12]
 8018fd2:	2300      	movs	r3, #0
 8018fd4:	6063      	str	r3, [r4, #4]
 8018fd6:	6923      	ldr	r3, [r4, #16]
 8018fd8:	6023      	str	r3, [r4, #0]
 8018fda:	89a3      	ldrh	r3, [r4, #12]
 8018fdc:	f043 0308 	orr.w	r3, r3, #8
 8018fe0:	81a3      	strh	r3, [r4, #12]
 8018fe2:	6923      	ldr	r3, [r4, #16]
 8018fe4:	b94b      	cbnz	r3, 8018ffa <__swsetup_r+0x9a>
 8018fe6:	89a3      	ldrh	r3, [r4, #12]
 8018fe8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018fec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018ff0:	d003      	beq.n	8018ffa <__swsetup_r+0x9a>
 8018ff2:	4621      	mov	r1, r4
 8018ff4:	4630      	mov	r0, r6
 8018ff6:	f001 f80b 	bl	801a010 <__smakebuf_r>
 8018ffa:	89a2      	ldrh	r2, [r4, #12]
 8018ffc:	f012 0301 	ands.w	r3, r2, #1
 8019000:	d00c      	beq.n	801901c <__swsetup_r+0xbc>
 8019002:	2300      	movs	r3, #0
 8019004:	60a3      	str	r3, [r4, #8]
 8019006:	6963      	ldr	r3, [r4, #20]
 8019008:	425b      	negs	r3, r3
 801900a:	61a3      	str	r3, [r4, #24]
 801900c:	6923      	ldr	r3, [r4, #16]
 801900e:	b953      	cbnz	r3, 8019026 <__swsetup_r+0xc6>
 8019010:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019014:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8019018:	d1ba      	bne.n	8018f90 <__swsetup_r+0x30>
 801901a:	bd70      	pop	{r4, r5, r6, pc}
 801901c:	0792      	lsls	r2, r2, #30
 801901e:	bf58      	it	pl
 8019020:	6963      	ldrpl	r3, [r4, #20]
 8019022:	60a3      	str	r3, [r4, #8]
 8019024:	e7f2      	b.n	801900c <__swsetup_r+0xac>
 8019026:	2000      	movs	r0, #0
 8019028:	e7f7      	b.n	801901a <__swsetup_r+0xba>
 801902a:	bf00      	nop
 801902c:	24000038 	.word	0x24000038
 8019030:	0801e114 	.word	0x0801e114
 8019034:	0801e134 	.word	0x0801e134
 8019038:	0801e0f4 	.word	0x0801e0f4

0801903c <__register_exitproc>:
 801903c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019040:	4d2c      	ldr	r5, [pc, #176]	; (80190f4 <__register_exitproc+0xb8>)
 8019042:	682c      	ldr	r4, [r5, #0]
 8019044:	4607      	mov	r7, r0
 8019046:	460e      	mov	r6, r1
 8019048:	4691      	mov	r9, r2
 801904a:	4698      	mov	r8, r3
 801904c:	b934      	cbnz	r4, 801905c <__register_exitproc+0x20>
 801904e:	4b2a      	ldr	r3, [pc, #168]	; (80190f8 <__register_exitproc+0xbc>)
 8019050:	4c2a      	ldr	r4, [pc, #168]	; (80190fc <__register_exitproc+0xc0>)
 8019052:	602c      	str	r4, [r5, #0]
 8019054:	b113      	cbz	r3, 801905c <__register_exitproc+0x20>
 8019056:	681b      	ldr	r3, [r3, #0]
 8019058:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 801905c:	6863      	ldr	r3, [r4, #4]
 801905e:	2b1f      	cmp	r3, #31
 8019060:	dd3d      	ble.n	80190de <__register_exitproc+0xa2>
 8019062:	4b27      	ldr	r3, [pc, #156]	; (8019100 <__register_exitproc+0xc4>)
 8019064:	b91b      	cbnz	r3, 801906e <__register_exitproc+0x32>
 8019066:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801906a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801906e:	208c      	movs	r0, #140	; 0x8c
 8019070:	f001 f80e 	bl	801a090 <malloc>
 8019074:	4604      	mov	r4, r0
 8019076:	2800      	cmp	r0, #0
 8019078:	d0f5      	beq.n	8019066 <__register_exitproc+0x2a>
 801907a:	2300      	movs	r3, #0
 801907c:	682a      	ldr	r2, [r5, #0]
 801907e:	6002      	str	r2, [r0, #0]
 8019080:	6043      	str	r3, [r0, #4]
 8019082:	6028      	str	r0, [r5, #0]
 8019084:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 8019088:	b30f      	cbz	r7, 80190ce <__register_exitproc+0x92>
 801908a:	f44f 7084 	mov.w	r0, #264	; 0x108
 801908e:	f000 ffff 	bl	801a090 <malloc>
 8019092:	2800      	cmp	r0, #0
 8019094:	d0e7      	beq.n	8019066 <__register_exitproc+0x2a>
 8019096:	2300      	movs	r3, #0
 8019098:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 801909c:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 80190a0:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 80190a4:	6862      	ldr	r2, [r4, #4]
 80190a6:	f840 9022 	str.w	r9, [r0, r2, lsl #2]
 80190aa:	2301      	movs	r3, #1
 80190ac:	4093      	lsls	r3, r2
 80190ae:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80190b2:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 80190b6:	431a      	orrs	r2, r3
 80190b8:	2f02      	cmp	r7, #2
 80190ba:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 80190be:	f8c1 8080 	str.w	r8, [r1, #128]	; 0x80
 80190c2:	bf02      	ittt	eq
 80190c4:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 80190c8:	4313      	orreq	r3, r2
 80190ca:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 80190ce:	6863      	ldr	r3, [r4, #4]
 80190d0:	1c5a      	adds	r2, r3, #1
 80190d2:	3302      	adds	r3, #2
 80190d4:	6062      	str	r2, [r4, #4]
 80190d6:	2000      	movs	r0, #0
 80190d8:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 80190dc:	e7c5      	b.n	801906a <__register_exitproc+0x2e>
 80190de:	2f00      	cmp	r7, #0
 80190e0:	d0f5      	beq.n	80190ce <__register_exitproc+0x92>
 80190e2:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80190e6:	2800      	cmp	r0, #0
 80190e8:	d1dc      	bne.n	80190a4 <__register_exitproc+0x68>
 80190ea:	4b05      	ldr	r3, [pc, #20]	; (8019100 <__register_exitproc+0xc4>)
 80190ec:	2b00      	cmp	r3, #0
 80190ee:	d0ba      	beq.n	8019066 <__register_exitproc+0x2a>
 80190f0:	e7cb      	b.n	801908a <__register_exitproc+0x4e>
 80190f2:	bf00      	nop
 80190f4:	24004c60 	.word	0x24004c60
 80190f8:	00000000 	.word	0x00000000
 80190fc:	24004bd4 	.word	0x24004bd4
 8019100:	0801a091 	.word	0x0801a091

08019104 <quorem>:
 8019104:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019108:	6903      	ldr	r3, [r0, #16]
 801910a:	690c      	ldr	r4, [r1, #16]
 801910c:	42a3      	cmp	r3, r4
 801910e:	4680      	mov	r8, r0
 8019110:	f2c0 8082 	blt.w	8019218 <quorem+0x114>
 8019114:	3c01      	subs	r4, #1
 8019116:	f101 0714 	add.w	r7, r1, #20
 801911a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801911e:	f100 0614 	add.w	r6, r0, #20
 8019122:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8019126:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801912a:	eb06 030c 	add.w	r3, r6, ip
 801912e:	3501      	adds	r5, #1
 8019130:	eb07 090c 	add.w	r9, r7, ip
 8019134:	9301      	str	r3, [sp, #4]
 8019136:	fbb0 f5f5 	udiv	r5, r0, r5
 801913a:	b395      	cbz	r5, 80191a2 <quorem+0x9e>
 801913c:	f04f 0a00 	mov.w	sl, #0
 8019140:	4638      	mov	r0, r7
 8019142:	46b6      	mov	lr, r6
 8019144:	46d3      	mov	fp, sl
 8019146:	f850 2b04 	ldr.w	r2, [r0], #4
 801914a:	b293      	uxth	r3, r2
 801914c:	fb05 a303 	mla	r3, r5, r3, sl
 8019150:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019154:	b29b      	uxth	r3, r3
 8019156:	ebab 0303 	sub.w	r3, fp, r3
 801915a:	0c12      	lsrs	r2, r2, #16
 801915c:	f8de b000 	ldr.w	fp, [lr]
 8019160:	fb05 a202 	mla	r2, r5, r2, sl
 8019164:	fa13 f38b 	uxtah	r3, r3, fp
 8019168:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801916c:	fa1f fb82 	uxth.w	fp, r2
 8019170:	f8de 2000 	ldr.w	r2, [lr]
 8019174:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8019178:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801917c:	b29b      	uxth	r3, r3
 801917e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019182:	4581      	cmp	r9, r0
 8019184:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8019188:	f84e 3b04 	str.w	r3, [lr], #4
 801918c:	d2db      	bcs.n	8019146 <quorem+0x42>
 801918e:	f856 300c 	ldr.w	r3, [r6, ip]
 8019192:	b933      	cbnz	r3, 80191a2 <quorem+0x9e>
 8019194:	9b01      	ldr	r3, [sp, #4]
 8019196:	3b04      	subs	r3, #4
 8019198:	429e      	cmp	r6, r3
 801919a:	461a      	mov	r2, r3
 801919c:	d330      	bcc.n	8019200 <quorem+0xfc>
 801919e:	f8c8 4010 	str.w	r4, [r8, #16]
 80191a2:	4640      	mov	r0, r8
 80191a4:	f001 f992 	bl	801a4cc <__mcmp>
 80191a8:	2800      	cmp	r0, #0
 80191aa:	db25      	blt.n	80191f8 <quorem+0xf4>
 80191ac:	3501      	adds	r5, #1
 80191ae:	4630      	mov	r0, r6
 80191b0:	f04f 0c00 	mov.w	ip, #0
 80191b4:	f857 2b04 	ldr.w	r2, [r7], #4
 80191b8:	f8d0 e000 	ldr.w	lr, [r0]
 80191bc:	b293      	uxth	r3, r2
 80191be:	ebac 0303 	sub.w	r3, ip, r3
 80191c2:	0c12      	lsrs	r2, r2, #16
 80191c4:	fa13 f38e 	uxtah	r3, r3, lr
 80191c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80191cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80191d0:	b29b      	uxth	r3, r3
 80191d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80191d6:	45b9      	cmp	r9, r7
 80191d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80191dc:	f840 3b04 	str.w	r3, [r0], #4
 80191e0:	d2e8      	bcs.n	80191b4 <quorem+0xb0>
 80191e2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80191e6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80191ea:	b92a      	cbnz	r2, 80191f8 <quorem+0xf4>
 80191ec:	3b04      	subs	r3, #4
 80191ee:	429e      	cmp	r6, r3
 80191f0:	461a      	mov	r2, r3
 80191f2:	d30b      	bcc.n	801920c <quorem+0x108>
 80191f4:	f8c8 4010 	str.w	r4, [r8, #16]
 80191f8:	4628      	mov	r0, r5
 80191fa:	b003      	add	sp, #12
 80191fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019200:	6812      	ldr	r2, [r2, #0]
 8019202:	3b04      	subs	r3, #4
 8019204:	2a00      	cmp	r2, #0
 8019206:	d1ca      	bne.n	801919e <quorem+0x9a>
 8019208:	3c01      	subs	r4, #1
 801920a:	e7c5      	b.n	8019198 <quorem+0x94>
 801920c:	6812      	ldr	r2, [r2, #0]
 801920e:	3b04      	subs	r3, #4
 8019210:	2a00      	cmp	r2, #0
 8019212:	d1ef      	bne.n	80191f4 <quorem+0xf0>
 8019214:	3c01      	subs	r4, #1
 8019216:	e7ea      	b.n	80191ee <quorem+0xea>
 8019218:	2000      	movs	r0, #0
 801921a:	e7ee      	b.n	80191fa <quorem+0xf6>
 801921c:	0000      	movs	r0, r0
	...

08019220 <_dtoa_r>:
 8019220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019224:	ec57 6b10 	vmov	r6, r7, d0
 8019228:	b095      	sub	sp, #84	; 0x54
 801922a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801922c:	9108      	str	r1, [sp, #32]
 801922e:	4604      	mov	r4, r0
 8019230:	920a      	str	r2, [sp, #40]	; 0x28
 8019232:	9311      	str	r3, [sp, #68]	; 0x44
 8019234:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8019238:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801923c:	b93d      	cbnz	r5, 801924e <_dtoa_r+0x2e>
 801923e:	2010      	movs	r0, #16
 8019240:	f000 ff26 	bl	801a090 <malloc>
 8019244:	6260      	str	r0, [r4, #36]	; 0x24
 8019246:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801924a:	6005      	str	r5, [r0, #0]
 801924c:	60c5      	str	r5, [r0, #12]
 801924e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019250:	6819      	ldr	r1, [r3, #0]
 8019252:	b151      	cbz	r1, 801926a <_dtoa_r+0x4a>
 8019254:	685a      	ldr	r2, [r3, #4]
 8019256:	604a      	str	r2, [r1, #4]
 8019258:	2301      	movs	r3, #1
 801925a:	4093      	lsls	r3, r2
 801925c:	608b      	str	r3, [r1, #8]
 801925e:	4620      	mov	r0, r4
 8019260:	f000 ff52 	bl	801a108 <_Bfree>
 8019264:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019266:	2200      	movs	r2, #0
 8019268:	601a      	str	r2, [r3, #0]
 801926a:	1e3b      	subs	r3, r7, #0
 801926c:	bfb9      	ittee	lt
 801926e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8019272:	9303      	strlt	r3, [sp, #12]
 8019274:	2300      	movge	r3, #0
 8019276:	f8c8 3000 	strge.w	r3, [r8]
 801927a:	9d03      	ldr	r5, [sp, #12]
 801927c:	4bac      	ldr	r3, [pc, #688]	; (8019530 <_dtoa_r+0x310>)
 801927e:	bfbc      	itt	lt
 8019280:	2201      	movlt	r2, #1
 8019282:	f8c8 2000 	strlt.w	r2, [r8]
 8019286:	43ab      	bics	r3, r5
 8019288:	d11b      	bne.n	80192c2 <_dtoa_r+0xa2>
 801928a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801928c:	f242 730f 	movw	r3, #9999	; 0x270f
 8019290:	6013      	str	r3, [r2, #0]
 8019292:	9b02      	ldr	r3, [sp, #8]
 8019294:	b923      	cbnz	r3, 80192a0 <_dtoa_r+0x80>
 8019296:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801929a:	2d00      	cmp	r5, #0
 801929c:	f000 84dd 	beq.w	8019c5a <_dtoa_r+0xa3a>
 80192a0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80192a2:	b953      	cbnz	r3, 80192ba <_dtoa_r+0x9a>
 80192a4:	4ba3      	ldr	r3, [pc, #652]	; (8019534 <_dtoa_r+0x314>)
 80192a6:	e020      	b.n	80192ea <_dtoa_r+0xca>
 80192a8:	4ba3      	ldr	r3, [pc, #652]	; (8019538 <_dtoa_r+0x318>)
 80192aa:	9304      	str	r3, [sp, #16]
 80192ac:	3308      	adds	r3, #8
 80192ae:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80192b0:	6013      	str	r3, [r2, #0]
 80192b2:	9804      	ldr	r0, [sp, #16]
 80192b4:	b015      	add	sp, #84	; 0x54
 80192b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80192ba:	4b9e      	ldr	r3, [pc, #632]	; (8019534 <_dtoa_r+0x314>)
 80192bc:	9304      	str	r3, [sp, #16]
 80192be:	3303      	adds	r3, #3
 80192c0:	e7f5      	b.n	80192ae <_dtoa_r+0x8e>
 80192c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80192c6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80192ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192ce:	ed8d 7b04 	vstr	d7, [sp, #16]
 80192d2:	d10c      	bne.n	80192ee <_dtoa_r+0xce>
 80192d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80192d6:	2301      	movs	r3, #1
 80192d8:	6013      	str	r3, [r2, #0]
 80192da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80192dc:	2b00      	cmp	r3, #0
 80192de:	f000 84b9 	beq.w	8019c54 <_dtoa_r+0xa34>
 80192e2:	4b96      	ldr	r3, [pc, #600]	; (801953c <_dtoa_r+0x31c>)
 80192e4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80192e6:	6013      	str	r3, [r2, #0]
 80192e8:	3b01      	subs	r3, #1
 80192ea:	9304      	str	r3, [sp, #16]
 80192ec:	e7e1      	b.n	80192b2 <_dtoa_r+0x92>
 80192ee:	a913      	add	r1, sp, #76	; 0x4c
 80192f0:	aa12      	add	r2, sp, #72	; 0x48
 80192f2:	ed9d 0b04 	vldr	d0, [sp, #16]
 80192f6:	4620      	mov	r0, r4
 80192f8:	f001 f95f 	bl	801a5ba <__d2b>
 80192fc:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8019300:	9001      	str	r0, [sp, #4]
 8019302:	9912      	ldr	r1, [sp, #72]	; 0x48
 8019304:	2e00      	cmp	r6, #0
 8019306:	d046      	beq.n	8019396 <_dtoa_r+0x176>
 8019308:	9805      	ldr	r0, [sp, #20]
 801930a:	f3c0 0013 	ubfx	r0, r0, #0, #20
 801930e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019312:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8019316:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801931a:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 801931e:	2700      	movs	r7, #0
 8019320:	ee07 aa90 	vmov	s15, sl
 8019324:	ec43 2b16 	vmov	d6, r2, r3
 8019328:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801932c:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8019518 <_dtoa_r+0x2f8>
 8019330:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8019334:	ee36 7b47 	vsub.f64	d7, d6, d7
 8019338:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8019520 <_dtoa_r+0x300>
 801933c:	eea7 6b04 	vfma.f64	d6, d7, d4
 8019340:	eeb0 7b46 	vmov.f64	d7, d6
 8019344:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8019528 <_dtoa_r+0x308>
 8019348:	eea5 7b06 	vfma.f64	d7, d5, d6
 801934c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8019350:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8019354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019358:	ee16 ba90 	vmov	fp, s13
 801935c:	d508      	bpl.n	8019370 <_dtoa_r+0x150>
 801935e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8019362:	eeb4 6b47 	vcmp.f64	d6, d7
 8019366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801936a:	bf18      	it	ne
 801936c:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8019370:	f1bb 0f16 	cmp.w	fp, #22
 8019374:	d834      	bhi.n	80193e0 <_dtoa_r+0x1c0>
 8019376:	4b72      	ldr	r3, [pc, #456]	; (8019540 <_dtoa_r+0x320>)
 8019378:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801937c:	ed93 7b00 	vldr	d7, [r3]
 8019380:	ed9d 6b02 	vldr	d6, [sp, #8]
 8019384:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8019388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801938c:	dd01      	ble.n	8019392 <_dtoa_r+0x172>
 801938e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8019392:	2300      	movs	r3, #0
 8019394:	e025      	b.n	80193e2 <_dtoa_r+0x1c2>
 8019396:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019398:	eb01 0a03 	add.w	sl, r1, r3
 801939c:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 80193a0:	2b20      	cmp	r3, #32
 80193a2:	dd17      	ble.n	80193d4 <_dtoa_r+0x1b4>
 80193a4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80193a8:	9a02      	ldr	r2, [sp, #8]
 80193aa:	409d      	lsls	r5, r3
 80193ac:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 80193b0:	fa22 f303 	lsr.w	r3, r2, r3
 80193b4:	432b      	orrs	r3, r5
 80193b6:	ee07 3a90 	vmov	s15, r3
 80193ba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80193be:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80193c2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80193c6:	9805      	ldr	r0, [sp, #20]
 80193c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80193cc:	2701      	movs	r7, #1
 80193ce:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 80193d2:	e7a5      	b.n	8019320 <_dtoa_r+0x100>
 80193d4:	9a02      	ldr	r2, [sp, #8]
 80193d6:	f1c3 0320 	rsb	r3, r3, #32
 80193da:	fa02 f303 	lsl.w	r3, r2, r3
 80193de:	e7ea      	b.n	80193b6 <_dtoa_r+0x196>
 80193e0:	2301      	movs	r3, #1
 80193e2:	eba1 0a0a 	sub.w	sl, r1, sl
 80193e6:	9310      	str	r3, [sp, #64]	; 0x40
 80193e8:	f1ba 0301 	subs.w	r3, sl, #1
 80193ec:	9307      	str	r3, [sp, #28]
 80193ee:	bf43      	ittte	mi
 80193f0:	2300      	movmi	r3, #0
 80193f2:	f1ca 0a01 	rsbmi	sl, sl, #1
 80193f6:	9307      	strmi	r3, [sp, #28]
 80193f8:	f04f 0a00 	movpl.w	sl, #0
 80193fc:	f1bb 0f00 	cmp.w	fp, #0
 8019400:	db19      	blt.n	8019436 <_dtoa_r+0x216>
 8019402:	9b07      	ldr	r3, [sp, #28]
 8019404:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8019408:	445b      	add	r3, fp
 801940a:	9307      	str	r3, [sp, #28]
 801940c:	f04f 0800 	mov.w	r8, #0
 8019410:	9b08      	ldr	r3, [sp, #32]
 8019412:	2b09      	cmp	r3, #9
 8019414:	d866      	bhi.n	80194e4 <_dtoa_r+0x2c4>
 8019416:	2b05      	cmp	r3, #5
 8019418:	bfc4      	itt	gt
 801941a:	3b04      	subgt	r3, #4
 801941c:	9308      	strgt	r3, [sp, #32]
 801941e:	9b08      	ldr	r3, [sp, #32]
 8019420:	f1a3 0302 	sub.w	r3, r3, #2
 8019424:	bfcc      	ite	gt
 8019426:	2500      	movgt	r5, #0
 8019428:	2501      	movle	r5, #1
 801942a:	2b03      	cmp	r3, #3
 801942c:	d866      	bhi.n	80194fc <_dtoa_r+0x2dc>
 801942e:	e8df f003 	tbb	[pc, r3]
 8019432:	5755      	.short	0x5755
 8019434:	4909      	.short	0x4909
 8019436:	2300      	movs	r3, #0
 8019438:	ebaa 0a0b 	sub.w	sl, sl, fp
 801943c:	f1cb 0800 	rsb	r8, fp, #0
 8019440:	930b      	str	r3, [sp, #44]	; 0x2c
 8019442:	e7e5      	b.n	8019410 <_dtoa_r+0x1f0>
 8019444:	2301      	movs	r3, #1
 8019446:	9309      	str	r3, [sp, #36]	; 0x24
 8019448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801944a:	2b00      	cmp	r3, #0
 801944c:	dd59      	ble.n	8019502 <_dtoa_r+0x2e2>
 801944e:	9306      	str	r3, [sp, #24]
 8019450:	4699      	mov	r9, r3
 8019452:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8019454:	2200      	movs	r2, #0
 8019456:	6072      	str	r2, [r6, #4]
 8019458:	2204      	movs	r2, #4
 801945a:	f102 0014 	add.w	r0, r2, #20
 801945e:	4298      	cmp	r0, r3
 8019460:	6871      	ldr	r1, [r6, #4]
 8019462:	d953      	bls.n	801950c <_dtoa_r+0x2ec>
 8019464:	4620      	mov	r0, r4
 8019466:	f000 fe1b 	bl	801a0a0 <_Balloc>
 801946a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801946c:	6030      	str	r0, [r6, #0]
 801946e:	681b      	ldr	r3, [r3, #0]
 8019470:	9304      	str	r3, [sp, #16]
 8019472:	f1b9 0f0e 	cmp.w	r9, #14
 8019476:	f200 80c2 	bhi.w	80195fe <_dtoa_r+0x3de>
 801947a:	2d00      	cmp	r5, #0
 801947c:	f000 80bf 	beq.w	80195fe <_dtoa_r+0x3de>
 8019480:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019484:	f1bb 0f00 	cmp.w	fp, #0
 8019488:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801948c:	f340 80e6 	ble.w	801965c <_dtoa_r+0x43c>
 8019490:	4a2b      	ldr	r2, [pc, #172]	; (8019540 <_dtoa_r+0x320>)
 8019492:	f00b 030f 	and.w	r3, fp, #15
 8019496:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801949a:	ed93 7b00 	vldr	d7, [r3]
 801949e:	ea4f 132b 	mov.w	r3, fp, asr #4
 80194a2:	06da      	lsls	r2, r3, #27
 80194a4:	f140 80d8 	bpl.w	8019658 <_dtoa_r+0x438>
 80194a8:	4a26      	ldr	r2, [pc, #152]	; (8019544 <_dtoa_r+0x324>)
 80194aa:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 80194ae:	ed92 6b08 	vldr	d6, [r2, #32]
 80194b2:	ee85 6b06 	vdiv.f64	d6, d5, d6
 80194b6:	ed8d 6b02 	vstr	d6, [sp, #8]
 80194ba:	f003 030f 	and.w	r3, r3, #15
 80194be:	2203      	movs	r2, #3
 80194c0:	4920      	ldr	r1, [pc, #128]	; (8019544 <_dtoa_r+0x324>)
 80194c2:	e04a      	b.n	801955a <_dtoa_r+0x33a>
 80194c4:	2301      	movs	r3, #1
 80194c6:	9309      	str	r3, [sp, #36]	; 0x24
 80194c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80194ca:	445b      	add	r3, fp
 80194cc:	f103 0901 	add.w	r9, r3, #1
 80194d0:	9306      	str	r3, [sp, #24]
 80194d2:	464b      	mov	r3, r9
 80194d4:	2b01      	cmp	r3, #1
 80194d6:	bfb8      	it	lt
 80194d8:	2301      	movlt	r3, #1
 80194da:	e7ba      	b.n	8019452 <_dtoa_r+0x232>
 80194dc:	2300      	movs	r3, #0
 80194de:	e7b2      	b.n	8019446 <_dtoa_r+0x226>
 80194e0:	2300      	movs	r3, #0
 80194e2:	e7f0      	b.n	80194c6 <_dtoa_r+0x2a6>
 80194e4:	2501      	movs	r5, #1
 80194e6:	2300      	movs	r3, #0
 80194e8:	e9cd 3508 	strd	r3, r5, [sp, #32]
 80194ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80194f0:	9306      	str	r3, [sp, #24]
 80194f2:	4699      	mov	r9, r3
 80194f4:	2200      	movs	r2, #0
 80194f6:	2312      	movs	r3, #18
 80194f8:	920a      	str	r2, [sp, #40]	; 0x28
 80194fa:	e7aa      	b.n	8019452 <_dtoa_r+0x232>
 80194fc:	2301      	movs	r3, #1
 80194fe:	9309      	str	r3, [sp, #36]	; 0x24
 8019500:	e7f4      	b.n	80194ec <_dtoa_r+0x2cc>
 8019502:	2301      	movs	r3, #1
 8019504:	9306      	str	r3, [sp, #24]
 8019506:	4699      	mov	r9, r3
 8019508:	461a      	mov	r2, r3
 801950a:	e7f5      	b.n	80194f8 <_dtoa_r+0x2d8>
 801950c:	3101      	adds	r1, #1
 801950e:	6071      	str	r1, [r6, #4]
 8019510:	0052      	lsls	r2, r2, #1
 8019512:	e7a2      	b.n	801945a <_dtoa_r+0x23a>
 8019514:	f3af 8000 	nop.w
 8019518:	636f4361 	.word	0x636f4361
 801951c:	3fd287a7 	.word	0x3fd287a7
 8019520:	8b60c8b3 	.word	0x8b60c8b3
 8019524:	3fc68a28 	.word	0x3fc68a28
 8019528:	509f79fb 	.word	0x509f79fb
 801952c:	3fd34413 	.word	0x3fd34413
 8019530:	7ff00000 	.word	0x7ff00000
 8019534:	0801e0f0 	.word	0x0801e0f0
 8019538:	0801e0e7 	.word	0x0801e0e7
 801953c:	0801dfc3 	.word	0x0801dfc3
 8019540:	0801e180 	.word	0x0801e180
 8019544:	0801e158 	.word	0x0801e158
 8019548:	07de      	lsls	r6, r3, #31
 801954a:	d504      	bpl.n	8019556 <_dtoa_r+0x336>
 801954c:	ed91 6b00 	vldr	d6, [r1]
 8019550:	3201      	adds	r2, #1
 8019552:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019556:	105b      	asrs	r3, r3, #1
 8019558:	3108      	adds	r1, #8
 801955a:	2b00      	cmp	r3, #0
 801955c:	d1f4      	bne.n	8019548 <_dtoa_r+0x328>
 801955e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8019562:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8019566:	ed8d 7b02 	vstr	d7, [sp, #8]
 801956a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801956c:	2b00      	cmp	r3, #0
 801956e:	f000 80a7 	beq.w	80196c0 <_dtoa_r+0x4a0>
 8019572:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8019576:	ed9d 7b02 	vldr	d7, [sp, #8]
 801957a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801957e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019582:	f140 809d 	bpl.w	80196c0 <_dtoa_r+0x4a0>
 8019586:	f1b9 0f00 	cmp.w	r9, #0
 801958a:	f000 8099 	beq.w	80196c0 <_dtoa_r+0x4a0>
 801958e:	9b06      	ldr	r3, [sp, #24]
 8019590:	2b00      	cmp	r3, #0
 8019592:	dd30      	ble.n	80195f6 <_dtoa_r+0x3d6>
 8019594:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8019598:	ee27 7b06 	vmul.f64	d7, d7, d6
 801959c:	ed8d 7b02 	vstr	d7, [sp, #8]
 80195a0:	9d06      	ldr	r5, [sp, #24]
 80195a2:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80195a6:	3201      	adds	r2, #1
 80195a8:	ed9d 6b02 	vldr	d6, [sp, #8]
 80195ac:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80195b0:	ee07 2a90 	vmov	s15, r2
 80195b4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80195b8:	eea7 5b06 	vfma.f64	d5, d7, d6
 80195bc:	ed8d 5b02 	vstr	d5, [sp, #8]
 80195c0:	9a03      	ldr	r2, [sp, #12]
 80195c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80195c6:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 80195ca:	2d00      	cmp	r5, #0
 80195cc:	d17b      	bne.n	80196c6 <_dtoa_r+0x4a6>
 80195ce:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80195d2:	ee36 6b47 	vsub.f64	d6, d6, d7
 80195d6:	ec41 0b17 	vmov	d7, r0, r1
 80195da:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80195de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195e2:	f300 8253 	bgt.w	8019a8c <_dtoa_r+0x86c>
 80195e6:	eeb1 7b47 	vneg.f64	d7, d7
 80195ea:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80195ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195f2:	f100 8249 	bmi.w	8019a88 <_dtoa_r+0x868>
 80195f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80195fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80195fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019600:	2b00      	cmp	r3, #0
 8019602:	f2c0 8119 	blt.w	8019838 <_dtoa_r+0x618>
 8019606:	f1bb 0f0e 	cmp.w	fp, #14
 801960a:	f300 8115 	bgt.w	8019838 <_dtoa_r+0x618>
 801960e:	4bc3      	ldr	r3, [pc, #780]	; (801991c <_dtoa_r+0x6fc>)
 8019610:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8019614:	ed93 6b00 	vldr	d6, [r3]
 8019618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801961a:	2b00      	cmp	r3, #0
 801961c:	f280 80ba 	bge.w	8019794 <_dtoa_r+0x574>
 8019620:	f1b9 0f00 	cmp.w	r9, #0
 8019624:	f300 80b6 	bgt.w	8019794 <_dtoa_r+0x574>
 8019628:	f040 822d 	bne.w	8019a86 <_dtoa_r+0x866>
 801962c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8019630:	ee26 6b07 	vmul.f64	d6, d6, d7
 8019634:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019638:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801963c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019640:	464d      	mov	r5, r9
 8019642:	464f      	mov	r7, r9
 8019644:	f280 8204 	bge.w	8019a50 <_dtoa_r+0x830>
 8019648:	9b04      	ldr	r3, [sp, #16]
 801964a:	9a04      	ldr	r2, [sp, #16]
 801964c:	1c5e      	adds	r6, r3, #1
 801964e:	2331      	movs	r3, #49	; 0x31
 8019650:	7013      	strb	r3, [r2, #0]
 8019652:	f10b 0b01 	add.w	fp, fp, #1
 8019656:	e1ff      	b.n	8019a58 <_dtoa_r+0x838>
 8019658:	2202      	movs	r2, #2
 801965a:	e731      	b.n	80194c0 <_dtoa_r+0x2a0>
 801965c:	d02e      	beq.n	80196bc <_dtoa_r+0x49c>
 801965e:	f1cb 0300 	rsb	r3, fp, #0
 8019662:	4aae      	ldr	r2, [pc, #696]	; (801991c <_dtoa_r+0x6fc>)
 8019664:	f003 010f 	and.w	r1, r3, #15
 8019668:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801966c:	ed92 7b00 	vldr	d7, [r2]
 8019670:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8019674:	ee26 7b07 	vmul.f64	d7, d6, d7
 8019678:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801967c:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8019680:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8019684:	49a6      	ldr	r1, [pc, #664]	; (8019920 <_dtoa_r+0x700>)
 8019686:	111b      	asrs	r3, r3, #4
 8019688:	2000      	movs	r0, #0
 801968a:	2202      	movs	r2, #2
 801968c:	b93b      	cbnz	r3, 801969e <_dtoa_r+0x47e>
 801968e:	2800      	cmp	r0, #0
 8019690:	f43f af6b 	beq.w	801956a <_dtoa_r+0x34a>
 8019694:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8019698:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801969c:	e765      	b.n	801956a <_dtoa_r+0x34a>
 801969e:	07dd      	lsls	r5, r3, #31
 80196a0:	d509      	bpl.n	80196b6 <_dtoa_r+0x496>
 80196a2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80196a6:	ed91 7b00 	vldr	d7, [r1]
 80196aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80196ae:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80196b2:	3201      	adds	r2, #1
 80196b4:	2001      	movs	r0, #1
 80196b6:	105b      	asrs	r3, r3, #1
 80196b8:	3108      	adds	r1, #8
 80196ba:	e7e7      	b.n	801968c <_dtoa_r+0x46c>
 80196bc:	2202      	movs	r2, #2
 80196be:	e754      	b.n	801956a <_dtoa_r+0x34a>
 80196c0:	465b      	mov	r3, fp
 80196c2:	464d      	mov	r5, r9
 80196c4:	e770      	b.n	80195a8 <_dtoa_r+0x388>
 80196c6:	4a95      	ldr	r2, [pc, #596]	; (801991c <_dtoa_r+0x6fc>)
 80196c8:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 80196cc:	ed12 4b02 	vldr	d4, [r2, #-8]
 80196d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80196d2:	ec41 0b17 	vmov	d7, r0, r1
 80196d6:	b35a      	cbz	r2, 8019730 <_dtoa_r+0x510>
 80196d8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80196dc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80196e0:	9e04      	ldr	r6, [sp, #16]
 80196e2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80196e6:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80196ea:	ee35 7b47 	vsub.f64	d7, d5, d7
 80196ee:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80196f2:	ee14 2a90 	vmov	r2, s9
 80196f6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80196fa:	3230      	adds	r2, #48	; 0x30
 80196fc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8019700:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019708:	f806 2b01 	strb.w	r2, [r6], #1
 801970c:	d43b      	bmi.n	8019786 <_dtoa_r+0x566>
 801970e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8019712:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8019716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801971a:	d472      	bmi.n	8019802 <_dtoa_r+0x5e2>
 801971c:	9a04      	ldr	r2, [sp, #16]
 801971e:	1ab2      	subs	r2, r6, r2
 8019720:	4295      	cmp	r5, r2
 8019722:	f77f af68 	ble.w	80195f6 <_dtoa_r+0x3d6>
 8019726:	ee27 7b03 	vmul.f64	d7, d7, d3
 801972a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801972e:	e7de      	b.n	80196ee <_dtoa_r+0x4ce>
 8019730:	9a04      	ldr	r2, [sp, #16]
 8019732:	ee24 7b07 	vmul.f64	d7, d4, d7
 8019736:	1956      	adds	r6, r2, r5
 8019738:	4611      	mov	r1, r2
 801973a:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801973e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8019742:	ee14 2a90 	vmov	r2, s9
 8019746:	3230      	adds	r2, #48	; 0x30
 8019748:	f801 2b01 	strb.w	r2, [r1], #1
 801974c:	42b1      	cmp	r1, r6
 801974e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8019752:	ee36 6b45 	vsub.f64	d6, d6, d5
 8019756:	d11a      	bne.n	801978e <_dtoa_r+0x56e>
 8019758:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801975c:	ee37 4b05 	vadd.f64	d4, d7, d5
 8019760:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8019764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019768:	dc4b      	bgt.n	8019802 <_dtoa_r+0x5e2>
 801976a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801976e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019776:	f57f af3e 	bpl.w	80195f6 <_dtoa_r+0x3d6>
 801977a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801977e:	2a30      	cmp	r2, #48	; 0x30
 8019780:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 8019784:	d001      	beq.n	801978a <_dtoa_r+0x56a>
 8019786:	469b      	mov	fp, r3
 8019788:	e02a      	b.n	80197e0 <_dtoa_r+0x5c0>
 801978a:	460e      	mov	r6, r1
 801978c:	e7f5      	b.n	801977a <_dtoa_r+0x55a>
 801978e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8019792:	e7d4      	b.n	801973e <_dtoa_r+0x51e>
 8019794:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019798:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801979c:	9e04      	ldr	r6, [sp, #16]
 801979e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80197a2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80197a6:	ee15 3a10 	vmov	r3, s10
 80197aa:	3330      	adds	r3, #48	; 0x30
 80197ac:	f806 3b01 	strb.w	r3, [r6], #1
 80197b0:	9b04      	ldr	r3, [sp, #16]
 80197b2:	1af3      	subs	r3, r6, r3
 80197b4:	4599      	cmp	r9, r3
 80197b6:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80197ba:	eea3 7b46 	vfms.f64	d7, d3, d6
 80197be:	d133      	bne.n	8019828 <_dtoa_r+0x608>
 80197c0:	ee37 7b07 	vadd.f64	d7, d7, d7
 80197c4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80197c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197cc:	dc18      	bgt.n	8019800 <_dtoa_r+0x5e0>
 80197ce:	eeb4 7b46 	vcmp.f64	d7, d6
 80197d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197d6:	d103      	bne.n	80197e0 <_dtoa_r+0x5c0>
 80197d8:	ee15 3a10 	vmov	r3, s10
 80197dc:	07db      	lsls	r3, r3, #31
 80197de:	d40f      	bmi.n	8019800 <_dtoa_r+0x5e0>
 80197e0:	9901      	ldr	r1, [sp, #4]
 80197e2:	4620      	mov	r0, r4
 80197e4:	f000 fc90 	bl	801a108 <_Bfree>
 80197e8:	2300      	movs	r3, #0
 80197ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80197ec:	7033      	strb	r3, [r6, #0]
 80197ee:	f10b 0301 	add.w	r3, fp, #1
 80197f2:	6013      	str	r3, [r2, #0]
 80197f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80197f6:	2b00      	cmp	r3, #0
 80197f8:	f43f ad5b 	beq.w	80192b2 <_dtoa_r+0x92>
 80197fc:	601e      	str	r6, [r3, #0]
 80197fe:	e558      	b.n	80192b2 <_dtoa_r+0x92>
 8019800:	465b      	mov	r3, fp
 8019802:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8019806:	2939      	cmp	r1, #57	; 0x39
 8019808:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 801980c:	d106      	bne.n	801981c <_dtoa_r+0x5fc>
 801980e:	9904      	ldr	r1, [sp, #16]
 8019810:	4291      	cmp	r1, r2
 8019812:	d107      	bne.n	8019824 <_dtoa_r+0x604>
 8019814:	2230      	movs	r2, #48	; 0x30
 8019816:	700a      	strb	r2, [r1, #0]
 8019818:	3301      	adds	r3, #1
 801981a:	460a      	mov	r2, r1
 801981c:	7811      	ldrb	r1, [r2, #0]
 801981e:	3101      	adds	r1, #1
 8019820:	7011      	strb	r1, [r2, #0]
 8019822:	e7b0      	b.n	8019786 <_dtoa_r+0x566>
 8019824:	4616      	mov	r6, r2
 8019826:	e7ec      	b.n	8019802 <_dtoa_r+0x5e2>
 8019828:	ee27 7b04 	vmul.f64	d7, d7, d4
 801982c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019834:	d1b3      	bne.n	801979e <_dtoa_r+0x57e>
 8019836:	e7d3      	b.n	80197e0 <_dtoa_r+0x5c0>
 8019838:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801983a:	2a00      	cmp	r2, #0
 801983c:	f000 808d 	beq.w	801995a <_dtoa_r+0x73a>
 8019840:	9a08      	ldr	r2, [sp, #32]
 8019842:	2a01      	cmp	r2, #1
 8019844:	dc72      	bgt.n	801992c <_dtoa_r+0x70c>
 8019846:	2f00      	cmp	r7, #0
 8019848:	d06c      	beq.n	8019924 <_dtoa_r+0x704>
 801984a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801984e:	4645      	mov	r5, r8
 8019850:	4656      	mov	r6, sl
 8019852:	9a07      	ldr	r2, [sp, #28]
 8019854:	2101      	movs	r1, #1
 8019856:	441a      	add	r2, r3
 8019858:	4620      	mov	r0, r4
 801985a:	449a      	add	sl, r3
 801985c:	9207      	str	r2, [sp, #28]
 801985e:	f000 fcf3 	bl	801a248 <__i2b>
 8019862:	4607      	mov	r7, r0
 8019864:	2e00      	cmp	r6, #0
 8019866:	dd0b      	ble.n	8019880 <_dtoa_r+0x660>
 8019868:	9b07      	ldr	r3, [sp, #28]
 801986a:	2b00      	cmp	r3, #0
 801986c:	dd08      	ble.n	8019880 <_dtoa_r+0x660>
 801986e:	42b3      	cmp	r3, r6
 8019870:	9a07      	ldr	r2, [sp, #28]
 8019872:	bfa8      	it	ge
 8019874:	4633      	movge	r3, r6
 8019876:	ebaa 0a03 	sub.w	sl, sl, r3
 801987a:	1af6      	subs	r6, r6, r3
 801987c:	1ad3      	subs	r3, r2, r3
 801987e:	9307      	str	r3, [sp, #28]
 8019880:	f1b8 0f00 	cmp.w	r8, #0
 8019884:	d01d      	beq.n	80198c2 <_dtoa_r+0x6a2>
 8019886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019888:	2b00      	cmp	r3, #0
 801988a:	d06a      	beq.n	8019962 <_dtoa_r+0x742>
 801988c:	b18d      	cbz	r5, 80198b2 <_dtoa_r+0x692>
 801988e:	4639      	mov	r1, r7
 8019890:	462a      	mov	r2, r5
 8019892:	4620      	mov	r0, r4
 8019894:	f000 fd78 	bl	801a388 <__pow5mult>
 8019898:	9a01      	ldr	r2, [sp, #4]
 801989a:	4601      	mov	r1, r0
 801989c:	4607      	mov	r7, r0
 801989e:	4620      	mov	r0, r4
 80198a0:	f000 fcdb 	bl	801a25a <__multiply>
 80198a4:	9901      	ldr	r1, [sp, #4]
 80198a6:	900c      	str	r0, [sp, #48]	; 0x30
 80198a8:	4620      	mov	r0, r4
 80198aa:	f000 fc2d 	bl	801a108 <_Bfree>
 80198ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80198b0:	9301      	str	r3, [sp, #4]
 80198b2:	ebb8 0205 	subs.w	r2, r8, r5
 80198b6:	d004      	beq.n	80198c2 <_dtoa_r+0x6a2>
 80198b8:	9901      	ldr	r1, [sp, #4]
 80198ba:	4620      	mov	r0, r4
 80198bc:	f000 fd64 	bl	801a388 <__pow5mult>
 80198c0:	9001      	str	r0, [sp, #4]
 80198c2:	2101      	movs	r1, #1
 80198c4:	4620      	mov	r0, r4
 80198c6:	f000 fcbf 	bl	801a248 <__i2b>
 80198ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80198cc:	4605      	mov	r5, r0
 80198ce:	2b00      	cmp	r3, #0
 80198d0:	f000 81ca 	beq.w	8019c68 <_dtoa_r+0xa48>
 80198d4:	461a      	mov	r2, r3
 80198d6:	4601      	mov	r1, r0
 80198d8:	4620      	mov	r0, r4
 80198da:	f000 fd55 	bl	801a388 <__pow5mult>
 80198de:	9b08      	ldr	r3, [sp, #32]
 80198e0:	2b01      	cmp	r3, #1
 80198e2:	4605      	mov	r5, r0
 80198e4:	dc44      	bgt.n	8019970 <_dtoa_r+0x750>
 80198e6:	9b02      	ldr	r3, [sp, #8]
 80198e8:	2b00      	cmp	r3, #0
 80198ea:	d13c      	bne.n	8019966 <_dtoa_r+0x746>
 80198ec:	9b03      	ldr	r3, [sp, #12]
 80198ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80198f2:	2b00      	cmp	r3, #0
 80198f4:	d137      	bne.n	8019966 <_dtoa_r+0x746>
 80198f6:	9b03      	ldr	r3, [sp, #12]
 80198f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80198fc:	0d1b      	lsrs	r3, r3, #20
 80198fe:	051b      	lsls	r3, r3, #20
 8019900:	2b00      	cmp	r3, #0
 8019902:	d033      	beq.n	801996c <_dtoa_r+0x74c>
 8019904:	9b07      	ldr	r3, [sp, #28]
 8019906:	3301      	adds	r3, #1
 8019908:	f10a 0a01 	add.w	sl, sl, #1
 801990c:	9307      	str	r3, [sp, #28]
 801990e:	f04f 0801 	mov.w	r8, #1
 8019912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019914:	bb73      	cbnz	r3, 8019974 <_dtoa_r+0x754>
 8019916:	2001      	movs	r0, #1
 8019918:	e034      	b.n	8019984 <_dtoa_r+0x764>
 801991a:	bf00      	nop
 801991c:	0801e180 	.word	0x0801e180
 8019920:	0801e158 	.word	0x0801e158
 8019924:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8019926:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801992a:	e790      	b.n	801984e <_dtoa_r+0x62e>
 801992c:	f109 35ff 	add.w	r5, r9, #4294967295	; 0xffffffff
 8019930:	45a8      	cmp	r8, r5
 8019932:	bfbf      	itttt	lt
 8019934:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8019936:	eba5 0808 	sublt.w	r8, r5, r8
 801993a:	4443      	addlt	r3, r8
 801993c:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801993e:	bfb6      	itet	lt
 8019940:	46a8      	movlt	r8, r5
 8019942:	eba8 0505 	subge.w	r5, r8, r5
 8019946:	2500      	movlt	r5, #0
 8019948:	f1b9 0f00 	cmp.w	r9, #0
 801994c:	bfb9      	ittee	lt
 801994e:	ebaa 0609 	sublt.w	r6, sl, r9
 8019952:	2300      	movlt	r3, #0
 8019954:	4656      	movge	r6, sl
 8019956:	464b      	movge	r3, r9
 8019958:	e77b      	b.n	8019852 <_dtoa_r+0x632>
 801995a:	4645      	mov	r5, r8
 801995c:	4656      	mov	r6, sl
 801995e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8019960:	e780      	b.n	8019864 <_dtoa_r+0x644>
 8019962:	4642      	mov	r2, r8
 8019964:	e7a8      	b.n	80198b8 <_dtoa_r+0x698>
 8019966:	f04f 0800 	mov.w	r8, #0
 801996a:	e7d2      	b.n	8019912 <_dtoa_r+0x6f2>
 801996c:	4698      	mov	r8, r3
 801996e:	e7d0      	b.n	8019912 <_dtoa_r+0x6f2>
 8019970:	f04f 0800 	mov.w	r8, #0
 8019974:	692b      	ldr	r3, [r5, #16]
 8019976:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801997a:	6918      	ldr	r0, [r3, #16]
 801997c:	f000 fc16 	bl	801a1ac <__hi0bits>
 8019980:	f1c0 0020 	rsb	r0, r0, #32
 8019984:	9b07      	ldr	r3, [sp, #28]
 8019986:	4418      	add	r0, r3
 8019988:	f010 001f 	ands.w	r0, r0, #31
 801998c:	d047      	beq.n	8019a1e <_dtoa_r+0x7fe>
 801998e:	f1c0 0320 	rsb	r3, r0, #32
 8019992:	2b04      	cmp	r3, #4
 8019994:	dd3b      	ble.n	8019a0e <_dtoa_r+0x7ee>
 8019996:	9b07      	ldr	r3, [sp, #28]
 8019998:	f1c0 001c 	rsb	r0, r0, #28
 801999c:	4482      	add	sl, r0
 801999e:	4406      	add	r6, r0
 80199a0:	4403      	add	r3, r0
 80199a2:	9307      	str	r3, [sp, #28]
 80199a4:	f1ba 0f00 	cmp.w	sl, #0
 80199a8:	dd05      	ble.n	80199b6 <_dtoa_r+0x796>
 80199aa:	4652      	mov	r2, sl
 80199ac:	9901      	ldr	r1, [sp, #4]
 80199ae:	4620      	mov	r0, r4
 80199b0:	f000 fd38 	bl	801a424 <__lshift>
 80199b4:	9001      	str	r0, [sp, #4]
 80199b6:	9b07      	ldr	r3, [sp, #28]
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	dd05      	ble.n	80199c8 <_dtoa_r+0x7a8>
 80199bc:	4629      	mov	r1, r5
 80199be:	461a      	mov	r2, r3
 80199c0:	4620      	mov	r0, r4
 80199c2:	f000 fd2f 	bl	801a424 <__lshift>
 80199c6:	4605      	mov	r5, r0
 80199c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80199ca:	b353      	cbz	r3, 8019a22 <_dtoa_r+0x802>
 80199cc:	4629      	mov	r1, r5
 80199ce:	9801      	ldr	r0, [sp, #4]
 80199d0:	f000 fd7c 	bl	801a4cc <__mcmp>
 80199d4:	2800      	cmp	r0, #0
 80199d6:	da24      	bge.n	8019a22 <_dtoa_r+0x802>
 80199d8:	2300      	movs	r3, #0
 80199da:	220a      	movs	r2, #10
 80199dc:	9901      	ldr	r1, [sp, #4]
 80199de:	4620      	mov	r0, r4
 80199e0:	f000 fba9 	bl	801a136 <__multadd>
 80199e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80199e6:	9001      	str	r0, [sp, #4]
 80199e8:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	f000 8142 	beq.w	8019c76 <_dtoa_r+0xa56>
 80199f2:	2300      	movs	r3, #0
 80199f4:	4639      	mov	r1, r7
 80199f6:	220a      	movs	r2, #10
 80199f8:	4620      	mov	r0, r4
 80199fa:	f000 fb9c 	bl	801a136 <__multadd>
 80199fe:	9b06      	ldr	r3, [sp, #24]
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	4607      	mov	r7, r0
 8019a04:	dc4b      	bgt.n	8019a9e <_dtoa_r+0x87e>
 8019a06:	9b08      	ldr	r3, [sp, #32]
 8019a08:	2b02      	cmp	r3, #2
 8019a0a:	dd48      	ble.n	8019a9e <_dtoa_r+0x87e>
 8019a0c:	e011      	b.n	8019a32 <_dtoa_r+0x812>
 8019a0e:	d0c9      	beq.n	80199a4 <_dtoa_r+0x784>
 8019a10:	9a07      	ldr	r2, [sp, #28]
 8019a12:	331c      	adds	r3, #28
 8019a14:	441a      	add	r2, r3
 8019a16:	449a      	add	sl, r3
 8019a18:	441e      	add	r6, r3
 8019a1a:	4613      	mov	r3, r2
 8019a1c:	e7c1      	b.n	80199a2 <_dtoa_r+0x782>
 8019a1e:	4603      	mov	r3, r0
 8019a20:	e7f6      	b.n	8019a10 <_dtoa_r+0x7f0>
 8019a22:	f1b9 0f00 	cmp.w	r9, #0
 8019a26:	dc34      	bgt.n	8019a92 <_dtoa_r+0x872>
 8019a28:	9b08      	ldr	r3, [sp, #32]
 8019a2a:	2b02      	cmp	r3, #2
 8019a2c:	dd31      	ble.n	8019a92 <_dtoa_r+0x872>
 8019a2e:	f8cd 9018 	str.w	r9, [sp, #24]
 8019a32:	9b06      	ldr	r3, [sp, #24]
 8019a34:	b963      	cbnz	r3, 8019a50 <_dtoa_r+0x830>
 8019a36:	4629      	mov	r1, r5
 8019a38:	2205      	movs	r2, #5
 8019a3a:	4620      	mov	r0, r4
 8019a3c:	f000 fb7b 	bl	801a136 <__multadd>
 8019a40:	4601      	mov	r1, r0
 8019a42:	4605      	mov	r5, r0
 8019a44:	9801      	ldr	r0, [sp, #4]
 8019a46:	f000 fd41 	bl	801a4cc <__mcmp>
 8019a4a:	2800      	cmp	r0, #0
 8019a4c:	f73f adfc 	bgt.w	8019648 <_dtoa_r+0x428>
 8019a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019a52:	9e04      	ldr	r6, [sp, #16]
 8019a54:	ea6f 0b03 	mvn.w	fp, r3
 8019a58:	f04f 0900 	mov.w	r9, #0
 8019a5c:	4629      	mov	r1, r5
 8019a5e:	4620      	mov	r0, r4
 8019a60:	f000 fb52 	bl	801a108 <_Bfree>
 8019a64:	2f00      	cmp	r7, #0
 8019a66:	f43f aebb 	beq.w	80197e0 <_dtoa_r+0x5c0>
 8019a6a:	f1b9 0f00 	cmp.w	r9, #0
 8019a6e:	d005      	beq.n	8019a7c <_dtoa_r+0x85c>
 8019a70:	45b9      	cmp	r9, r7
 8019a72:	d003      	beq.n	8019a7c <_dtoa_r+0x85c>
 8019a74:	4649      	mov	r1, r9
 8019a76:	4620      	mov	r0, r4
 8019a78:	f000 fb46 	bl	801a108 <_Bfree>
 8019a7c:	4639      	mov	r1, r7
 8019a7e:	4620      	mov	r0, r4
 8019a80:	f000 fb42 	bl	801a108 <_Bfree>
 8019a84:	e6ac      	b.n	80197e0 <_dtoa_r+0x5c0>
 8019a86:	2500      	movs	r5, #0
 8019a88:	462f      	mov	r7, r5
 8019a8a:	e7e1      	b.n	8019a50 <_dtoa_r+0x830>
 8019a8c:	469b      	mov	fp, r3
 8019a8e:	462f      	mov	r7, r5
 8019a90:	e5da      	b.n	8019648 <_dtoa_r+0x428>
 8019a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a94:	f8cd 9018 	str.w	r9, [sp, #24]
 8019a98:	2b00      	cmp	r3, #0
 8019a9a:	f000 80f3 	beq.w	8019c84 <_dtoa_r+0xa64>
 8019a9e:	2e00      	cmp	r6, #0
 8019aa0:	dd05      	ble.n	8019aae <_dtoa_r+0x88e>
 8019aa2:	4639      	mov	r1, r7
 8019aa4:	4632      	mov	r2, r6
 8019aa6:	4620      	mov	r0, r4
 8019aa8:	f000 fcbc 	bl	801a424 <__lshift>
 8019aac:	4607      	mov	r7, r0
 8019aae:	f1b8 0f00 	cmp.w	r8, #0
 8019ab2:	d04c      	beq.n	8019b4e <_dtoa_r+0x92e>
 8019ab4:	6879      	ldr	r1, [r7, #4]
 8019ab6:	4620      	mov	r0, r4
 8019ab8:	f000 faf2 	bl	801a0a0 <_Balloc>
 8019abc:	693a      	ldr	r2, [r7, #16]
 8019abe:	3202      	adds	r2, #2
 8019ac0:	4606      	mov	r6, r0
 8019ac2:	0092      	lsls	r2, r2, #2
 8019ac4:	f107 010c 	add.w	r1, r7, #12
 8019ac8:	300c      	adds	r0, #12
 8019aca:	f7fe fcb4 	bl	8018436 <memcpy>
 8019ace:	2201      	movs	r2, #1
 8019ad0:	4631      	mov	r1, r6
 8019ad2:	4620      	mov	r0, r4
 8019ad4:	f000 fca6 	bl	801a424 <__lshift>
 8019ad8:	9b02      	ldr	r3, [sp, #8]
 8019ada:	f8dd a010 	ldr.w	sl, [sp, #16]
 8019ade:	f003 0301 	and.w	r3, r3, #1
 8019ae2:	46b9      	mov	r9, r7
 8019ae4:	9307      	str	r3, [sp, #28]
 8019ae6:	4607      	mov	r7, r0
 8019ae8:	4629      	mov	r1, r5
 8019aea:	9801      	ldr	r0, [sp, #4]
 8019aec:	f7ff fb0a 	bl	8019104 <quorem>
 8019af0:	4649      	mov	r1, r9
 8019af2:	4606      	mov	r6, r0
 8019af4:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8019af8:	9801      	ldr	r0, [sp, #4]
 8019afa:	f000 fce7 	bl	801a4cc <__mcmp>
 8019afe:	463a      	mov	r2, r7
 8019b00:	9002      	str	r0, [sp, #8]
 8019b02:	4629      	mov	r1, r5
 8019b04:	4620      	mov	r0, r4
 8019b06:	f000 fcfb 	bl	801a500 <__mdiff>
 8019b0a:	68c3      	ldr	r3, [r0, #12]
 8019b0c:	4602      	mov	r2, r0
 8019b0e:	bb03      	cbnz	r3, 8019b52 <_dtoa_r+0x932>
 8019b10:	4601      	mov	r1, r0
 8019b12:	9009      	str	r0, [sp, #36]	; 0x24
 8019b14:	9801      	ldr	r0, [sp, #4]
 8019b16:	f000 fcd9 	bl	801a4cc <__mcmp>
 8019b1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019b1c:	4603      	mov	r3, r0
 8019b1e:	4611      	mov	r1, r2
 8019b20:	4620      	mov	r0, r4
 8019b22:	9309      	str	r3, [sp, #36]	; 0x24
 8019b24:	f000 faf0 	bl	801a108 <_Bfree>
 8019b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019b2a:	b9a3      	cbnz	r3, 8019b56 <_dtoa_r+0x936>
 8019b2c:	9a08      	ldr	r2, [sp, #32]
 8019b2e:	b992      	cbnz	r2, 8019b56 <_dtoa_r+0x936>
 8019b30:	9a07      	ldr	r2, [sp, #28]
 8019b32:	b982      	cbnz	r2, 8019b56 <_dtoa_r+0x936>
 8019b34:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8019b38:	d029      	beq.n	8019b8e <_dtoa_r+0x96e>
 8019b3a:	9b02      	ldr	r3, [sp, #8]
 8019b3c:	2b00      	cmp	r3, #0
 8019b3e:	dd01      	ble.n	8019b44 <_dtoa_r+0x924>
 8019b40:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8019b44:	f10a 0601 	add.w	r6, sl, #1
 8019b48:	f88a 8000 	strb.w	r8, [sl]
 8019b4c:	e786      	b.n	8019a5c <_dtoa_r+0x83c>
 8019b4e:	4638      	mov	r0, r7
 8019b50:	e7c2      	b.n	8019ad8 <_dtoa_r+0x8b8>
 8019b52:	2301      	movs	r3, #1
 8019b54:	e7e3      	b.n	8019b1e <_dtoa_r+0x8fe>
 8019b56:	9a02      	ldr	r2, [sp, #8]
 8019b58:	2a00      	cmp	r2, #0
 8019b5a:	db04      	blt.n	8019b66 <_dtoa_r+0x946>
 8019b5c:	d124      	bne.n	8019ba8 <_dtoa_r+0x988>
 8019b5e:	9a08      	ldr	r2, [sp, #32]
 8019b60:	bb12      	cbnz	r2, 8019ba8 <_dtoa_r+0x988>
 8019b62:	9a07      	ldr	r2, [sp, #28]
 8019b64:	bb02      	cbnz	r2, 8019ba8 <_dtoa_r+0x988>
 8019b66:	2b00      	cmp	r3, #0
 8019b68:	ddec      	ble.n	8019b44 <_dtoa_r+0x924>
 8019b6a:	2201      	movs	r2, #1
 8019b6c:	9901      	ldr	r1, [sp, #4]
 8019b6e:	4620      	mov	r0, r4
 8019b70:	f000 fc58 	bl	801a424 <__lshift>
 8019b74:	4629      	mov	r1, r5
 8019b76:	9001      	str	r0, [sp, #4]
 8019b78:	f000 fca8 	bl	801a4cc <__mcmp>
 8019b7c:	2800      	cmp	r0, #0
 8019b7e:	dc03      	bgt.n	8019b88 <_dtoa_r+0x968>
 8019b80:	d1e0      	bne.n	8019b44 <_dtoa_r+0x924>
 8019b82:	f018 0f01 	tst.w	r8, #1
 8019b86:	d0dd      	beq.n	8019b44 <_dtoa_r+0x924>
 8019b88:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8019b8c:	d1d8      	bne.n	8019b40 <_dtoa_r+0x920>
 8019b8e:	2339      	movs	r3, #57	; 0x39
 8019b90:	f10a 0601 	add.w	r6, sl, #1
 8019b94:	f88a 3000 	strb.w	r3, [sl]
 8019b98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019b9c:	2b39      	cmp	r3, #57	; 0x39
 8019b9e:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 8019ba2:	d04c      	beq.n	8019c3e <_dtoa_r+0xa1e>
 8019ba4:	3301      	adds	r3, #1
 8019ba6:	e051      	b.n	8019c4c <_dtoa_r+0xa2c>
 8019ba8:	2b00      	cmp	r3, #0
 8019baa:	f10a 0601 	add.w	r6, sl, #1
 8019bae:	dd05      	ble.n	8019bbc <_dtoa_r+0x99c>
 8019bb0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8019bb4:	d0eb      	beq.n	8019b8e <_dtoa_r+0x96e>
 8019bb6:	f108 0801 	add.w	r8, r8, #1
 8019bba:	e7c5      	b.n	8019b48 <_dtoa_r+0x928>
 8019bbc:	9b04      	ldr	r3, [sp, #16]
 8019bbe:	9a06      	ldr	r2, [sp, #24]
 8019bc0:	f806 8c01 	strb.w	r8, [r6, #-1]
 8019bc4:	1af3      	subs	r3, r6, r3
 8019bc6:	4293      	cmp	r3, r2
 8019bc8:	d021      	beq.n	8019c0e <_dtoa_r+0x9ee>
 8019bca:	2300      	movs	r3, #0
 8019bcc:	220a      	movs	r2, #10
 8019bce:	9901      	ldr	r1, [sp, #4]
 8019bd0:	4620      	mov	r0, r4
 8019bd2:	f000 fab0 	bl	801a136 <__multadd>
 8019bd6:	45b9      	cmp	r9, r7
 8019bd8:	9001      	str	r0, [sp, #4]
 8019bda:	f04f 0300 	mov.w	r3, #0
 8019bde:	f04f 020a 	mov.w	r2, #10
 8019be2:	4649      	mov	r1, r9
 8019be4:	4620      	mov	r0, r4
 8019be6:	d105      	bne.n	8019bf4 <_dtoa_r+0x9d4>
 8019be8:	f000 faa5 	bl	801a136 <__multadd>
 8019bec:	4681      	mov	r9, r0
 8019bee:	4607      	mov	r7, r0
 8019bf0:	46b2      	mov	sl, r6
 8019bf2:	e779      	b.n	8019ae8 <_dtoa_r+0x8c8>
 8019bf4:	f000 fa9f 	bl	801a136 <__multadd>
 8019bf8:	4639      	mov	r1, r7
 8019bfa:	4681      	mov	r9, r0
 8019bfc:	2300      	movs	r3, #0
 8019bfe:	220a      	movs	r2, #10
 8019c00:	4620      	mov	r0, r4
 8019c02:	f000 fa98 	bl	801a136 <__multadd>
 8019c06:	4607      	mov	r7, r0
 8019c08:	e7f2      	b.n	8019bf0 <_dtoa_r+0x9d0>
 8019c0a:	f04f 0900 	mov.w	r9, #0
 8019c0e:	2201      	movs	r2, #1
 8019c10:	9901      	ldr	r1, [sp, #4]
 8019c12:	4620      	mov	r0, r4
 8019c14:	f000 fc06 	bl	801a424 <__lshift>
 8019c18:	4629      	mov	r1, r5
 8019c1a:	9001      	str	r0, [sp, #4]
 8019c1c:	f000 fc56 	bl	801a4cc <__mcmp>
 8019c20:	2800      	cmp	r0, #0
 8019c22:	dcb9      	bgt.n	8019b98 <_dtoa_r+0x978>
 8019c24:	d102      	bne.n	8019c2c <_dtoa_r+0xa0c>
 8019c26:	f018 0f01 	tst.w	r8, #1
 8019c2a:	d1b5      	bne.n	8019b98 <_dtoa_r+0x978>
 8019c2c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019c30:	2b30      	cmp	r3, #48	; 0x30
 8019c32:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 8019c36:	f47f af11 	bne.w	8019a5c <_dtoa_r+0x83c>
 8019c3a:	4616      	mov	r6, r2
 8019c3c:	e7f6      	b.n	8019c2c <_dtoa_r+0xa0c>
 8019c3e:	9b04      	ldr	r3, [sp, #16]
 8019c40:	4293      	cmp	r3, r2
 8019c42:	d105      	bne.n	8019c50 <_dtoa_r+0xa30>
 8019c44:	9a04      	ldr	r2, [sp, #16]
 8019c46:	f10b 0b01 	add.w	fp, fp, #1
 8019c4a:	2331      	movs	r3, #49	; 0x31
 8019c4c:	7013      	strb	r3, [r2, #0]
 8019c4e:	e705      	b.n	8019a5c <_dtoa_r+0x83c>
 8019c50:	4616      	mov	r6, r2
 8019c52:	e7a1      	b.n	8019b98 <_dtoa_r+0x978>
 8019c54:	4b16      	ldr	r3, [pc, #88]	; (8019cb0 <_dtoa_r+0xa90>)
 8019c56:	f7ff bb48 	b.w	80192ea <_dtoa_r+0xca>
 8019c5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8019c5c:	2b00      	cmp	r3, #0
 8019c5e:	f47f ab23 	bne.w	80192a8 <_dtoa_r+0x88>
 8019c62:	4b14      	ldr	r3, [pc, #80]	; (8019cb4 <_dtoa_r+0xa94>)
 8019c64:	f7ff bb41 	b.w	80192ea <_dtoa_r+0xca>
 8019c68:	9b08      	ldr	r3, [sp, #32]
 8019c6a:	2b01      	cmp	r3, #1
 8019c6c:	f77f ae3b 	ble.w	80198e6 <_dtoa_r+0x6c6>
 8019c70:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8019c74:	e64f      	b.n	8019916 <_dtoa_r+0x6f6>
 8019c76:	9b06      	ldr	r3, [sp, #24]
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	dc03      	bgt.n	8019c84 <_dtoa_r+0xa64>
 8019c7c:	9b08      	ldr	r3, [sp, #32]
 8019c7e:	2b02      	cmp	r3, #2
 8019c80:	f73f aed7 	bgt.w	8019a32 <_dtoa_r+0x812>
 8019c84:	9e04      	ldr	r6, [sp, #16]
 8019c86:	9801      	ldr	r0, [sp, #4]
 8019c88:	4629      	mov	r1, r5
 8019c8a:	f7ff fa3b 	bl	8019104 <quorem>
 8019c8e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8019c92:	f806 8b01 	strb.w	r8, [r6], #1
 8019c96:	9b04      	ldr	r3, [sp, #16]
 8019c98:	9a06      	ldr	r2, [sp, #24]
 8019c9a:	1af3      	subs	r3, r6, r3
 8019c9c:	429a      	cmp	r2, r3
 8019c9e:	ddb4      	ble.n	8019c0a <_dtoa_r+0x9ea>
 8019ca0:	2300      	movs	r3, #0
 8019ca2:	220a      	movs	r2, #10
 8019ca4:	9901      	ldr	r1, [sp, #4]
 8019ca6:	4620      	mov	r0, r4
 8019ca8:	f000 fa45 	bl	801a136 <__multadd>
 8019cac:	9001      	str	r0, [sp, #4]
 8019cae:	e7ea      	b.n	8019c86 <_dtoa_r+0xa66>
 8019cb0:	0801dfc2 	.word	0x0801dfc2
 8019cb4:	0801e0e7 	.word	0x0801e0e7

08019cb8 <__sflush_r>:
 8019cb8:	898a      	ldrh	r2, [r1, #12]
 8019cba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019cbe:	4605      	mov	r5, r0
 8019cc0:	0710      	lsls	r0, r2, #28
 8019cc2:	460c      	mov	r4, r1
 8019cc4:	d458      	bmi.n	8019d78 <__sflush_r+0xc0>
 8019cc6:	684b      	ldr	r3, [r1, #4]
 8019cc8:	2b00      	cmp	r3, #0
 8019cca:	dc05      	bgt.n	8019cd8 <__sflush_r+0x20>
 8019ccc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8019cce:	2b00      	cmp	r3, #0
 8019cd0:	dc02      	bgt.n	8019cd8 <__sflush_r+0x20>
 8019cd2:	2000      	movs	r0, #0
 8019cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019cd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019cda:	2e00      	cmp	r6, #0
 8019cdc:	d0f9      	beq.n	8019cd2 <__sflush_r+0x1a>
 8019cde:	2300      	movs	r3, #0
 8019ce0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8019ce4:	682f      	ldr	r7, [r5, #0]
 8019ce6:	6a21      	ldr	r1, [r4, #32]
 8019ce8:	602b      	str	r3, [r5, #0]
 8019cea:	d032      	beq.n	8019d52 <__sflush_r+0x9a>
 8019cec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8019cee:	89a3      	ldrh	r3, [r4, #12]
 8019cf0:	075a      	lsls	r2, r3, #29
 8019cf2:	d505      	bpl.n	8019d00 <__sflush_r+0x48>
 8019cf4:	6863      	ldr	r3, [r4, #4]
 8019cf6:	1ac0      	subs	r0, r0, r3
 8019cf8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019cfa:	b10b      	cbz	r3, 8019d00 <__sflush_r+0x48>
 8019cfc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019cfe:	1ac0      	subs	r0, r0, r3
 8019d00:	2300      	movs	r3, #0
 8019d02:	4602      	mov	r2, r0
 8019d04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019d06:	6a21      	ldr	r1, [r4, #32]
 8019d08:	4628      	mov	r0, r5
 8019d0a:	47b0      	blx	r6
 8019d0c:	1c43      	adds	r3, r0, #1
 8019d0e:	89a3      	ldrh	r3, [r4, #12]
 8019d10:	d106      	bne.n	8019d20 <__sflush_r+0x68>
 8019d12:	6829      	ldr	r1, [r5, #0]
 8019d14:	291d      	cmp	r1, #29
 8019d16:	d848      	bhi.n	8019daa <__sflush_r+0xf2>
 8019d18:	4a29      	ldr	r2, [pc, #164]	; (8019dc0 <__sflush_r+0x108>)
 8019d1a:	40ca      	lsrs	r2, r1
 8019d1c:	07d6      	lsls	r6, r2, #31
 8019d1e:	d544      	bpl.n	8019daa <__sflush_r+0xf2>
 8019d20:	2200      	movs	r2, #0
 8019d22:	6062      	str	r2, [r4, #4]
 8019d24:	04d9      	lsls	r1, r3, #19
 8019d26:	6922      	ldr	r2, [r4, #16]
 8019d28:	6022      	str	r2, [r4, #0]
 8019d2a:	d504      	bpl.n	8019d36 <__sflush_r+0x7e>
 8019d2c:	1c42      	adds	r2, r0, #1
 8019d2e:	d101      	bne.n	8019d34 <__sflush_r+0x7c>
 8019d30:	682b      	ldr	r3, [r5, #0]
 8019d32:	b903      	cbnz	r3, 8019d36 <__sflush_r+0x7e>
 8019d34:	6560      	str	r0, [r4, #84]	; 0x54
 8019d36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019d38:	602f      	str	r7, [r5, #0]
 8019d3a:	2900      	cmp	r1, #0
 8019d3c:	d0c9      	beq.n	8019cd2 <__sflush_r+0x1a>
 8019d3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019d42:	4299      	cmp	r1, r3
 8019d44:	d002      	beq.n	8019d4c <__sflush_r+0x94>
 8019d46:	4628      	mov	r0, r5
 8019d48:	f000 fc94 	bl	801a674 <_free_r>
 8019d4c:	2000      	movs	r0, #0
 8019d4e:	6360      	str	r0, [r4, #52]	; 0x34
 8019d50:	e7c0      	b.n	8019cd4 <__sflush_r+0x1c>
 8019d52:	2301      	movs	r3, #1
 8019d54:	4628      	mov	r0, r5
 8019d56:	47b0      	blx	r6
 8019d58:	1c41      	adds	r1, r0, #1
 8019d5a:	d1c8      	bne.n	8019cee <__sflush_r+0x36>
 8019d5c:	682b      	ldr	r3, [r5, #0]
 8019d5e:	2b00      	cmp	r3, #0
 8019d60:	d0c5      	beq.n	8019cee <__sflush_r+0x36>
 8019d62:	2b1d      	cmp	r3, #29
 8019d64:	d001      	beq.n	8019d6a <__sflush_r+0xb2>
 8019d66:	2b16      	cmp	r3, #22
 8019d68:	d101      	bne.n	8019d6e <__sflush_r+0xb6>
 8019d6a:	602f      	str	r7, [r5, #0]
 8019d6c:	e7b1      	b.n	8019cd2 <__sflush_r+0x1a>
 8019d6e:	89a3      	ldrh	r3, [r4, #12]
 8019d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019d74:	81a3      	strh	r3, [r4, #12]
 8019d76:	e7ad      	b.n	8019cd4 <__sflush_r+0x1c>
 8019d78:	690f      	ldr	r7, [r1, #16]
 8019d7a:	2f00      	cmp	r7, #0
 8019d7c:	d0a9      	beq.n	8019cd2 <__sflush_r+0x1a>
 8019d7e:	0793      	lsls	r3, r2, #30
 8019d80:	680e      	ldr	r6, [r1, #0]
 8019d82:	bf08      	it	eq
 8019d84:	694b      	ldreq	r3, [r1, #20]
 8019d86:	600f      	str	r7, [r1, #0]
 8019d88:	bf18      	it	ne
 8019d8a:	2300      	movne	r3, #0
 8019d8c:	eba6 0807 	sub.w	r8, r6, r7
 8019d90:	608b      	str	r3, [r1, #8]
 8019d92:	f1b8 0f00 	cmp.w	r8, #0
 8019d96:	dd9c      	ble.n	8019cd2 <__sflush_r+0x1a>
 8019d98:	4643      	mov	r3, r8
 8019d9a:	463a      	mov	r2, r7
 8019d9c:	6a21      	ldr	r1, [r4, #32]
 8019d9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8019da0:	4628      	mov	r0, r5
 8019da2:	47b0      	blx	r6
 8019da4:	2800      	cmp	r0, #0
 8019da6:	dc06      	bgt.n	8019db6 <__sflush_r+0xfe>
 8019da8:	89a3      	ldrh	r3, [r4, #12]
 8019daa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019dae:	81a3      	strh	r3, [r4, #12]
 8019db0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019db4:	e78e      	b.n	8019cd4 <__sflush_r+0x1c>
 8019db6:	4407      	add	r7, r0
 8019db8:	eba8 0800 	sub.w	r8, r8, r0
 8019dbc:	e7e9      	b.n	8019d92 <__sflush_r+0xda>
 8019dbe:	bf00      	nop
 8019dc0:	20400001 	.word	0x20400001

08019dc4 <_fflush_r>:
 8019dc4:	b538      	push	{r3, r4, r5, lr}
 8019dc6:	690b      	ldr	r3, [r1, #16]
 8019dc8:	4605      	mov	r5, r0
 8019dca:	460c      	mov	r4, r1
 8019dcc:	b1db      	cbz	r3, 8019e06 <_fflush_r+0x42>
 8019dce:	b118      	cbz	r0, 8019dd8 <_fflush_r+0x14>
 8019dd0:	6983      	ldr	r3, [r0, #24]
 8019dd2:	b90b      	cbnz	r3, 8019dd8 <_fflush_r+0x14>
 8019dd4:	f000 f860 	bl	8019e98 <__sinit>
 8019dd8:	4b0c      	ldr	r3, [pc, #48]	; (8019e0c <_fflush_r+0x48>)
 8019dda:	429c      	cmp	r4, r3
 8019ddc:	d109      	bne.n	8019df2 <_fflush_r+0x2e>
 8019dde:	686c      	ldr	r4, [r5, #4]
 8019de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019de4:	b17b      	cbz	r3, 8019e06 <_fflush_r+0x42>
 8019de6:	4621      	mov	r1, r4
 8019de8:	4628      	mov	r0, r5
 8019dea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019dee:	f7ff bf63 	b.w	8019cb8 <__sflush_r>
 8019df2:	4b07      	ldr	r3, [pc, #28]	; (8019e10 <_fflush_r+0x4c>)
 8019df4:	429c      	cmp	r4, r3
 8019df6:	d101      	bne.n	8019dfc <_fflush_r+0x38>
 8019df8:	68ac      	ldr	r4, [r5, #8]
 8019dfa:	e7f1      	b.n	8019de0 <_fflush_r+0x1c>
 8019dfc:	4b05      	ldr	r3, [pc, #20]	; (8019e14 <_fflush_r+0x50>)
 8019dfe:	429c      	cmp	r4, r3
 8019e00:	bf08      	it	eq
 8019e02:	68ec      	ldreq	r4, [r5, #12]
 8019e04:	e7ec      	b.n	8019de0 <_fflush_r+0x1c>
 8019e06:	2000      	movs	r0, #0
 8019e08:	bd38      	pop	{r3, r4, r5, pc}
 8019e0a:	bf00      	nop
 8019e0c:	0801e114 	.word	0x0801e114
 8019e10:	0801e134 	.word	0x0801e134
 8019e14:	0801e0f4 	.word	0x0801e0f4

08019e18 <std>:
 8019e18:	2300      	movs	r3, #0
 8019e1a:	b510      	push	{r4, lr}
 8019e1c:	4604      	mov	r4, r0
 8019e1e:	e9c0 3300 	strd	r3, r3, [r0]
 8019e22:	6083      	str	r3, [r0, #8]
 8019e24:	8181      	strh	r1, [r0, #12]
 8019e26:	6643      	str	r3, [r0, #100]	; 0x64
 8019e28:	81c2      	strh	r2, [r0, #14]
 8019e2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019e2e:	6183      	str	r3, [r0, #24]
 8019e30:	4619      	mov	r1, r3
 8019e32:	2208      	movs	r2, #8
 8019e34:	305c      	adds	r0, #92	; 0x5c
 8019e36:	f7fe fb22 	bl	801847e <memset>
 8019e3a:	4b05      	ldr	r3, [pc, #20]	; (8019e50 <std+0x38>)
 8019e3c:	6263      	str	r3, [r4, #36]	; 0x24
 8019e3e:	4b05      	ldr	r3, [pc, #20]	; (8019e54 <std+0x3c>)
 8019e40:	62a3      	str	r3, [r4, #40]	; 0x28
 8019e42:	4b05      	ldr	r3, [pc, #20]	; (8019e58 <std+0x40>)
 8019e44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8019e46:	4b05      	ldr	r3, [pc, #20]	; (8019e5c <std+0x44>)
 8019e48:	6224      	str	r4, [r4, #32]
 8019e4a:	6323      	str	r3, [r4, #48]	; 0x30
 8019e4c:	bd10      	pop	{r4, pc}
 8019e4e:	bf00      	nop
 8019e50:	0801ad09 	.word	0x0801ad09
 8019e54:	0801ad2b 	.word	0x0801ad2b
 8019e58:	0801ad63 	.word	0x0801ad63
 8019e5c:	0801ad87 	.word	0x0801ad87

08019e60 <_cleanup_r>:
 8019e60:	4901      	ldr	r1, [pc, #4]	; (8019e68 <_cleanup_r+0x8>)
 8019e62:	f000 b885 	b.w	8019f70 <_fwalk_reent>
 8019e66:	bf00      	nop
 8019e68:	08019dc5 	.word	0x08019dc5

08019e6c <__sfmoreglue>:
 8019e6c:	b570      	push	{r4, r5, r6, lr}
 8019e6e:	1e4a      	subs	r2, r1, #1
 8019e70:	2568      	movs	r5, #104	; 0x68
 8019e72:	4355      	muls	r5, r2
 8019e74:	460e      	mov	r6, r1
 8019e76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8019e7a:	f000 fc49 	bl	801a710 <_malloc_r>
 8019e7e:	4604      	mov	r4, r0
 8019e80:	b140      	cbz	r0, 8019e94 <__sfmoreglue+0x28>
 8019e82:	2100      	movs	r1, #0
 8019e84:	e9c0 1600 	strd	r1, r6, [r0]
 8019e88:	300c      	adds	r0, #12
 8019e8a:	60a0      	str	r0, [r4, #8]
 8019e8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8019e90:	f7fe faf5 	bl	801847e <memset>
 8019e94:	4620      	mov	r0, r4
 8019e96:	bd70      	pop	{r4, r5, r6, pc}

08019e98 <__sinit>:
 8019e98:	6983      	ldr	r3, [r0, #24]
 8019e9a:	b510      	push	{r4, lr}
 8019e9c:	4604      	mov	r4, r0
 8019e9e:	bb33      	cbnz	r3, 8019eee <__sinit+0x56>
 8019ea0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8019ea4:	6503      	str	r3, [r0, #80]	; 0x50
 8019ea6:	4b12      	ldr	r3, [pc, #72]	; (8019ef0 <__sinit+0x58>)
 8019ea8:	4a12      	ldr	r2, [pc, #72]	; (8019ef4 <__sinit+0x5c>)
 8019eaa:	681b      	ldr	r3, [r3, #0]
 8019eac:	6282      	str	r2, [r0, #40]	; 0x28
 8019eae:	4298      	cmp	r0, r3
 8019eb0:	bf04      	itt	eq
 8019eb2:	2301      	moveq	r3, #1
 8019eb4:	6183      	streq	r3, [r0, #24]
 8019eb6:	f000 f81f 	bl	8019ef8 <__sfp>
 8019eba:	6060      	str	r0, [r4, #4]
 8019ebc:	4620      	mov	r0, r4
 8019ebe:	f000 f81b 	bl	8019ef8 <__sfp>
 8019ec2:	60a0      	str	r0, [r4, #8]
 8019ec4:	4620      	mov	r0, r4
 8019ec6:	f000 f817 	bl	8019ef8 <__sfp>
 8019eca:	2200      	movs	r2, #0
 8019ecc:	60e0      	str	r0, [r4, #12]
 8019ece:	2104      	movs	r1, #4
 8019ed0:	6860      	ldr	r0, [r4, #4]
 8019ed2:	f7ff ffa1 	bl	8019e18 <std>
 8019ed6:	2201      	movs	r2, #1
 8019ed8:	2109      	movs	r1, #9
 8019eda:	68a0      	ldr	r0, [r4, #8]
 8019edc:	f7ff ff9c 	bl	8019e18 <std>
 8019ee0:	2202      	movs	r2, #2
 8019ee2:	2112      	movs	r1, #18
 8019ee4:	68e0      	ldr	r0, [r4, #12]
 8019ee6:	f7ff ff97 	bl	8019e18 <std>
 8019eea:	2301      	movs	r3, #1
 8019eec:	61a3      	str	r3, [r4, #24]
 8019eee:	bd10      	pop	{r4, pc}
 8019ef0:	0801dfa4 	.word	0x0801dfa4
 8019ef4:	08019e61 	.word	0x08019e61

08019ef8 <__sfp>:
 8019ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019efa:	4b1b      	ldr	r3, [pc, #108]	; (8019f68 <__sfp+0x70>)
 8019efc:	681e      	ldr	r6, [r3, #0]
 8019efe:	69b3      	ldr	r3, [r6, #24]
 8019f00:	4607      	mov	r7, r0
 8019f02:	b913      	cbnz	r3, 8019f0a <__sfp+0x12>
 8019f04:	4630      	mov	r0, r6
 8019f06:	f7ff ffc7 	bl	8019e98 <__sinit>
 8019f0a:	3648      	adds	r6, #72	; 0x48
 8019f0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8019f10:	3b01      	subs	r3, #1
 8019f12:	d503      	bpl.n	8019f1c <__sfp+0x24>
 8019f14:	6833      	ldr	r3, [r6, #0]
 8019f16:	b133      	cbz	r3, 8019f26 <__sfp+0x2e>
 8019f18:	6836      	ldr	r6, [r6, #0]
 8019f1a:	e7f7      	b.n	8019f0c <__sfp+0x14>
 8019f1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8019f20:	b16d      	cbz	r5, 8019f3e <__sfp+0x46>
 8019f22:	3468      	adds	r4, #104	; 0x68
 8019f24:	e7f4      	b.n	8019f10 <__sfp+0x18>
 8019f26:	2104      	movs	r1, #4
 8019f28:	4638      	mov	r0, r7
 8019f2a:	f7ff ff9f 	bl	8019e6c <__sfmoreglue>
 8019f2e:	6030      	str	r0, [r6, #0]
 8019f30:	2800      	cmp	r0, #0
 8019f32:	d1f1      	bne.n	8019f18 <__sfp+0x20>
 8019f34:	230c      	movs	r3, #12
 8019f36:	603b      	str	r3, [r7, #0]
 8019f38:	4604      	mov	r4, r0
 8019f3a:	4620      	mov	r0, r4
 8019f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019f3e:	4b0b      	ldr	r3, [pc, #44]	; (8019f6c <__sfp+0x74>)
 8019f40:	6665      	str	r5, [r4, #100]	; 0x64
 8019f42:	e9c4 5500 	strd	r5, r5, [r4]
 8019f46:	60a5      	str	r5, [r4, #8]
 8019f48:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8019f4c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8019f50:	2208      	movs	r2, #8
 8019f52:	4629      	mov	r1, r5
 8019f54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8019f58:	f7fe fa91 	bl	801847e <memset>
 8019f5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8019f60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8019f64:	e7e9      	b.n	8019f3a <__sfp+0x42>
 8019f66:	bf00      	nop
 8019f68:	0801dfa4 	.word	0x0801dfa4
 8019f6c:	ffff0001 	.word	0xffff0001

08019f70 <_fwalk_reent>:
 8019f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f74:	4680      	mov	r8, r0
 8019f76:	4689      	mov	r9, r1
 8019f78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8019f7c:	2600      	movs	r6, #0
 8019f7e:	b914      	cbnz	r4, 8019f86 <_fwalk_reent+0x16>
 8019f80:	4630      	mov	r0, r6
 8019f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019f86:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8019f8a:	3f01      	subs	r7, #1
 8019f8c:	d501      	bpl.n	8019f92 <_fwalk_reent+0x22>
 8019f8e:	6824      	ldr	r4, [r4, #0]
 8019f90:	e7f5      	b.n	8019f7e <_fwalk_reent+0xe>
 8019f92:	89ab      	ldrh	r3, [r5, #12]
 8019f94:	2b01      	cmp	r3, #1
 8019f96:	d907      	bls.n	8019fa8 <_fwalk_reent+0x38>
 8019f98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019f9c:	3301      	adds	r3, #1
 8019f9e:	d003      	beq.n	8019fa8 <_fwalk_reent+0x38>
 8019fa0:	4629      	mov	r1, r5
 8019fa2:	4640      	mov	r0, r8
 8019fa4:	47c8      	blx	r9
 8019fa6:	4306      	orrs	r6, r0
 8019fa8:	3568      	adds	r5, #104	; 0x68
 8019faa:	e7ee      	b.n	8019f8a <_fwalk_reent+0x1a>

08019fac <_localeconv_r>:
 8019fac:	4b04      	ldr	r3, [pc, #16]	; (8019fc0 <_localeconv_r+0x14>)
 8019fae:	681b      	ldr	r3, [r3, #0]
 8019fb0:	6a18      	ldr	r0, [r3, #32]
 8019fb2:	4b04      	ldr	r3, [pc, #16]	; (8019fc4 <_localeconv_r+0x18>)
 8019fb4:	2800      	cmp	r0, #0
 8019fb6:	bf08      	it	eq
 8019fb8:	4618      	moveq	r0, r3
 8019fba:	30f0      	adds	r0, #240	; 0xf0
 8019fbc:	4770      	bx	lr
 8019fbe:	bf00      	nop
 8019fc0:	24000038 	.word	0x24000038
 8019fc4:	2400009c 	.word	0x2400009c

08019fc8 <__swhatbuf_r>:
 8019fc8:	b570      	push	{r4, r5, r6, lr}
 8019fca:	460e      	mov	r6, r1
 8019fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fd0:	2900      	cmp	r1, #0
 8019fd2:	b096      	sub	sp, #88	; 0x58
 8019fd4:	4614      	mov	r4, r2
 8019fd6:	461d      	mov	r5, r3
 8019fd8:	da07      	bge.n	8019fea <__swhatbuf_r+0x22>
 8019fda:	2300      	movs	r3, #0
 8019fdc:	602b      	str	r3, [r5, #0]
 8019fde:	89b3      	ldrh	r3, [r6, #12]
 8019fe0:	061a      	lsls	r2, r3, #24
 8019fe2:	d410      	bmi.n	801a006 <__swhatbuf_r+0x3e>
 8019fe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019fe8:	e00e      	b.n	801a008 <__swhatbuf_r+0x40>
 8019fea:	466a      	mov	r2, sp
 8019fec:	f000 fef2 	bl	801add4 <_fstat_r>
 8019ff0:	2800      	cmp	r0, #0
 8019ff2:	dbf2      	blt.n	8019fda <__swhatbuf_r+0x12>
 8019ff4:	9a01      	ldr	r2, [sp, #4]
 8019ff6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8019ffa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8019ffe:	425a      	negs	r2, r3
 801a000:	415a      	adcs	r2, r3
 801a002:	602a      	str	r2, [r5, #0]
 801a004:	e7ee      	b.n	8019fe4 <__swhatbuf_r+0x1c>
 801a006:	2340      	movs	r3, #64	; 0x40
 801a008:	2000      	movs	r0, #0
 801a00a:	6023      	str	r3, [r4, #0]
 801a00c:	b016      	add	sp, #88	; 0x58
 801a00e:	bd70      	pop	{r4, r5, r6, pc}

0801a010 <__smakebuf_r>:
 801a010:	898b      	ldrh	r3, [r1, #12]
 801a012:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a014:	079d      	lsls	r5, r3, #30
 801a016:	4606      	mov	r6, r0
 801a018:	460c      	mov	r4, r1
 801a01a:	d507      	bpl.n	801a02c <__smakebuf_r+0x1c>
 801a01c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a020:	6023      	str	r3, [r4, #0]
 801a022:	6123      	str	r3, [r4, #16]
 801a024:	2301      	movs	r3, #1
 801a026:	6163      	str	r3, [r4, #20]
 801a028:	b002      	add	sp, #8
 801a02a:	bd70      	pop	{r4, r5, r6, pc}
 801a02c:	ab01      	add	r3, sp, #4
 801a02e:	466a      	mov	r2, sp
 801a030:	f7ff ffca 	bl	8019fc8 <__swhatbuf_r>
 801a034:	9900      	ldr	r1, [sp, #0]
 801a036:	4605      	mov	r5, r0
 801a038:	4630      	mov	r0, r6
 801a03a:	f000 fb69 	bl	801a710 <_malloc_r>
 801a03e:	b948      	cbnz	r0, 801a054 <__smakebuf_r+0x44>
 801a040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a044:	059a      	lsls	r2, r3, #22
 801a046:	d4ef      	bmi.n	801a028 <__smakebuf_r+0x18>
 801a048:	f023 0303 	bic.w	r3, r3, #3
 801a04c:	f043 0302 	orr.w	r3, r3, #2
 801a050:	81a3      	strh	r3, [r4, #12]
 801a052:	e7e3      	b.n	801a01c <__smakebuf_r+0xc>
 801a054:	4b0d      	ldr	r3, [pc, #52]	; (801a08c <__smakebuf_r+0x7c>)
 801a056:	62b3      	str	r3, [r6, #40]	; 0x28
 801a058:	89a3      	ldrh	r3, [r4, #12]
 801a05a:	6020      	str	r0, [r4, #0]
 801a05c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a060:	81a3      	strh	r3, [r4, #12]
 801a062:	9b00      	ldr	r3, [sp, #0]
 801a064:	6163      	str	r3, [r4, #20]
 801a066:	9b01      	ldr	r3, [sp, #4]
 801a068:	6120      	str	r0, [r4, #16]
 801a06a:	b15b      	cbz	r3, 801a084 <__smakebuf_r+0x74>
 801a06c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a070:	4630      	mov	r0, r6
 801a072:	f000 fec1 	bl	801adf8 <_isatty_r>
 801a076:	b128      	cbz	r0, 801a084 <__smakebuf_r+0x74>
 801a078:	89a3      	ldrh	r3, [r4, #12]
 801a07a:	f023 0303 	bic.w	r3, r3, #3
 801a07e:	f043 0301 	orr.w	r3, r3, #1
 801a082:	81a3      	strh	r3, [r4, #12]
 801a084:	89a3      	ldrh	r3, [r4, #12]
 801a086:	431d      	orrs	r5, r3
 801a088:	81a5      	strh	r5, [r4, #12]
 801a08a:	e7cd      	b.n	801a028 <__smakebuf_r+0x18>
 801a08c:	08019e61 	.word	0x08019e61

0801a090 <malloc>:
 801a090:	4b02      	ldr	r3, [pc, #8]	; (801a09c <malloc+0xc>)
 801a092:	4601      	mov	r1, r0
 801a094:	6818      	ldr	r0, [r3, #0]
 801a096:	f000 bb3b 	b.w	801a710 <_malloc_r>
 801a09a:	bf00      	nop
 801a09c:	24000038 	.word	0x24000038

0801a0a0 <_Balloc>:
 801a0a0:	b570      	push	{r4, r5, r6, lr}
 801a0a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801a0a4:	4604      	mov	r4, r0
 801a0a6:	460e      	mov	r6, r1
 801a0a8:	b93d      	cbnz	r5, 801a0ba <_Balloc+0x1a>
 801a0aa:	2010      	movs	r0, #16
 801a0ac:	f7ff fff0 	bl	801a090 <malloc>
 801a0b0:	6260      	str	r0, [r4, #36]	; 0x24
 801a0b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801a0b6:	6005      	str	r5, [r0, #0]
 801a0b8:	60c5      	str	r5, [r0, #12]
 801a0ba:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801a0bc:	68eb      	ldr	r3, [r5, #12]
 801a0be:	b183      	cbz	r3, 801a0e2 <_Balloc+0x42>
 801a0c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a0c2:	68db      	ldr	r3, [r3, #12]
 801a0c4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801a0c8:	b9b8      	cbnz	r0, 801a0fa <_Balloc+0x5a>
 801a0ca:	2101      	movs	r1, #1
 801a0cc:	fa01 f506 	lsl.w	r5, r1, r6
 801a0d0:	1d6a      	adds	r2, r5, #5
 801a0d2:	0092      	lsls	r2, r2, #2
 801a0d4:	4620      	mov	r0, r4
 801a0d6:	f000 fabf 	bl	801a658 <_calloc_r>
 801a0da:	b160      	cbz	r0, 801a0f6 <_Balloc+0x56>
 801a0dc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801a0e0:	e00e      	b.n	801a100 <_Balloc+0x60>
 801a0e2:	2221      	movs	r2, #33	; 0x21
 801a0e4:	2104      	movs	r1, #4
 801a0e6:	4620      	mov	r0, r4
 801a0e8:	f000 fab6 	bl	801a658 <_calloc_r>
 801a0ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a0ee:	60e8      	str	r0, [r5, #12]
 801a0f0:	68db      	ldr	r3, [r3, #12]
 801a0f2:	2b00      	cmp	r3, #0
 801a0f4:	d1e4      	bne.n	801a0c0 <_Balloc+0x20>
 801a0f6:	2000      	movs	r0, #0
 801a0f8:	bd70      	pop	{r4, r5, r6, pc}
 801a0fa:	6802      	ldr	r2, [r0, #0]
 801a0fc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801a100:	2300      	movs	r3, #0
 801a102:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a106:	e7f7      	b.n	801a0f8 <_Balloc+0x58>

0801a108 <_Bfree>:
 801a108:	b570      	push	{r4, r5, r6, lr}
 801a10a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801a10c:	4606      	mov	r6, r0
 801a10e:	460d      	mov	r5, r1
 801a110:	b93c      	cbnz	r4, 801a122 <_Bfree+0x1a>
 801a112:	2010      	movs	r0, #16
 801a114:	f7ff ffbc 	bl	801a090 <malloc>
 801a118:	6270      	str	r0, [r6, #36]	; 0x24
 801a11a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a11e:	6004      	str	r4, [r0, #0]
 801a120:	60c4      	str	r4, [r0, #12]
 801a122:	b13d      	cbz	r5, 801a134 <_Bfree+0x2c>
 801a124:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801a126:	686a      	ldr	r2, [r5, #4]
 801a128:	68db      	ldr	r3, [r3, #12]
 801a12a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a12e:	6029      	str	r1, [r5, #0]
 801a130:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801a134:	bd70      	pop	{r4, r5, r6, pc}

0801a136 <__multadd>:
 801a136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a13a:	690d      	ldr	r5, [r1, #16]
 801a13c:	461f      	mov	r7, r3
 801a13e:	4606      	mov	r6, r0
 801a140:	460c      	mov	r4, r1
 801a142:	f101 0c14 	add.w	ip, r1, #20
 801a146:	2300      	movs	r3, #0
 801a148:	f8dc 0000 	ldr.w	r0, [ip]
 801a14c:	b281      	uxth	r1, r0
 801a14e:	fb02 7101 	mla	r1, r2, r1, r7
 801a152:	0c0f      	lsrs	r7, r1, #16
 801a154:	0c00      	lsrs	r0, r0, #16
 801a156:	fb02 7000 	mla	r0, r2, r0, r7
 801a15a:	b289      	uxth	r1, r1
 801a15c:	3301      	adds	r3, #1
 801a15e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801a162:	429d      	cmp	r5, r3
 801a164:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801a168:	f84c 1b04 	str.w	r1, [ip], #4
 801a16c:	dcec      	bgt.n	801a148 <__multadd+0x12>
 801a16e:	b1d7      	cbz	r7, 801a1a6 <__multadd+0x70>
 801a170:	68a3      	ldr	r3, [r4, #8]
 801a172:	42ab      	cmp	r3, r5
 801a174:	dc12      	bgt.n	801a19c <__multadd+0x66>
 801a176:	6861      	ldr	r1, [r4, #4]
 801a178:	4630      	mov	r0, r6
 801a17a:	3101      	adds	r1, #1
 801a17c:	f7ff ff90 	bl	801a0a0 <_Balloc>
 801a180:	6922      	ldr	r2, [r4, #16]
 801a182:	3202      	adds	r2, #2
 801a184:	f104 010c 	add.w	r1, r4, #12
 801a188:	4680      	mov	r8, r0
 801a18a:	0092      	lsls	r2, r2, #2
 801a18c:	300c      	adds	r0, #12
 801a18e:	f7fe f952 	bl	8018436 <memcpy>
 801a192:	4621      	mov	r1, r4
 801a194:	4630      	mov	r0, r6
 801a196:	f7ff ffb7 	bl	801a108 <_Bfree>
 801a19a:	4644      	mov	r4, r8
 801a19c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a1a0:	3501      	adds	r5, #1
 801a1a2:	615f      	str	r7, [r3, #20]
 801a1a4:	6125      	str	r5, [r4, #16]
 801a1a6:	4620      	mov	r0, r4
 801a1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a1ac <__hi0bits>:
 801a1ac:	0c02      	lsrs	r2, r0, #16
 801a1ae:	0412      	lsls	r2, r2, #16
 801a1b0:	4603      	mov	r3, r0
 801a1b2:	b9b2      	cbnz	r2, 801a1e2 <__hi0bits+0x36>
 801a1b4:	0403      	lsls	r3, r0, #16
 801a1b6:	2010      	movs	r0, #16
 801a1b8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801a1bc:	bf04      	itt	eq
 801a1be:	021b      	lsleq	r3, r3, #8
 801a1c0:	3008      	addeq	r0, #8
 801a1c2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801a1c6:	bf04      	itt	eq
 801a1c8:	011b      	lsleq	r3, r3, #4
 801a1ca:	3004      	addeq	r0, #4
 801a1cc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801a1d0:	bf04      	itt	eq
 801a1d2:	009b      	lsleq	r3, r3, #2
 801a1d4:	3002      	addeq	r0, #2
 801a1d6:	2b00      	cmp	r3, #0
 801a1d8:	db06      	blt.n	801a1e8 <__hi0bits+0x3c>
 801a1da:	005b      	lsls	r3, r3, #1
 801a1dc:	d503      	bpl.n	801a1e6 <__hi0bits+0x3a>
 801a1de:	3001      	adds	r0, #1
 801a1e0:	4770      	bx	lr
 801a1e2:	2000      	movs	r0, #0
 801a1e4:	e7e8      	b.n	801a1b8 <__hi0bits+0xc>
 801a1e6:	2020      	movs	r0, #32
 801a1e8:	4770      	bx	lr

0801a1ea <__lo0bits>:
 801a1ea:	6803      	ldr	r3, [r0, #0]
 801a1ec:	f013 0207 	ands.w	r2, r3, #7
 801a1f0:	4601      	mov	r1, r0
 801a1f2:	d00b      	beq.n	801a20c <__lo0bits+0x22>
 801a1f4:	07da      	lsls	r2, r3, #31
 801a1f6:	d423      	bmi.n	801a240 <__lo0bits+0x56>
 801a1f8:	0798      	lsls	r0, r3, #30
 801a1fa:	bf49      	itett	mi
 801a1fc:	085b      	lsrmi	r3, r3, #1
 801a1fe:	089b      	lsrpl	r3, r3, #2
 801a200:	2001      	movmi	r0, #1
 801a202:	600b      	strmi	r3, [r1, #0]
 801a204:	bf5c      	itt	pl
 801a206:	600b      	strpl	r3, [r1, #0]
 801a208:	2002      	movpl	r0, #2
 801a20a:	4770      	bx	lr
 801a20c:	b298      	uxth	r0, r3
 801a20e:	b9a8      	cbnz	r0, 801a23c <__lo0bits+0x52>
 801a210:	0c1b      	lsrs	r3, r3, #16
 801a212:	2010      	movs	r0, #16
 801a214:	f013 0fff 	tst.w	r3, #255	; 0xff
 801a218:	bf04      	itt	eq
 801a21a:	0a1b      	lsreq	r3, r3, #8
 801a21c:	3008      	addeq	r0, #8
 801a21e:	071a      	lsls	r2, r3, #28
 801a220:	bf04      	itt	eq
 801a222:	091b      	lsreq	r3, r3, #4
 801a224:	3004      	addeq	r0, #4
 801a226:	079a      	lsls	r2, r3, #30
 801a228:	bf04      	itt	eq
 801a22a:	089b      	lsreq	r3, r3, #2
 801a22c:	3002      	addeq	r0, #2
 801a22e:	07da      	lsls	r2, r3, #31
 801a230:	d402      	bmi.n	801a238 <__lo0bits+0x4e>
 801a232:	085b      	lsrs	r3, r3, #1
 801a234:	d006      	beq.n	801a244 <__lo0bits+0x5a>
 801a236:	3001      	adds	r0, #1
 801a238:	600b      	str	r3, [r1, #0]
 801a23a:	4770      	bx	lr
 801a23c:	4610      	mov	r0, r2
 801a23e:	e7e9      	b.n	801a214 <__lo0bits+0x2a>
 801a240:	2000      	movs	r0, #0
 801a242:	4770      	bx	lr
 801a244:	2020      	movs	r0, #32
 801a246:	4770      	bx	lr

0801a248 <__i2b>:
 801a248:	b510      	push	{r4, lr}
 801a24a:	460c      	mov	r4, r1
 801a24c:	2101      	movs	r1, #1
 801a24e:	f7ff ff27 	bl	801a0a0 <_Balloc>
 801a252:	2201      	movs	r2, #1
 801a254:	6144      	str	r4, [r0, #20]
 801a256:	6102      	str	r2, [r0, #16]
 801a258:	bd10      	pop	{r4, pc}

0801a25a <__multiply>:
 801a25a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a25e:	4614      	mov	r4, r2
 801a260:	690a      	ldr	r2, [r1, #16]
 801a262:	6923      	ldr	r3, [r4, #16]
 801a264:	429a      	cmp	r2, r3
 801a266:	bfb8      	it	lt
 801a268:	460b      	movlt	r3, r1
 801a26a:	4688      	mov	r8, r1
 801a26c:	bfbc      	itt	lt
 801a26e:	46a0      	movlt	r8, r4
 801a270:	461c      	movlt	r4, r3
 801a272:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801a276:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801a27a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a27e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801a282:	eb07 0609 	add.w	r6, r7, r9
 801a286:	42b3      	cmp	r3, r6
 801a288:	bfb8      	it	lt
 801a28a:	3101      	addlt	r1, #1
 801a28c:	f7ff ff08 	bl	801a0a0 <_Balloc>
 801a290:	f100 0514 	add.w	r5, r0, #20
 801a294:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801a298:	462b      	mov	r3, r5
 801a29a:	2200      	movs	r2, #0
 801a29c:	4573      	cmp	r3, lr
 801a29e:	d316      	bcc.n	801a2ce <__multiply+0x74>
 801a2a0:	f104 0214 	add.w	r2, r4, #20
 801a2a4:	f108 0114 	add.w	r1, r8, #20
 801a2a8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801a2ac:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801a2b0:	9300      	str	r3, [sp, #0]
 801a2b2:	9b00      	ldr	r3, [sp, #0]
 801a2b4:	9201      	str	r2, [sp, #4]
 801a2b6:	4293      	cmp	r3, r2
 801a2b8:	d80c      	bhi.n	801a2d4 <__multiply+0x7a>
 801a2ba:	2e00      	cmp	r6, #0
 801a2bc:	dd03      	ble.n	801a2c6 <__multiply+0x6c>
 801a2be:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801a2c2:	2b00      	cmp	r3, #0
 801a2c4:	d05d      	beq.n	801a382 <__multiply+0x128>
 801a2c6:	6106      	str	r6, [r0, #16]
 801a2c8:	b003      	add	sp, #12
 801a2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a2ce:	f843 2b04 	str.w	r2, [r3], #4
 801a2d2:	e7e3      	b.n	801a29c <__multiply+0x42>
 801a2d4:	f8b2 b000 	ldrh.w	fp, [r2]
 801a2d8:	f1bb 0f00 	cmp.w	fp, #0
 801a2dc:	d023      	beq.n	801a326 <__multiply+0xcc>
 801a2de:	4689      	mov	r9, r1
 801a2e0:	46ac      	mov	ip, r5
 801a2e2:	f04f 0800 	mov.w	r8, #0
 801a2e6:	f859 4b04 	ldr.w	r4, [r9], #4
 801a2ea:	f8dc a000 	ldr.w	sl, [ip]
 801a2ee:	b2a3      	uxth	r3, r4
 801a2f0:	fa1f fa8a 	uxth.w	sl, sl
 801a2f4:	fb0b a303 	mla	r3, fp, r3, sl
 801a2f8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801a2fc:	f8dc 4000 	ldr.w	r4, [ip]
 801a300:	4443      	add	r3, r8
 801a302:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801a306:	fb0b 840a 	mla	r4, fp, sl, r8
 801a30a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801a30e:	46e2      	mov	sl, ip
 801a310:	b29b      	uxth	r3, r3
 801a312:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801a316:	454f      	cmp	r7, r9
 801a318:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801a31c:	f84a 3b04 	str.w	r3, [sl], #4
 801a320:	d82b      	bhi.n	801a37a <__multiply+0x120>
 801a322:	f8cc 8004 	str.w	r8, [ip, #4]
 801a326:	9b01      	ldr	r3, [sp, #4]
 801a328:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801a32c:	3204      	adds	r2, #4
 801a32e:	f1ba 0f00 	cmp.w	sl, #0
 801a332:	d020      	beq.n	801a376 <__multiply+0x11c>
 801a334:	682b      	ldr	r3, [r5, #0]
 801a336:	4689      	mov	r9, r1
 801a338:	46a8      	mov	r8, r5
 801a33a:	f04f 0b00 	mov.w	fp, #0
 801a33e:	f8b9 c000 	ldrh.w	ip, [r9]
 801a342:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801a346:	fb0a 440c 	mla	r4, sl, ip, r4
 801a34a:	445c      	add	r4, fp
 801a34c:	46c4      	mov	ip, r8
 801a34e:	b29b      	uxth	r3, r3
 801a350:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801a354:	f84c 3b04 	str.w	r3, [ip], #4
 801a358:	f859 3b04 	ldr.w	r3, [r9], #4
 801a35c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801a360:	0c1b      	lsrs	r3, r3, #16
 801a362:	fb0a b303 	mla	r3, sl, r3, fp
 801a366:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801a36a:	454f      	cmp	r7, r9
 801a36c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801a370:	d805      	bhi.n	801a37e <__multiply+0x124>
 801a372:	f8c8 3004 	str.w	r3, [r8, #4]
 801a376:	3504      	adds	r5, #4
 801a378:	e79b      	b.n	801a2b2 <__multiply+0x58>
 801a37a:	46d4      	mov	ip, sl
 801a37c:	e7b3      	b.n	801a2e6 <__multiply+0x8c>
 801a37e:	46e0      	mov	r8, ip
 801a380:	e7dd      	b.n	801a33e <__multiply+0xe4>
 801a382:	3e01      	subs	r6, #1
 801a384:	e799      	b.n	801a2ba <__multiply+0x60>
	...

0801a388 <__pow5mult>:
 801a388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a38c:	4615      	mov	r5, r2
 801a38e:	f012 0203 	ands.w	r2, r2, #3
 801a392:	4606      	mov	r6, r0
 801a394:	460f      	mov	r7, r1
 801a396:	d007      	beq.n	801a3a8 <__pow5mult+0x20>
 801a398:	3a01      	subs	r2, #1
 801a39a:	4c21      	ldr	r4, [pc, #132]	; (801a420 <__pow5mult+0x98>)
 801a39c:	2300      	movs	r3, #0
 801a39e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a3a2:	f7ff fec8 	bl	801a136 <__multadd>
 801a3a6:	4607      	mov	r7, r0
 801a3a8:	10ad      	asrs	r5, r5, #2
 801a3aa:	d035      	beq.n	801a418 <__pow5mult+0x90>
 801a3ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801a3ae:	b93c      	cbnz	r4, 801a3c0 <__pow5mult+0x38>
 801a3b0:	2010      	movs	r0, #16
 801a3b2:	f7ff fe6d 	bl	801a090 <malloc>
 801a3b6:	6270      	str	r0, [r6, #36]	; 0x24
 801a3b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a3bc:	6004      	str	r4, [r0, #0]
 801a3be:	60c4      	str	r4, [r0, #12]
 801a3c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801a3c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a3c8:	b94c      	cbnz	r4, 801a3de <__pow5mult+0x56>
 801a3ca:	f240 2171 	movw	r1, #625	; 0x271
 801a3ce:	4630      	mov	r0, r6
 801a3d0:	f7ff ff3a 	bl	801a248 <__i2b>
 801a3d4:	2300      	movs	r3, #0
 801a3d6:	f8c8 0008 	str.w	r0, [r8, #8]
 801a3da:	4604      	mov	r4, r0
 801a3dc:	6003      	str	r3, [r0, #0]
 801a3de:	f04f 0800 	mov.w	r8, #0
 801a3e2:	07eb      	lsls	r3, r5, #31
 801a3e4:	d50a      	bpl.n	801a3fc <__pow5mult+0x74>
 801a3e6:	4639      	mov	r1, r7
 801a3e8:	4622      	mov	r2, r4
 801a3ea:	4630      	mov	r0, r6
 801a3ec:	f7ff ff35 	bl	801a25a <__multiply>
 801a3f0:	4639      	mov	r1, r7
 801a3f2:	4681      	mov	r9, r0
 801a3f4:	4630      	mov	r0, r6
 801a3f6:	f7ff fe87 	bl	801a108 <_Bfree>
 801a3fa:	464f      	mov	r7, r9
 801a3fc:	106d      	asrs	r5, r5, #1
 801a3fe:	d00b      	beq.n	801a418 <__pow5mult+0x90>
 801a400:	6820      	ldr	r0, [r4, #0]
 801a402:	b938      	cbnz	r0, 801a414 <__pow5mult+0x8c>
 801a404:	4622      	mov	r2, r4
 801a406:	4621      	mov	r1, r4
 801a408:	4630      	mov	r0, r6
 801a40a:	f7ff ff26 	bl	801a25a <__multiply>
 801a40e:	6020      	str	r0, [r4, #0]
 801a410:	f8c0 8000 	str.w	r8, [r0]
 801a414:	4604      	mov	r4, r0
 801a416:	e7e4      	b.n	801a3e2 <__pow5mult+0x5a>
 801a418:	4638      	mov	r0, r7
 801a41a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a41e:	bf00      	nop
 801a420:	0801e248 	.word	0x0801e248

0801a424 <__lshift>:
 801a424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a428:	460c      	mov	r4, r1
 801a42a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a42e:	6923      	ldr	r3, [r4, #16]
 801a430:	6849      	ldr	r1, [r1, #4]
 801a432:	eb0a 0903 	add.w	r9, sl, r3
 801a436:	68a3      	ldr	r3, [r4, #8]
 801a438:	4607      	mov	r7, r0
 801a43a:	4616      	mov	r6, r2
 801a43c:	f109 0501 	add.w	r5, r9, #1
 801a440:	42ab      	cmp	r3, r5
 801a442:	db32      	blt.n	801a4aa <__lshift+0x86>
 801a444:	4638      	mov	r0, r7
 801a446:	f7ff fe2b 	bl	801a0a0 <_Balloc>
 801a44a:	2300      	movs	r3, #0
 801a44c:	4680      	mov	r8, r0
 801a44e:	f100 0114 	add.w	r1, r0, #20
 801a452:	461a      	mov	r2, r3
 801a454:	4553      	cmp	r3, sl
 801a456:	db2b      	blt.n	801a4b0 <__lshift+0x8c>
 801a458:	6920      	ldr	r0, [r4, #16]
 801a45a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a45e:	f104 0314 	add.w	r3, r4, #20
 801a462:	f016 021f 	ands.w	r2, r6, #31
 801a466:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a46a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a46e:	d025      	beq.n	801a4bc <__lshift+0x98>
 801a470:	f1c2 0e20 	rsb	lr, r2, #32
 801a474:	2000      	movs	r0, #0
 801a476:	681e      	ldr	r6, [r3, #0]
 801a478:	468a      	mov	sl, r1
 801a47a:	4096      	lsls	r6, r2
 801a47c:	4330      	orrs	r0, r6
 801a47e:	f84a 0b04 	str.w	r0, [sl], #4
 801a482:	f853 0b04 	ldr.w	r0, [r3], #4
 801a486:	459c      	cmp	ip, r3
 801a488:	fa20 f00e 	lsr.w	r0, r0, lr
 801a48c:	d814      	bhi.n	801a4b8 <__lshift+0x94>
 801a48e:	6048      	str	r0, [r1, #4]
 801a490:	b108      	cbz	r0, 801a496 <__lshift+0x72>
 801a492:	f109 0502 	add.w	r5, r9, #2
 801a496:	3d01      	subs	r5, #1
 801a498:	4638      	mov	r0, r7
 801a49a:	f8c8 5010 	str.w	r5, [r8, #16]
 801a49e:	4621      	mov	r1, r4
 801a4a0:	f7ff fe32 	bl	801a108 <_Bfree>
 801a4a4:	4640      	mov	r0, r8
 801a4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a4aa:	3101      	adds	r1, #1
 801a4ac:	005b      	lsls	r3, r3, #1
 801a4ae:	e7c7      	b.n	801a440 <__lshift+0x1c>
 801a4b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801a4b4:	3301      	adds	r3, #1
 801a4b6:	e7cd      	b.n	801a454 <__lshift+0x30>
 801a4b8:	4651      	mov	r1, sl
 801a4ba:	e7dc      	b.n	801a476 <__lshift+0x52>
 801a4bc:	3904      	subs	r1, #4
 801a4be:	f853 2b04 	ldr.w	r2, [r3], #4
 801a4c2:	f841 2f04 	str.w	r2, [r1, #4]!
 801a4c6:	459c      	cmp	ip, r3
 801a4c8:	d8f9      	bhi.n	801a4be <__lshift+0x9a>
 801a4ca:	e7e4      	b.n	801a496 <__lshift+0x72>

0801a4cc <__mcmp>:
 801a4cc:	6903      	ldr	r3, [r0, #16]
 801a4ce:	690a      	ldr	r2, [r1, #16]
 801a4d0:	1a9b      	subs	r3, r3, r2
 801a4d2:	b530      	push	{r4, r5, lr}
 801a4d4:	d10c      	bne.n	801a4f0 <__mcmp+0x24>
 801a4d6:	0092      	lsls	r2, r2, #2
 801a4d8:	3014      	adds	r0, #20
 801a4da:	3114      	adds	r1, #20
 801a4dc:	1884      	adds	r4, r0, r2
 801a4de:	4411      	add	r1, r2
 801a4e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a4e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a4e8:	4295      	cmp	r5, r2
 801a4ea:	d003      	beq.n	801a4f4 <__mcmp+0x28>
 801a4ec:	d305      	bcc.n	801a4fa <__mcmp+0x2e>
 801a4ee:	2301      	movs	r3, #1
 801a4f0:	4618      	mov	r0, r3
 801a4f2:	bd30      	pop	{r4, r5, pc}
 801a4f4:	42a0      	cmp	r0, r4
 801a4f6:	d3f3      	bcc.n	801a4e0 <__mcmp+0x14>
 801a4f8:	e7fa      	b.n	801a4f0 <__mcmp+0x24>
 801a4fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a4fe:	e7f7      	b.n	801a4f0 <__mcmp+0x24>

0801a500 <__mdiff>:
 801a500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a504:	460d      	mov	r5, r1
 801a506:	4607      	mov	r7, r0
 801a508:	4611      	mov	r1, r2
 801a50a:	4628      	mov	r0, r5
 801a50c:	4614      	mov	r4, r2
 801a50e:	f7ff ffdd 	bl	801a4cc <__mcmp>
 801a512:	1e06      	subs	r6, r0, #0
 801a514:	d108      	bne.n	801a528 <__mdiff+0x28>
 801a516:	4631      	mov	r1, r6
 801a518:	4638      	mov	r0, r7
 801a51a:	f7ff fdc1 	bl	801a0a0 <_Balloc>
 801a51e:	2301      	movs	r3, #1
 801a520:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801a524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a528:	bfa4      	itt	ge
 801a52a:	4623      	movge	r3, r4
 801a52c:	462c      	movge	r4, r5
 801a52e:	4638      	mov	r0, r7
 801a530:	6861      	ldr	r1, [r4, #4]
 801a532:	bfa6      	itte	ge
 801a534:	461d      	movge	r5, r3
 801a536:	2600      	movge	r6, #0
 801a538:	2601      	movlt	r6, #1
 801a53a:	f7ff fdb1 	bl	801a0a0 <_Balloc>
 801a53e:	692b      	ldr	r3, [r5, #16]
 801a540:	60c6      	str	r6, [r0, #12]
 801a542:	6926      	ldr	r6, [r4, #16]
 801a544:	f105 0914 	add.w	r9, r5, #20
 801a548:	f104 0214 	add.w	r2, r4, #20
 801a54c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801a550:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801a554:	f100 0514 	add.w	r5, r0, #20
 801a558:	f04f 0e00 	mov.w	lr, #0
 801a55c:	f852 ab04 	ldr.w	sl, [r2], #4
 801a560:	f859 4b04 	ldr.w	r4, [r9], #4
 801a564:	fa1e f18a 	uxtah	r1, lr, sl
 801a568:	b2a3      	uxth	r3, r4
 801a56a:	1ac9      	subs	r1, r1, r3
 801a56c:	0c23      	lsrs	r3, r4, #16
 801a56e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801a572:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801a576:	b289      	uxth	r1, r1
 801a578:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801a57c:	45c8      	cmp	r8, r9
 801a57e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801a582:	4694      	mov	ip, r2
 801a584:	f845 3b04 	str.w	r3, [r5], #4
 801a588:	d8e8      	bhi.n	801a55c <__mdiff+0x5c>
 801a58a:	45bc      	cmp	ip, r7
 801a58c:	d304      	bcc.n	801a598 <__mdiff+0x98>
 801a58e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801a592:	b183      	cbz	r3, 801a5b6 <__mdiff+0xb6>
 801a594:	6106      	str	r6, [r0, #16]
 801a596:	e7c5      	b.n	801a524 <__mdiff+0x24>
 801a598:	f85c 1b04 	ldr.w	r1, [ip], #4
 801a59c:	fa1e f381 	uxtah	r3, lr, r1
 801a5a0:	141a      	asrs	r2, r3, #16
 801a5a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801a5a6:	b29b      	uxth	r3, r3
 801a5a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a5ac:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801a5b0:	f845 3b04 	str.w	r3, [r5], #4
 801a5b4:	e7e9      	b.n	801a58a <__mdiff+0x8a>
 801a5b6:	3e01      	subs	r6, #1
 801a5b8:	e7e9      	b.n	801a58e <__mdiff+0x8e>

0801a5ba <__d2b>:
 801a5ba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a5be:	460e      	mov	r6, r1
 801a5c0:	2101      	movs	r1, #1
 801a5c2:	ec59 8b10 	vmov	r8, r9, d0
 801a5c6:	4615      	mov	r5, r2
 801a5c8:	f7ff fd6a 	bl	801a0a0 <_Balloc>
 801a5cc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801a5d0:	4607      	mov	r7, r0
 801a5d2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a5d6:	bb34      	cbnz	r4, 801a626 <__d2b+0x6c>
 801a5d8:	9301      	str	r3, [sp, #4]
 801a5da:	f1b8 0300 	subs.w	r3, r8, #0
 801a5de:	d027      	beq.n	801a630 <__d2b+0x76>
 801a5e0:	a802      	add	r0, sp, #8
 801a5e2:	f840 3d08 	str.w	r3, [r0, #-8]!
 801a5e6:	f7ff fe00 	bl	801a1ea <__lo0bits>
 801a5ea:	9900      	ldr	r1, [sp, #0]
 801a5ec:	b1f0      	cbz	r0, 801a62c <__d2b+0x72>
 801a5ee:	9a01      	ldr	r2, [sp, #4]
 801a5f0:	f1c0 0320 	rsb	r3, r0, #32
 801a5f4:	fa02 f303 	lsl.w	r3, r2, r3
 801a5f8:	430b      	orrs	r3, r1
 801a5fa:	40c2      	lsrs	r2, r0
 801a5fc:	617b      	str	r3, [r7, #20]
 801a5fe:	9201      	str	r2, [sp, #4]
 801a600:	9b01      	ldr	r3, [sp, #4]
 801a602:	61bb      	str	r3, [r7, #24]
 801a604:	2b00      	cmp	r3, #0
 801a606:	bf14      	ite	ne
 801a608:	2102      	movne	r1, #2
 801a60a:	2101      	moveq	r1, #1
 801a60c:	6139      	str	r1, [r7, #16]
 801a60e:	b1c4      	cbz	r4, 801a642 <__d2b+0x88>
 801a610:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801a614:	4404      	add	r4, r0
 801a616:	6034      	str	r4, [r6, #0]
 801a618:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801a61c:	6028      	str	r0, [r5, #0]
 801a61e:	4638      	mov	r0, r7
 801a620:	b003      	add	sp, #12
 801a622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a626:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801a62a:	e7d5      	b.n	801a5d8 <__d2b+0x1e>
 801a62c:	6179      	str	r1, [r7, #20]
 801a62e:	e7e7      	b.n	801a600 <__d2b+0x46>
 801a630:	a801      	add	r0, sp, #4
 801a632:	f7ff fdda 	bl	801a1ea <__lo0bits>
 801a636:	9b01      	ldr	r3, [sp, #4]
 801a638:	617b      	str	r3, [r7, #20]
 801a63a:	2101      	movs	r1, #1
 801a63c:	6139      	str	r1, [r7, #16]
 801a63e:	3020      	adds	r0, #32
 801a640:	e7e5      	b.n	801a60e <__d2b+0x54>
 801a642:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801a646:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801a64a:	6030      	str	r0, [r6, #0]
 801a64c:	6918      	ldr	r0, [r3, #16]
 801a64e:	f7ff fdad 	bl	801a1ac <__hi0bits>
 801a652:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801a656:	e7e1      	b.n	801a61c <__d2b+0x62>

0801a658 <_calloc_r>:
 801a658:	b538      	push	{r3, r4, r5, lr}
 801a65a:	fb02 f401 	mul.w	r4, r2, r1
 801a65e:	4621      	mov	r1, r4
 801a660:	f000 f856 	bl	801a710 <_malloc_r>
 801a664:	4605      	mov	r5, r0
 801a666:	b118      	cbz	r0, 801a670 <_calloc_r+0x18>
 801a668:	4622      	mov	r2, r4
 801a66a:	2100      	movs	r1, #0
 801a66c:	f7fd ff07 	bl	801847e <memset>
 801a670:	4628      	mov	r0, r5
 801a672:	bd38      	pop	{r3, r4, r5, pc}

0801a674 <_free_r>:
 801a674:	b538      	push	{r3, r4, r5, lr}
 801a676:	4605      	mov	r5, r0
 801a678:	2900      	cmp	r1, #0
 801a67a:	d045      	beq.n	801a708 <_free_r+0x94>
 801a67c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a680:	1f0c      	subs	r4, r1, #4
 801a682:	2b00      	cmp	r3, #0
 801a684:	bfb8      	it	lt
 801a686:	18e4      	addlt	r4, r4, r3
 801a688:	f000 fbd8 	bl	801ae3c <__malloc_lock>
 801a68c:	4a1f      	ldr	r2, [pc, #124]	; (801a70c <_free_r+0x98>)
 801a68e:	6813      	ldr	r3, [r2, #0]
 801a690:	4610      	mov	r0, r2
 801a692:	b933      	cbnz	r3, 801a6a2 <_free_r+0x2e>
 801a694:	6063      	str	r3, [r4, #4]
 801a696:	6014      	str	r4, [r2, #0]
 801a698:	4628      	mov	r0, r5
 801a69a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a69e:	f000 bbce 	b.w	801ae3e <__malloc_unlock>
 801a6a2:	42a3      	cmp	r3, r4
 801a6a4:	d90c      	bls.n	801a6c0 <_free_r+0x4c>
 801a6a6:	6821      	ldr	r1, [r4, #0]
 801a6a8:	1862      	adds	r2, r4, r1
 801a6aa:	4293      	cmp	r3, r2
 801a6ac:	bf04      	itt	eq
 801a6ae:	681a      	ldreq	r2, [r3, #0]
 801a6b0:	685b      	ldreq	r3, [r3, #4]
 801a6b2:	6063      	str	r3, [r4, #4]
 801a6b4:	bf04      	itt	eq
 801a6b6:	1852      	addeq	r2, r2, r1
 801a6b8:	6022      	streq	r2, [r4, #0]
 801a6ba:	6004      	str	r4, [r0, #0]
 801a6bc:	e7ec      	b.n	801a698 <_free_r+0x24>
 801a6be:	4613      	mov	r3, r2
 801a6c0:	685a      	ldr	r2, [r3, #4]
 801a6c2:	b10a      	cbz	r2, 801a6c8 <_free_r+0x54>
 801a6c4:	42a2      	cmp	r2, r4
 801a6c6:	d9fa      	bls.n	801a6be <_free_r+0x4a>
 801a6c8:	6819      	ldr	r1, [r3, #0]
 801a6ca:	1858      	adds	r0, r3, r1
 801a6cc:	42a0      	cmp	r0, r4
 801a6ce:	d10b      	bne.n	801a6e8 <_free_r+0x74>
 801a6d0:	6820      	ldr	r0, [r4, #0]
 801a6d2:	4401      	add	r1, r0
 801a6d4:	1858      	adds	r0, r3, r1
 801a6d6:	4282      	cmp	r2, r0
 801a6d8:	6019      	str	r1, [r3, #0]
 801a6da:	d1dd      	bne.n	801a698 <_free_r+0x24>
 801a6dc:	6810      	ldr	r0, [r2, #0]
 801a6de:	6852      	ldr	r2, [r2, #4]
 801a6e0:	605a      	str	r2, [r3, #4]
 801a6e2:	4401      	add	r1, r0
 801a6e4:	6019      	str	r1, [r3, #0]
 801a6e6:	e7d7      	b.n	801a698 <_free_r+0x24>
 801a6e8:	d902      	bls.n	801a6f0 <_free_r+0x7c>
 801a6ea:	230c      	movs	r3, #12
 801a6ec:	602b      	str	r3, [r5, #0]
 801a6ee:	e7d3      	b.n	801a698 <_free_r+0x24>
 801a6f0:	6820      	ldr	r0, [r4, #0]
 801a6f2:	1821      	adds	r1, r4, r0
 801a6f4:	428a      	cmp	r2, r1
 801a6f6:	bf04      	itt	eq
 801a6f8:	6811      	ldreq	r1, [r2, #0]
 801a6fa:	6852      	ldreq	r2, [r2, #4]
 801a6fc:	6062      	str	r2, [r4, #4]
 801a6fe:	bf04      	itt	eq
 801a700:	1809      	addeq	r1, r1, r0
 801a702:	6021      	streq	r1, [r4, #0]
 801a704:	605c      	str	r4, [r3, #4]
 801a706:	e7c7      	b.n	801a698 <_free_r+0x24>
 801a708:	bd38      	pop	{r3, r4, r5, pc}
 801a70a:	bf00      	nop
 801a70c:	24004c64 	.word	0x24004c64

0801a710 <_malloc_r>:
 801a710:	b570      	push	{r4, r5, r6, lr}
 801a712:	1ccd      	adds	r5, r1, #3
 801a714:	f025 0503 	bic.w	r5, r5, #3
 801a718:	3508      	adds	r5, #8
 801a71a:	2d0c      	cmp	r5, #12
 801a71c:	bf38      	it	cc
 801a71e:	250c      	movcc	r5, #12
 801a720:	2d00      	cmp	r5, #0
 801a722:	4606      	mov	r6, r0
 801a724:	db01      	blt.n	801a72a <_malloc_r+0x1a>
 801a726:	42a9      	cmp	r1, r5
 801a728:	d903      	bls.n	801a732 <_malloc_r+0x22>
 801a72a:	230c      	movs	r3, #12
 801a72c:	6033      	str	r3, [r6, #0]
 801a72e:	2000      	movs	r0, #0
 801a730:	bd70      	pop	{r4, r5, r6, pc}
 801a732:	f000 fb83 	bl	801ae3c <__malloc_lock>
 801a736:	4a21      	ldr	r2, [pc, #132]	; (801a7bc <_malloc_r+0xac>)
 801a738:	6814      	ldr	r4, [r2, #0]
 801a73a:	4621      	mov	r1, r4
 801a73c:	b991      	cbnz	r1, 801a764 <_malloc_r+0x54>
 801a73e:	4c20      	ldr	r4, [pc, #128]	; (801a7c0 <_malloc_r+0xb0>)
 801a740:	6823      	ldr	r3, [r4, #0]
 801a742:	b91b      	cbnz	r3, 801a74c <_malloc_r+0x3c>
 801a744:	4630      	mov	r0, r6
 801a746:	f000 facf 	bl	801ace8 <_sbrk_r>
 801a74a:	6020      	str	r0, [r4, #0]
 801a74c:	4629      	mov	r1, r5
 801a74e:	4630      	mov	r0, r6
 801a750:	f000 faca 	bl	801ace8 <_sbrk_r>
 801a754:	1c43      	adds	r3, r0, #1
 801a756:	d124      	bne.n	801a7a2 <_malloc_r+0x92>
 801a758:	230c      	movs	r3, #12
 801a75a:	6033      	str	r3, [r6, #0]
 801a75c:	4630      	mov	r0, r6
 801a75e:	f000 fb6e 	bl	801ae3e <__malloc_unlock>
 801a762:	e7e4      	b.n	801a72e <_malloc_r+0x1e>
 801a764:	680b      	ldr	r3, [r1, #0]
 801a766:	1b5b      	subs	r3, r3, r5
 801a768:	d418      	bmi.n	801a79c <_malloc_r+0x8c>
 801a76a:	2b0b      	cmp	r3, #11
 801a76c:	d90f      	bls.n	801a78e <_malloc_r+0x7e>
 801a76e:	600b      	str	r3, [r1, #0]
 801a770:	50cd      	str	r5, [r1, r3]
 801a772:	18cc      	adds	r4, r1, r3
 801a774:	4630      	mov	r0, r6
 801a776:	f000 fb62 	bl	801ae3e <__malloc_unlock>
 801a77a:	f104 000b 	add.w	r0, r4, #11
 801a77e:	1d23      	adds	r3, r4, #4
 801a780:	f020 0007 	bic.w	r0, r0, #7
 801a784:	1ac3      	subs	r3, r0, r3
 801a786:	d0d3      	beq.n	801a730 <_malloc_r+0x20>
 801a788:	425a      	negs	r2, r3
 801a78a:	50e2      	str	r2, [r4, r3]
 801a78c:	e7d0      	b.n	801a730 <_malloc_r+0x20>
 801a78e:	428c      	cmp	r4, r1
 801a790:	684b      	ldr	r3, [r1, #4]
 801a792:	bf16      	itet	ne
 801a794:	6063      	strne	r3, [r4, #4]
 801a796:	6013      	streq	r3, [r2, #0]
 801a798:	460c      	movne	r4, r1
 801a79a:	e7eb      	b.n	801a774 <_malloc_r+0x64>
 801a79c:	460c      	mov	r4, r1
 801a79e:	6849      	ldr	r1, [r1, #4]
 801a7a0:	e7cc      	b.n	801a73c <_malloc_r+0x2c>
 801a7a2:	1cc4      	adds	r4, r0, #3
 801a7a4:	f024 0403 	bic.w	r4, r4, #3
 801a7a8:	42a0      	cmp	r0, r4
 801a7aa:	d005      	beq.n	801a7b8 <_malloc_r+0xa8>
 801a7ac:	1a21      	subs	r1, r4, r0
 801a7ae:	4630      	mov	r0, r6
 801a7b0:	f000 fa9a 	bl	801ace8 <_sbrk_r>
 801a7b4:	3001      	adds	r0, #1
 801a7b6:	d0cf      	beq.n	801a758 <_malloc_r+0x48>
 801a7b8:	6025      	str	r5, [r4, #0]
 801a7ba:	e7db      	b.n	801a774 <_malloc_r+0x64>
 801a7bc:	24004c64 	.word	0x24004c64
 801a7c0:	24004c68 	.word	0x24004c68

0801a7c4 <__ssputs_r>:
 801a7c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a7c8:	688e      	ldr	r6, [r1, #8]
 801a7ca:	429e      	cmp	r6, r3
 801a7cc:	4682      	mov	sl, r0
 801a7ce:	460c      	mov	r4, r1
 801a7d0:	4690      	mov	r8, r2
 801a7d2:	4699      	mov	r9, r3
 801a7d4:	d837      	bhi.n	801a846 <__ssputs_r+0x82>
 801a7d6:	898a      	ldrh	r2, [r1, #12]
 801a7d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801a7dc:	d031      	beq.n	801a842 <__ssputs_r+0x7e>
 801a7de:	6825      	ldr	r5, [r4, #0]
 801a7e0:	6909      	ldr	r1, [r1, #16]
 801a7e2:	1a6f      	subs	r7, r5, r1
 801a7e4:	6965      	ldr	r5, [r4, #20]
 801a7e6:	2302      	movs	r3, #2
 801a7e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a7ec:	fb95 f5f3 	sdiv	r5, r5, r3
 801a7f0:	f109 0301 	add.w	r3, r9, #1
 801a7f4:	443b      	add	r3, r7
 801a7f6:	429d      	cmp	r5, r3
 801a7f8:	bf38      	it	cc
 801a7fa:	461d      	movcc	r5, r3
 801a7fc:	0553      	lsls	r3, r2, #21
 801a7fe:	d530      	bpl.n	801a862 <__ssputs_r+0x9e>
 801a800:	4629      	mov	r1, r5
 801a802:	f7ff ff85 	bl	801a710 <_malloc_r>
 801a806:	4606      	mov	r6, r0
 801a808:	b950      	cbnz	r0, 801a820 <__ssputs_r+0x5c>
 801a80a:	230c      	movs	r3, #12
 801a80c:	f8ca 3000 	str.w	r3, [sl]
 801a810:	89a3      	ldrh	r3, [r4, #12]
 801a812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a816:	81a3      	strh	r3, [r4, #12]
 801a818:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a81c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a820:	463a      	mov	r2, r7
 801a822:	6921      	ldr	r1, [r4, #16]
 801a824:	f7fd fe07 	bl	8018436 <memcpy>
 801a828:	89a3      	ldrh	r3, [r4, #12]
 801a82a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801a82e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a832:	81a3      	strh	r3, [r4, #12]
 801a834:	6126      	str	r6, [r4, #16]
 801a836:	6165      	str	r5, [r4, #20]
 801a838:	443e      	add	r6, r7
 801a83a:	1bed      	subs	r5, r5, r7
 801a83c:	6026      	str	r6, [r4, #0]
 801a83e:	60a5      	str	r5, [r4, #8]
 801a840:	464e      	mov	r6, r9
 801a842:	454e      	cmp	r6, r9
 801a844:	d900      	bls.n	801a848 <__ssputs_r+0x84>
 801a846:	464e      	mov	r6, r9
 801a848:	4632      	mov	r2, r6
 801a84a:	4641      	mov	r1, r8
 801a84c:	6820      	ldr	r0, [r4, #0]
 801a84e:	f7fd fdfd 	bl	801844c <memmove>
 801a852:	68a3      	ldr	r3, [r4, #8]
 801a854:	1b9b      	subs	r3, r3, r6
 801a856:	60a3      	str	r3, [r4, #8]
 801a858:	6823      	ldr	r3, [r4, #0]
 801a85a:	441e      	add	r6, r3
 801a85c:	6026      	str	r6, [r4, #0]
 801a85e:	2000      	movs	r0, #0
 801a860:	e7dc      	b.n	801a81c <__ssputs_r+0x58>
 801a862:	462a      	mov	r2, r5
 801a864:	f000 faec 	bl	801ae40 <_realloc_r>
 801a868:	4606      	mov	r6, r0
 801a86a:	2800      	cmp	r0, #0
 801a86c:	d1e2      	bne.n	801a834 <__ssputs_r+0x70>
 801a86e:	6921      	ldr	r1, [r4, #16]
 801a870:	4650      	mov	r0, sl
 801a872:	f7ff feff 	bl	801a674 <_free_r>
 801a876:	e7c8      	b.n	801a80a <__ssputs_r+0x46>

0801a878 <_svfiprintf_r>:
 801a878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a87c:	461d      	mov	r5, r3
 801a87e:	898b      	ldrh	r3, [r1, #12]
 801a880:	061f      	lsls	r7, r3, #24
 801a882:	b09d      	sub	sp, #116	; 0x74
 801a884:	4680      	mov	r8, r0
 801a886:	460c      	mov	r4, r1
 801a888:	4616      	mov	r6, r2
 801a88a:	d50f      	bpl.n	801a8ac <_svfiprintf_r+0x34>
 801a88c:	690b      	ldr	r3, [r1, #16]
 801a88e:	b96b      	cbnz	r3, 801a8ac <_svfiprintf_r+0x34>
 801a890:	2140      	movs	r1, #64	; 0x40
 801a892:	f7ff ff3d 	bl	801a710 <_malloc_r>
 801a896:	6020      	str	r0, [r4, #0]
 801a898:	6120      	str	r0, [r4, #16]
 801a89a:	b928      	cbnz	r0, 801a8a8 <_svfiprintf_r+0x30>
 801a89c:	230c      	movs	r3, #12
 801a89e:	f8c8 3000 	str.w	r3, [r8]
 801a8a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a8a6:	e0c8      	b.n	801aa3a <_svfiprintf_r+0x1c2>
 801a8a8:	2340      	movs	r3, #64	; 0x40
 801a8aa:	6163      	str	r3, [r4, #20]
 801a8ac:	2300      	movs	r3, #0
 801a8ae:	9309      	str	r3, [sp, #36]	; 0x24
 801a8b0:	2320      	movs	r3, #32
 801a8b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a8b6:	2330      	movs	r3, #48	; 0x30
 801a8b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a8bc:	9503      	str	r5, [sp, #12]
 801a8be:	f04f 0b01 	mov.w	fp, #1
 801a8c2:	4637      	mov	r7, r6
 801a8c4:	463d      	mov	r5, r7
 801a8c6:	f815 3b01 	ldrb.w	r3, [r5], #1
 801a8ca:	b10b      	cbz	r3, 801a8d0 <_svfiprintf_r+0x58>
 801a8cc:	2b25      	cmp	r3, #37	; 0x25
 801a8ce:	d13e      	bne.n	801a94e <_svfiprintf_r+0xd6>
 801a8d0:	ebb7 0a06 	subs.w	sl, r7, r6
 801a8d4:	d00b      	beq.n	801a8ee <_svfiprintf_r+0x76>
 801a8d6:	4653      	mov	r3, sl
 801a8d8:	4632      	mov	r2, r6
 801a8da:	4621      	mov	r1, r4
 801a8dc:	4640      	mov	r0, r8
 801a8de:	f7ff ff71 	bl	801a7c4 <__ssputs_r>
 801a8e2:	3001      	adds	r0, #1
 801a8e4:	f000 80a4 	beq.w	801aa30 <_svfiprintf_r+0x1b8>
 801a8e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a8ea:	4453      	add	r3, sl
 801a8ec:	9309      	str	r3, [sp, #36]	; 0x24
 801a8ee:	783b      	ldrb	r3, [r7, #0]
 801a8f0:	2b00      	cmp	r3, #0
 801a8f2:	f000 809d 	beq.w	801aa30 <_svfiprintf_r+0x1b8>
 801a8f6:	2300      	movs	r3, #0
 801a8f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801a8fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a900:	9304      	str	r3, [sp, #16]
 801a902:	9307      	str	r3, [sp, #28]
 801a904:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801a908:	931a      	str	r3, [sp, #104]	; 0x68
 801a90a:	462f      	mov	r7, r5
 801a90c:	2205      	movs	r2, #5
 801a90e:	f817 1b01 	ldrb.w	r1, [r7], #1
 801a912:	4850      	ldr	r0, [pc, #320]	; (801aa54 <_svfiprintf_r+0x1dc>)
 801a914:	f7e5 fcfc 	bl	8000310 <memchr>
 801a918:	9b04      	ldr	r3, [sp, #16]
 801a91a:	b9d0      	cbnz	r0, 801a952 <_svfiprintf_r+0xda>
 801a91c:	06d9      	lsls	r1, r3, #27
 801a91e:	bf44      	itt	mi
 801a920:	2220      	movmi	r2, #32
 801a922:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801a926:	071a      	lsls	r2, r3, #28
 801a928:	bf44      	itt	mi
 801a92a:	222b      	movmi	r2, #43	; 0x2b
 801a92c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801a930:	782a      	ldrb	r2, [r5, #0]
 801a932:	2a2a      	cmp	r2, #42	; 0x2a
 801a934:	d015      	beq.n	801a962 <_svfiprintf_r+0xea>
 801a936:	9a07      	ldr	r2, [sp, #28]
 801a938:	462f      	mov	r7, r5
 801a93a:	2000      	movs	r0, #0
 801a93c:	250a      	movs	r5, #10
 801a93e:	4639      	mov	r1, r7
 801a940:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a944:	3b30      	subs	r3, #48	; 0x30
 801a946:	2b09      	cmp	r3, #9
 801a948:	d94d      	bls.n	801a9e6 <_svfiprintf_r+0x16e>
 801a94a:	b1b8      	cbz	r0, 801a97c <_svfiprintf_r+0x104>
 801a94c:	e00f      	b.n	801a96e <_svfiprintf_r+0xf6>
 801a94e:	462f      	mov	r7, r5
 801a950:	e7b8      	b.n	801a8c4 <_svfiprintf_r+0x4c>
 801a952:	4a40      	ldr	r2, [pc, #256]	; (801aa54 <_svfiprintf_r+0x1dc>)
 801a954:	1a80      	subs	r0, r0, r2
 801a956:	fa0b f000 	lsl.w	r0, fp, r0
 801a95a:	4318      	orrs	r0, r3
 801a95c:	9004      	str	r0, [sp, #16]
 801a95e:	463d      	mov	r5, r7
 801a960:	e7d3      	b.n	801a90a <_svfiprintf_r+0x92>
 801a962:	9a03      	ldr	r2, [sp, #12]
 801a964:	1d11      	adds	r1, r2, #4
 801a966:	6812      	ldr	r2, [r2, #0]
 801a968:	9103      	str	r1, [sp, #12]
 801a96a:	2a00      	cmp	r2, #0
 801a96c:	db01      	blt.n	801a972 <_svfiprintf_r+0xfa>
 801a96e:	9207      	str	r2, [sp, #28]
 801a970:	e004      	b.n	801a97c <_svfiprintf_r+0x104>
 801a972:	4252      	negs	r2, r2
 801a974:	f043 0302 	orr.w	r3, r3, #2
 801a978:	9207      	str	r2, [sp, #28]
 801a97a:	9304      	str	r3, [sp, #16]
 801a97c:	783b      	ldrb	r3, [r7, #0]
 801a97e:	2b2e      	cmp	r3, #46	; 0x2e
 801a980:	d10c      	bne.n	801a99c <_svfiprintf_r+0x124>
 801a982:	787b      	ldrb	r3, [r7, #1]
 801a984:	2b2a      	cmp	r3, #42	; 0x2a
 801a986:	d133      	bne.n	801a9f0 <_svfiprintf_r+0x178>
 801a988:	9b03      	ldr	r3, [sp, #12]
 801a98a:	1d1a      	adds	r2, r3, #4
 801a98c:	681b      	ldr	r3, [r3, #0]
 801a98e:	9203      	str	r2, [sp, #12]
 801a990:	2b00      	cmp	r3, #0
 801a992:	bfb8      	it	lt
 801a994:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801a998:	3702      	adds	r7, #2
 801a99a:	9305      	str	r3, [sp, #20]
 801a99c:	4d2e      	ldr	r5, [pc, #184]	; (801aa58 <_svfiprintf_r+0x1e0>)
 801a99e:	7839      	ldrb	r1, [r7, #0]
 801a9a0:	2203      	movs	r2, #3
 801a9a2:	4628      	mov	r0, r5
 801a9a4:	f7e5 fcb4 	bl	8000310 <memchr>
 801a9a8:	b138      	cbz	r0, 801a9ba <_svfiprintf_r+0x142>
 801a9aa:	2340      	movs	r3, #64	; 0x40
 801a9ac:	1b40      	subs	r0, r0, r5
 801a9ae:	fa03 f000 	lsl.w	r0, r3, r0
 801a9b2:	9b04      	ldr	r3, [sp, #16]
 801a9b4:	4303      	orrs	r3, r0
 801a9b6:	3701      	adds	r7, #1
 801a9b8:	9304      	str	r3, [sp, #16]
 801a9ba:	7839      	ldrb	r1, [r7, #0]
 801a9bc:	4827      	ldr	r0, [pc, #156]	; (801aa5c <_svfiprintf_r+0x1e4>)
 801a9be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a9c2:	2206      	movs	r2, #6
 801a9c4:	1c7e      	adds	r6, r7, #1
 801a9c6:	f7e5 fca3 	bl	8000310 <memchr>
 801a9ca:	2800      	cmp	r0, #0
 801a9cc:	d038      	beq.n	801aa40 <_svfiprintf_r+0x1c8>
 801a9ce:	4b24      	ldr	r3, [pc, #144]	; (801aa60 <_svfiprintf_r+0x1e8>)
 801a9d0:	bb13      	cbnz	r3, 801aa18 <_svfiprintf_r+0x1a0>
 801a9d2:	9b03      	ldr	r3, [sp, #12]
 801a9d4:	3307      	adds	r3, #7
 801a9d6:	f023 0307 	bic.w	r3, r3, #7
 801a9da:	3308      	adds	r3, #8
 801a9dc:	9303      	str	r3, [sp, #12]
 801a9de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a9e0:	444b      	add	r3, r9
 801a9e2:	9309      	str	r3, [sp, #36]	; 0x24
 801a9e4:	e76d      	b.n	801a8c2 <_svfiprintf_r+0x4a>
 801a9e6:	fb05 3202 	mla	r2, r5, r2, r3
 801a9ea:	2001      	movs	r0, #1
 801a9ec:	460f      	mov	r7, r1
 801a9ee:	e7a6      	b.n	801a93e <_svfiprintf_r+0xc6>
 801a9f0:	2300      	movs	r3, #0
 801a9f2:	3701      	adds	r7, #1
 801a9f4:	9305      	str	r3, [sp, #20]
 801a9f6:	4619      	mov	r1, r3
 801a9f8:	250a      	movs	r5, #10
 801a9fa:	4638      	mov	r0, r7
 801a9fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801aa00:	3a30      	subs	r2, #48	; 0x30
 801aa02:	2a09      	cmp	r2, #9
 801aa04:	d903      	bls.n	801aa0e <_svfiprintf_r+0x196>
 801aa06:	2b00      	cmp	r3, #0
 801aa08:	d0c8      	beq.n	801a99c <_svfiprintf_r+0x124>
 801aa0a:	9105      	str	r1, [sp, #20]
 801aa0c:	e7c6      	b.n	801a99c <_svfiprintf_r+0x124>
 801aa0e:	fb05 2101 	mla	r1, r5, r1, r2
 801aa12:	2301      	movs	r3, #1
 801aa14:	4607      	mov	r7, r0
 801aa16:	e7f0      	b.n	801a9fa <_svfiprintf_r+0x182>
 801aa18:	ab03      	add	r3, sp, #12
 801aa1a:	9300      	str	r3, [sp, #0]
 801aa1c:	4622      	mov	r2, r4
 801aa1e:	4b11      	ldr	r3, [pc, #68]	; (801aa64 <_svfiprintf_r+0x1ec>)
 801aa20:	a904      	add	r1, sp, #16
 801aa22:	4640      	mov	r0, r8
 801aa24:	f7fd fdb8 	bl	8018598 <_printf_float>
 801aa28:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801aa2c:	4681      	mov	r9, r0
 801aa2e:	d1d6      	bne.n	801a9de <_svfiprintf_r+0x166>
 801aa30:	89a3      	ldrh	r3, [r4, #12]
 801aa32:	065b      	lsls	r3, r3, #25
 801aa34:	f53f af35 	bmi.w	801a8a2 <_svfiprintf_r+0x2a>
 801aa38:	9809      	ldr	r0, [sp, #36]	; 0x24
 801aa3a:	b01d      	add	sp, #116	; 0x74
 801aa3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa40:	ab03      	add	r3, sp, #12
 801aa42:	9300      	str	r3, [sp, #0]
 801aa44:	4622      	mov	r2, r4
 801aa46:	4b07      	ldr	r3, [pc, #28]	; (801aa64 <_svfiprintf_r+0x1ec>)
 801aa48:	a904      	add	r1, sp, #16
 801aa4a:	4640      	mov	r0, r8
 801aa4c:	f7fe f846 	bl	8018adc <_printf_i>
 801aa50:	e7ea      	b.n	801aa28 <_svfiprintf_r+0x1b0>
 801aa52:	bf00      	nop
 801aa54:	0801e254 	.word	0x0801e254
 801aa58:	0801e25a 	.word	0x0801e25a
 801aa5c:	0801e25e 	.word	0x0801e25e
 801aa60:	08018599 	.word	0x08018599
 801aa64:	0801a7c5 	.word	0x0801a7c5

0801aa68 <__sfputc_r>:
 801aa68:	6893      	ldr	r3, [r2, #8]
 801aa6a:	3b01      	subs	r3, #1
 801aa6c:	2b00      	cmp	r3, #0
 801aa6e:	b410      	push	{r4}
 801aa70:	6093      	str	r3, [r2, #8]
 801aa72:	da08      	bge.n	801aa86 <__sfputc_r+0x1e>
 801aa74:	6994      	ldr	r4, [r2, #24]
 801aa76:	42a3      	cmp	r3, r4
 801aa78:	db01      	blt.n	801aa7e <__sfputc_r+0x16>
 801aa7a:	290a      	cmp	r1, #10
 801aa7c:	d103      	bne.n	801aa86 <__sfputc_r+0x1e>
 801aa7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aa82:	f7fe ba0d 	b.w	8018ea0 <__swbuf_r>
 801aa86:	6813      	ldr	r3, [r2, #0]
 801aa88:	1c58      	adds	r0, r3, #1
 801aa8a:	6010      	str	r0, [r2, #0]
 801aa8c:	7019      	strb	r1, [r3, #0]
 801aa8e:	4608      	mov	r0, r1
 801aa90:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aa94:	4770      	bx	lr

0801aa96 <__sfputs_r>:
 801aa96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aa98:	4606      	mov	r6, r0
 801aa9a:	460f      	mov	r7, r1
 801aa9c:	4614      	mov	r4, r2
 801aa9e:	18d5      	adds	r5, r2, r3
 801aaa0:	42ac      	cmp	r4, r5
 801aaa2:	d101      	bne.n	801aaa8 <__sfputs_r+0x12>
 801aaa4:	2000      	movs	r0, #0
 801aaa6:	e007      	b.n	801aab8 <__sfputs_r+0x22>
 801aaa8:	463a      	mov	r2, r7
 801aaaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aaae:	4630      	mov	r0, r6
 801aab0:	f7ff ffda 	bl	801aa68 <__sfputc_r>
 801aab4:	1c43      	adds	r3, r0, #1
 801aab6:	d1f3      	bne.n	801aaa0 <__sfputs_r+0xa>
 801aab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801aabc <_vfiprintf_r>:
 801aabc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aac0:	460c      	mov	r4, r1
 801aac2:	b09d      	sub	sp, #116	; 0x74
 801aac4:	4617      	mov	r7, r2
 801aac6:	461d      	mov	r5, r3
 801aac8:	4606      	mov	r6, r0
 801aaca:	b118      	cbz	r0, 801aad4 <_vfiprintf_r+0x18>
 801aacc:	6983      	ldr	r3, [r0, #24]
 801aace:	b90b      	cbnz	r3, 801aad4 <_vfiprintf_r+0x18>
 801aad0:	f7ff f9e2 	bl	8019e98 <__sinit>
 801aad4:	4b7c      	ldr	r3, [pc, #496]	; (801acc8 <_vfiprintf_r+0x20c>)
 801aad6:	429c      	cmp	r4, r3
 801aad8:	d158      	bne.n	801ab8c <_vfiprintf_r+0xd0>
 801aada:	6874      	ldr	r4, [r6, #4]
 801aadc:	89a3      	ldrh	r3, [r4, #12]
 801aade:	0718      	lsls	r0, r3, #28
 801aae0:	d55e      	bpl.n	801aba0 <_vfiprintf_r+0xe4>
 801aae2:	6923      	ldr	r3, [r4, #16]
 801aae4:	2b00      	cmp	r3, #0
 801aae6:	d05b      	beq.n	801aba0 <_vfiprintf_r+0xe4>
 801aae8:	2300      	movs	r3, #0
 801aaea:	9309      	str	r3, [sp, #36]	; 0x24
 801aaec:	2320      	movs	r3, #32
 801aaee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801aaf2:	2330      	movs	r3, #48	; 0x30
 801aaf4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801aaf8:	9503      	str	r5, [sp, #12]
 801aafa:	f04f 0b01 	mov.w	fp, #1
 801aafe:	46b8      	mov	r8, r7
 801ab00:	4645      	mov	r5, r8
 801ab02:	f815 3b01 	ldrb.w	r3, [r5], #1
 801ab06:	b10b      	cbz	r3, 801ab0c <_vfiprintf_r+0x50>
 801ab08:	2b25      	cmp	r3, #37	; 0x25
 801ab0a:	d154      	bne.n	801abb6 <_vfiprintf_r+0xfa>
 801ab0c:	ebb8 0a07 	subs.w	sl, r8, r7
 801ab10:	d00b      	beq.n	801ab2a <_vfiprintf_r+0x6e>
 801ab12:	4653      	mov	r3, sl
 801ab14:	463a      	mov	r2, r7
 801ab16:	4621      	mov	r1, r4
 801ab18:	4630      	mov	r0, r6
 801ab1a:	f7ff ffbc 	bl	801aa96 <__sfputs_r>
 801ab1e:	3001      	adds	r0, #1
 801ab20:	f000 80c2 	beq.w	801aca8 <_vfiprintf_r+0x1ec>
 801ab24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ab26:	4453      	add	r3, sl
 801ab28:	9309      	str	r3, [sp, #36]	; 0x24
 801ab2a:	f898 3000 	ldrb.w	r3, [r8]
 801ab2e:	2b00      	cmp	r3, #0
 801ab30:	f000 80ba 	beq.w	801aca8 <_vfiprintf_r+0x1ec>
 801ab34:	2300      	movs	r3, #0
 801ab36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801ab3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ab3e:	9304      	str	r3, [sp, #16]
 801ab40:	9307      	str	r3, [sp, #28]
 801ab42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ab46:	931a      	str	r3, [sp, #104]	; 0x68
 801ab48:	46a8      	mov	r8, r5
 801ab4a:	2205      	movs	r2, #5
 801ab4c:	f818 1b01 	ldrb.w	r1, [r8], #1
 801ab50:	485e      	ldr	r0, [pc, #376]	; (801accc <_vfiprintf_r+0x210>)
 801ab52:	f7e5 fbdd 	bl	8000310 <memchr>
 801ab56:	9b04      	ldr	r3, [sp, #16]
 801ab58:	bb78      	cbnz	r0, 801abba <_vfiprintf_r+0xfe>
 801ab5a:	06d9      	lsls	r1, r3, #27
 801ab5c:	bf44      	itt	mi
 801ab5e:	2220      	movmi	r2, #32
 801ab60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801ab64:	071a      	lsls	r2, r3, #28
 801ab66:	bf44      	itt	mi
 801ab68:	222b      	movmi	r2, #43	; 0x2b
 801ab6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801ab6e:	782a      	ldrb	r2, [r5, #0]
 801ab70:	2a2a      	cmp	r2, #42	; 0x2a
 801ab72:	d02a      	beq.n	801abca <_vfiprintf_r+0x10e>
 801ab74:	9a07      	ldr	r2, [sp, #28]
 801ab76:	46a8      	mov	r8, r5
 801ab78:	2000      	movs	r0, #0
 801ab7a:	250a      	movs	r5, #10
 801ab7c:	4641      	mov	r1, r8
 801ab7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ab82:	3b30      	subs	r3, #48	; 0x30
 801ab84:	2b09      	cmp	r3, #9
 801ab86:	d969      	bls.n	801ac5c <_vfiprintf_r+0x1a0>
 801ab88:	b360      	cbz	r0, 801abe4 <_vfiprintf_r+0x128>
 801ab8a:	e024      	b.n	801abd6 <_vfiprintf_r+0x11a>
 801ab8c:	4b50      	ldr	r3, [pc, #320]	; (801acd0 <_vfiprintf_r+0x214>)
 801ab8e:	429c      	cmp	r4, r3
 801ab90:	d101      	bne.n	801ab96 <_vfiprintf_r+0xda>
 801ab92:	68b4      	ldr	r4, [r6, #8]
 801ab94:	e7a2      	b.n	801aadc <_vfiprintf_r+0x20>
 801ab96:	4b4f      	ldr	r3, [pc, #316]	; (801acd4 <_vfiprintf_r+0x218>)
 801ab98:	429c      	cmp	r4, r3
 801ab9a:	bf08      	it	eq
 801ab9c:	68f4      	ldreq	r4, [r6, #12]
 801ab9e:	e79d      	b.n	801aadc <_vfiprintf_r+0x20>
 801aba0:	4621      	mov	r1, r4
 801aba2:	4630      	mov	r0, r6
 801aba4:	f7fe f9dc 	bl	8018f60 <__swsetup_r>
 801aba8:	2800      	cmp	r0, #0
 801abaa:	d09d      	beq.n	801aae8 <_vfiprintf_r+0x2c>
 801abac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801abb0:	b01d      	add	sp, #116	; 0x74
 801abb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801abb6:	46a8      	mov	r8, r5
 801abb8:	e7a2      	b.n	801ab00 <_vfiprintf_r+0x44>
 801abba:	4a44      	ldr	r2, [pc, #272]	; (801accc <_vfiprintf_r+0x210>)
 801abbc:	1a80      	subs	r0, r0, r2
 801abbe:	fa0b f000 	lsl.w	r0, fp, r0
 801abc2:	4318      	orrs	r0, r3
 801abc4:	9004      	str	r0, [sp, #16]
 801abc6:	4645      	mov	r5, r8
 801abc8:	e7be      	b.n	801ab48 <_vfiprintf_r+0x8c>
 801abca:	9a03      	ldr	r2, [sp, #12]
 801abcc:	1d11      	adds	r1, r2, #4
 801abce:	6812      	ldr	r2, [r2, #0]
 801abd0:	9103      	str	r1, [sp, #12]
 801abd2:	2a00      	cmp	r2, #0
 801abd4:	db01      	blt.n	801abda <_vfiprintf_r+0x11e>
 801abd6:	9207      	str	r2, [sp, #28]
 801abd8:	e004      	b.n	801abe4 <_vfiprintf_r+0x128>
 801abda:	4252      	negs	r2, r2
 801abdc:	f043 0302 	orr.w	r3, r3, #2
 801abe0:	9207      	str	r2, [sp, #28]
 801abe2:	9304      	str	r3, [sp, #16]
 801abe4:	f898 3000 	ldrb.w	r3, [r8]
 801abe8:	2b2e      	cmp	r3, #46	; 0x2e
 801abea:	d10e      	bne.n	801ac0a <_vfiprintf_r+0x14e>
 801abec:	f898 3001 	ldrb.w	r3, [r8, #1]
 801abf0:	2b2a      	cmp	r3, #42	; 0x2a
 801abf2:	d138      	bne.n	801ac66 <_vfiprintf_r+0x1aa>
 801abf4:	9b03      	ldr	r3, [sp, #12]
 801abf6:	1d1a      	adds	r2, r3, #4
 801abf8:	681b      	ldr	r3, [r3, #0]
 801abfa:	9203      	str	r2, [sp, #12]
 801abfc:	2b00      	cmp	r3, #0
 801abfe:	bfb8      	it	lt
 801ac00:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801ac04:	f108 0802 	add.w	r8, r8, #2
 801ac08:	9305      	str	r3, [sp, #20]
 801ac0a:	4d33      	ldr	r5, [pc, #204]	; (801acd8 <_vfiprintf_r+0x21c>)
 801ac0c:	f898 1000 	ldrb.w	r1, [r8]
 801ac10:	2203      	movs	r2, #3
 801ac12:	4628      	mov	r0, r5
 801ac14:	f7e5 fb7c 	bl	8000310 <memchr>
 801ac18:	b140      	cbz	r0, 801ac2c <_vfiprintf_r+0x170>
 801ac1a:	2340      	movs	r3, #64	; 0x40
 801ac1c:	1b40      	subs	r0, r0, r5
 801ac1e:	fa03 f000 	lsl.w	r0, r3, r0
 801ac22:	9b04      	ldr	r3, [sp, #16]
 801ac24:	4303      	orrs	r3, r0
 801ac26:	f108 0801 	add.w	r8, r8, #1
 801ac2a:	9304      	str	r3, [sp, #16]
 801ac2c:	f898 1000 	ldrb.w	r1, [r8]
 801ac30:	482a      	ldr	r0, [pc, #168]	; (801acdc <_vfiprintf_r+0x220>)
 801ac32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ac36:	2206      	movs	r2, #6
 801ac38:	f108 0701 	add.w	r7, r8, #1
 801ac3c:	f7e5 fb68 	bl	8000310 <memchr>
 801ac40:	2800      	cmp	r0, #0
 801ac42:	d037      	beq.n	801acb4 <_vfiprintf_r+0x1f8>
 801ac44:	4b26      	ldr	r3, [pc, #152]	; (801ace0 <_vfiprintf_r+0x224>)
 801ac46:	bb1b      	cbnz	r3, 801ac90 <_vfiprintf_r+0x1d4>
 801ac48:	9b03      	ldr	r3, [sp, #12]
 801ac4a:	3307      	adds	r3, #7
 801ac4c:	f023 0307 	bic.w	r3, r3, #7
 801ac50:	3308      	adds	r3, #8
 801ac52:	9303      	str	r3, [sp, #12]
 801ac54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ac56:	444b      	add	r3, r9
 801ac58:	9309      	str	r3, [sp, #36]	; 0x24
 801ac5a:	e750      	b.n	801aafe <_vfiprintf_r+0x42>
 801ac5c:	fb05 3202 	mla	r2, r5, r2, r3
 801ac60:	2001      	movs	r0, #1
 801ac62:	4688      	mov	r8, r1
 801ac64:	e78a      	b.n	801ab7c <_vfiprintf_r+0xc0>
 801ac66:	2300      	movs	r3, #0
 801ac68:	f108 0801 	add.w	r8, r8, #1
 801ac6c:	9305      	str	r3, [sp, #20]
 801ac6e:	4619      	mov	r1, r3
 801ac70:	250a      	movs	r5, #10
 801ac72:	4640      	mov	r0, r8
 801ac74:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ac78:	3a30      	subs	r2, #48	; 0x30
 801ac7a:	2a09      	cmp	r2, #9
 801ac7c:	d903      	bls.n	801ac86 <_vfiprintf_r+0x1ca>
 801ac7e:	2b00      	cmp	r3, #0
 801ac80:	d0c3      	beq.n	801ac0a <_vfiprintf_r+0x14e>
 801ac82:	9105      	str	r1, [sp, #20]
 801ac84:	e7c1      	b.n	801ac0a <_vfiprintf_r+0x14e>
 801ac86:	fb05 2101 	mla	r1, r5, r1, r2
 801ac8a:	2301      	movs	r3, #1
 801ac8c:	4680      	mov	r8, r0
 801ac8e:	e7f0      	b.n	801ac72 <_vfiprintf_r+0x1b6>
 801ac90:	ab03      	add	r3, sp, #12
 801ac92:	9300      	str	r3, [sp, #0]
 801ac94:	4622      	mov	r2, r4
 801ac96:	4b13      	ldr	r3, [pc, #76]	; (801ace4 <_vfiprintf_r+0x228>)
 801ac98:	a904      	add	r1, sp, #16
 801ac9a:	4630      	mov	r0, r6
 801ac9c:	f7fd fc7c 	bl	8018598 <_printf_float>
 801aca0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801aca4:	4681      	mov	r9, r0
 801aca6:	d1d5      	bne.n	801ac54 <_vfiprintf_r+0x198>
 801aca8:	89a3      	ldrh	r3, [r4, #12]
 801acaa:	065b      	lsls	r3, r3, #25
 801acac:	f53f af7e 	bmi.w	801abac <_vfiprintf_r+0xf0>
 801acb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801acb2:	e77d      	b.n	801abb0 <_vfiprintf_r+0xf4>
 801acb4:	ab03      	add	r3, sp, #12
 801acb6:	9300      	str	r3, [sp, #0]
 801acb8:	4622      	mov	r2, r4
 801acba:	4b0a      	ldr	r3, [pc, #40]	; (801ace4 <_vfiprintf_r+0x228>)
 801acbc:	a904      	add	r1, sp, #16
 801acbe:	4630      	mov	r0, r6
 801acc0:	f7fd ff0c 	bl	8018adc <_printf_i>
 801acc4:	e7ec      	b.n	801aca0 <_vfiprintf_r+0x1e4>
 801acc6:	bf00      	nop
 801acc8:	0801e114 	.word	0x0801e114
 801accc:	0801e254 	.word	0x0801e254
 801acd0:	0801e134 	.word	0x0801e134
 801acd4:	0801e0f4 	.word	0x0801e0f4
 801acd8:	0801e25a 	.word	0x0801e25a
 801acdc:	0801e25e 	.word	0x0801e25e
 801ace0:	08018599 	.word	0x08018599
 801ace4:	0801aa97 	.word	0x0801aa97

0801ace8 <_sbrk_r>:
 801ace8:	b538      	push	{r3, r4, r5, lr}
 801acea:	4c06      	ldr	r4, [pc, #24]	; (801ad04 <_sbrk_r+0x1c>)
 801acec:	2300      	movs	r3, #0
 801acee:	4605      	mov	r5, r0
 801acf0:	4608      	mov	r0, r1
 801acf2:	6023      	str	r3, [r4, #0]
 801acf4:	f7e6 fa8e 	bl	8001214 <_sbrk>
 801acf8:	1c43      	adds	r3, r0, #1
 801acfa:	d102      	bne.n	801ad02 <_sbrk_r+0x1a>
 801acfc:	6823      	ldr	r3, [r4, #0]
 801acfe:	b103      	cbz	r3, 801ad02 <_sbrk_r+0x1a>
 801ad00:	602b      	str	r3, [r5, #0]
 801ad02:	bd38      	pop	{r3, r4, r5, pc}
 801ad04:	24008554 	.word	0x24008554

0801ad08 <__sread>:
 801ad08:	b510      	push	{r4, lr}
 801ad0a:	460c      	mov	r4, r1
 801ad0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ad10:	f000 f8bc 	bl	801ae8c <_read_r>
 801ad14:	2800      	cmp	r0, #0
 801ad16:	bfab      	itete	ge
 801ad18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801ad1a:	89a3      	ldrhlt	r3, [r4, #12]
 801ad1c:	181b      	addge	r3, r3, r0
 801ad1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801ad22:	bfac      	ite	ge
 801ad24:	6563      	strge	r3, [r4, #84]	; 0x54
 801ad26:	81a3      	strhlt	r3, [r4, #12]
 801ad28:	bd10      	pop	{r4, pc}

0801ad2a <__swrite>:
 801ad2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad2e:	461f      	mov	r7, r3
 801ad30:	898b      	ldrh	r3, [r1, #12]
 801ad32:	05db      	lsls	r3, r3, #23
 801ad34:	4605      	mov	r5, r0
 801ad36:	460c      	mov	r4, r1
 801ad38:	4616      	mov	r6, r2
 801ad3a:	d505      	bpl.n	801ad48 <__swrite+0x1e>
 801ad3c:	2302      	movs	r3, #2
 801ad3e:	2200      	movs	r2, #0
 801ad40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ad44:	f000 f868 	bl	801ae18 <_lseek_r>
 801ad48:	89a3      	ldrh	r3, [r4, #12]
 801ad4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ad4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ad52:	81a3      	strh	r3, [r4, #12]
 801ad54:	4632      	mov	r2, r6
 801ad56:	463b      	mov	r3, r7
 801ad58:	4628      	mov	r0, r5
 801ad5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ad5e:	f000 b817 	b.w	801ad90 <_write_r>

0801ad62 <__sseek>:
 801ad62:	b510      	push	{r4, lr}
 801ad64:	460c      	mov	r4, r1
 801ad66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ad6a:	f000 f855 	bl	801ae18 <_lseek_r>
 801ad6e:	1c43      	adds	r3, r0, #1
 801ad70:	89a3      	ldrh	r3, [r4, #12]
 801ad72:	bf15      	itete	ne
 801ad74:	6560      	strne	r0, [r4, #84]	; 0x54
 801ad76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ad7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ad7e:	81a3      	strheq	r3, [r4, #12]
 801ad80:	bf18      	it	ne
 801ad82:	81a3      	strhne	r3, [r4, #12]
 801ad84:	bd10      	pop	{r4, pc}

0801ad86 <__sclose>:
 801ad86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ad8a:	f000 b813 	b.w	801adb4 <_close_r>
	...

0801ad90 <_write_r>:
 801ad90:	b538      	push	{r3, r4, r5, lr}
 801ad92:	4c07      	ldr	r4, [pc, #28]	; (801adb0 <_write_r+0x20>)
 801ad94:	4605      	mov	r5, r0
 801ad96:	4608      	mov	r0, r1
 801ad98:	4611      	mov	r1, r2
 801ad9a:	2200      	movs	r2, #0
 801ad9c:	6022      	str	r2, [r4, #0]
 801ad9e:	461a      	mov	r2, r3
 801ada0:	f7e6 f9e7 	bl	8001172 <_write>
 801ada4:	1c43      	adds	r3, r0, #1
 801ada6:	d102      	bne.n	801adae <_write_r+0x1e>
 801ada8:	6823      	ldr	r3, [r4, #0]
 801adaa:	b103      	cbz	r3, 801adae <_write_r+0x1e>
 801adac:	602b      	str	r3, [r5, #0]
 801adae:	bd38      	pop	{r3, r4, r5, pc}
 801adb0:	24008554 	.word	0x24008554

0801adb4 <_close_r>:
 801adb4:	b538      	push	{r3, r4, r5, lr}
 801adb6:	4c06      	ldr	r4, [pc, #24]	; (801add0 <_close_r+0x1c>)
 801adb8:	2300      	movs	r3, #0
 801adba:	4605      	mov	r5, r0
 801adbc:	4608      	mov	r0, r1
 801adbe:	6023      	str	r3, [r4, #0]
 801adc0:	f7e6 f9f3 	bl	80011aa <_close>
 801adc4:	1c43      	adds	r3, r0, #1
 801adc6:	d102      	bne.n	801adce <_close_r+0x1a>
 801adc8:	6823      	ldr	r3, [r4, #0]
 801adca:	b103      	cbz	r3, 801adce <_close_r+0x1a>
 801adcc:	602b      	str	r3, [r5, #0]
 801adce:	bd38      	pop	{r3, r4, r5, pc}
 801add0:	24008554 	.word	0x24008554

0801add4 <_fstat_r>:
 801add4:	b538      	push	{r3, r4, r5, lr}
 801add6:	4c07      	ldr	r4, [pc, #28]	; (801adf4 <_fstat_r+0x20>)
 801add8:	2300      	movs	r3, #0
 801adda:	4605      	mov	r5, r0
 801addc:	4608      	mov	r0, r1
 801adde:	4611      	mov	r1, r2
 801ade0:	6023      	str	r3, [r4, #0]
 801ade2:	f7e6 f9ee 	bl	80011c2 <_fstat>
 801ade6:	1c43      	adds	r3, r0, #1
 801ade8:	d102      	bne.n	801adf0 <_fstat_r+0x1c>
 801adea:	6823      	ldr	r3, [r4, #0]
 801adec:	b103      	cbz	r3, 801adf0 <_fstat_r+0x1c>
 801adee:	602b      	str	r3, [r5, #0]
 801adf0:	bd38      	pop	{r3, r4, r5, pc}
 801adf2:	bf00      	nop
 801adf4:	24008554 	.word	0x24008554

0801adf8 <_isatty_r>:
 801adf8:	b538      	push	{r3, r4, r5, lr}
 801adfa:	4c06      	ldr	r4, [pc, #24]	; (801ae14 <_isatty_r+0x1c>)
 801adfc:	2300      	movs	r3, #0
 801adfe:	4605      	mov	r5, r0
 801ae00:	4608      	mov	r0, r1
 801ae02:	6023      	str	r3, [r4, #0]
 801ae04:	f7e6 f9ed 	bl	80011e2 <_isatty>
 801ae08:	1c43      	adds	r3, r0, #1
 801ae0a:	d102      	bne.n	801ae12 <_isatty_r+0x1a>
 801ae0c:	6823      	ldr	r3, [r4, #0]
 801ae0e:	b103      	cbz	r3, 801ae12 <_isatty_r+0x1a>
 801ae10:	602b      	str	r3, [r5, #0]
 801ae12:	bd38      	pop	{r3, r4, r5, pc}
 801ae14:	24008554 	.word	0x24008554

0801ae18 <_lseek_r>:
 801ae18:	b538      	push	{r3, r4, r5, lr}
 801ae1a:	4c07      	ldr	r4, [pc, #28]	; (801ae38 <_lseek_r+0x20>)
 801ae1c:	4605      	mov	r5, r0
 801ae1e:	4608      	mov	r0, r1
 801ae20:	4611      	mov	r1, r2
 801ae22:	2200      	movs	r2, #0
 801ae24:	6022      	str	r2, [r4, #0]
 801ae26:	461a      	mov	r2, r3
 801ae28:	f7e6 f9e6 	bl	80011f8 <_lseek>
 801ae2c:	1c43      	adds	r3, r0, #1
 801ae2e:	d102      	bne.n	801ae36 <_lseek_r+0x1e>
 801ae30:	6823      	ldr	r3, [r4, #0]
 801ae32:	b103      	cbz	r3, 801ae36 <_lseek_r+0x1e>
 801ae34:	602b      	str	r3, [r5, #0]
 801ae36:	bd38      	pop	{r3, r4, r5, pc}
 801ae38:	24008554 	.word	0x24008554

0801ae3c <__malloc_lock>:
 801ae3c:	4770      	bx	lr

0801ae3e <__malloc_unlock>:
 801ae3e:	4770      	bx	lr

0801ae40 <_realloc_r>:
 801ae40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae42:	4607      	mov	r7, r0
 801ae44:	4614      	mov	r4, r2
 801ae46:	460e      	mov	r6, r1
 801ae48:	b921      	cbnz	r1, 801ae54 <_realloc_r+0x14>
 801ae4a:	4611      	mov	r1, r2
 801ae4c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801ae50:	f7ff bc5e 	b.w	801a710 <_malloc_r>
 801ae54:	b922      	cbnz	r2, 801ae60 <_realloc_r+0x20>
 801ae56:	f7ff fc0d 	bl	801a674 <_free_r>
 801ae5a:	4625      	mov	r5, r4
 801ae5c:	4628      	mov	r0, r5
 801ae5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ae60:	f000 f826 	bl	801aeb0 <_malloc_usable_size_r>
 801ae64:	42a0      	cmp	r0, r4
 801ae66:	d20f      	bcs.n	801ae88 <_realloc_r+0x48>
 801ae68:	4621      	mov	r1, r4
 801ae6a:	4638      	mov	r0, r7
 801ae6c:	f7ff fc50 	bl	801a710 <_malloc_r>
 801ae70:	4605      	mov	r5, r0
 801ae72:	2800      	cmp	r0, #0
 801ae74:	d0f2      	beq.n	801ae5c <_realloc_r+0x1c>
 801ae76:	4631      	mov	r1, r6
 801ae78:	4622      	mov	r2, r4
 801ae7a:	f7fd fadc 	bl	8018436 <memcpy>
 801ae7e:	4631      	mov	r1, r6
 801ae80:	4638      	mov	r0, r7
 801ae82:	f7ff fbf7 	bl	801a674 <_free_r>
 801ae86:	e7e9      	b.n	801ae5c <_realloc_r+0x1c>
 801ae88:	4635      	mov	r5, r6
 801ae8a:	e7e7      	b.n	801ae5c <_realloc_r+0x1c>

0801ae8c <_read_r>:
 801ae8c:	b538      	push	{r3, r4, r5, lr}
 801ae8e:	4c07      	ldr	r4, [pc, #28]	; (801aeac <_read_r+0x20>)
 801ae90:	4605      	mov	r5, r0
 801ae92:	4608      	mov	r0, r1
 801ae94:	4611      	mov	r1, r2
 801ae96:	2200      	movs	r2, #0
 801ae98:	6022      	str	r2, [r4, #0]
 801ae9a:	461a      	mov	r2, r3
 801ae9c:	f7e6 f94c 	bl	8001138 <_read>
 801aea0:	1c43      	adds	r3, r0, #1
 801aea2:	d102      	bne.n	801aeaa <_read_r+0x1e>
 801aea4:	6823      	ldr	r3, [r4, #0]
 801aea6:	b103      	cbz	r3, 801aeaa <_read_r+0x1e>
 801aea8:	602b      	str	r3, [r5, #0]
 801aeaa:	bd38      	pop	{r3, r4, r5, pc}
 801aeac:	24008554 	.word	0x24008554

0801aeb0 <_malloc_usable_size_r>:
 801aeb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801aeb4:	1f18      	subs	r0, r3, #4
 801aeb6:	2b00      	cmp	r3, #0
 801aeb8:	bfbc      	itt	lt
 801aeba:	580b      	ldrlt	r3, [r1, r0]
 801aebc:	18c0      	addlt	r0, r0, r3
 801aebe:	4770      	bx	lr

0801aec0 <_init>:
 801aec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aec2:	bf00      	nop
 801aec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801aec6:	bc08      	pop	{r3}
 801aec8:	469e      	mov	lr, r3
 801aeca:	4770      	bx	lr

0801aecc <_fini>:
 801aecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aece:	bf00      	nop
 801aed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801aed2:	bc08      	pop	{r3}
 801aed4:	469e      	mov	lr, r3
 801aed6:	4770      	bx	lr
