Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Oct 30 09:44:38 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_RECEIVE_FSM/write_reg/C (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_RESET_DEBOUNCE/button_state_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.029        0.000                      0                 1093        0.087        0.000                      0                 1093        3.750        0.000                       0                   447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.029        0.000                      0                 1093        0.087        0.000                      0                 1093        3.750        0.000                       0                   447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 5.807ns (73.369%)  route 2.108ns (26.631%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.809    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.926 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.926    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_1
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.249 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[1]
                         net (fo=1, routed)           0.000    13.249    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_n_7
    SLICE_X12Y92         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.523    14.946    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[29]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109    15.278    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[29]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 5.799ns (73.342%)  route 2.108ns (26.658%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.809    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.926 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.926    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_1
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.241 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[3]
                         net (fo=1, routed)           0.000    13.241    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_n_5
    SLICE_X12Y92         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.523    14.946    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109    15.278    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 5.723ns (73.083%)  route 2.108ns (26.917%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.809    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.926 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.926    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_1
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.165 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[2]
                         net (fo=1, routed)           0.000    13.165    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_n_6
    SLICE_X12Y92         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.523    14.946    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109    15.278    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.165    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 5.703ns (73.014%)  route 2.108ns (26.986%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.809    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.926 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.926    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_1
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.145 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[0]
                         net (fo=1, routed)           0.000    13.145    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_n_8
    SLICE_X12Y92         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.523    14.946    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[28]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109    15.278    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[28]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 5.690ns (72.969%)  route 2.108ns (27.031%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.809    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.132 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/O[1]
                         net (fo=1, routed)           0.000    13.132    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_7
    SLICE_X12Y91         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.523    14.946    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[25]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109    15.278    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[25]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 5.682ns (72.941%)  route 2.108ns (27.059%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.809    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.124 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/O[3]
                         net (fo=1, routed)           0.000    13.124    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_5
    SLICE_X12Y91         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.523    14.946    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[27]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109    15.278    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[27]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.124    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 5.606ns (72.675%)  route 2.108ns (27.325%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.809    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.048 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/O[2]
                         net (fo=1, routed)           0.000    13.048    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_6
    SLICE_X12Y91         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.523    14.946    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[26]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109    15.278    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[26]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 5.586ns (72.604%)  route 2.108ns (27.396%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.809 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.809    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.028 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/O[0]
                         net (fo=1, routed)           0.000    13.028    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_8
    SLICE_X12Y91         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.523    14.946    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109    15.278    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 5.573ns (72.557%)  route 2.108ns (27.443%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.015 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/O[1]
                         net (fo=1, routed)           0.000    13.015    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_7
    SLICE_X12Y90         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.522    14.945    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[21]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109    15.277    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[21]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 5.565ns (72.529%)  route 2.108ns (27.471%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.732     5.334    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.343 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[8]
                         net (fo=2, routed)           1.154    10.498    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_98
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.146    10.644 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.954    11.597    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_3_n_1
    SLICE_X12Y87         LUT4 (Prop_lut4_I3_O)        0.328    11.925 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.925    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_i_7_n_1
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.458 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.458    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.575 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.575    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.692 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.692    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.007 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/O[3]
                         net (fo=1, routed)           0.000    13.007    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_5
    SLICE_X12Y90         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.522    14.945    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109    15.277    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  2.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.565     1.484    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.270     1.896    U_FIFO/mem_reg_0_3_6_7/ADDRD1
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.000    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.808    U_FIFO/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.565     1.484    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.270     1.896    U_FIFO/mem_reg_0_3_6_7/ADDRD1
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.000    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.808    U_FIFO/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.565     1.484    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.270     1.896    U_FIFO/mem_reg_0_3_6_7/ADDRD1
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.000    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.808    U_FIFO/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.565     1.484    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.270     1.896    U_FIFO/mem_reg_0_3_6_7/ADDRD1
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.000    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.808    U_FIFO/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.565     1.484    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.270     1.896    U_FIFO/mem_reg_0_3_6_7/ADDRD1
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.000    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.808    U_FIFO/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.565     1.484    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.270     1.896    U_FIFO/mem_reg_0_3_6_7/ADDRD1
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.000    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X12Y113        RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.808    U_FIFO/mem_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.565     1.484    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.270     1.896    U_FIFO/mem_reg_0_3_6_7/ADDRD1
    SLICE_X12Y113        RAMS32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.000    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X12Y113        RAMS32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y113        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.808    U_FIFO/mem_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.565     1.484    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.270     1.896    U_FIFO/mem_reg_0_3_6_7/ADDRD1
    SLICE_X12Y113        RAMS32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.835     2.000    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X12Y113        RAMS32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y113        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.808    U_FIFO/mem_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_CORREL_ZERO/pulsed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.242%)  route 0.263ns (55.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.597     1.516    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/Q
                         net (fo=8, routed)           0.263     1.944    U_MAN_RECEIVER/U_CORREL_ZERO/cardet_reg
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.045     1.989 r  U_MAN_RECEIVER/U_CORREL_ZERO/pulsed_i_1/O
                         net (fo=1, routed)           0.000     1.989    U_MAN_RECEIVER/U_CORREL_ZERO/pulsed_i_1_n_1
    SLICE_X7Y99          FDRE                                         r  U_MAN_RECEIVER/U_CORREL_ZERO/pulsed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.875     2.040    U_MAN_RECEIVER/U_CORREL_ZERO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_MAN_RECEIVER/U_CORREL_ZERO/pulsed_reg/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.091     1.885    U_MAN_RECEIVER/U_CORREL_ZERO/pulsed_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_D1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.592     1.511    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  U_D1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_D1/q_reg[2]/Q
                         net (fo=2, routed)           0.065     1.718    U_D2/D[2]
    SLICE_X2Y117         FDRE                                         r  U_D2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.863     2.028    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  U_D2/q_reg[2]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.076     1.600    U_D2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y116   U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y114   U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y116   U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y104   U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y105   U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y103    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y105   U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y104   U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y106   U_RESET_DEBOUNCE/count_reg_reg[14]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y113   U_FIFO/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y113   U_FIFO/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y114   U_FIFO/mem_reg_0_3_0_5/RAMC/CLK



