// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vsimu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vsimu_top__Syms.h"
#include "Vsimu_top___024root.h"

void Vsimu_top___024root___ctor_var_reset(Vsimu_top___024root* vlSelf);

Vsimu_top___024root::Vsimu_top___024root(Vsimu_top__Syms* symsp, const char* v__name)
    : VerilatedModule{v__name}
    , vlSymsp{symsp}
 {
    // Reset structure values
    Vsimu_top___024root___ctor_var_reset(this);
}

void Vsimu_top___024root::__Vconfigure(bool first) {
    if (false && first) {}  // Prevent unused
}

Vsimu_top___024root::~Vsimu_top___024root() {
}

// Savable
void Vsimu_top___024root::__Vserialize(VerilatedSerialize& os) {
    uint64_t __Vcheckval = 0xe6ca8542e2b0c4f9ULL;
    os << __Vcheckval;
    os << vlSymsp->_vm_contextp__;
    os<<clk;
    os<<aclk;
    os<<simu_top__DOT__soc__DOT__m0_awvalid;
    os<<simu_top__DOT__soc__DOT__m0_wvalid;
    os<<simu_top__DOT__soc__DOT__m0_arvalid;
    os<<simu_top__DOT__soc__DOT__apb_s_wready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo_empty;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo_full;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo_full;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_prog;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_rw;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_ack;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_sel_rd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_sel_wr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT2;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT3;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT6;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT7;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT8;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT9;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT10;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT11;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_HIT;
    os<<resetn;
    os<<inst_req;
    os<<inst_wr;
    os<<inst_size;
    os<<inst_wstrb;
    os<<inst_addr_ok;
    os<<inst_data_ok;
    os<<data_req;
    os<<data_wr;
    os<<data_size;
    os<<data_wstrb;
    os<<data_addr_ok;
    os<<data_data_ok;
    os<<arid;
    os<<arlen;
    os<<arsize;
    os<<arburst;
    os<<arlock;
    os<<arcache;
    os<<arprot;
    os<<arvalid;
    os<<arready;
    os<<rid;
    os<<rresp;
    os<<rlast;
    os<<rvalid;
    os<<rready;
    os<<awid;
    os<<awlen;
    os<<awsize;
    os<<awburst;
    os<<awlock;
    os<<awcache;
    os<<awprot;
    os<<awvalid;
    os<<awready;
    os<<wid;
    os<<wstrb;
    os<<wlast;
    os<<wvalid;
    os<<wready;
    os<<bid;
    os<<bresp;
    os<<bvalid;
    os<<bready;
    os<<aresetn;
    os<<enable_delay;
    os<<ram_ren;
    os<<ram_wen;
    os<<debug0_wb_rf_wen;
    os<<debug0_wb_rf_wnum;
    os<<open_trace;
    os<<num_monitor;
    os<<confreg_uart_data;
    os<<write_uart_valid;
    os<<uart_rx;
    os<<uart_tx;
    os<<led_rg0;
    os<<led_rg1;
    os<<num_csn;
    os<<num_a_g;
    os<<__SYM__switch;
    os<<btn_key_col;
    os<<btn_key_row;
    os<<btn_step;
    os<<uart_rx__en0;
    os<<cpu_axi_interface__DOT__do_req;
    os<<cpu_axi_interface__DOT__do_req_or;
    os<<cpu_axi_interface__DOT__do_wr_r;
    os<<cpu_axi_interface__DOT__do_size_r;
    os<<cpu_axi_interface__DOT__do_wstrb_r;
    os<<cpu_axi_interface__DOT__data_back;
    os<<cpu_axi_interface__DOT__addr_rcv;
    os<<cpu_axi_interface__DOT__wdata_rcv;
    os<<simu_top__DOT__soc__DOT__cpu_awready;
    os<<simu_top__DOT__soc__DOT__cpu_wvalid;
    os<<simu_top__DOT__soc__DOT__cpu_bvalid;
    os<<simu_top__DOT__soc__DOT__cpu_arvalid;
    os<<simu_top__DOT__soc__DOT__cpu_arready;
    os<<simu_top__DOT__soc__DOT__m0_awready;
    os<<simu_top__DOT__soc__DOT__m0_wready;
    os<<simu_top__DOT__soc__DOT__m0_bid;
    os<<simu_top__DOT__soc__DOT__m0_bresp;
    os<<simu_top__DOT__soc__DOT__m0_bvalid;
    os<<simu_top__DOT__soc__DOT__m0_arready;
    os<<simu_top__DOT__soc__DOT__m0_rid;
    os<<simu_top__DOT__soc__DOT__m0_rresp;
    os<<simu_top__DOT__soc__DOT__m0_rlast;
    os<<simu_top__DOT__soc__DOT__m0_rvalid;
    os<<simu_top__DOT__soc__DOT__s0_wready;
    os<<simu_top__DOT__soc__DOT__conf_s_wready;
    os<<simu_top__DOT__soc__DOT__apb_s_awready;
    os<<simu_top__DOT__soc__DOT__apb_s_bvalid;
    os<<simu_top__DOT__soc__DOT__apb_s_arready;
    os<<simu_top__DOT__soc__DOT__apb_s_rlast;
    os<<simu_top__DOT__soc__DOT__apb_s_rvalid;
    os<<simu_top__DOT__soc__DOT__conf_s_ram_wen;
    os<<simu_top__DOT__soc__DOT__UART_RI;
    os<<simu_top__DOT__soc__DOT__uart0_int;
    os<<simu_top__DOT__soc__DOT__uart0_txd_oe;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__debug1_wb_rf_wen;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__debug1_wb_rf_wnum;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__req_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__wstrb_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__req_mem;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__wstrb_mem;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cacheop_wb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT____Vcellinp__sram_to_axi_u__d_cacheop;
    os<<simu_top__DOT__soc__DOT__cpu__DOT____Vcellinp__sram_to_axi_u__i_cacheop;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_allow_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_flush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_allow_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_excode;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_is_exc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_flush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_valid_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_allow_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_flush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_valid_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_is_exc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_allow_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_flush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_valid_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_excode;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_is_exc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_flush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_valid_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_excode;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_is_exc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_flush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_allow_out;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__exlike;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__plv;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__da;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__pg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ie;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_tlb_ind;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_tlb_ne;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_is_usetlb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_tlb_ind;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_tlb_ne;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_is_usetlb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_ps;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_ne;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_g;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mat_i;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mat_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__branchPC_temp_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__instr_temp_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_is_dmw;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__pc_have_exc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__eq;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__lt;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__regWriteEn_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__unsignBranchCmp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__is_ine_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__is_tlb_wen_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__is_csr_wen_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__aluctrl;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__alusel2;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__alusel1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__itype;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__pcsel;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rd_no_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__brstall;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__error_inst_in_if;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_is_dmw;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellinp__addr_trans_memaddr__pg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__readData_temp_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_excode_tmp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_tmp_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_is_exc_last;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlbfill_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rand_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cnt_inst_diff;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_cnt_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_inst_ld_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_inst_st_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_csr_rstat_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_wen;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_wdest;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_excp_flush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_ertn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_csr_ecode;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_tlbfill_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_rand_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__trap;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__trap_code;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____VdfgExtracted_h16cb5132__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____VdfgTmp_h0da1d373__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlb__DOT__tmp0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlb__DOT__tmp1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__inter_ti;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__If__DOT__pipeline_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id__DOT__pipeline_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SUB_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLT_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLTU_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_NOR_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_AND_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_OR_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_XOR_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLL_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SRL_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SRA_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MUL_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MULH_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MULHU_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_DIV_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MOD_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_DIVU_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MODU_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BRK_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SYSCALL_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLLI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SRLI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SRAI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLTI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLTUI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ANDI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ORI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_XORI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LUI_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_PCADDU12I_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_B_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_H_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_W_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ST_B_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ST_H_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ST_W_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_BU_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_HU_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_JIRL_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BL_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BEQ_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BNE_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BLT_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BGE_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BLTU_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BGEU_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_CSRWR_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_CSRXCHG_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_TLB_TYPEM;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_TLBSRCH_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_TLBRD_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ERTN_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_TLBINV_TYPEM;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_RDCNTID_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_RDCNTVL_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_RDCNTVH_TYPE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_reg_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_shamt_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_regimm_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_u_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_load_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_store_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_b_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_branch_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT____VdfgTmp_hc260b695__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT____VdfgTmp_hfa3cf28f__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT____VdfgTmp_h9c888c86__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__MEM_forward_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__WB_forward_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rj_ex_true_temp_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rk_ex_true_temp_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rd_ex_true_temp_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT__cancel;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_hf7cffa19__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_h2a69b9a6__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_h81692869__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_h7e7f3c05__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_h0dac690a__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex__DOT__pipeline_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__divUnsigned;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__divEn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__adder_cin;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__quotient_sign;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__count;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem__DOT__pipeline_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb__DOT__pipeline_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache_rd_rdy;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache_ret_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache_rd_rdy;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__waiting_for_rvalid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_arvalid_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_arvalid_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT____Vcellout__priority_ar__out;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT____Vcellinp__priority_ar__in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__hit_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__v_ways;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__d_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__d_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__bank_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_bank_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_write;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_uncached;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_cacheop;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_cacheop_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_cacheop_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_cacheop_wb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_replace_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_hit_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_write;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_bank_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_uncached;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_cacheop;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_cacheop_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wb_ways;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wb_ways_init;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wb_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wb_ways_next;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_to_dirty_miss;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT___hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_bank_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_idle;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_overlap;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__forword_byte_from_write_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__lookup_to_lookup;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_to_refill;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__first_cycle_of_REPLACE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_buf_ptr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_requested_word;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__invalidate_ways;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__lookup_data_ok;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_data_ok_cached;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_data_ok_uncached;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_hbe0a95ac__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_h1fa730de__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_h0ea5640d__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_he5eb326c__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_h09374013__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_he381076c__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_hbe37574e__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__state_next_mux__DOT__and_gates__BRA__4__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_way_gen__DOT__lfsr__DOT__lfsr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_way_gen__DOT__lfsr__DOT__lfsr_reg_next;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__table_index_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__hit_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__v_ways;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__d_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__d_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__bank_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_bank_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_write;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_uncached;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_cacheop;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_cacheop_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_cacheop_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_cacheop_wb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_replace_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_hit_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_write;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_bank_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_uncached;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_cacheop;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_cacheop_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wb_ways;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wb_ways_init;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wb_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wb_ways_next;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_to_dirty_miss;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT___hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_bank_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_idle;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_overlap;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__forword_byte_from_write_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__lookup_to_lookup;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__dirty_miss_to_replace;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_to_refill;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__first_cycle_of_REPLACE;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_buf_ptr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_requested_word;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__invalidate_ways;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__lookup_data_ok;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_data_ok_cached;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_data_ok_uncached;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_hbe0a95ac__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h7fa9a667__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h1fa730de__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h0ea5640d__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_he5eb326c__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h09374013__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_he381076c__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_ha3470664__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_hbe37574e__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h5478a6f0__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank_we;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__addr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__we_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__state_next_mux__DOT__and_gates__BRA__4__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_way_gen__DOT__lfsr__DOT__lfsr_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_way_gen__DOT__lfsr__DOT__lfsr_reg_next;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__table_index_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_empty;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_data_ptr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_burst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_strb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__w_last;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__w_handshake;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__w_finish;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__idle_to_aw_w;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT____VdfgTmp_hb3e29d94__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT____VdfgTmp_ha3725e82__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__next_mux__DOT__and_gates__BRA__3__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_ar_disable;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_aw_disable;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_no_delay;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_short_delay;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_w_disable;
    os<<simu_top__DOT__soc__DOT__delay__DOT____VdfgTmp_h765eb7cb__0;
    os<<simu_top__DOT__soc__DOT__delay__DOT____VdfgTmp_h76518f96__0;
    os<<simu_top__DOT__soc__DOT__delay__DOT____VdfgTmp_h4bbe5f71__0;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_awready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_wready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bresp;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_arready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rresp;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rlast;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_awready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_wready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bresp;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_arready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rresp;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rlast;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_data_s_hit;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_hit;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_hit;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_s_hit;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_awready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_wready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_arready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rlast;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_awvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_wvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_arvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_sel_group_0;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_sel_group_1;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__bvalid_group_0;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_sel_group_0;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_sel_group_1;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo_empty;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_dir_ins;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_dir_del;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_data_dir;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_dir;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_pre_sel;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_sel_reg;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_sel;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_data_sel;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_dir_ins;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_dir;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_data_pre_sel;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____Vlvbound_h6c6cb05b__1;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____Vlvbound_hee60d8fe__1;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____VdfgTmp_h9973e968__0;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____VdfgTmp_h58a8c0e9__0;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__wr_ptr;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__rd_ptr;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__wr_ptr;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__rd_ptr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_rw_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_psel_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_enab_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_valid_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__dma_grant;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__dma_ack_i;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_psel_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_enab_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_datai_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_datao_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_word_trans_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_valid_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_clk_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_reset_n_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_ack;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_datai;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_datao;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_psel;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_ready;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__csr_rw_sm;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__csr_rw_sm_nxt;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_w_id;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_r_id;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_rstrb;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_s_wstrb;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__rd_count;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_rd_size;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_wr_size;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_ack;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_psel;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_enab;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__we;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__re;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__rx_en;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__tx2rx_en;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__enable;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__srx_pad;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ier;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__iir;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fcr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mcr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__infrared;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rx_pol;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lcr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__start_dlc;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msi_reset;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__trigger_level;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rx_reset;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tx_reset;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_en_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mode_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fi_di_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_count;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__repeat_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tx_en;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr1r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr2r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr3r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr4r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_push;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_pop;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_count;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_count;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tstate;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rstate;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__block_cnt;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__block_value;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__max_repeat_time;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_in;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_overrun;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_push_pulse;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT____Vcellinp__receiver__enable;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask_condition;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__iir_read;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msr_read;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fifo_read;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__delayed_modem_signals;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr1_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr2_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr3_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr4_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_toggle;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__d1_fifo_read;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT____VdfgTmp_h84138141__0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__counter;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_counter;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__shift_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__stx_o_tmp;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__parity_xor;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_pop;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tx_error;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__error_time;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_data_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_overrun;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_data_bak;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT____VdfgTmp_hd44064a5__0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__top;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__bottom;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__top_plus_1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__i_uart_sync_flops__DOT__flop_0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rbit_counter;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rshift;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_error;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rframing_error;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rbit_in;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_xor;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__counter_b;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_push_q;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_push;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_eq_7;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_eq_0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_minus_1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__data8_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__top;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__bottom;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__top_plus_1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_iordy_r0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_iordy_r1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_type_r1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_type_r2;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_STATE;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_clr_ack;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DONE;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_CE_;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NANDtag;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_IORDY;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DMA_REQ;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_cmd_valid;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__status;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_number;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__ADDR_pointer;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_ADDR_COUNT;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__WAIT_NUM;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HOLD_NUM;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__COMMAND;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__PRE_STATE;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__READ_ID_NUM;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_GO;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_ACK;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__DMA_OP_DONE;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__ERASE_SERIAL;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__now_up_half;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__now_oob;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_h194fa2e7__0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_hdb5c27a8__0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_hda1c3bf2__0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_he5337c8c__0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_hea0d93a3__0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_h2fe3549b__0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_h559fe0c2__0;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arburst;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arlen;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arlen_last;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arsize;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_en;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rcur;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rlast;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rvalid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awburst;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awlen;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awsize;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_allow_out;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_data;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_datas;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_en;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_go;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wlast;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wstrb;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wvalid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arburst;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arlen;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arlen_last;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arsize;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rcur;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rlast;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rvalid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awburst;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awlen;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awsize;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_allow_out;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_data;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_datas;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_en;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_go;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wlast;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wstrb;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wvalid;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__confreg_uart_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__confreg_uart_valid;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__virtual_uart_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__open_trace;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__num_monitor;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r3;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_uart_valid;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__state;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__next_state;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__key_flag;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__state_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__btn_step0_r;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__btn_step1_r;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__step0_flag;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__step1_flag;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__scan_data;
    os<<__VdfgTmp_hf20fd9bb__0;
    os<<__VdfgTmp_hce404a6e__0;
    os<<__VdfgTmp_h966d58da__0;
    os<<__VdfgTmp_hfd5d21d5__0;
    os<<__VdfgTmp_hc4b92322__0;
    os<<__VdfgTmp_he8917e58__0;
    os<<__VdfgTmp_h208b8f36__0;
    os<<__VdfgTmp_haa7259b7__0;
    os<<__VdfgTmp_hcd04e225__0;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__instr_temp_valid;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__readData_temp_valid;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_pop;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tstate;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__error_time;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__counter;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tx_error;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_counter;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__parity_xor;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__shift_out;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_out;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__bottom;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_count;
    os<<__Vdlyvdim0__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os<<__Vdlyvval__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os<<__Vdlyvset__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rstate;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_xor;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rshift;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__counter_b;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_count;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DONE;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DMA_REQ;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_STATE;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r1;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__state_count;
    os<<__Vtrigrprev__TOP__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_ready_go;
    os<<__Vtrigrprev__TOP__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_ready_go;
    os<<__VstlDidInit;
    os<<__Vtrigrprev__TOP__clk;
    os<<__Vtrigrprev__TOP__aclk;
    os<<__VactDidInit;
    os<<__VactContinue;
    os<<led;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_intercode;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__asid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__lie;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__is;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_asid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__ar_mux__DOT__and_gates__BRA__3__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dlc;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__counter_t;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_cnt;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_next;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_data_in;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__toc_value;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_addr_c;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_timing;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__WRITE_MAX_COUNT;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__READ_MAX_COUNT;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__data_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__btn_key_r;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__btn_key_tmp;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dlc;
    os<<inst_addr;
    os<<inst_wdata;
    os<<inst_rdata;
    os<<data_addr;
    os<<data_wdata;
    os<<data_rdata;
    os<<araddr;
    os<<rdata;
    os<<awaddr;
    os<<wdata;
    os<<random_seed;
    os<<ram_raddr;
    os<<ram_rdata;
    os<<ram_waddr;
    os<<ram_wdata;
    os<<debug0_wb_pc;
    os<<debug0_wb_rf_wdata;
    os<<num_data;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<uart_ctr_bus[__Vi0];
    }
    os<<cpu_axi_interface__DOT__do_addr_r;
    os<<cpu_axi_interface__DOT__do_wdata_r;
    os<<simu_top__DOT__soc__DOT__m0_rdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__debug1_wb_pc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__debug1_wb_rf_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__wdata_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cacheop_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_data_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_data_out;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_nop;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csrout_wb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__exaddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_tlb_phytranitem;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_tlb_phytranitem;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_phytran0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_phytran1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_vppn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__counter_lower;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__counter_higher;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellinp__tlb__s1_vppn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__branchPC;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__branchPC_temp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__instr_temp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rj_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rk_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rd_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__regWriteData_wb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__immout_id;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rj_id_true;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rd_id_true;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rj_ex_true;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rk_ex_true;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rd_ex_true;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__aluSrc1_ex;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__aluSrc2_ex;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_ex;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__aluout_ex;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_addr_phyaddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__extend_store_u__extend_data;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__readData_temp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__readData;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_ld_paddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_ld_vaddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_st_paddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_st_vaddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_st_data;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_csr_data;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_pc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr_tlbelo1_diff_0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlb__DOT__i;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__pc_tmp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__musk_rel;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__If__DOT__pipeline_data;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rj_ex_true_temp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rk_ex_true_temp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rd_ex_true_temp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__quotient;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__remainder;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__adder_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__adder_b;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__quotient_u;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__remainder_u;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__dividend_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__dividend_next;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____Vcellinp__addr_parse__addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_tag;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_tag_new;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_wdata;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_read_lines[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__lookup_rdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_word;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__0__KET____DOT__tag_v__dout;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellinp__way__BRA__0__KET____DOT__tag_v__din;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__d[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__tag_v__dout;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__d[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__dout;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__dout;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__dout;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__dout;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__line_mux__DOT__and_gates__BRA__1__KET____DOT__or_result[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__j;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wr_data_cacheop_mux__DOT__and_gates__BRA__1__KET____DOT__or_result[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wr_addr_cacheop_tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__table_write_mux__DOT__and_gates__BRA__2__KET____DOT__or_result[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__table_tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__rdata_mux__DOT__and_gates__BRA__2__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____Vcellinp__addr_parse__addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_tag;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_tag_new;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_wdata;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_read_lines[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__lookup_rdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_word;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__0__KET____DOT__tag_v__dout;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellinp__way__BRA__0__KET____DOT__tag_v__din;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__d[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__tag_v__dout;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__d[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__dout;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__dout;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__dout;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__dout;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__line_mux__DOT__and_gates__BRA__1__KET____DOT__or_result[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__j;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__din_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__j;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wr_data_cacheop_mux__DOT__and_gates__BRA__1__KET____DOT__or_result[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wr_addr_cacheop_tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__table_write_mux__DOT__and_gates__BRA__2__KET____DOT__or_result[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__table_tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_addr;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_random;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_random_next;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_wdata;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_araddr;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rdata;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rdata;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__w_addr_dir_int;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_hit_int;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_dir_int;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__i;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__i;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_addr_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_wdata_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_high_24b_wr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_addr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_datai;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_req_addr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datai_32;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datao_32;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dl;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__REG_DAT_T;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_addr_r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_op_num;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_parameter;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_ce_map0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_ce_map1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_rdy_map0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_rdy_map1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_command;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_OP_NUM;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DAT_O_RD;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DAT_I_WR;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr_next;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr_next;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wdata;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr_next;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr_next;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wdata;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr0;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr3;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr4;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr5;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr6;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr7;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__led_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__led_rg0_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__led_rg1_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__num_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__timer_r2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__simu_flag;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__io_simu;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__conf_rdata_reg;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__timer_r1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__timer;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__key_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__step0_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__step1_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__count;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<__VdfgTmp_ha5fa42eb__0[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<__VdfgTmp_hfea590d9__0[__Vi0];
    }
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_command;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__key_count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__step0_count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__step1_count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__timer;
    os<<__VstlIterCount;
    os<<__VicoIterCount;
    os<<__VactIterCount;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_csrmsgin[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_csrmsgin[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_csrmsgin[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_csrmsgin[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_csrmsgin[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__id__data_out;
    for (int __Vi0 = 0; __Vi0 < 11; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__ex__data_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 12; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__mem__data_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 13; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__wb__data_out[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__timer_64_diff;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_timer_64;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cycleCnt;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__instrCnt;
    for (int __Vi0 = 0; __Vi0 < 30; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__csr[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__stable_counter;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__If__DOT__csrmsg_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id__DOT__csrmsg_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id__DOT__pipeline_data;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex__DOT__csrmsg_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 11; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex__DOT__pipeline_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__mul_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__minuend;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__minuend_shifted;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__minuend_next;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__difference;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem__DOT__csrmsg_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 12; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem__DOT__pipeline_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb__DOT__csrmsg_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 13; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb__DOT__pipeline_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_read_tags;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_read_tags;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__wr_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__addr_in_die;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__ID_INFORM;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_ADDR;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_push_data;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_datas;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_push_data;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_datas;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_datas;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_datas;
    for (int __Vi0 = 0; __Vi0 < 30; ++__Vi0) {
        os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__csr[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__regs[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 3; ++__Vi1) {
            os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlb__DOT__tlb[__Vi0][__Vi1];
        }
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rf__DOT__rf[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bid[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rid[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rdata[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__BASE_ADDR[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__fifo_ram[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__fifo_ram[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__fifo[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        os<<__Vm_traceActivity[__Vi0];
    }
}
void Vsimu_top___024root::__Vdeserialize(VerilatedDeserialize& os) {
    uint64_t __Vcheckval = 0xe6ca8542e2b0c4f9ULL;
    os.readAssert(__Vcheckval);
    os >> vlSymsp->_vm_contextp__;
    os>>clk;
    os>>aclk;
    os>>simu_top__DOT__soc__DOT__m0_awvalid;
    os>>simu_top__DOT__soc__DOT__m0_wvalid;
    os>>simu_top__DOT__soc__DOT__m0_arvalid;
    os>>simu_top__DOT__soc__DOT__apb_s_wready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo_empty;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo_full;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo_full;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_prog;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_rw;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_ack;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_sel_rd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_sel_wr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT2;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT3;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT6;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT7;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT8;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT9;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT10;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HIT11;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_HIT;
    os>>resetn;
    os>>inst_req;
    os>>inst_wr;
    os>>inst_size;
    os>>inst_wstrb;
    os>>inst_addr_ok;
    os>>inst_data_ok;
    os>>data_req;
    os>>data_wr;
    os>>data_size;
    os>>data_wstrb;
    os>>data_addr_ok;
    os>>data_data_ok;
    os>>arid;
    os>>arlen;
    os>>arsize;
    os>>arburst;
    os>>arlock;
    os>>arcache;
    os>>arprot;
    os>>arvalid;
    os>>arready;
    os>>rid;
    os>>rresp;
    os>>rlast;
    os>>rvalid;
    os>>rready;
    os>>awid;
    os>>awlen;
    os>>awsize;
    os>>awburst;
    os>>awlock;
    os>>awcache;
    os>>awprot;
    os>>awvalid;
    os>>awready;
    os>>wid;
    os>>wstrb;
    os>>wlast;
    os>>wvalid;
    os>>wready;
    os>>bid;
    os>>bresp;
    os>>bvalid;
    os>>bready;
    os>>aresetn;
    os>>enable_delay;
    os>>ram_ren;
    os>>ram_wen;
    os>>debug0_wb_rf_wen;
    os>>debug0_wb_rf_wnum;
    os>>open_trace;
    os>>num_monitor;
    os>>confreg_uart_data;
    os>>write_uart_valid;
    os>>uart_rx;
    os>>uart_tx;
    os>>led_rg0;
    os>>led_rg1;
    os>>num_csn;
    os>>num_a_g;
    os>>__SYM__switch;
    os>>btn_key_col;
    os>>btn_key_row;
    os>>btn_step;
    os>>uart_rx__en0;
    os>>cpu_axi_interface__DOT__do_req;
    os>>cpu_axi_interface__DOT__do_req_or;
    os>>cpu_axi_interface__DOT__do_wr_r;
    os>>cpu_axi_interface__DOT__do_size_r;
    os>>cpu_axi_interface__DOT__do_wstrb_r;
    os>>cpu_axi_interface__DOT__data_back;
    os>>cpu_axi_interface__DOT__addr_rcv;
    os>>cpu_axi_interface__DOT__wdata_rcv;
    os>>simu_top__DOT__soc__DOT__cpu_awready;
    os>>simu_top__DOT__soc__DOT__cpu_wvalid;
    os>>simu_top__DOT__soc__DOT__cpu_bvalid;
    os>>simu_top__DOT__soc__DOT__cpu_arvalid;
    os>>simu_top__DOT__soc__DOT__cpu_arready;
    os>>simu_top__DOT__soc__DOT__m0_awready;
    os>>simu_top__DOT__soc__DOT__m0_wready;
    os>>simu_top__DOT__soc__DOT__m0_bid;
    os>>simu_top__DOT__soc__DOT__m0_bresp;
    os>>simu_top__DOT__soc__DOT__m0_bvalid;
    os>>simu_top__DOT__soc__DOT__m0_arready;
    os>>simu_top__DOT__soc__DOT__m0_rid;
    os>>simu_top__DOT__soc__DOT__m0_rresp;
    os>>simu_top__DOT__soc__DOT__m0_rlast;
    os>>simu_top__DOT__soc__DOT__m0_rvalid;
    os>>simu_top__DOT__soc__DOT__s0_wready;
    os>>simu_top__DOT__soc__DOT__conf_s_wready;
    os>>simu_top__DOT__soc__DOT__apb_s_awready;
    os>>simu_top__DOT__soc__DOT__apb_s_bvalid;
    os>>simu_top__DOT__soc__DOT__apb_s_arready;
    os>>simu_top__DOT__soc__DOT__apb_s_rlast;
    os>>simu_top__DOT__soc__DOT__apb_s_rvalid;
    os>>simu_top__DOT__soc__DOT__conf_s_ram_wen;
    os>>simu_top__DOT__soc__DOT__UART_RI;
    os>>simu_top__DOT__soc__DOT__uart0_int;
    os>>simu_top__DOT__soc__DOT__uart0_txd_oe;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__debug1_wb_rf_wen;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__debug1_wb_rf_wnum;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__req_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__wstrb_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__req_mem;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__wstrb_mem;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cacheop_wb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT____Vcellinp__sram_to_axi_u__d_cacheop;
    os>>simu_top__DOT__soc__DOT__cpu__DOT____Vcellinp__sram_to_axi_u__i_cacheop;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_allow_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_flush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_allow_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_excode;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_is_exc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_flush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_valid_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_allow_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_flush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_valid_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_is_exc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_allow_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_flush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_valid_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_excode;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_is_exc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_flush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_valid_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_excode;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_is_exc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_flush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_allow_out;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__exlike;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__plv;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__da;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__pg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ie;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_tlb_ind;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_tlb_ne;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_is_usetlb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_tlb_ind;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_tlb_ne;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_is_usetlb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_ps;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_ne;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_g;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mat_i;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mat_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__branchPC_temp_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__instr_temp_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_is_dmw;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__pc_have_exc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__eq;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__lt;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__regWriteEn_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__unsignBranchCmp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__is_ine_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__is_tlb_wen_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__is_csr_wen_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__aluctrl;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__alusel2;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__alusel1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__itype;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__control__pcsel;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rd_no_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__brstall;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__error_inst_in_if;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_is_dmw;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellinp__addr_trans_memaddr__pg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__readData_temp_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_excode_tmp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_tmp_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_is_exc_last;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlbfill_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rand_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cnt_inst_diff;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_cnt_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_inst_ld_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_inst_st_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_csr_rstat_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_wen;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_wdest;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_excp_flush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_ertn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_csr_ecode;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_tlbfill_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_rand_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__trap;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__trap_code;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____VdfgExtracted_h16cb5132__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____VdfgTmp_h0da1d373__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlb__DOT__tmp0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlb__DOT__tmp1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__inter_ti;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__If__DOT__pipeline_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id__DOT__pipeline_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SUB_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLT_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLTU_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_NOR_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_AND_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_OR_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_XOR_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLL_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SRL_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SRA_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MUL_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MULH_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MULHU_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_DIV_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MOD_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_DIVU_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_MODU_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BRK_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SYSCALL_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLLI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SRLI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SRAI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLTI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_SLTUI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ANDI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ORI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_XORI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LUI_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_PCADDU12I_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_B_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_H_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_W_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ST_B_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ST_H_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ST_W_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_BU_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_LD_HU_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_JIRL_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BL_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BEQ_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BNE_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BLT_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BGE_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BLTU_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_BGEU_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_CSRWR_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_CSRXCHG_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_TLB_TYPEM;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_TLBSRCH_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_TLBRD_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_ERTN_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_TLBINV_TYPEM;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_RDCNTID_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_RDCNTVL_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_RDCNTVH_TYPE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_reg_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_shamt_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_regimm_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_u_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_load_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_store_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_b_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT__is_branch_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT____VdfgTmp_hc260b695__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT____VdfgTmp_hfa3cf28f__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__control__DOT____VdfgTmp_h9c888c86__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__MEM_forward_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__WB_forward_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rj_ex_true_temp_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rk_ex_true_temp_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rd_ex_true_temp_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT__cancel;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_hf7cffa19__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_h2a69b9a6__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_h81692869__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_h7e7f3c05__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__hazard_detect__DOT____VdfgTmp_h0dac690a__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex__DOT__pipeline_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__divUnsigned;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__divEn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__adder_cin;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__quotient_sign;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__count;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem__DOT__pipeline_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb__DOT__pipeline_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache_rd_rdy;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache_ret_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache_rd_rdy;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__waiting_for_rvalid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_arvalid_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_arvalid_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT____Vcellout__priority_ar__out;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT____Vcellinp__priority_ar__in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__hit_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__v_ways;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__d_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__d_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__bank_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_bank_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_write;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_uncached;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_cacheop;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_cacheop_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_cacheop_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_cacheop_wb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_replace_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_hit_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_write;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_bank_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_uncached;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_cacheop;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_cacheop_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wb_ways;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wb_ways_init;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wb_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wb_ways_next;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_to_dirty_miss;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT___hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_bank_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_idle;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_overlap;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__forword_byte_from_write_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__lookup_to_lookup;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_to_refill;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__first_cycle_of_REPLACE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_buf_ptr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_requested_word;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__invalidate_ways;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__lookup_data_ok;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_data_ok_cached;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_data_ok_uncached;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_hbe0a95ac__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_h1fa730de__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_h0ea5640d__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_he5eb326c__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_h09374013__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_he381076c__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____VdfgTmp_hbe37574e__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__state_next_mux__DOT__and_gates__BRA__4__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_way_gen__DOT__lfsr__DOT__lfsr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_way_gen__DOT__lfsr__DOT__lfsr_reg_next;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__table_index_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__hit_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__v_ways;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__d_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__d_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__bank_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_bank_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_write;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_uncached;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_cacheop;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_cacheop_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_cacheop_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_cacheop_wb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_replace_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_hit_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_write;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_bank_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_uncached;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_cacheop;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_cacheop_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wb_ways;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wb_ways_init;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wb_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wb_ways_next;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_to_dirty_miss;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT___hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_bank_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_idle;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_overlap;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__forword_byte_from_write_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__lookup_to_lookup;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__dirty_miss_to_replace;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_to_refill;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__first_cycle_of_REPLACE;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_buf_ptr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_requested_word;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__invalidate_ways;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__lookup_data_ok;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_data_ok_cached;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_data_ok_uncached;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_hbe0a95ac__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h7fa9a667__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h1fa730de__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h0ea5640d__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_he5eb326c__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h09374013__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_he381076c__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_ha3470664__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_hbe37574e__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____VdfgTmp_h5478a6f0__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank_we;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__addr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__we_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__state_next_mux__DOT__and_gates__BRA__4__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_way_gen__DOT__lfsr__DOT__lfsr_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_way_gen__DOT__lfsr__DOT__lfsr_reg_next;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__table_index_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_empty;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_data_ptr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_burst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_strb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__w_last;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__w_handshake;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__w_finish;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__idle_to_aw_w;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT____VdfgTmp_hb3e29d94__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT____VdfgTmp_ha3725e82__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__next_mux__DOT__and_gates__BRA__3__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_ar_disable;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_aw_disable;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_no_delay;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_short_delay;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_w_disable;
    os>>simu_top__DOT__soc__DOT__delay__DOT____VdfgTmp_h765eb7cb__0;
    os>>simu_top__DOT__soc__DOT__delay__DOT____VdfgTmp_h76518f96__0;
    os>>simu_top__DOT__soc__DOT__delay__DOT____VdfgTmp_h4bbe5f71__0;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_awready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_wready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bresp;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_arready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rresp;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rlast;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_awready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_wready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bresp;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_arready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rresp;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rlast;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_data_s_hit;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_hit;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_hit;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_s_hit;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_awready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_wready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_arready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rlast;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_awvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_wvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_arvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_sel_group_0;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_sel_group_1;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__bvalid_group_0;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_sel_group_0;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_sel_group_1;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo_empty;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_dir_ins;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_dir_del;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_data_dir;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_dir;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_pre_sel;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_sel_reg;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_sel;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_data_sel;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_dir_ins;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_dir;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_data_pre_sel;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____Vlvbound_h6c6cb05b__1;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____Vlvbound_hee60d8fe__1;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____VdfgTmp_h9973e968__0;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____VdfgTmp_h58a8c0e9__0;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__wr_ptr;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__rd_ptr;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__wr_ptr;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__rd_ptr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_rw_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_psel_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_enab_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_valid_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__dma_grant;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__dma_ack_i;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_psel_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_enab_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_datai_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_datao_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_word_trans_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_valid_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_clk_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_reset_n_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_ack;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_datai;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_datao;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_psel;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_ready;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__csr_rw_sm;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__csr_rw_sm_nxt;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_w_id;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_r_id;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_rstrb;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_s_wstrb;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__rd_count;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_rd_size;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_wr_size;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_ack;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_psel;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_enab;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__we;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__re;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__rx_en;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__tx2rx_en;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__enable;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__srx_pad;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ier;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__iir;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fcr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mcr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__infrared;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rx_pol;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lcr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__start_dlc;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msi_reset;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__trigger_level;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rx_reset;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tx_reset;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_en_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mode_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fi_di_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_count;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__repeat_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tx_en;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr1r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr2r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr3r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr4r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_push;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_pop;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_count;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_count;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tstate;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rstate;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__block_cnt;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__block_value;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__max_repeat_time;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_in;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_overrun;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_push_pulse;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT____Vcellinp__receiver__enable;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask_condition;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__iir_read;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msr_read;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fifo_read;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__delayed_modem_signals;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr1_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr2_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr3_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr4_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_toggle;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__d1_fifo_read;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT____VdfgTmp_h84138141__0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__counter;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_counter;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__shift_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__stx_o_tmp;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__parity_xor;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_pop;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tx_error;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__error_time;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_data_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_overrun;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_data_bak;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT____VdfgTmp_hd44064a5__0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__top;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__bottom;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__top_plus_1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__i_uart_sync_flops__DOT__flop_0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rbit_counter;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rshift;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_error;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rframing_error;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rbit_in;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_xor;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__counter_b;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_push_q;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_push;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_eq_7;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_eq_0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_minus_1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__data8_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__top;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__bottom;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__top_plus_1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_iordy_r0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_iordy_r1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_type_r1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__nand_type_r2;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_STATE;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_clr_ack;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DONE;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_CE_;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NANDtag;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_IORDY;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DMA_REQ;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_cmd_valid;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__status;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_number;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__ADDR_pointer;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_ADDR_COUNT;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__WAIT_NUM;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__HOLD_NUM;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__COMMAND;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__PRE_STATE;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__READ_ID_NUM;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_GO;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_ACK;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__DMA_OP_DONE;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__ERASE_SERIAL;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__now_up_half;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__now_oob;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_h194fa2e7__0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_hdb5c27a8__0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_hda1c3bf2__0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_he5337c8c__0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_hea0d93a3__0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_h2fe3549b__0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT____VdfgTmp_h559fe0c2__0;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arburst;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arlen;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arlen_last;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arsize;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_en;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rcur;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rlast;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rvalid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awburst;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awlen;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awsize;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_allow_out;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_data;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_datas;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_en;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_go;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wlast;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wstrb;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wvalid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arburst;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arlen;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arlen_last;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arsize;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rcur;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rlast;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rvalid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awburst;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awlen;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awsize;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_allow_out;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_data;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_datas;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_en;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_go;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wlast;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wstrb;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wvalid;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__confreg_uart_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__confreg_uart_valid;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__virtual_uart_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__open_trace;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__num_monitor;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r3;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_uart_valid;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__state;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__next_state;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__key_flag;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__state_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__btn_step0_r;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__btn_step1_r;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__step0_flag;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__step1_flag;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__scan_data;
    os>>__VdfgTmp_hf20fd9bb__0;
    os>>__VdfgTmp_hce404a6e__0;
    os>>__VdfgTmp_h966d58da__0;
    os>>__VdfgTmp_hfd5d21d5__0;
    os>>__VdfgTmp_hc4b92322__0;
    os>>__VdfgTmp_he8917e58__0;
    os>>__VdfgTmp_h208b8f36__0;
    os>>__VdfgTmp_haa7259b7__0;
    os>>__VdfgTmp_hcd04e225__0;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__instr_temp_valid;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__readData_temp_valid;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_pop;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tstate;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__error_time;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__counter;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tx_error;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_counter;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__parity_xor;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__shift_out;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_out;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__bottom;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_count;
    os>>__Vdlyvdim0__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os>>__Vdlyvval__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os>>__Vdlyvset__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rstate;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_xor;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rshift;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__counter_b;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_count;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DONE;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DMA_REQ;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_STATE;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r1;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__state_count;
    os>>__Vtrigrprev__TOP__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_ready_go;
    os>>__Vtrigrprev__TOP__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_ready_go;
    os>>__VstlDidInit;
    os>>__Vtrigrprev__TOP__clk;
    os>>__Vtrigrprev__TOP__aclk;
    os>>__VactDidInit;
    os>>__VactContinue;
    os>>led;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_intercode;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__asid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__lie;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__is;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_asid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__ar_mux__DOT__and_gates__BRA__3__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dlc;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__counter_t;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_cnt;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_next;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_data_in;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__toc_value;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_addr_c;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_timing;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__WRITE_MAX_COUNT;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__READ_MAX_COUNT;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__data_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__btn_key_r;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__btn_key_tmp;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dlc;
    os>>inst_addr;
    os>>inst_wdata;
    os>>inst_rdata;
    os>>data_addr;
    os>>data_wdata;
    os>>data_rdata;
    os>>araddr;
    os>>rdata;
    os>>awaddr;
    os>>wdata;
    os>>random_seed;
    os>>ram_raddr;
    os>>ram_rdata;
    os>>ram_waddr;
    os>>ram_wdata;
    os>>debug0_wb_pc;
    os>>debug0_wb_rf_wdata;
    os>>num_data;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>uart_ctr_bus[__Vi0];
    }
    os>>cpu_axi_interface__DOT__do_addr_r;
    os>>cpu_axi_interface__DOT__do_wdata_r;
    os>>simu_top__DOT__soc__DOT__m0_rdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__debug1_wb_pc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__debug1_wb_rf_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__wdata_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cacheop_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_data_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_data_out;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__preif_nop;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csrout_wb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__exaddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC_tlb_phytranitem;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_tlb_phytranitem;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_phytran0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_phytran1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__r_vppn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__counter_lower;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__counter_higher;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellinp__tlb__s1_vppn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__nextPC;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__branchPC;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__branchPC_temp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__instr_temp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rj_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rk_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rd_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__regWriteData_wb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__immout_id;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rj_id_true;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rd_id_true;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rj_ex_true;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rk_ex_true;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rd_ex_true;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__aluSrc1_ex;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__aluSrc2_ex;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_ex;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__aluout_ex;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__memaddr_addr_phyaddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__extend_store_u__extend_data;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__readData_temp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__readData;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_ld_paddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_ld_vaddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_st_paddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_st_vaddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_st_data;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_csr_data;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_pc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr_tlbelo1_diff_0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlb__DOT__i;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__pc_tmp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__musk_rel;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__If__DOT__pipeline_data;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rj_ex_true_temp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rk_ex_true_temp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__forwarding__DOT__rd_ex_true_temp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__quotient;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__remainder;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__adder_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__adder_b;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__quotient_u;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__remainder_u;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__dividend_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__dividend_next;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT____Vcellinp__addr_parse__addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_tag;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__req_buf_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_tag_new;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_wdata;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_read_lines[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__write_buf_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__lookup_rdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__refill_word;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__0__KET____DOT__tag_v__dout;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellinp__way__BRA__0__KET____DOT__tag_v__din;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__d[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__tag_v__dout;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__d[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__dout;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__dout;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__dout;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__dout;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__line_mux__DOT__and_gates__BRA__1__KET____DOT__or_result[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__j;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wr_data_cacheop_mux__DOT__and_gates__BRA__1__KET____DOT__or_result[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__wr_addr_cacheop_tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__table_write_mux__DOT__and_gates__BRA__2__KET____DOT__or_result[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__table_tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__rdata_mux__DOT__and_gates__BRA__2__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT____Vcellinp__addr_parse__addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_tag;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__req_buf_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_tag_new;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_wdata;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_read_lines[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__write_buf_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__lookup_rdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__refill_word;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__0__KET____DOT__tag_v__dout;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellinp__way__BRA__0__KET____DOT__tag_v__din;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__d[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__tag_v__dout;
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__d[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__dout;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__dout;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__dout;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT____Vcellout__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__dout;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__line_mux__DOT__and_gates__BRA__1__KET____DOT__or_result[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__j;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__din_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__j;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wr_data_cacheop_mux__DOT__and_gates__BRA__1__KET____DOT__or_result[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__wr_addr_cacheop_tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__table_write_mux__DOT__and_gates__BRA__2__KET____DOT__or_result[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__table_tag_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__buf_addr;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_random;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_random_next;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_wdata;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_araddr;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rdata;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rdata;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__w_addr_dir_int;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_hit_int;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_dir_int;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__i;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__i;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_addr_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_wdata_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_high_24b_wr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_addr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_datai;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_req_addr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datai_32;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datao_32;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dl;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__REG_DAT_T;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_addr_r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_op_num;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_parameter;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_ce_map0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_ce_map1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_rdy_map0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_rdy_map1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_command;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_OP_NUM;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DAT_O_RD;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_DAT_I_WR;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr_next;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr_next;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wdata;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr_next;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr_next;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wdata;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr0;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr3;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr4;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr5;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr6;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr7;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__led_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__led_rg0_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__led_rg1_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__num_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__timer_r2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__simu_flag;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__io_simu;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__conf_rdata_reg;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__timer_r1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__timer;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__key_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__step0_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__step1_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__count;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>__VdfgTmp_ha5fa42eb__0[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>__VdfgTmp_hfea590d9__0[__Vi0];
    }
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__nand_command;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__key_count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__step0_count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__step1_count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__timer;
    os>>__VstlIterCount;
    os>>__VicoIterCount;
    os>>__VactIterCount;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__if_csrmsgin[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id_csrmsgin[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex_csrmsgin[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem_csrmsgin[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb_csrmsgin[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__id__data_out;
    for (int __Vi0 = 0; __Vi0 < 11; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__ex__data_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 12; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__mem__data_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 13; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT____Vcellout__wb__data_out[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__timer_64_diff;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cmt_timer_64;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__cycleCnt;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__instrCnt;
    for (int __Vi0 = 0; __Vi0 < 30; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__csr[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__stable_counter;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__If__DOT__csrmsg_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id__DOT__csrmsg_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__id__DOT__pipeline_data;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex__DOT__csrmsg_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 11; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__ex__DOT__pipeline_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__mul_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__minuend;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__minuend_shifted;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__minuend_next;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__alu__DOT__myDiv__DOT__difference;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem__DOT__csrmsg_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 12; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__mem__DOT__pipeline_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb__DOT__csrmsg_data[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 13; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__wb__DOT__pipeline_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__replace_buf_read_tags;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__replace_buf_read_tags;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__axi_wr__DOT__wr_mux__DOT__and_gates__BRA__1__KET____DOT__or_result;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__addr_in_die;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__ID_INFORM;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__nand_module__DOT__NAND__DOT__NAND_ADDR;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_push_data;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_datas;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_push_data;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_datas;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_datas;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_datas;
    for (int __Vi0 = 0; __Vi0 < 30; ++__Vi0) {
        os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__csr__DOT__csr[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__regs[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 3; ++__Vi1) {
            os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__tlb__DOT__tlb[__Vi0][__Vi1];
        }
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__cpu_sram_u__DOT__rf__DOT__rf[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__i_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank_out[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__tag_v__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__0__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__tag_v__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__0__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__1__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__2__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__sram_to_axi_u__DOT__d_cache__DOT__cache_table__DOT__way__BRA__1__KET____DOT__bank__BRA__3__KET____DOT__bank__DOT__ram_[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bid[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rid[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rdata[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__BASE_ADDR[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__fifo_ram[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__fifo_ram[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__fifo[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[__Vi0];
    }
    for (int __Vi0 = 0; __Vi0 < 9; ++__Vi0) {
        os>>__Vm_traceActivity[__Vi0];
    }
}
