Analysis & Synthesis report for DE1_SoC
Fri May 30 13:41:17 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri May 30 13:41:17 2025           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; Pipelined_CPU                               ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Pipelined_CPU      ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri May 30 13:41:03 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux2_1.sv Line: 2
    Info (12023): Found entity 2: mux2_1_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux2_1.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux4_1.sv Line: 2
    Info (12023): Found entity 2: mux4_1_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux4_1.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/DE1_SoC.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux8_1.sv Line: 2
    Info (12023): Found entity 2: mux8_1_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux8_1.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/alustim.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/alu.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fullAdder File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullAdder.sv Line: 2
    Info (12023): Found entity 2: fullAdder_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullAdder.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file fullsubtractor.sv
    Info (12023): Found entity 1: fullSubtractor File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullSubtractor.sv Line: 2
    Info (12023): Found entity 2: fullSubtractor_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullSubtractor.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file fulladder64.sv
    Info (12023): Found entity 1: fullAdder64 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullAdder64.sv Line: 2
    Info (12023): Found entity 2: fullAdder64_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullAdder64.sv Line: 30
Info (12021): Found 2 design units, including 2 entities, in source file fullsubtractor64.sv
    Info (12023): Found entity 1: fullSubtractor64 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullSubtractor64.sv Line: 2
    Info (12023): Found entity 2: fullSubtractor64_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullSubtractor64.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file mux8_64.sv
    Info (12023): Found entity 1: mux8_64 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux8_64.sv Line: 2
    Info (12023): Found entity 2: mux8_64_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux8_64.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file fullor64.sv
    Info (12023): Found entity 1: fullOr64 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullOr64.sv Line: 2
    Info (12023): Found entity 2: fullOr64_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullOr64.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file fullxor64.sv
    Info (12023): Found entity 1: fullXor64 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullXor64.sv Line: 2
    Info (12023): Found entity 2: fullXor64_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullXor64.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file zerocheck.sv
    Info (12023): Found entity 1: zeroCheck File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/zeroCheck.sv Line: 2
    Info (12023): Found entity 2: zeroCheck_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/zeroCheck.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file fulland64.sv
    Info (12023): Found entity 1: fullAnd64 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullAnd64.sv Line: 2
    Info (12023): Found entity 2: fullAnd64_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullAnd64.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/instructmem.sv Line: 23
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/instructmem.sv Line: 63
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/datamem.sv Line: 74
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/regfile.sv Line: 2
    Info (12023): Found entity 2: regfile_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/regfile.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file decoder5_32.sv
    Info (12023): Found entity 1: decoder5_32 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder5_32.sv Line: 3
    Info (12023): Found entity 2: decoder5_32_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder5_32.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file decoder4_16.sv
    Info (12023): Found entity 1: decoder4_16 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder4_16.sv Line: 3
    Info (12023): Found entity 2: decoder4_16_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder4_16.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file decoder3_8.sv
    Info (12023): Found entity 1: decoder3_8 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder3_8.sv Line: 3
    Info (12023): Found entity 2: decoder3_8_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder3_8.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file decoder2_4.sv
    Info (12023): Found entity 1: decoder2_4 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder2_4.sv Line: 3
    Info (12023): Found entity 2: decoder2_4_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder2_4.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file decoder1_2.sv
    Info (12023): Found entity 1: decoder1_2 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder1_2.sv Line: 3
    Info (12023): Found entity 2: decoder1_2_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/decoder1_2.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file mux32_64.sv
    Info (12023): Found entity 1: mux32_64 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux32_64.sv Line: 2
    Info (12023): Found entity 2: mux32_64_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux32_64.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux32_1.sv Line: 2
    Info (12023): Found entity 2: mux32_1_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux32_1.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file mux16_1.sv
    Info (12023): Found entity 1: mux16_1 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux16_1.sv Line: 2
    Info (12023): Found entity 2: mux16_1_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux16_1.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file en_reg.sv
    Info (12023): Found entity 1: en_reg File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/en_reg.sv Line: 2
    Info (12023): Found entity 2: en_reg_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/en_reg.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/D_FF.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/register.sv Line: 2
    Info (12023): Found entity 2: register_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/register.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/control_unit.sv Line: 4
    Info (12023): Found entity 2: control_unit_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/control_unit.sv Line: 254
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1_64bit.sv
    Info (12023): Found entity 1: mux2_1_64bit File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux2_1_64bit.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sign_ext.sv
    Info (12023): Found entity 1: sign_ext File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/sign_ext.sv Line: 2
    Info (12023): Found entity 2: sign_ext_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/sign_ext.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1_64.sv
    Info (12023): Found entity 1: mux4_1_64 File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux4_1_64.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file flagregister.sv
    Info (12023): Found entity 1: FlagRegister File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/FlagRegister.sv Line: 2
    Info (12023): Found entity 2: FlagRegister_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/FlagRegister.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file zero_ext.sv
    Info (12023): Found entity 1: zero_ext File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/zero_ext.sv Line: 2
    Info (12023): Found entity 2: zero_ext_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/zero_ext.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/pc.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1_5bit.sv
    Info (12023): Found entity 1: mux2_1_5bit File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/mux2_1_5bit.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file instruction_fetch.sv
    Info (12023): Found entity 1: Instruction_Fetch File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Fetch.sv Line: 2
    Info (12023): Found entity 2: Instruction_Fetch_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Fetch.sv Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file if_id.sv
    Info (12023): Found entity 1: IF_ID File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/IF_ID.sv Line: 2
    Info (12023): Found entity 2: IF_ID_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/IF_ID.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file id_ex.sv
    Info (12023): Found entity 1: ID_EX File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/ID_EX.sv Line: 2
    Info (12023): Found entity 2: ID_EX_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/ID_EX.sv Line: 78
Info (12021): Found 2 design units, including 2 entities, in source file ex_mem.sv
    Info (12023): Found entity 1: EX_MEM File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/EX_MEM.sv Line: 2
    Info (12023): Found entity 2: EX_MEM_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/EX_MEM.sv Line: 64
Info (12021): Found 2 design units, including 2 entities, in source file mem_wb.sv
    Info (12023): Found entity 1: MEM_WB File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/MEM_WB.sv Line: 2
    Info (12023): Found entity 2: MEM_WB_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/MEM_WB.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file wb.sv
    Info (12023): Found entity 1: WB File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/WB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem.sv
    Info (12023): Found entity 1: MEM File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/MEM.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex.sv
    Info (12023): Found entity 1: EX File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/EX.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file instruction_decoder.sv
    Info (12023): Found entity 1: Instruction_Decoder File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Decoder.sv Line: 2
    Info (12023): Found entity 2: Instruction_Decoder_tb File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Decoder.sv Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.sv
    Info (12023): Found entity 1: Forwarding_Unit File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Forwarding_Unit.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file pipelined_cpu.sv
    Info (12023): Found entity 1: Pipelined_CPU File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Pipelined_CPU.sv Line: 2
    Info (12023): Found entity 2: Pipelined_CPU_testbench File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Pipelined_CPU.sv Line: 79
Info (12127): Elaborating entity "Pipelined_CPU" for the top level hierarchy
Info (12128): Elaborating entity "Instruction_Fetch" for hierarchy "Instruction_Fetch:IF" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Pipelined_CPU.sv Line: 26
Info (12128): Elaborating entity "mux2_1_64bit" for hierarchy "Instruction_Fetch:IF|mux2_1_64bit:branch_mux" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Fetch.sv Line: 12
Info (12128): Elaborating entity "fullAdder64" for hierarchy "Instruction_Fetch:IF|fullAdder64:pc_adder0" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Fetch.sv Line: 14
Info (12128): Elaborating entity "fullAdder" for hierarchy "Instruction_Fetch:IF|fullAdder64:pc_adder0|fullAdder:first_add" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/fullAdder64.sv Line: 12
Info (12128): Elaborating entity "pc" for hierarchy "Instruction_Fetch:IF|pc:program_counter" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Fetch.sv Line: 17
Info (12128): Elaborating entity "en_reg" for hierarchy "Instruction_Fetch:IF|pc:program_counter|en_reg:eachDFF[0].u_en_reg_i" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/pc.sv Line: 25
Info (12128): Elaborating entity "mux2_1" for hierarchy "Instruction_Fetch:IF|pc:program_counter|en_reg:eachDFF[0].u_en_reg_i|mux2_1:dut" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/en_reg.sv Line: 8
Info (12128): Elaborating entity "D_FF" for hierarchy "Instruction_Fetch:IF|pc:program_counter|en_reg:eachDFF[0].u_en_reg_i|D_FF:d_ff" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/en_reg.sv Line: 10
Info (12128): Elaborating entity "instructmem" for hierarchy "Instruction_Fetch:IF|instructmem:instruction_memory" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Fetch.sv Line: 19
Warning (10175): Verilog HDL warning at instructmem.sv(30): ignoring unsupported system task File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/instructmem.sv Line: 30
Error (10170): Verilog HDL syntax error at test12_Fibonacci.arm(72) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Benchmarks/test12_Fibonacci.arm Line: 72
Info (10648): Verilog HDL Display System Task info at instructmem.sv(49): Running benchmark:  File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/instructmem.sv Line: 49
Error (12152): Can't elaborate user hierarchy "Instruction_Fetch:IF|instructmem:instruction_memory" File: C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/Instruction_Fetch.sv Line: 19
Info (144001): Generated suppressed messages file C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4779 megabytes
    Error: Processing ended: Fri May 30 13:41:17 2025
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tahme/OneDrive - UW/Junior/Spring Quarter/CSE 469/Lab 4/output_files/DE1_SoC.map.smsg.


