# TCL File Generated by Component Editor 15.1
# Wed Dec 09 23:25:45 JST 2015
# DO NOT MODIFY


# 
# aq_axi_dma "aq_axi_dma" v1.0
#  2015.12.09.23:25:45
# 
# 

# 
# request TCL package from ACDS 15.1
# 
package require -exact qsys 15.1


# 
# module aq_axi_dma
# 
set_module_property DESCRIPTION ""
set_module_property NAME aq_axi_dma
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME aq_axi_dma
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL aq_axi_dma
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file aq_axi_dma.v VERILOG PATH src/aq_axi_dma.v TOP_LEVEL_FILE
add_fileset_file aq_axi_dma_ctl.v VERILOG PATH src/aq_axi_dma_ctl.v
add_fileset_file aq_axi_master.v VERILOG PATH src/aq_axi_master.v
add_fileset_file aq_fifo.v VERILOG PATH src/aq_fifo.v
add_fileset_file aq_fifo_org.v VERILOG PATH src/aq_fifo_org.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point altera_axi4_master
# 
add_interface altera_axi4_master axi4 start
set_interface_property altera_axi4_master associatedClock axi_master_clk
set_interface_property altera_axi4_master associatedReset reset_sink
set_interface_property altera_axi4_master readIssuingCapability 1
set_interface_property altera_axi4_master writeIssuingCapability 1
set_interface_property altera_axi4_master combinedIssuingCapability 1
set_interface_property altera_axi4_master ENABLED true
set_interface_property altera_axi4_master EXPORT_OF ""
set_interface_property altera_axi4_master PORT_NAME_MAP ""
set_interface_property altera_axi4_master CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4_master SVD_ADDRESS_GROUP ""

add_interface_port altera_axi4_master M_AXI_ARADDR araddr Output 32
add_interface_port altera_axi4_master M_AXI_ARBURST arburst Output 2
add_interface_port altera_axi4_master M_AXI_ARCACHE arcache Output 4
add_interface_port altera_axi4_master M_AXI_ARID arid Output 1
add_interface_port altera_axi4_master M_AXI_ARLEN arlen Output 8
add_interface_port altera_axi4_master M_AXI_ARLOCK arlock Output 1
add_interface_port altera_axi4_master M_AXI_ARPROT arprot Output 3
add_interface_port altera_axi4_master M_AXI_ARQOS arqos Output 4
add_interface_port altera_axi4_master M_AXI_ARREADY arready Input 1
add_interface_port altera_axi4_master M_AXI_ARSIZE arsize Output 3
add_interface_port altera_axi4_master M_AXI_ARUSER aruser Output 1
add_interface_port altera_axi4_master M_AXI_ARVALID arvalid Output 1
add_interface_port altera_axi4_master M_AXI_AWADDR awaddr Output 32
add_interface_port altera_axi4_master M_AXI_AWBURST awburst Output 2
add_interface_port altera_axi4_master M_AXI_AWCACHE awcache Output 4
add_interface_port altera_axi4_master M_AXI_AWID awid Output 1
add_interface_port altera_axi4_master M_AXI_AWLEN awlen Output 8
add_interface_port altera_axi4_master M_AXI_AWLOCK awlock Output 1
add_interface_port altera_axi4_master M_AXI_AWPROT awprot Output 3
add_interface_port altera_axi4_master M_AXI_AWQOS awqos Output 4
add_interface_port altera_axi4_master M_AXI_AWREADY awready Input 1
add_interface_port altera_axi4_master M_AXI_AWSIZE awsize Output 3
add_interface_port altera_axi4_master M_AXI_AWUSER awuser Output 1
add_interface_port altera_axi4_master M_AXI_AWVALID awvalid Output 1
add_interface_port altera_axi4_master M_AXI_BID bid Input 1
add_interface_port altera_axi4_master M_AXI_BREADY bready Output 1
add_interface_port altera_axi4_master M_AXI_BRESP bresp Input 2
add_interface_port altera_axi4_master M_AXI_BUSER buser Input 1
add_interface_port altera_axi4_master M_AXI_BVALID bvalid Input 1
add_interface_port altera_axi4_master M_AXI_RDATA rdata Input 64
add_interface_port altera_axi4_master M_AXI_RID rid Input 1
add_interface_port altera_axi4_master M_AXI_RLAST rlast Input 1
add_interface_port altera_axi4_master M_AXI_RREADY rready Output 1
add_interface_port altera_axi4_master M_AXI_RRESP rresp Input 2
add_interface_port altera_axi4_master M_AXI_RUSER ruser Input 1
add_interface_port altera_axi4_master M_AXI_RVALID rvalid Input 1
add_interface_port altera_axi4_master M_AXI_WDATA wdata Output 64
add_interface_port altera_axi4_master M_AXI_WLAST wlast Output 1
add_interface_port altera_axi4_master M_AXI_WREADY wready Input 1
add_interface_port altera_axi4_master M_AXI_WSTRB wstrb Output 8
add_interface_port altera_axi4_master M_AXI_WUSER wuser Output 1
add_interface_port altera_axi4_master M_AXI_WVALID wvalid Output 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock ""
set_interface_property reset_sink synchronousEdges NONE
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink ARESETN reset_n Input 1


# 
# connection point local_clk
# 
add_interface local_clk clock end
set_interface_property local_clk clockRate 0
set_interface_property local_clk ENABLED true
set_interface_property local_clk EXPORT_OF ""
set_interface_property local_clk PORT_NAME_MAP ""
set_interface_property local_clk CMSIS_SVD_VARIABLES ""
set_interface_property local_clk SVD_ADDRESS_GROUP ""

add_interface_port local_clk LOCAL_CLK clk Input 1


# 
# connection point axi_master_clk
# 
add_interface axi_master_clk clock end
set_interface_property axi_master_clk clockRate 0
set_interface_property axi_master_clk ENABLED true
set_interface_property axi_master_clk EXPORT_OF ""
set_interface_property axi_master_clk PORT_NAME_MAP ""
set_interface_property axi_master_clk CMSIS_SVD_VARIABLES ""
set_interface_property axi_master_clk SVD_ADDRESS_GROUP ""

add_interface_port axi_master_clk M_AXI_ACLK clk Input 1


# 
# connection point local_bus
# 
add_interface local_bus conduit end
set_interface_property local_bus associatedClock local_clk
set_interface_property local_bus associatedReset ""
set_interface_property local_bus ENABLED true
set_interface_property local_bus EXPORT_OF ""
set_interface_property local_bus PORT_NAME_MAP ""
set_interface_property local_bus CMSIS_SVD_VARIABLES ""
set_interface_property local_bus SVD_ADDRESS_GROUP ""

add_interface_port local_bus LOCAL_ACK ack Output 1
add_interface_port local_bus LOCAL_ADDR addr Input 32
add_interface_port local_bus LOCAL_BE be Input 4
add_interface_port local_bus LOCAL_CS cs Input 1
add_interface_port local_bus LOCAL_RDATA rdata Output 32
add_interface_port local_bus LOCAL_RNW rnw Input 1
add_interface_port local_bus LOCAL_WDATA wdata Input 32


# 
# connection point fsync
# 
add_interface fsync conduit end
set_interface_property fsync associatedClock ""
set_interface_property fsync associatedReset ""
set_interface_property fsync ENABLED true
set_interface_property fsync EXPORT_OF ""
set_interface_property fsync PORT_NAME_MAP ""
set_interface_property fsync CMSIS_SVD_VARIABLES ""
set_interface_property fsync SVD_ADDRESS_GROUP ""

add_interface_port fsync FSYNC data Input 1


# 
# connection point debug
# 
add_interface debug conduit end
set_interface_property debug associatedClock ""
set_interface_property debug associatedReset ""
set_interface_property debug ENABLED true
set_interface_property debug EXPORT_OF ""
set_interface_property debug PORT_NAME_MAP ""
set_interface_property debug CMSIS_SVD_VARIABLES ""
set_interface_property debug SVD_ADDRESS_GROUP ""

add_interface_port debug DEBUG debug Output 32


# 
# connection point fsync_rst
# 
add_interface fsync_rst conduit end
set_interface_property fsync_rst associatedClock ""
set_interface_property fsync_rst associatedReset ""
set_interface_property fsync_rst ENABLED true
set_interface_property fsync_rst EXPORT_OF ""
set_interface_property fsync_rst PORT_NAME_MAP ""
set_interface_property fsync_rst CMSIS_SVD_VARIABLES ""
set_interface_property fsync_rst SVD_ADDRESS_GROUP ""

add_interface_port fsync_rst FSYNC_RST reset Input 1


# 
# connection point fifo_rd_clk
# 
add_interface fifo_rd_clk clock end
set_interface_property fifo_rd_clk clockRate 0
set_interface_property fifo_rd_clk ENABLED true
set_interface_property fifo_rd_clk EXPORT_OF ""
set_interface_property fifo_rd_clk PORT_NAME_MAP ""
set_interface_property fifo_rd_clk CMSIS_SVD_VARIABLES ""
set_interface_property fifo_rd_clk SVD_ADDRESS_GROUP ""

add_interface_port fifo_rd_clk FIFO_RD_CLK clk Input 1


# 
# connection point fifo_wr_clk
# 
add_interface fifo_wr_clk clock end
set_interface_property fifo_wr_clk clockRate 0
set_interface_property fifo_wr_clk ENABLED true
set_interface_property fifo_wr_clk EXPORT_OF ""
set_interface_property fifo_wr_clk PORT_NAME_MAP ""
set_interface_property fifo_wr_clk CMSIS_SVD_VARIABLES ""
set_interface_property fifo_wr_clk SVD_ADDRESS_GROUP ""

add_interface_port fifo_wr_clk FIFO_WR_CLK clk Input 1


# 
# connection point fifo_wr
# 
add_interface fifo_wr conduit end
set_interface_property fifo_wr associatedClock fifo_wr_clk
set_interface_property fifo_wr associatedReset ""
set_interface_property fifo_wr ENABLED true
set_interface_property fifo_wr EXPORT_OF ""
set_interface_property fifo_wr PORT_NAME_MAP ""
set_interface_property fifo_wr CMSIS_SVD_VARIABLES ""
set_interface_property fifo_wr SVD_ADDRESS_GROUP ""

add_interface_port fifo_wr FIFO_WR_DIN data Input 64
add_interface_port fifo_wr FIFO_WR_EN enable Input 1
add_interface_port fifo_wr FIFO_WR_FULL full Output 1


# 
# connection point fifo_rd
# 
add_interface fifo_rd conduit end
set_interface_property fifo_rd associatedClock fifo_rd_clk
set_interface_property fifo_rd associatedReset ""
set_interface_property fifo_rd ENABLED true
set_interface_property fifo_rd EXPORT_OF ""
set_interface_property fifo_rd PORT_NAME_MAP ""
set_interface_property fifo_rd CMSIS_SVD_VARIABLES ""
set_interface_property fifo_rd SVD_ADDRESS_GROUP ""

add_interface_port fifo_rd FIFO_RD_DOUT data Output 64
add_interface_port fifo_rd FIFO_RD_EMPTY empty Output 1
add_interface_port fifo_rd FIFO_RD_EN enable Input 1


# 
# connection point fifo_rst
# 
add_interface fifo_rst conduit end
set_interface_property fifo_rst associatedClock ""
set_interface_property fifo_rst associatedReset ""
set_interface_property fifo_rst ENABLED true
set_interface_property fifo_rst EXPORT_OF ""
set_interface_property fifo_rst PORT_NAME_MAP ""
set_interface_property fifo_rst CMSIS_SVD_VARIABLES ""
set_interface_property fifo_rst SVD_ADDRESS_GROUP ""

add_interface_port fifo_rst FIFO_RST data Output 1

