// Seed: 3118618030
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_8;
  ;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri0 id_3,
    input tri id_4,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input uwire id_10,
    input tri1 id_11,
    output uwire id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri id_15,
    input tri1 id_16,
    input supply0 id_17
);
  final
    #1 begin : LABEL_0
      $clog2(26);
      ;
    end
  wire id_19;
  wire  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  module_0 modCall_1 (
      id_36,
      id_35,
      id_25,
      id_28,
      id_35,
      id_31,
      id_25
  );
  assign id_3 = id_10;
endmodule
