{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Cache Organization on Your Machine\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "`lstopo` from [hwloc](https://github.com/open-mpi/hwloc): (Install `hwloc` in Debian.)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAA7cAAAFqCAIAAABOOTqMAAAABmJLR0QA/wD/AP+gvaeTAAAgAElEQVR4nOzdaVwTV9sG8ANJCMvTKiKLIBpRVkGwLFJUREFlcaWi1VqVKqBVH1xr0arRWuvWUqwIUrGCVtx3KipiLFapoCBWQ0E0KiD7YlXCkuT9ME/zpgkgSEiCXP8P/U3OnHPmXNHYm2EyozZixAgPDw8CAAAAAACEEEI4HA7dw8ODzWYreyUAAAAAAKqCzWarK3sNAAAAAAAqB1UyAAAAAIA0VMkAAAAAANJQJQMAAAAASEOVDAAAAAAgDVUyAAAAAIA0VMkAAAAAANKarpL5fL6amtq2bdvELXv37lVTUysuLn7jjDk5OV5eXpItjx8/9vf3f4vFhYeHR0VFcblcPz8/R0dHW1vb48ePU7tevXrl6+u7YsUKcefa2tply5b17dvX1NTU1tY2PT2dz+czGAwrKytra2s3N7fs7Gyp+X/99dcWjt7CXnHGyMjIiIiIt4gGAAAAAKqs2XPJ1tbWJ0+eFL88ceKEra3t2x2jb9++P/74Y1tH8fn8mJiYoKAgfX396Ojo27dvX7p0aeXKlYQQgUDg4+PTp08fyf7Tp09vbGzMycl59uzZuXPnLC0tCSEmJiY5OTlcLjckJGTLli1S80v+GCB79Bb2ioWEhERFRdXV1bU1HQAAAACosmar5Pfee69bt275+fmEkNLSUnV1dR0dHWrXvHnzXF1dLS0tL168SLV8//33AwYM6N+/P9VSW1s7depUOzu7CRMmNDY25ubmzp49mxCSk5MzceLEKVOmiHdRYx0dHQcPHnzkyBHJBVy+fNnd3Z1Op/fs2dPU1JQQkpWVZWFhQQih0WgJCQne3t7izjk5OTk5OT/88IOWlhYhpF+/fu+//77kbLW1tdQkYqtWrbpz546XlxeHwyGEREdHOzg4WFtbU8Wx1F7ZyBQ6nT5s2LCUlJRWv+EAAAAA0AnQm9shFAoDAgKOHj0aFhZ2/Pjxjz76aPfu3dSunTt3amtr//XXX4sWLRo7duy9e/fi4+Ozs7O1tLQEAsHDhw8zMzOPHj1qYmIyZcqU5ORkFoslnjY5OTkvL8/Y2Jja1adPn6tXr2ZkZLx+/drOzm7y5MkaGhpUz8zMTEdHR2o7Pj5+3bp1hJDExESqxcTEJD09XTxtVlbW0KFD1dWli/6ioiIHB4eqqqoePXpcvnxZctfatWt///335ORkQgiXy42Njf3jjz/U1dVHjhw5YsQIyb2ykSXncXJyun37to+PT+vecAAAAADoBJo9lywSifz9/U+dOkUIOXXq1OTJk6n2xsbGLVu2fPTRR6tXr66qqiKE/P777xMnTtTW1lZTU6PT6YQQBwcHExMTQoitrW1JSYnktPb29sbGxuJdv/322/3790eOHOnn58dgMMrLy8U9y8vL9fX1qe1Zs2bxeLyjR49Onjy5oaFBdrVCoVBTU5PaHjRokImJydq1awkhxsbGWVlZT548WbZsWVBQUHNhb9y44evry2QyGQzGxIkTqfPHYrKRJRkYGJSVlTU3MwAAAAB0Ri3d46JHjx56enocDkdLS0tXV5dq3LdvX1FR0fHjx6OioqgWkUgkNVBbW1u8LbVXdldAQACHw+FwOH/99RdVQFM0NDSkrvd1cXHR0dEpLCyUXaqNjc2tW7eo7ezs7K1bt9bW1kp2mDJlys2bN5tLKll5i0QiBoMhuVc2siQ+ny8+/w0AAAAA74Y33AkuICAgMDAwICBA3FJSUmJra6umpnbt2jWqZciQIefOnePz+YQQ6r+tN3z48BMnTlRWVhJCpG6gwWKxHj16RAjJzc2tr68nhOTl5ZWXl0tW0mIODg5MJnP79u0CgaDJAyUlJVHf5xPT0tKqqqqiKnV3d/fExMS6urrGxsazZ8+6u7tL7pWNLCk/P9/MzKxNqQEAAABAxb2hSp48eXJFRcXEiRPFLTNnzjx27Ji/v//9+/e7d+9OCPnggw+mTZs2aNAgGxubq1evtunwAwcOXLZsmYuLy8CBAxcuXCi5y8PDg5otLS1t4MCBdnZ206ZN279/f3Mnbk+fPn379u1+/fpZWVlt2bLF3t6eEFJYWGhlZWVubr5t2zapM8E6OjqjR4+2srI6f/68jY1NYGCgo6Ojs7Ozv7+/k5OT5F7ZyJJSUlJGjhzZptQAAAAAoOLU1q9fz2azlb2Mpnl6ekZHR5ubmyt7Ic3Kzc1duHCh1PcCAQAAAKBTY7PZKv3svejoaB6Pp+xVtITH4zV5sTIAAAAAdGrN3glOFZibm6vyiWRCyJgxY5S9BAAAAACQP5U+lwwAAAAAoBSokgEAAAAApKFKBgAAAACQ1sR1ydQzPhS+EgAAAIAO4eHh4eHhIdnSXLUj21Ne3rH6quPeKNXRdJWceOmos5u14lcDAAAAIF/pN7iEkCarZNlG2Z7ywuFwTicecnBW6dsStFJWeh7psDdKdTR9jwtnN+sFK/wVvBQAAAAA+dtxsslmDw8PqUdGdPQTJByczWcv8OvQQyhKorIXoAgqfSc4AAAAAEXicDgdVCtzOByWjU5HzAwdBN/eAwAAAGjWO3Y9MbQeziUDAAAA/E9zl2G0/wQzm83mlaa3cxJQJJxLBgAAAACQhnPJAAAA0BXJXoIse9cL6MpQJQMAAECX02Q13BXuAQythyoZAAAAuhwUxPBGbaiS6+oaXAfMM+1rIBQKXYYOXPPtbBqd1vKQxw+Ltq49GJ3wRfsW+f8LmDhsZVL6D5KN65f9tPCLKb+evGHvNGCwi+XPkeePHUhhMOgbw4Psnd6FG3cDAADAO6y+rsHPdZmxqb5QKBzsYhm6ZhqNpv7qZe2uLcczbnIJIQPt+zkPGxi1/YT1INb2PYvFAw//fPncsesMBu2LjZ/a2PdrsqW5zpXlL3789mhezjNNLWbo6ql2HwxoobNC3gZV1LZv7xka6Z69vv30tW2V5TWJJ2900JrapOR5lYGR7l/3n5pb93n6qPjCqZtnU7dH7F+6bf1BZS8NAAAA4M16GnaPO7vu59Nrqyv/Tk68RQhZv/QnfaPuhy9tOpr8TciyyX7+bmYWxkvWfCweUvC0NOVCRtzZdV9HhERuO95kSwudRSLR+KnDDyZuCPtm9u7tJ1ru3GW9zRUXdAbNeajN08clhBD28r15Oc9eVL8K+2aWm8cgQkj8ngtH9ieLRKKvtszp1bsnNeTc8evXLmVu37Now4pYqf7R359KOn3ToFcPY9OeI8c6jhg9OH7PhcQTv4uEos8Wj/ee6NrcMm5e+3N/1Pm/7j+dP30b9x5vRfCPFjamI30c6Qwaq38vkYhUlNXo6Xd7m3cFAAAAQLHodJqDs0Xh07JHeUUVZTWBC8epqakRQsTVlKS76XlDR9rT6TRTlqFIRKoq/pZtKS+r3rb2wE/HVsvu0tPvRtVIhsY9GuobW55ZV+89xbwDquZtquQXNa9SLmTMmu9LCPly0yxNLQ1e/vPNq+PcPAblcZ+dO5Z6IuVbpiZDKBA+5ZUQQjLTc4/Hp8Qc/VJNTU2qf+6Dp1eTbh+7srmhvjHAa83IsY75uYXpvz84fPFrfm29/8gvPX2dGIymF/nhCNveffUPxV5ayf5k2byIH35eGv39KXFZrG/Yvay0GlUyAAAAdAp/v3h9PSUrYJYX72GRlS2LKpGbU1FW06Pn+9S2nv77FWU1si0mpvozg32a7CwufJPP36LOWrYwM6rkVikprpowbCVDgz7pY/cRowcLGgWxP57N/6uQEPKi+hUhJDM9d+RYR00tDUIIddXyi5pXK4J27j+9lqmpIdv/Xmb+iNGDGQw6g0F3+tCKEHI7LefhXwVzP9pMCKHTadUVf+sb6Ta3nmdPSk1ZhkUF5dSPWXTav66TFjQK2/ZmAAAAAChceUn17AkbGQya96QPPxxhe+XXdDX1lkpk8k+VJSYQCGVbtHU0R4we3GRnauNhTsHFc3+Exy5peeY2pnl3tK1Kpq5LFr88dfhaWUn1d3v/W1Xx9+efbCeEEJFIakhxYbmXn8uh2Eurvv5Utr9IJBL/PaD/86cyZvyQpV99TN7k+68TfrucqanFPHs0lV9bt25pjKOrVVFBObW3rKRa37B7m9IBAAAAKB51XbL4pSnLMCH2UstD9PS7lRRVUtsVZS/09N+XbWmhMyGktLjquw2/rP9uHnVys+XOXVO7nr1XUfZigFVvNTU16juYhBC7DwZwLmXW1TUQQqj/Wtj0/fLrT+/efng7LUe2v+3g/tdT7goaBXV1DXdu5RJCHIdYJiem11S/JISUl9a0cPRla6cPdrH8MX65l5/z+h1zN4YHu42w41y809ggePqomF9bZ9D8SWgAAAAA1WRubUqj0RJiLwmFQkLI65d82T7ObtY3ONmNjYKCp6V1/PqeBt1lW16/4v+WnNVk579fvN64Mnb5+k+MjPWoCVvorMDoqqVd90se99HQsEW7b9/MsbDp8143bUKItR3Le+KQj0aF0WnqK9ifmPTRJ4So09Q3fh+0Injnjpj/bvwiVrK/1cC+biPsAkavMTDqYcoyIIT0t+w9K8Rnhs96DQ16vwHG38eGSh6x+Hmlt/MSQgiNTku8+V1ZSZW+Yfe/7j+Z/tkYQoi+ka7P5A/HDV3BZDLW75jbnmgAAAAASqGmpvb1zpAfNh0+diBFS0vDdYRdfwuTR3lFOzcf2Rq9iOqjp9/N08dp1rgNGkz68vUzmmwpLqo8tPeiu5eD7K6Tv1x9mFOwasEuarZt0YvV1NWa69xlqa1fv17q8YxsNrv05b0FK/wVvJSNK/eNGe/i6m6r4OMCAADAOyxqx0mD/9hJVTutRw186+GS8/BK02cv8GvnPKogLiqRZeDc/vdElbHZ7HZdcdF+QoGQuqPc61f89BsPzCxMlLseAAAAAACi9CdUC4WisEW7+bX1IpFo+mdjcCUxAAAAAKgCJVfJdAbtl8QNyl0DAAAAAIAUJV9xAQAAAACgglAlAwAAAABIa+0VF+k3uBk3uB26FAAAAIB2cnKzdnazVvYqmpaVnkdIorJXIQdZ6XksP2dlr6LDtbZKzrjBzb5eOMzVtUNXAwAAAPDWrqelEUJUs0r28PBQ9hLkhuXn/C7FaU4bvr03zNX1yyWhb+4HAAAAoAxbfiAvyDNlr6JpHh4eXaGyfJfgumQAAAAAAGmokgEAAAAApKFKBgAAAACQhioZAAAAAECakp+9BwAAANAVcDgcDocj295x3+pr7oggq8k/BVTJAAAAAB2OqlmlSjGqiu24Kvl04iEHZ/OOmPxdkpWeR5r6U0CVDAAAAKAIHh4ebDZbskXqpdw5OJvPXuDXoYd4JzT9qJf2Vsl1dXVGVtaHforx8fIihGTeu/dTXPzuHdtLy8qmzZ179exZqtuOXbv0dHVnTJliZGXN/nJVaEgI1R5/5Ejol2F/3frDQF+fEPLLseMHjx69cOxoCzO3vJ6V69d7jRgxdtSoFhbs7OmVfT1VsnHxqlWrly49dvasywcfuDo5RezZs/9QAoPBiNy21fmDDyTH9h5o269vX4FA4O7mtv3rjXQarfXDCSG7Y/dpMpnDXId8tXlzaVl5XX3dl0uWTPTxIYS8fv169sJFVuYDvl69murM5/O/3rHj7IUkoVD4/vvvRW7fPtDSkloAUVPr3q1b+DebBlpZ7Y0/0ChonB8Y2Io/LgAAAGgzDofT/nJW9kSyHCdv7ogsG52OmLmLkMO390xNTNZ/u6Wuvr41nS0GDDifdFH88uyFJGsLC/HLE2fP/v3yZUFR0VvM3B7Pi0t6GRn9yeUOtLLK5/FOnD1360ryLzF7Vn+9SapnLyOjW1eS05Ivl1VUHDt9uk3D6+rq9ickzJr+sZ6eXvg333DOnT0VH79u87eEEIFAMGVOoKmxsWT/uf8NbWwUpF9Jvn/zxuG9e83NzMQLuJV8OXDG9PCoKELInE9m7Dv4iwLeJQAAAICuQw5XXBj3MrKzsdm9N3bp5wve2Pk9HZ3333vv8ZOn/fr2KauoUFdX09HWpnaVlpc/Ly352N//5Pnz/w0ObmHmn3/5Zd8vh+rq6z8JmEKdlt62c+fpxF+NjYzo9P8litwbe+zMGaFQuGTBfP9x45pbz9Xr13/cE/Mnlztl9py7f/4ZuHDRQCsrvzGjGXS6uZmZSCQqLS836NlTahSDTh/+oesj3pM2Db96/fpQFxc6jaanq0u13HvAHdCvHyGERqPF7oy4k52dlpFB7crLz8/Lzz8QHaWurk4I6WtqSgipq6sTr4HP5/fuZUwIodNors5OqTdueOGJPgAAAB1A9kqJt9DcDHKZvLkj8krTO2LmLkIO55Ib6hvCliyJPXjweXHxGzsLhcKJfr6nExMJIWd/vTDB26dR0EjtOnX+/BiPkT6enifOnmth5tyHDw8cOZp8+tTvSRcuJCdnZGXde/DgQnLytcTz8VG7/3r4kBDyV15e6s2bV8+eSTp2dOO27fUNDc2tZ+SwYd9t2uQ/fvyRfbFDnJyOx+3X0dGmLv8ghBgaGJSUlsqOqq6pOX/xktNghzYNz75/397Olto+fPLkoGHDl69d+81XX1EtvYyMJA9x78GDIU6OVIksqbikZLivn93QYT8fSlgcEkw1Drazy/rzz2bfdAAAAABoIzlUyUKRsIeu7uLgoPVbt76xs4iIxo8de/7iRULI+YsXx40dI951/Ow539GjLQYMePnyZV5+fnMz/3H7zuiRI5kaGgw63Xf06OtpaXeys8eMHMWg07W1tYd/6EoIuXHrVk5e3vjpM6Z+NpdBp1dWVrawpMdPn5ix+j4rLOxtTJ2a/df59UaBQPLl8+JiF08vv2kf+3h5UVc/t354RWVVzx49qO2P/f2zr6f+HLlrZkhIQ2Oj7KqEQhGTyaS2h3r7WLt++M133xNCjAwNU39NvPf79YXz5oZ+GUZ16KnXs7yipYwAAACgdNQlyJJwpzZVJrd7XMz99NN9vxzKyMykXr7/3nuvXr0W73358pWpiQm1rdu9u66u7vW0NE1Nze7dulGNT549y8rOnhcaqqamVl1Tc+Lc+aUL5jc5c2Pj/58YFolEDDpDJBKpqan9L88/ReokX1/2l6veuOz1325JSknR1tJMOHHidS1/0RdfuLm4PCsspPaWlJYa/XNimEJdFvx2wzU0GPX/vnrY0d5eW1v7eXFxn969pRZmaT5gd2wstf170oWjp0/fe/BAssNEHx/qmmZCSF1dnQaD8cawAAAAoCxNfnWv426WDO0nt2fv0Wm0zV+t2b7zR+qlpqZm9+7dr16/Tggpq6j49fLlYa6u4s6TfH0Xrvxikp+vuOXE2XOLgoPu/X49+3rqxRPHT/xzcwzZmd1cXC5dTamrr28UCC4kJ7sNcXGwtbty7VqjQFBXV/f7rVuEkA+dXc4mXaiqriaElJaVtbDsDWFffujkdHjv3gnePhHfbt61bduo4cMvJF9paGzM5/Fe19ZKXQjRnuF9evfmPX1GCHn4+DF1EUg+j1dRWWlkaCg7s52NjQZTY2dMjODfJ7PFkq9dG2BmRm0/fvqE1adPC+sEAACA9mOz2b3/oampmZaWJt4lEokWLVpkY2MzZMiQzH9O7Umirj+W1XKV3J4jQjvJ837JniNGOAyyE7/cvWP7krDVy9Z8xWAwwpYtNenVS/zls3Fjx4Rt3Og7erS486nExEM/xVDb1hYWBvr6Wff+bHJmS3PzT6YEeIwfz6Azpk2ePNjOjhAyYtjQ4b6+Jr2MnRwcCCFWFuYL587znDRJQ4Np0d8sPipKcp1FxcWDhg0nhNDptDsczvPSEkMDg3sPHgTNnkUIMTI0/GjCeKeRo5hMZsS3m9+YuvXDh7m6rt749bKFn2dkZk4L/IzJZDIYjN07djR3GviXmJgv1q23H+6uraVFo9OWzJ9P/rnkQyAQ9OjRY9fWLVTP327c/H7T129cKgAAALQHVdcSQvh8vqOjo6Ojo3jX2bNny8rK7t+/n5ub++mnn966dUtlj1hf1+DnuszYVF8oFA52sQxdM41GU3/1snbXluMZN7mEkIH2/ZyHDYzafsJ6EGv7nsXigYd/vnzu2HUGg/bFxk9t7PtRjSKRaEngD85u1jODvSWPItu5yeEtzKx07a2SmUzmVYnzvkf37RNvD+jX7/zhhCY7d+/W7dmf96hGqiX113/dzznxyGHxLtmZ5836dN6sTyX7f7V8+VfLl0u2zP105txPZza54PKHeZItR2JjCSH7dv0oblkcFLQ4KKjJsVI3Wm7TcGsLC6FImM/jfezv/7G/v2wHvzFj/Mb8/4Xaerq6sT/ulOpT9u/FE0IePn5Mp9HM+/eXnRAAAAA6wpEjR8aPH8+QOM/14MGDUaNGqampWVpaamtrP3v2zNTUVGWP2NOwe9zZdY2Ngo0rYpMTb42d4Lp+6U829v0OX9qkrq5WXFjRq3fPi2duLlnzsXhIwdPSlAsZcWfXPS8o37ImPvKXlVT76YRrGkzpelK2c3PDW5hZ6eR2xQW0xvfffPO0oEC+cz4tKPjuG+n7OgMAAEDH2bNnT9C/z4hZWVn9/vvvhJBHjx79+eefVVVVqn9EOp3m4GxR+LTsUV5RRVlN4MJxNJq6mppar97S98AlhNxNzxs60p5Op5myDEUiUlXxNyGkuKgi/QbX09eZ6pOX8ywoYHOTnZsc3sLMqgBPqFao/ixWfxZLvnOOGj5cvhMCAABACzIzM//zn//0//dvcSdNmvT7778PGzbMxsbGwsKixz93tVLlI/794vX1lKyAWV68h0VWtizxvRCaVFFW06Pn+9S2nv77FWU1unrv7dpyfNGqgOw7D6l2E1P9mcE+TXZucngLM7c1S0dAlQwAAADQBpGRkcHBwVKNampqO3bsIIQ0NDQ4ODgY//t5uqp2xPKS6tkTNjIYNO9JH344wvbKr+lq6i2VyIQQGp0m+VIgEJ4/fn3wEAtj057iKllbR3PE6MFNdpZtaWHm1gfpUKiSAQAAAFqrurr66tWrUf/cGKCwsHDTpk1REvcJ+Oabb7y9vWWfC6ZSR6SuSxa/NGUZJsReanmInn63kqL/PZyhouyFnv77e8JvFz0rP34gpfZ1nVAg1GAyps72bK6zbEsLM7c+SIfCdckAAAAArRUXFzd16lTxt+iysrKEwv+d+7S3tzc3Ny8qKtq0SZ7fF1LAEc2tTWk0WkLsJWrm1y/5sn2c3axvcLIbGwUFT0vr+PU9Dbp/vzf08MWvE5K+nr/cf+psr6mzPV+/4v+WnNVkZ9mWFjq3J4scteFc8vW0tC0/dNxKAAAAANrlelraoGEmHXqI0NBQyZe3b9+eMWMGtX337t1OekQ1NbWvd4b8sOnwsQMpWloariPs+luYPMor2rn5yNboRVQfPf1unj5Os8Zt0GDSl6+f0eQ8xUWVh/ZedPdykO0s29JCZxXR2irZyc2aEPKCPOvIxQAAAAC8vUHDTKiKRWHWrVv35k4qdkQNJiMhSfoxCwZGupt3LZBs8fV3k+ozdY7X1DleshN6T/zfk+PMzI2jD69qrrNUS8udVUFrq2RnN2tnxf61AwAAAABQFlyXDAAAAAAgDVUyAAAAAIA0VMkAAAAAANJQJQMAAAAASGvtt/fSb3AzbnA7dCkAAAAA7eSE+w20KCs9725GrrJXoUz2ThYOzuat6dnaKjnjBvdBRoWHh8fbLwoAAACgI3E4HEK4qJJbcDcjN+dOhaurq7IXohxpaWmE5Mq5SiaEeHh4sNnst1wUAAAAQAdjs9mlL+8pexWqztXVVepJJV1KdX1eK3viumQAAAAAAGmokgEAAAAApKFKBgAAAACQhioZAAAAAEAaqmQAAAAAAGmokgEAAAAApKFKBgAAAACQ1t4qmc/ns1gs8Usul+vn5+fo6Ghra3v8+HGpzuHh4VFRUYSQV69e+fr6rlixgmovLi4OCAgYMGCAvb19amoqNa2amtq2bdvEY/fu3aumplZcXMzn8xkMhpWVlbW1tZubW3Z2NiEkMjIyIiKinVkAAAAAuqa6ujpzc3MvL6/Ro0dPmTIlJyeHEJKfnz9z5szWDM/Pz58zZ07HLpEQQsiePXs8PDxGjx59586d5vq8fv36s88+27x5czuPJedzyfr6+tHR0bdv37506dLKlSsld/H5/JiYmKCgIIFA4OPj06dPH/EuoVA4f/78hw8fxsfHL1u2jGq0trY+efKkuM+JEydsbW2pbRMTk5ycHC6XGxISsmXLFkJISEhIVFRUXV2dfOMAAAAAdBFGRkbJycmXL1+ePn06dVpT1fB4vHPnziUnJ+/Zs2fTpk1N9hEIBIGBgcbGxu0/XBuevdcaPXv2pDaysrIsLCwkd12+fNnd3Z1OpxNCEhIS0tPTr1+/Tu0yNjamwvTt21dc6b733nvdunXLz8/v379/aWmpurq6jo6O1OFqa2tNTU0JIXQ6fdiwYSkpKT4+PvJNBAAAANCl8Pl82Srzl19+OXToUH19/ZQpU0JCQgghsbGxBw4cIIRs3LjRxMSE6nbq1KkrV678+OOPampqhJD8/PytW7fS6fRHjx6ZmppGR0f7+fnFxcUZGhpSVxbs3bt3+/btNBrt0aNHY8eOJYSkpqYKBIKYmBgjI6PY2NgzZ85Qp1PHjRuXlpY2evRoOp1uZmYmEonKy8tramqk5qfRaBEREdnZ2RkZGe18H+RcJRNC4uPj161bRwhJTEyUbM/MzHR0dKS2TUxM0tPTZccePHhwwoQJ1LZQKAwICDh69GhYWNjx48c/+uij3bt3U7uKioocHByqqqp69Ohx+fJlqtHJyen27duokgEAAADeQklJiZ+fX01NTffu3anyV+zhw4dHjx49deqUurr69OnThwwZoqWldfLkyQsXLmhqagqFQh6PRwi5ffv2oUOHDhw4QJXIlN9//z0lJcXQ0PDzzz+/fv26r6/vpUuXPv3005SUFE9PT3V19Rs3bqSmprSUCpoAACAASURBVL733nujRo0KDg4+depUZGTkmTNnRo0adfPmzTNnztTW1vr4+IwdO7a0tFRfX5+a1sDAoLS0lMlkSs0/YsQIIyMj6orcdpL/t/dmzZrF4/GOHj06efLkhoYGcXt5ebk4WJOysrLi4+PDwsKolyKRyN/f/9SpU4SQU6dOTZ48WdzT2Ng4KyvryZMny5YtCwoKohoNDAzKysrkHgcAAACgKzA0NExMTLx+/frcuXPF9Rjlzp07I0eO1NDQoNPpo0ePTktLy8jIGD16tJaWlpqaGo1GI4TU1NQsXLjwu+++09TUlBxrbW1taGhICLG0tCwvLx83blxSUhIhJCkpady4cYQQKysrXV1dOp3ep0+foUOHEkLMzMwqKytv3bqVl5c3Y8aMuXPn0un0yspK6pIEMYFAIDu/HN+QjrrHhYuLi46OTmFhobhFQ0OjheuGnz17FhQUdPToUcnLKnr06KGnp8fhcLS0tHR1dWVHTZky5ebNm9Q2n8/X0NCQXwIAAACArsjHx0fqu3GS5z1FIhGDwZAdVVRUNHbs2P3790u1SxbNIpHIzMzs77//fv78eW5u7uDBg6U6iGcWiUSEEF9f34SEhISEhCtXrhgaGkqeEhWfV5aa/y3yNkfOVXJubm59fT0hJC8vr7y8XPKiFhaL9ejRoyZHVVVVTZs27aeffpK8XQYlICAgMDAwICCgyYFJSUmWlpbUdn5+vpmZWfsjAAAAAHRl165dk6qpXFxcUlJS6uvrBQJBcnKyi4uLvb39lStXqBOg1H+tra3XrVuXmZl569atluf39vbesmWLh4eH5IUZslxcXC5cuFBdXU0IoYrj4cOHX7lypbGxkcfj1dbWGhkZtTNpy+RwXXJBQQFV3dLp9HXr1vn5+WlqajIYjP3790ue3PXw8Fi6dOnq1atlZ4iIiMjMzPT29qZeXrx4UVz7Tp48ecmSJRMnTpTsX1hYaGVlJRAIevbsGRsbSzWmpKSo5vcxAQAAAFRfcXGxl5eXQCDo0aMHdQ8xMXNz84CAgPHjxzMYjMmTJ9vZ2RFC/Pz8fHx86HT66tWrqbsp0Gi0rVu3Llq06PTp09ra2s0daNy4cd9//73sLYOlmJubz5s3b9KkSUwm08zMLCoqytDQcPz48aNGjWIyme2/0dsbqa1fv57NZks2sdns0pf3Fqzwl2yM2nHS4D92Uj3bytPTMzo62tzcvD2TNCk3N3fhwoXib/IBAABAF9QRNQw1sJ0lkFKw2WxeafrsBX6SjXFRid01zENDQ5W1KuWKiIiors+TfU9YBs6y9bBCn70XHR1NfQVS7ng8Hk4kAwAAAIC8yP9OcC0wNzfviBPJhJAxY8Z0xLQAAAAA0DUp9FwyAAAAAECngCoZAAAAAEAaqmQAAAAAAGltuC6Zw+F0xi94AgAAQBfB4XBsnPSUvYpO6eHDh5s3by4vL6+rq1uyZImPj09ERMSRI0eovZWVlQkJCb1792az2ffv39fW1t6wYYOzszMhpLCwcM2aNZWVlU5OTuvWrZOck8/n79ixIykpSSgUvvfee9u3b7e0tLS1te3bt6+amlq3bt02bdpkZWWlhLSt09oq2cnNmhBu6ct7HboaAAAAgLdm46Tn5Gat7FV0Snp6et98802vXr1KSkoCAgJ8fHxCQ0OpG8bV1dVNmDDBzs6uoqLik08+cXNz43K5X3755ZkzZwghixYtWrp0qbu7u+ycoaGhxsbGycnJmpqaz549o56jbGRklJycTAg5ceJEVFRURESEYoO2QWurZGc3a2f8tQMAAAB4F1ElLCGEy+X269dPctf58+c9PT3pdLqhoaGhoSEhxMTEhHrWMpfL7dmzZ5Mlcn5+fn5+flRUlLq6OiGEeuwI9ZQ+Cp/Pl3xIswpS6J3gAAAAAEA1nTx5Mjw8nBCyb98+yfaEhITvv/9esuX06dNeXl6EkPv37/fo0WPu3LkvXryYOXOm5MOSHzx44OjoSJXIkkpKSvz8/Gpqarp3737gwIGOCiMP+PYeAAAAABB/f//U1NRdu3aFhIQ0NjZSjdRVyH369BF3e/DgwcmTJxcsWEAI+fvvv3k83q5du/bv37979+6KigpxN5FIxGQyqW0fH58PP/yQKrUNDQ0TExOvX78+d+7csLAwxcVrO1TJAAAAAPA/9vb22traxcXF1MsDBw5Mnz5dvPf58+dhYWG7du3S1tYmhHTr1s3NzU1LS0tHR8fS0rKgoEDcc8CAAXfv3qW2L1y4sGrVKj6fL3kgHx+fO3fudHiedkCVDAAAANDVPX78uKGhgRDC4/EqKyup649fvHiRlpY2evRoqk9NTc3ixYu//fbb3r17Uy1ubm5XrlxpaGh4/fr1X3/9JXnK2cbGRkNDIyYmRiAQNHnEa9eumZmZdWyq9mntdcnpN7gZN7gduhSlcJL5ViKSAoC84HMHoHiynztojczMzM8++4zJZDIYjB07djAYDELIiRMnfH196fT/lYv79++/f//+nDlzqJdxcXHW1tZz5syZMGGCUCgMDg4WfwWQEhMTs379end3dy0tLRqNNn/+fEJIcXGxl5eXQCDo0aPHli1bFBqyjVpbJWfc4D7IqPDw8OjIxSgah8MhhCv1WUJSAJALfO4AFK/Jzx20hr+/v7+/v1RjYGCg5EvxveHeOJCiq6u7c+dOqca8vLz2rVRx2nCPCw8Pj3fsqSJsNrvJO0AjKQC0Hz53AIrX3OcO4C3gumQAAAAAAGmokgEAAAAApKFKBgAAAACQhioZAAAAAEAanlANAAAA0IWkpaUpewlKk5aWZvWBXis7o0oGAAAA6CrsnSwIya2u7zS3Y5Mvqw/07J0sWtkZVTIAAABAV+HgbO7gbK7sVXQO7b0umc/ns1gs8cvi4uKAgIABAwbY29unpqZKdQ4PD4+KiiKEvHr1ytfXd8WKFc2NEolEy5cvd3V1HTx48JEjR6hu27Zt69+/v7W19c2bN6UOHRcXFxAQwOfzGQyGlZWVtbW1m5tbdnY2ISQyMjIiIqKdMZG05aRN9pFKQRGJRO7u7ps2bWoyu4KTAqgOfO4AAFSNnL+9JxQK58+f//Dhw/j4+GXLlknu4vP5MTExQUFBAoHAx8dH8knfsqP++OOPnJyctLQ0DoezZs0aQkheXl5CQkJOTs7p06eXLl0qOXN6evru3bv3799PCDExMcnJyeFyuSEhIdRjD0NCQqKiourq6pC045LK9mkuxa5duzQ1Nalt2ezKTQqgOvC5AwBQOjlXycbGxp6enoSQvn37Sv1jevnyZXd3dzqdTqPREhISvL29Wxilq6tbWVnZ2Nj46tUrfX19QgiHw5k0aRKDwbC0tBSJRCUlJdTY0tLS4ODgI0eO6OjoSB6utrbW1NSUEEKn04cNG5aSkoKkHZdUtk+TKXg83sWLF2fMmEENl82u3KQAqgOfOwAApeuo65IPHjw4YcIEyZbMzExHR0dq28TEJD09vYVRlpaWU6dOdXZ2FggE1O8Enz9/bmRkRHXr1avX8+fPu3Xr1tjYOHXq1MDAQPGvC4uKihwcHKqqqnr06HH58mWq0cnJ6fbt2z4+PkjacUml+simMDQ0DA0NjYiIEP9qWDY7IUQVkgKoDnzuAACUpUOq5KysrPj4+KtXr0o2lpeX29nZtXJUdXX1mTNnQkNDr169umfPnh9++IFO/9dSGxsbCSGlpaULFy6MjIycN2+etrY2IcTY2DgrK4sQcuDAgaCgoFOnThFCDAwMuFyuvFNKr1msyyaV7CObIiYmZtSoUf379xf/31o2uyokBVAd+NwBQDtlpecRkqjsVai6rPQ8lp+zbLv8q+Rnz54FBQUdO3ZM6td2GhoaLVzQJjXq4MGDkyZNmjNnzpw5czw8PJ48eWJsbPzkyROq8/Pnz3v16kUIMTY2DgsLe/HixZo1a8LDwyUnnDJlysqVK6ltPp+voaEh35iyaxbrmkml+simOHz4cH5+fnh4+MuXLwUCgZaWFpPJlMpuaGio3KQAqgOfOwBoJw8PD2UvoXNg+Tk3+V7JuUquqqqaNm3aTz/9JPll7f+tgMV69OhRK0dpaGgUFBQQQhoaGqqrqzU0NMaMGTN+/PjVq1fzeLzXr1+bmJjw+XyqM5vNdnR0TEtLc3BwEM+ZlJRkaWlJbefn55uZmckzJ5ISQiSSyvaRTSG+nHH//v0FBQXLly+PiYmRyi6eWSlJAVQHPncA0H4eHh4olNtDDlVyQUEB9W80nU6fOXNmZmam+PtqFy9etLe3p7Y9PDyWLl26evVq2RkiIiKkRs2aNSswMNDNza2+vj44OJg6nzp9+nQLCwtNTc2YmBjJ4Uwmc+/evcHBwdevXy8sLLSyshIIBD179oyNjaU6pKSkUPdlQ9IOSiqby97evrkUYrLZxT8PKCwpgOrA5w4AQKW0t0rW1NSkLpwVY7PZTfa0tbUVCoV5eXnm5uaEkEmTJk2aNEk8RHZUQkKCVMuKFSvENx6mDs3j8ahtV1dX6o6eDQ0NUqNyc3PpdLqVlVXrQzUJSWWJkzaZSyqF2Jw5c8QHksqu4KQAqgOfOwAAVSPnO8G1LDo6WvxvscLweDzFn/xA0g6llKQAqgOfOwAABVDoE6rNzc2p06uKNGbMGAUfkSBpB1NKUgDVgc8dAIACKLRKBgAAAOiaOBwOh8NR9io6AdX50iGqZAAAAIAOx+FwTicecnBW9C+COpes9DyiMvewQ5UMAAAAoAgOzuazF/gpexUqToWegdKGKpnD4TT3netOisPh2DjpNdmOpADQTvjcAShec5+79k/b/o8th8Nh2ei8uR+ojNZWyU5u1oRwS1/e69DVKJiNk56Tm7VUI5ICgFzgcwegeE1+7tqpybsuQlfQ2irZ2c3aWd5/7VQTkgJAx8HnDqAzkkuVzGazeaXp7Z8HFEah90sGAAAAAOgUUCUDAAAAAEhDlQwAAAAAIA1VMgAAAACAtNZ+ey/9BjfjBrdDl6IwTi1+ewZJOyPZpEjXWSBd54V0nVdXS6fi6usa/FyXGZvqC4XCwS6WoWum0Wjqr17W7tpyPOMmlxAy0L6f87CBUdtPWA9ibd+zWDzw8M+Xzx27zmDQvtj4qY19vyZbxPi19ezle1n9jeYv9xc3ikSiJYE/OLtZzwz2Fjc+eVQc/d3JyvIXDfWNsz/3GzF6cIe/BaqqtVVyxg3ug4wKFXkUSntwOBxCuC18fpC002kyKdJ1CkjXeSFd59UF06m+nobd486ua2wUbFwRm5x4a+wE1/VLf7Kx73f40iZ1dbXiwopevXtePHNzyZqPxUMKnpamXMiIO7vueUH5ljXxkb+slG0RdxYKhasWRLL6G0kd93TCNQ2mdCnYvcd/lq6dbmCkW1FWs/jT71Alt4qHh8c7cL9ANpv9xjuVImnn0lxSpFN9SNd5IV3n1TXTdQp0Os3B2aLwadmjvKKKsprAhePU1NQIIb1695TtfDc9b+hIezqdZsoyFIlIVcXfsi3lZdXb1h746dhqdXX1tdsCc/588mdmvniG4qKK9BtcT1/n8pJqyZm7df8PtfEwp6A3y6AjE6s6PKEaAAAAQPn+fvH6ekpWwCwv3sMiK1sWVSI3p6KspkfP96ltPf33K8pqZFtMTPVnBvtQLT0NuhPyRHKGXVuOL1oVkH3noezkl8798XPkeULIt5Gftz9X54Vv7wEAAAAoU3lJ9ewJG5cGhrt5DPpwhK1IJFJTb6lEJoTQ6DTJlwKBULZFW0ezueslzh+/PniIhbFpE2epCSFjxg9JSPp6/Y6560JjGhsFbYnyTsG5ZAAAAABloq5LFr80ZRkmxF5qeYiefreSokpqu6LshZ7++7ItLQxPSbpd9Kz8+IGU2td1QoFQg8mYOttTqo+VLUtTW6O8tNrIWK/Nkd4JOJcMAAAAoELMrU1pNFpC7CWhUEgIef2SL9vH2c36Bie7sVFQ8LS0jl/f06C7bMvrV/zfkrOaPMT3e0MPX/w6Ienr+cv9p872mjrbU9y54ElpY0MjIaTgaWlN1cue+t06MqtKw7lkAAAAABWipqb29c6QHzYdPnYgRUtLw3WEXX8Lk0d5RTs3H9kavYjqo6ffzdPHada4DRpM+vL1M5psKS6qPLT3oruXQ2sOKu78IPtx2MLdGhoMOp22atMsOqPr1opdNzkAAACA0mkwGQlJX0s1Ghjpbt61QLLF199Nqs/UOV5T53i10GJmbhx9eJX45bBR9sNG2UtN4j3RVarzmPFDxowf8jZJ3jm44gIAAAAAQFp7q2Q+n89isSRbXr165evru2LFCtnOixYtOn/+vGRLeHh4VFQUtS0Sidzd3Tdt2kRtL1++3NXVdfDgwUeOHJE6UFxcXEBAAJ/PZzAYVlZW1tbWbm5u2dnZhJDIyMiIiIh2hmoSkrYpKZfL9fPzc3R0tLW1PX78OCGkuLg4ICBgwIAB9vb2qampykqKdEiHdEiHdEgH0BpyvuJCIBD4+PjY2Ni0pjOfz4+Jibl37393/961a5empia1/ccff+Tk5KSlpdXU1Dg6Ok6bNk08Kj09fffu3SkpKYQQExOTnJwcQkhcXNyWLVsOHToUEhJia2s7f/58JpMp32hSkLRJ4qTV1dXR0dGmpqZFRUVDhw6dMmWKUCicP3++p6fn3bt3582bl56eLh6lxKRIh3RIh3RIh3QATZLzFRc0Gi0hIcHb21uycePGjXZ2dt7e3k+e/Ot21pcvX3Z3d6fT6YQQHo938eLFGTNmULt0dXUrKysbGxtfvXqlr68vHlJaWhocHHzkyBEdHR3JqWpra01NTQkhdDp92LBh1KerQyFpy0l79uxJrTMrK8vCwoIQYmxs7OnpSQjp27dvXV2deIhykyId0iEd0iEd0gE0Sf7f3jMxMZH8oTArK+vs2bN37typr68fNGiQZM/MzExHR0dqOzQ0NCIigvq1CyHE0tJy6tSpzs7OAoGAug6BENLY2Dh16tTAwEDxL2WKioocHByqqqp69Ohx+fJlqtHJyen27ds+Pj5yjyYFSVtOGh8fv27dOkJIYmKiZJ+DBw9OmDCB2laFpEiHdEiHdEiHdACyOvweF+np6X5+fgwGg8FgjBw5UnJXeXm5nZ0dISQmJmbUqFH9+/cX147V1dVnzpwJDQ29evXqnj17fvjhB0JIaWnpwoULIyMj582bp62tTQgxNjbOysoihBw4cCAoKOjUqVOEEAMDAy6X29G5ZCEpkUhKCJk1a9asWbNu3bo1efLk+/fvMxgMQkhWVlZ8fPzVq1epPiqYFOmQDumQDumQTmGy0vPuZuQqexVKY+9k4eBsruxVNKvDq2SRSCR+EDl1yYGYhoYG9XuWw4cP5+fnh4eHv3z5UiAQaGlpMZnMSZMmzZkzZ86cOR4eHk+ePDE0NDQ2Ng4LC3vx4sWaNWvCw8Mlp5oyZcrKlSupbT6fr6Gh0dG5ZCEpkUgq5uLioqOjU1hYyGKxnj17FhQUdOzYMfGv0lQwKdKJIR3SIZ1cIJ1Yp0unAHczcnPuVLi6uip7IUqQlpZGSG6XrpIdHR337dv31VdfNTY2/vbbb+PGjRPvYrFYjx49IoSILzDav39/QUHB8uXLY2JiCgoKCCENDQ3V1dWSnwc2m+3o6JiWlubg8P93yU5KSrK0tKS28/PzzczMOjqXLCQlEklzc3NZLJaGhkZeXl55ebmxsXFVVdW0adN++uknqa9LExVLinRIJ4Z0SCcXSNd50ymGq6traGioslehHNX1ecpeQkvk8O29goICFovFYrEGDBggu9fR0dHLy8vBwWHy5MlDhvzrJtUeHh7i37NImTVr1pMnT9zc3D788MPg4OBevXqJdzGZzL179wYHB9fX1xcWFlpZWZmbm2/btk18n7WUlBSpX/rIC5JSWpM0LS1t4MCBdnZ206ZN279/v4aGRkRERGZmpre3t5GRkZGR0d27d5WVFOmQDumQDumQDuCN1NavX89msyWb2Gx26ct7C1b4SzZG7Thp8B87qZ7t5+npGR0dbW4ut5Ptubm5CxcuFF/jL6vJdJKQtJ1UJCnSvQWkaxOkQzq5QLo2Ual0bcVms3ml6bMX+Ek2xkUldtcw75rnkiMiIqrr82TfEJaBs9L/sAghbDZbyc/ei46O5vF4cpyQx+OJf9xUKUj61lQqKdK1CdIpDNK1CdIpzLudDt55HX5dcsvMzc3l+CMmIWTMmDFynE2OkPStqVRSpGsTpFMYpGsTpFOYdzsdvPOUfC4ZAAAAAEAFoUoGAAAAAJCGKhkAAAAAQFobrkvmcDiq8JXDduJwODZOem/sg6SdSHNJkU71IV3nhXSdV9dM1+nU1dVZW1vHxMR4eXkRQu7duxcfH799+/YmO3M4HA8Pj9ZMm5+fv379+oMHDza5d8+ePQkJCQwGY+vWrR988IHU3rKyMjabff/+fW1t7Q0bNjg7Ozc5ZN++ffHx8UZGRtra2uXl5XV1dUuWLOmkTxRvbZXs5GZNCLf05b0OXY0C2DjpOblZt9ABSTudJpMiXaeAdJ0X0nVeXTBdJ2ViYrJlyxZ3d/eWnzVYV1e3Z8+eVlbJLeDxeOfOnUtOTn769OmKFStOnjwp1UEoFH7yySdubm5cLvfLL788c+ZMk0MOHDhw4cIFPp/P5/N79epVUlISEBDwjlfJzm7Wzu/KX7uWIem7Aek6L6TrvJCu83q303VSRkZGNjY2sbGxCxYskGyPjY09c+aMUCicP3/+uHHjtm7d+ueff86cOXPRokXiJ11PmTIlPDzc1NQ0JCTE1NT0q6++Sk1NPXfuXEhICNUhPz9/69atQqHw6dOnDg4OW7ZsSUtLGz16NJ1ONzMzE4lE5eXljY2NS5Ysqa2tFYlEcXFxhoaGhoaGhBATE5P6+npCiOyQw4cPFxcXBwUFLVu2jDq1zOVy+/Xrp9A3Tn6UfCc4AAAAAJDV0NCwZMmScePGTZ48WdyYl5d38+bNM2fO1NbW+vj4jB07dvHixRkZGVIXUQwZMiQjI4N6GHhZWRkhJCMjw8XFRbLPzZs3ORyOnp7eggULkpKSSktL9fX1qV0GBgalpaXp6ene3t5z5sypq6tjMpnigadPn6auA5EdsmjRoiNHjlCLOXnyZHh4OCFk3759HfH+KAC+vQcAAACgcoRCoa6ublBQ0NatW8WNt27dysvLmzFjxty5c+l0emVlZZNjXVxcMjIy7ty5M3DgwG7dupWUlGRkZEg9QtzKykpPT48QMnbs2Hv37tHp/zpzKhAIRo4cmZCQEB4e/urVK3H7gwcPTp48SZ3elh0i+dLf3z81NXXXrl0hISGNjY1v+S4oFapkAAAAABX16aef3r9/PzMzU9zi6+ubkJCQkJBw5coV6hIIWU5OTnfv3v3tt9/c3d2HDh2amppaVlZmamoq2UckElEbDQ0NampqBgYG1Fln8s9J4j59+pw7d87AwCAgIKCkpIQQ8vz587CwsF27dmlraxNCZIfIrsTe3l5bW7u4uLi9b4QyoEoGAAAAUFE0Gm3NmjU//vgj9dLFxeXChQvV1dWEEKpCZTKZL168EJe8FB0dHSaTmZ6e7urqOnz48ISEBDs7O6mZuVwuNcPly5cHDRo0fPjwK1euNDY28ni82tpaIyOj6upqDQ2NTz75xNXVNScnp6amZvHixd9++23v3r2pGWSHiCd//PhxQ0MDIYTH41VWVjZXzau41l6XnH6Dm3GD26FLURinFr+jgKSdkWxSpOsskK7zQrrOq6ul6+xGjBghrnHNzc3nzZs3adIkJpNpZmYWFRWlra09bNgwLy+vNWvWjBo1SjzKycnpr7/+0tLSsrS0LCwsnDZtmtS01tbWa9euLSwstLW1HTNmjLq6+vjx40eNGsVkMjdv3kwISU1N3b17t7a2tqGhoaura3R09P379+fMmUMNj4uLs7a2lhoilpmZ+dlnnzGZTAaDsWPHDgaD0XHvT8dpbZWccYP7IKOi/fcZUToOh0MIt4XPD5J2Ok0mRbpOAek6L6TrvLpgus6IyWSePXtW/FLyC3AzZ86cOXOmZOdNmzbJzhAWFibeTktLozb69+8v/p6flpZWdHS05JCgoKCgoCDxy/Hjx48fP178MjQ0NDQ0VOooUkMIIampqYQQf39/f3//FgJ2Cm24x4WHh8c7cL9xNpv9xvtBImnn0lxSpFN9SNd5IV3n1TXTgSypizRAFq5LBgAAAACQhioZAAAAoGuRvPQCmoMqGQAAAABAGqpkAAAAAABpeEI1AAAAgNKIb0DR1aSlpVl9oKfsVbQEVTIAAACActg7WRCSW12fp+yFKIHVB3r2ThbKXkVLUCUDAAAAKIeDs7mDs7myVwFNa+91yXw+n8ViSba8evXK19d3xYoV1MvHjx/L3lY6PDw8KiqKy+X6+fk5Ojra2toeP36cEFJcXBwQEDBgwAB7e3vqrtSS88fFxQUEBPD5fAaDYWVlZW1t7ebmlp2dTQiJjIyMiIhoZxYkbX9SQsiTJ0+8vb0dHR0l7z0uEonc3d2p254rNynSIR3SIR3SIR1Aa8j5XLJAIPDx8bGxsRG39O3bV/zwcQqfz4+Jibl37151dXV0dLSpqWlRUdHQoUOnTJkiFArnz5/v6el59+7defPmpaeni0elp6fv3r07JSWFEGJiYpKTk0MIiYuL27Jly6FDh0JCQmxtbefPn89kMuWbCEnblJQQMnXq1I0bN44dO1ayw65duzQ1NaVmVoWkSId0SEeQTq6QrvOmA5Ai53tc0Gi0hIQEb29vcUtubu7s2bMl+1y+fNnd3Z1Op/fs2dPU1JQQkpWVZWFhQQgxNjb29PQkhPTt27eurk48pLS0NDg4+MiRIzo6OpJT1dbWUjPQ6fRhw4ZRny7FQFLJPuKkd+/eNTQ0lPoHkcfjXbx4ccaMGZKNKpIU6ZAO6QjSyRXSdd50AFLkfyc4H0iXKAAAIABJREFUExOTljtkZmY6OjpS2/Hx8SwW6/PPP//+++8l+xw8eHDChAnUdmNj49SpUwMDA8W/lCkqKnJwcOjbt++ePXtWrlxJNTo5Od2+fVuOQd4IScXESTMzM/X19ceNGzds2LBffvmF2hsaGir1mzKVSop0SCeGdATp5AHpOm86AElK+PZeeXm5nZ0dtT1r1qxZs2bdunVr8uTJ9+/fZzAYhJCsrKz4+PirV69SfUpLSxcuXBgZGTlv3jxtbW1CiLGxcVZWFiHkwIEDQUFBp06dIoQYGBhwuVzFx2lBF0xaU1OTl5eXlJQkEAhcXV1Hjx59+vTpUaNG9e/fn7r8mtK5kiId0hGkUzikQzqikunaKSs9j5BEZa9CpWWl57H8nJW9iv9RQpWsoaEheY0BIcTFxUVHR6ewsJDFYj179iwoKOjYsWPiX7sYGxuHhYW9ePFizZo14eHhkgOnTJki/imTz+draGgoJkIrdcGkurq6np6e1D9zdnZ2PB7v8OHD+fn54eHhL1++FAgEWlpaCxcu7FxJkQ7pCNIpHNIhHVHJdO3h4eGh7CV0Aiw/Z9V5o5RQJbNYrEePHhFCcnNzWSyWhoZGXl5eeXm5sbFxVVXVtGnTfvrpJ6lv1BJC2Gy2o6NjWlqag4ODuDEpKcnS0pLazs/PNzMzU1SIVumCSUeNGjVp0qSwsLCGhoZ79+71799ffBnZ/v37CwoKli9fzufzqZbOkhTpkI4gncIhHdIRlUzXHh4eHqpT/0FryOG65IKCAhaLxWKxBgwY0Jr+Hh4e1DUGaWlpAwcOtLOzmzZt2v79+zU0NCIiIjIzM729vY2MjIyMjO7evSsexWQy9+7dGxwcXF9fX1hYaGVlZW5uvm3bNupeM4SQlJSUkSNHtj9OC5C0OeKkvXv3/u9//+vk5DRkyJAvvvhCT6+lZ+ooKynSSUI6WUiHdG2FdJI6VzqAFrT3XLKmpmZjY6NU46RJkyZNmkRtW1lZJScnS+61tbUVCoV5eXnUpbqSu9hsNpvNlpqNx+NRG66urtR9ExsaGqT65Obm0ul0Kyur9mRpGZK2Jqm5ublsWMqcOXPE8ysxKdIhnRSkk4R0bwHpOm86gJbJ/x4XrREdHS3+VMgFj8cT/7ipUpD0ralUUqRrE6RTGKRrE6RTmHc7HXQdynlCtbm5ubm5PJ/HOGbMGDnOJkdI+tZUKinStQnSKQzStQnSKcy7nQ66DuWcSwYAAAAAUGWokgEAAAAApKFKBgAAAACQ1obrkjkcjuxtGTodDodj49TSzWgIknY2zSVFOtWHdJ0X0nVeXTMdwFtobZXs5GZNCLf05b0OXY0C2DjpOblZt9ABSTudJpMiXaeAdJ0X0nVeXTAdwNtRW79+vdTPjmw2u/TlvQUr/JW0JAAAAAC5idpx0uA/du/AmXJQJDabjeuSAQAAAACkoUoGAAAAAJCGKhkAAAAAQBqqZAAAAAAAaa29x0X6DW7GDW6HLkVhnNysnZv/AiySdkaySZGus0C6zgvpOq+ulg7g7bS2Ss64wb2RnO/g4NChq1GArKwsQkgLnx8k7XSaTIp0nQLSdV5I13l1wXQAb6cNTxVxcHCYPXt2xy1Fgf5ueTeSdkJNJEW6TgLpOi+k67y6XDqAt4DrkgEAAAAApKFKBgAAAACQhioZAAAAAEAaqmQAAAAAAGmokgEAAAAApKFKBgAAAACQhioZAAAAAECaHKrkV69ebd26NSAgICAggM1mv/U89fX106dPl2rcvn17eXn5kSNH7t27Rwg5fPjwJ598MmfOnAcPHrRnzW9HkUn5fP6XX34ZHR3dngW/NYUlrays3LBhw8yZM+fNm0cFVwCFpXvy5ElYWFhISMhnn3127dq1di261RT5t5QQIhKJQkNDDx48+NYHahNFpvPz85s6derUqVMjIiLas+bWU2S6kpKSVatWhYSE7Nq1qz1rbj2FpYuLi5v6j7FjxyrmfxYKSycSiaKiohYuXBgcHHz16tV2LbrVFJlu586dgYGBn3/+eV5eXrsWDSAPbXiqSHPWr19vY2Nz+PBhdXX14uLi9k8oqby8vGfPnvn5+ePHjy8oKEhJSYmLi3v+/PmWLVsiIyPle6w3UlhSoVC4atUqFosl30O0nsKS1tbWjh8//oMPPsjPz9+xY0dUVJR8j9UkhaVraGhYunSpgYFBRUXF4sWLR4wYId9jNUlh6aiW06dPa2hoyPcoLVDk30wzM7Mff/xRvodomSL/7DZs2BAYGOjs7Czfo7RAYens7OyoR2PU19eHhIRYWFjI91hNUlg6Lpf79OnTyMjIV69ehYSEjBw5Ur7HapLC0t24caO6unrfvn0FBQWbN29WzP8RAFrQ3ir50aNHFRUVgYGBampqhJBevXoRQs6dO3f27NmGhgZvb++PP/746dOnhw8f5vP5PB5v3759x44dS05OFolE06dPb+ETfvv27cOHD+fn569atSovL2/Dhg1mZmZDhw6l0+mmpqYikaiqqkpXV7ed61fNpIsXL167dm1OTs6ff/6psIBiCk76wQcfEEIMDQ0bGhrevXS9e/cmhDx8+JDaeMfS0en09PR0T0/P8vLydyzdtGnT3n//fQWEElNkOl9fX11dXUWWyEr53F29etXNzY1Ol8PJINVJN2nSpL///lsgEPD5/O7du3d0NAWn09PTGzx4sJqamqmpqaamZmlpqYGBgQIyAjSnvf988Hg8Kysr6sNDefLkya+//rp79241NbVly5bZ29vr6OhcvXr122+/dXBwePLkSVZWVnR0dF1d3dy5c4cPH97cP2GOjo69evU6efLk559/zmazN27cGB8fLy6L9fT0KioqFFklKzKpojI1TSlJk5OT3dzcOjybwtNdunTp559/JoR8++237166r776atGiRdnZ2QqIpuB0BQUFDx48CAoK0tTUnDt3roODw7uULikpqXv37qtXr3758uWECRO8vLzepXTiXefOnVu9enVHRyMKT1dYWLhgwQKhULh27dp3LN3169dTU1PHjx///Pnzx48fv3z5ElUyKFd7q2SRSCT54SGE3L9/f8iQIQwGgxAydOjQrKysoUOH9unTh/rfTHZ2No/HW7ZsGSGERqPV1NTo6ek1N3lRUZGJiUlJSQn1OaHRaJJ7BQJBOxffJopMqlyKT/rw4cP/a+/O45o68/2BP2EzoIxWB2WJhSsIgWELi4AiRgUbEQvXhWppEXe5LuigeL0wmqn6Gktp1RkXdKytvPSiVduC2pGxBaYdBJcOi1qhUSbQsKuIBi5KQn5/5De53ARCyHJOIJ/3H7zCyXOe8/2QkDwcnjynoKDg4MGDhorUB8Xp5s2bN2/evOrq6t27d58+fdrQp7WoTHf16lUOh+Po6EjZKJnKdCwW6/Lly2ZmZv/85z937tz53//93yPpsevs7BSJRJmZmVKpdOPGjUFBQYY+K0n9q4pAILC2tnZ0dDRUpD6oTCcWi0tKShYtWlRRUXH16tWNGzcaNhu16WbMmHH//v0tW7Y4OzuzWCxbW1vDZgMYjK6v+5MnT87Nze27pe/gVSaTyd9a+j7XZ82atW7dukF7PnHiRFlZ2ahRowoKCl69epWZmenr69vS0iK/9+nTp2p+8QyByqRpaWn6K3zIKE7a2tr68ccf79mzh8lk6i/EgGh5HNlsNpPJfPLkib29vX5iDIDKdM3NzY2NjZcuXfqf//mf3t5eKyur+Ph4/UXpB8WPnZmZGSHk3/7t3yZMmNDe3m5nZ6e3JP2hMp2/v39AQMCoUaMIIVOmTGlubjb0KJn637u8vLyYmBi9BVCLynTu7u7h4eE8Ho/H423btq2lpWXSpEn6i9IPih+7DRs2EEIkEsnatWt//etf6y0GgFZ0XeNi6tSp5ubmubm5vb29hJCuri5fX9+ysrKenh6pVHrz5k1fX9++7X18fL7//vuXL18SQp49e6am5/Xr13t7e+/fvz8iIuK3v/1tWlpacHDwzZs3JRKJSCR69eoVxb8/VCY1aJBBUZn05cuXH3zwQWpqqqGHjwpUphOJRBKJhBAiEok6OjooeMZSme6TTz45f/58bm7uhg0b5OsJGDQaoTbds2fPXr9+TQgRiUSdnZ0j7LHjcDilpaUSiaS7u7u2tpaCE64Uv36KxeLy8vIZM2YYMtP/ojKdhYWFfBeJRCIWiymYdU3Le9+5c+emTZumdA4bgHq6/oIxGIy9e/ceOnTo4sWL1tbWoaGhmzdv5vF469evt7CwiIqK8vDwqK+vV7R3cXFZunRpcnKypaXlm2+++fvf/75vb21tbfJlYszNzc+ePSs/Yfzo0aO4uDhCyIQJE+bOnZuYmGhlZZWamqpj5caclF5UJv3yyy8fPXq0c+dOeePMzExXV9cRk+6nn37atWuXlZWVhYXFzp07KXg/G9nPUirTNTQ0HDp0SCaTWVtb79y5k4J3ayrT2dnZLVq0aMOGDb29vcuWLaPgc4oUPzMLCgq4XC4Fv3HUp5s3b15mZuamTZskEklMTAwF/1Ol+LFbs2bNq1ev/P39N23aZOhoAINi7NmzR2n5Qz6f3yq+l7x9Ud+Nx7O+7HpiK19eZ1g7c+aMza9fKqXrC0mHnX6TIt2wgHTDF9INX6aZbuIYH10WewYTxOfzce09AAAAAABlGCUDAAAAACjDKBkAAAAAQBlGyQAAAAAAyjBKBgAAAABQptNCOXPmzJHfKCwsVHxrnLd1ZDpJKyoqKisrde/HcPz8/LS+XDDS0QvpBoJ09EK6gYzsdACD0s9ykrNnzzba2/plDIkMmrSyslIoFHK5XP12qy/FxcWEEK1fE5GORkinBtLRCOnUGNnpAAalh1GyTCZTumE8t4uKijQPMigTScrlco12UUk+ny8UCnXpAenognTqIR1dkE69kZ0OQD2d5iUXFhb2HauNYKaTFAAAAADIyP70HoPBUMwnHtlMJykAAAAANXQaJc+ZM4fBYOirFGNmOkkBAAAAgOjr03vGSe/zko2W6SQFAAAAoAbmJWvEdJICAAAAAMG85JHBdJICAAAAUAPzkjViOkkBAAAAgBj6XHJzczODwWAwGLa2ttHR0U1NTdXV1QwG4+zZs/IGQUFBMTExqrtkZ2crdRUZGXnhwoXY2Nhz584RQnbt2vWrX/3qzTffLCgoGOjoMplML5ej04SBkjY2Ni5dunTcuHGTJk3Kzc0d6OhUJu3u7ra0tGSz2VOnTl2/fr1EImlubg4KClI02LdvX99Q3d3dLi4uSp2sXr26oaHho48++vvf/y7fIpPJIiIi9u3bZ/gE6hgina2tLYvFYrFYGzdupCTEgAyRrq6ujsfjBQYGpqSkUBJiQHpPx+fzWf/CZDLLysqoCdIvvaeTyWSpqamhoaEcDufChQvUpBiIIdJt2rTJy8srJCSkvLycmhRKDPHr1tnZGR0dvX37dkWDzMxMV1dXT0/P0tJSw+ZRQU1A1S0AVKJiXvLq1av37t1bVFSUkZGh9bGqqqo4HE5FRQWHwyksLDxw4MDGjRvd3d3XrFnT29urdbcaoivp3bt3b9++nZGR4enpmZiY+PTpU6271SMnJ6fq6uqffvqptbVV/kfLUDU0NDg5OVVWVvr6+sq3HDlyhMlk6rVMLek3nVgs9vX1FYlEIpHo6NGjeq92qPT+2MXHx2/btu3HH388fPiwvosdMv2m4/P58gfu0aNHrq6ugYGBei94SPSb7tatW9XV1WVlZcXFxenp6Xqvdqj0my4/P7+tre3Bgwc5OTnr16/Xe7Ua0m8oqVQ6f/78N998U3GvQCDIzc2trq7++uuvt23bpr/CNWXogKpbAChGxbzkoKCgrVu3hoWFVVVVabH7sWPHxowZ09bWFhAQUF9fP23atH379llbW+/fv3/Hjh0ikWigq8xTP1tX70nt7Oxqamq2b9++YsUKiUTS1dXV7460zEu2tLScPXv2o0ePhrTXjRs35s2bV15ezuPx/vrXv8bHxwsEAqFQWFBQ8O677xqoVC3oK92tW7fGjx9voCK1pq90ly5dmjRp0ltvvWWgOrWjx2em/K4LFy4sXLjQ0tLSAMUOmb7SPXny5NmzZxKJpLOz087OzkDVDpW+0uXl5cmnyXl4eNjY2Pzyyy8GKlgT+gpVW1ubm5vL4/EUbYqLi+Pi4iwtLT08PGQyWUtLi75r14jhApqbmyttAaAYFfOSxWLx7du3KysrnZ2dtThKQkJCdna2l5fXqVOn3N3dKyoq7O3t7ezszMzMHBwcCCGNjY1adDskdCXlcDhMJlMmk+Xk5Hh6ek6ePFmLbg2kvb39q6++CgkJGdJeUVFRx48fX7Zs2bVr12bMmHH9+vWpU6empKQYw5nIvvSVbvLkyWVlZf7+/jNmzCguLjZMsUOmr3RisdjOzi4mJiY8PFy7M0mGoMdnpvyuEydOrF271gCVakNf6WJiYuLj44ODg3k83unTpw1U7VDpK93ChQtLSkoIIbW1tffv329vbzdMvRrR4xPSycmpb5umpiZ7e3v5bQcHh6amJr0VPRSGC0gIUd0CQCUq1kvesWMHIcTOzm737t1a7D527FipVOrm5kYImTJlipubm62trXzMKv/6+vXrfnekfhVhvSeVb09PTy8tLVWTheKkDQ0NbDbbyspq5cqVMTExzc3NQ9r98ePHbm5udXV18v+jnTx5cs6cOa6urj/88INh6h0a/aZzd3dvbm42Nze/f/8+j8erra21srIyTOEa0W+6jo4OgUBw/fp1qVQaGhoaFRU1ceJEwxSuEf2mkysvLx8zZoyrq6u+ix0y/aZ7/vx5Xl5eSkpKUVHRiRMnDh06ZJiqNaXfdHFxcSUlJeHh4V5eXu7u7nT9P8cQT8i+LCz+zzu4RCLRvlatGDogAO10GiUXFhbOnj170GYpKSnLli3z8/OztraW/xa1tbXJ72ppaVGMBQcSFRVVUlIikUhu3LghkUg8PDwSEhLa2tp6e3vlZ5Ep+FuTrqQ1NTWnTp3KzMzMzc0NCwvTPYheyOeiKb4dO3asWCxWfPvy5Us1p9LT0tKuXr1qY2Nz5syZrq6uVatWCYXCx48fHzx4UCwWS6VSa2vr1NRUwwZQS7/pTp8+bW5uTgjx9vZ2dHRsbW1lsVgGrV89/abjcrlz5861sbEhhPj4+AiFQnpHyXp/7AghR48eXbdunUHL1pB+0wUEBMTFxSUlJSUlJXG53Lq6Ou3+A6Yven/ssrKyCCE9PT3+/v6Ojo4GLX4ghnhC9uXo6FhXVye/3dTUJP/nKpUMHRCAdlTMS2az2aGhodbW1oQQe3t7Hx+fjz/++PDhw+vWrROJRPPnz1fd5e7du+fPnz9//nxDQ0NOTk5oaGhWVtb06dM//PDDb7/9dsGCBV1dXenp6VlZWRMmTPD39+/3uNTP1tV70uvXrycnJ0dERDx9+jQ7O7vv61Ff9K6XbG1tPX78+Bs3bhBCWltb8/LyuFzuQI0zMzPDw8OvXLmyePHikydPnj59urCwsK6uTigUZmVlpaam0jtEVqVjuubm5u7ubkKIQCDo6Oig6916IDqmmzNnzpUrV16/ft3Z2Xnv3j1jOOHal47pCCHPnz8vKiqKjY2lrGbN6ZjOyspK/pd8T0/P8+fP6f0XhyrdHzu5/fv383g8MzOjuDKAvkIpzJs3Lz8/v6enRyAQdHV10T45Qe8BAWhHw3rJX3zxhYeHR3p6en5+fkZGRmJiomqbTz/9dPny5cuXL79z546Dg4NAIIiKivr5558jIyMnT54cGBiYnp5+5MiRmpqaM2fOUPD6TlfSr7/+WiKRFBUVJScnJycnK9ZNMzaff/75/v37XV1dZ82a9cEHHyjNnxaJRC4uLi4uLvKz6Y2NjQ4ODhUVFX5+fjTVOzS6pBMIBMHBwd7e3u+///5nn31mJO/WfemSjsVibdmyJSgoKCQkJC0tbcKECfRkGJiOz8wzZ87Ex8cbyef2VOmSLjExsa6ubvr06WFhYevWraP+NOSgdHzs/Pz8pk6d2tjYSPv6kn3p96XS0dFx+fLl7u7ub7/99rFjx6gIMJiR/V4AJsiw85Lt7e1VF1Bjs9nffffdkHaRf0K5vr5esWXfvn2DvvZROVvXQEmzs7NVF1RWRWVSJpMpFAqVNrq7uw/00TQmk6k0W+7q1auEENUlWpOSkvRUo/b0nm7mzJn37t3Te53aMcRjl5iY2O+ff9QzRDraF4FW0Hs6JpOpZgl2ihnisRto7SPKGOilMi4uLi4uTvHt9u3b6VpLmJqA/W4BoAwV6yWPAKaTFAAAAAAINfOS6ULvbF0qmU5SAAAAAGrQMC95ODKdpAAAAABAqFkvmS7Ur5dMF9NJCgAAAEANzEvWiOkkBQAAAABCy7zk5uZmBoPBYDBsbW2jo6MVF9WMjIy8cOFCbGys/FK3u3bt+tWvfvXmm28WFBRodyDaZ+tqkrSxsXHp0qXjxo2bNGmS1h85pz1pd3e3paUlm82eOnXq+vXrFR9kXr16dUNDw0cffaRYw04mk0VERBjV2kyD0jCdra0ti8VisVgbN26ktd6h0TBdXV0dj8cLDAw0nmUfNKFJOj6fz/oXJpNZVlZGb82a0ySdTCZLTU0NDQ3lcDiqC8sYMw3Tbdq0ycvLKyQkpLy8nN6CNaHhr1tnZ2d0dHTfxSsyMzNdXV09PT1LS0vpKV0zWgdU3QJgDGibl7x69eq9e/cWFRVlZGTIt1RVVXE4nIqKCg6HU1hYeODAgY0bN7q7u69Zs6a3t1eXOnVnuKR37969fft2RkaGp6dnYmLi06dP9Vc1peQXYfrpp59aW1vlf+cQQhoaGpycnCorK319feVbjhw5wmQy6StTS4OmE4vFvr6+IpFIJBIdPXqU3mqHSpPHLj4+ftu2bT/++OPhw4dpLXbIBk3H5/PlD9yjR49cXV0DAwPpLXhIBk1369at6urqsrKy4uLi9PR0eqsdqkHT5efnt7W1PXjwICcnZ/369fRWq6FBQ0ml0vnz5/e9aLNAIMjNza2urv7666+3bdtGU+Ga0iKg6hYAI0HbGhdBQUFbt24NCwurqqo6duzYmDFj2traAgIC6uvrp02btm/fPmtr6/379+/YsUMkEmm38qVMJissLNR75UOlPqmdnV1NTc327dtXrFghkUi6urq0OISRJCWEWFpazp49+9GjRzdu3Jg3b155eTmPx/vrX/8aHx8vEAiEQmFBQcG7775Ld5laUpPu1q1b48ePp7tAnahJd+nSpUmTJr311lt016g99c9MeZsLFy4sXLjQaK8hooaadE+ePHn27JlEIuns7LSzs6O7Um2oSZeXlyc/heHh4WFjYyNfb35YUBOqtrY2NzeXx+MpGhcXF8fFxVlaWnp4eMhkspaWFhor19CQApqbmyttATAStM1LFovFt2/frqysdHZ2TkhIyM7O9vLyOnXqlLu7e0VFhb29vZ2dnZmZmfyKUI2NjbrUqTvDJeVwOEwmUyaT5eTkeHp6Kl2paNhpb2//6quvQkJCoqKijh8/vmzZsmvXrs2YMeP69etTp05NSUkZdmci+1KTbvLkyWVlZf7+/jNmzBhoUX0jpyadWCy2s7OLiYkJDw9XnBwaXtQ/M+VtTpw4sXbtWnrr1I6adDExMfHx8cHBwTweb5heBFhNuoULF5aUlBBCamtr79+/397eTnexmlL/hFS61nRTU5O9vb38toODg2LynjEbUkBCCO2X1wboF21rXOzYsYMQYmdnt3v37rFjx0qlUvklK6dMmeLm5mZrayuf4SD/+vr1ay0OId+X9pOs6pPK26Snp5eWlmq9ToUxJG1oaGCz2VZWVitXroyJiSGEPH782M3Nra6uTv5/tJMnT86ZM8fV1fWHH36gsU7tDJrO3d29ubnZ3Nz8/v37PB6vtraWggun68ug6To6OgQCwfXr16VSaWhoaFRU1MSJE+muWlODppMrLy8fM2aMq6srfZVqY9B0z58/z8vLS0lJKSoqOnHixKFDh+gueQgGTRcXF1dSUhIeHu7l5eXu7j4s/p+j4ROyLwuL//NOrXQFO2OjRUAAo6XTKFn+iTHtTrKmpKQsW7bMz8/P2to6KiqqpKREIpHcuHFDIpF4eHgkJCS0tbX19vbKzyLT/lem4ZLW1NScOnUqMzMzNzc3LCxM34VTRz4XTfFtWlra1atXbWxszpw509XVtWrVKqFQ+Pjx44MHD4rFYqlUam1tnZqaSmPBQzJoutOnT5ubmxNCvL29HR0dW1tbWSwWffUOzaDpuFzu3LlzbWxsCCE+Pj5CoXAYjZI1eewIIUePHl23bh19ZWpp0HQBAQFxcXFJSUlJSUlcLreurs7Z2ZnGgodEk8cuKyuLENLT0+Pv7+/o6EhfsZrS8AnZl6OjY11dnfx2U1OT/F+sRkuLgABGi7ZzyWw2OzQ0VH47JycnISEhLi4uPz9/wYIFS5YsaW1t3bNnT3p6+t27dydMmODv76/FIYxkFWH1Sa9fv56cnBwREfH06dPs7Gwul8tms4d6CCNJ2ldmZubz589///vff/755zNnzgwPD1fc9fnnn4tEomE0RFalmq65uXncuHFMJlMgEHR0dAyLd+uBqKYTiURxcXG7du3q6em5d+/esDvh2le/z8znz58XFRUdP36c7up0pZru5MmTIpGIENLT0/P8+fNh9C8OVWpeVfbv38/j8czMht/VZNWEUpg3b97ChQv/67/+SygUdnV10X7aaEg0CQhgtIxivWQHBweBQBAVFfXzzz9HRkZOnjw5MDAwPT39yJEjNTU1Z86cof2V3XBJv/76a4lEUlRUlJycnJycrFgxbQRobGx0cHCoqKjw8/Ojuxb9U0onEAiCg4O9vb3ff//9zz77bDi+W/ellI7FYm3ZsiUoKCgkJCQtLW3ChAl0F6gT1WfmmTNn4uPjh+Pn9lR1Bul1AAAU4UlEQVQppUtMTKyrq5s+fXpYWNi6deuM/DTkoFQfOz8/v6lTpzY2Ng6v9SX7GvSl0tHRcfny5e7u7m+//faxY8coLk93I/u9AEY2Gs4l29vbq4445Z9Nrq+vV2zZt2+fjq96tM/W1SRpdnZ2dna2jgeiPSmTyRQKhUobr169SghRXaI1KSmJkqL0RpN0M2fOvHfvHsWF6YWGj11iYmJiYiKVhemFhumG1yLQCpqkYzKZWi/ETi8NHzvtVkCii+YvlXFxcXFxcYpvt2/fPizWEtY6YL9bAGhH23rJw4vpJAUAAAAAQuO8ZAoY4WxdAzGdpAAAAADUMIp5ycbPdJICAAAAAKHx2nsUYDAY8hXcRjzTSQoAAABADcxL1ojpJAUAAAAAopd5yaYzfDSRpMXFxXw+n+4q+ldcXOzi4qJjD0hHC6QbtAekowXSDdrDCE4HoJ5+Pr0nn7MrH0Qa2239MoZEBk0qX89SdSkfI+Hi4qLLiptIRyOkUwPpaIR0aozsdACD0sMoWfGxtr6fbzOS2/pd+cEUkvr7+2t3pcNhAemGL6QbvpBu+BrZ6QAGhTUuNGI6SQEAAACAYI2LkcF0kgIAAABQA2tcaMR0kgIAAAAAwbX3RgbTSQoAAABADZ1GyYWFhbNnz9ZXKcZspCatqKiguwQ9qKiomB7p2u926ovRO6QbvpBu+EK64WugdABaGMnnkuVzJAoLC+kuxOC0Sxo03ZMQQshLA1REqemRrv/K8r+QblhAuuEL6YYvE0wHoB2dRsnyT4yZwuIPIzJp8HTP4JH7UoJ0wxfSDV9IN3yN7HQA2jH4GhfNzc0MBoPBYNja2kZHRzc1NVVXVzMYjLNnz8obBAUFxcTEqO6SnZ2t1FVkZOSFCxdiY2PPnTtHCHn9+nVCQgKDwRhowXOZTEbZiWQDxSwpKZk+fbqtrS2LxfrTn/400NGpTAoAAABgCihaL3n16tV79+4tKirKyMjQ+nBVVVUcDqeiooLD4bx48SI6OvrixYta9zYkGibVe8yJEyf6+PhkZ2f/5je/SUlJEYvFWncLAAAAAJqjaL3koKCgrVu3hoWFVVVVabH7sWPHxowZ09bWFhAQUF9fP23atCtXrnR2du7du1fNXtSvIqz3mE+ePDl69Gh0dDSLxXJ2draxsel3R6yXDAAAAKBfFK2XLBaLb9++XVlZ6ezsrMWBEhISsrOzvby8Tp065e7uXlFRsXjx4tLSUnt7ey1604KGSfUek8Ph8Pn88ePH5+fn5+TkmJmN5KvAAAAAABgPikZdO3bsCAkJMTc33717txa7jx07ViqVurm5EUKmTJni5ubGZDLJYB+no362riFibtiwobCwMDg4eP78+U1NTf3uiHnJAAAAAPpF0XrJKSkpy5Yt8/Pzs7a2bm5uJoS0tbXJ72ppaZGPC9WIiooqKSmRSCQ3btyQSCQeHh41NTW6VD5UGiY1REwWi8VisTo6Ov7yl79UVVU5ODjoHgcAAAAA1KNovWQ2mx0aGiq/bW9v7+Pj8/HHH5uZmT148EAkEs2fP191l7t3754/f54QMnPmzJycnISEhLi4uPz8/AULFixZskSTg1K/XrLeY3744YdWVlYsFuvw4cOWlpbe3t79Htd0VoYGAAAAoAZF85KVfPHFFx4eHunp6fn5+RkZGYmJiaptPv300+XLly9fvvzOnTsODg4CgSAqKurnn3+OjIycPHmyLmVrQbukuse0sbHJyspKSEhoa2s7e/ask5OTPtIAAAAAwCAMfi7Z3t5edfYwm83+7rvvhrTLL7/8Qgipr6/vuzEpKSkpKWmgfmQyWVFR0VAL1o6BYm7evHnz5s2DHp3KpAAAAACmgKL1koc700kKAAAAAISyNS5oYTqrCJtOUgAAAABq0DMvedgxnaQAAAAAQChb44IWpjNb13SSAgAAAFAD85I1YjpJAQAAAIDQNS+5ubmZwWAwGAxbW9vo6GjFJeUiIyMvXLgQGxt77tw5Qsjr168TEhIYDIZQKNTiKLTP1tUkZklJyfTp021tbVks1p/+9CftDkR7UgAAAIARhs55yatXr967d29RUVFGRoZ8S1VVFYfDqaio4HA4L168iI6Ovnjxoi4V6osuSdXHnDhxoo+PT3Z29m9+85uUlBSxWKy/qgEAAABAS3SucREUFLR169awsLCqqqpjx46NGTOmra0tICCgvr5+2rRpV65c6ezs3Lt3r9b9y2QyY7gcnfqYT548OXr0aHR0NIvFcnZ2trGx0eIQRpIUAAAAYMSgc16yWCy+fft2ZWWls7NzQkJCdna2l5fXqVOn3N3dKyoqFi9eXFpaam9vr0uF+qJLUvUxORwOn88fP358fn5+Tk6OmdlIXpsPAAAAYLigc0y2Y8eOkJAQc3Pz3bt3jx07ViqVurm5EUKmTJni5ubGZDIJIbqMwo1ktu6gMTds2FBYWBgcHDx//nzF3OUhMZKkAAAAACOGTivByUdmWg9kU1JSli1b5ufnZ21tHRUVVVJSIpFIbty4IZFIPDw8ampqdKlNv3RJOmhMFovFYrE6Ojr+8pe/VFVVOTg46Lt8AAAAABgaOtdLZrPZoaGh8ts5OTkJCQlxcXH5+fkLFixYsmSJ7v0bySrC6mN++OGHVlZWLBbr8OHDlpaW3t7eWhzCSJICAAAAjBjGsl6yg4ODQCCIior6+eefIyMjJ0+erJdu9UVfSVVj2tjYZGVlJSQktLW1nT171snJSfejAAAAAICO6DmXbG9vrzro/OWXXwgh9fX1fTcmJSUlJSVpdxT52m00Lv6gSczNmzdv3rxZxwPRnhQAAABghKFzveRhxHSSAgAAAAChd16yoZnObF3TSQoAAABADWOZl2zkTCcpAAAAABB610s2NNNZRdh0kgIAAABQA/OSNWI6SQEAAACA6GtesnwEKZ+TYFS39T5bl/ZElCUFAAAAMGW6jpILCwsV47O+AzVju60700kKAAAAAIw9e/bw+fy+m/h8fqv4XvL2RX03Hs/6suuJ7YoVKyitzgDOnDlj8+uXSun6Mp2kAAAApuB41pcTx/gojXYA1OPz+SP503sAAAAAANrBKBkAAAAAQBlGyQAAAAAAyjBKBgAAAABQNoQ1LioqKgxXB2UqKiqmR7oO2oaaYgxKk6QAAAAA0C9NR8lB0z0JIYS8NFwp1Jge6fqvLP0znaQAAAAAMBBNR8nB0z2DTWPIZTpJAQAAAGAgmJcMAAAAAKAMo2QAAAAAAGUYJQMAAAAAKMMoGQAAAABAWf+f3rtz8yHJ+pLiUgAAAAD07s7Nhwvm+dBdBQw//YySuVwu5WUAAAAAGMSCeT4Y24AW+h8l48kEAAAAAKYM85IBAAAAAJRhlAwAAAAAoAyjZAAAAAAAZRglAwAAAAAoYzg7O7u4uNBdBgAAAACAsRAKhRYuLi5Y0QIAAAAAQKG4uNiCy+Xy+Xy6KwEAAAAAMBZ8Ph/zkgEAAAAAlGGUDAAAAACgDKNkAAAAAABlGCUDAAAAACjDKBkAAAAAQBlGyQAAAAAAyjBKBgAAAABQ1v8oubu7u+8F+Q4cOHDo0CFNuvvmm2/0UhYAAAAAAI30eS65u7s7MzNTjx0CAAAAANBiaKPk7Oxsf39/T09P+WhYJBLNmjUrODg4MDDwyZMnO3fu/Mc//hEZGVlcXFxeXu7v76+0+5o1a0JDQz08PAoKCggh1dXVq1ateuedd7y9vQkhn3zyiZubm6urq/xeAAAAAAC6WAx0h0gkUky66Ojo2LNnz8OHDz/99NNbt26ZmZnNnj171qxZt2/fXrx48ZYtW7q7u5lM5u9+97uSkpJvv/2WEPLy5cuMjAylPv/4xz/a2NjU1NRs2rTprbfeIoScP3/+m2++4XK59+7dy8nJqaqqsra2lkqlhooLAAAAAKCBAUfJLBZLKBTKbx84cIAQcvPmzejo6FGjRhFCYmNji4uLlyxZEhsb++TJk82bNzOZzL6729raLlmypO8WiURy4MCBBw8eEELa29vlG9lsNpfLJYSUlJTExsba2NgQQiwsBqwKAAAAAIACQ5hx0dPTo7gtk8ksLS1dXV1//PFHR0fH8PDwxsZG9bufPn26sbHx0qVLx48fV2wcP368osOhlA0AAAAAYEBDGCVHRERcu3bt1atXEokkPz8/IiLi2bNno0aN2rBhA5fLlU+WaG9vl493X758efny5b67t7S0eHt7MxiMv/3tb6qdh4SEXLlypbu7mxAi/woAAAAAQJchjJK9vLxWrlwZGBgYHBy8aNGioKCggoICX1/fsLCwp0+fcrnc0aNHR0VFsdnsq1evCoXCP/zhD313f++99y5evLho0aIHDx6MGzdOqfOAgIB33nnH19fXy8urqKhID8kAAAAAALTF2LNnD5/Pp7sMAAAAAABjwefzce09AAAAAABlGCUDAAAAACjDKBkAAAAAQBlGyQAAAAAAyjBKBgAAAABQ1v8oubu729LSks1mOzs7c7ncu3fvDrT/N998o/nBNO9WITMz09XV1dPTs7S0VL6lrq6Ox+MFBgampKQodc5gMDIzMxVbTp06xWAwmpubCSH79u374Ycf1q5dKxKJBjpWc3Pz0qVL3dzc/Pz8fvjhh34L6LeNra0ti8VisVgbN25U6rOzszM6Onr79u19N8pksoiIiH379qnWoHrXQI37PehAjTs6OpKSkpycnJycnJYsWSKVSrdt2+bh4eHs7Lxjx47g4GAXF5fRo0c7ODi4uLj8+c9/HuhHBAAAAGAiBrwWtJOTU3V1NSGkuLh40aJFpaWlTk5OSm26u7szMzOjo6M1P54m3SoIBILc3Nzq6ura2toVK1aUlZURQuLj4z/44IO33npLtb2np+eXX36ZlpYm//by5cve3t7y2//5n/9pYWERGhpqaWk50OF6e3s3bNgwd+7cysrKNWvW3LlzR7UA1TZisdjX17ekpES1Q6lUOn/+fC8vL6XtR44cUbqgt5q7+m080EEH6nnx4sVhYWF1dXXm5ub//Oc/8/Pza2trHz58yGAwGhoaPvroI0LIkiVLtm7dGh4ePtDPBwAAAMB0DD7jgsvlrlix4rPPPiOErFmzJjQ01MPDo6CggBCyc+fOf/zjH5GRkcXFxYSQTz75JDAwkMPhXLhwgRBSXl7u7++vSbfZ2dn+/v6enp59zwQTQoqLi+Pi4iwtLT08PGQyWUtLS2Vl5aRJk/odIhNCbG1tx44d+/jxY0JIa2urmZnZ6NGj5Xdt2LAhNDTU29tbXnl1dfWqVaveeecdxTCaEOLo6Dh37lxCiLOz86tXr/otQLXNs2fPFNfZVmJubp6bm8vj8fpuFAqFBQUF7777rvzbvj8lpbvUNO73oKq7y927d6+xsfGDDz6wsLBgMBhTpkyRyWRWVlZmZmYMBoPFYvVbPAAAAIAp02heMofDefjwISHkj3/8Y1lZWX5+flZWFiHkd7/7nbu7+7fffsvlcn/66aeioqK7d+/+/e9/37Vr1+vXr93c3DIyMgbt9uHDh59++umtW7eqqqry8/Nv3bqlaNDU1GRvby+/7eDg0NTUVF5ebmdnFxMTEx4efu7cOaUOe3t7ly5d+sUXXxBCLl26tHjxYolEIr9LqXJCyPnz55OTk+/fv69a2NmzZ99+++1+C1Bt093dXVZW5u/vP2PGDPlfC32pnilPSUk5fPiw4tu+PyWlu9Q07vegqrvL3b9/f9q0aQwGQ7ElJibm6dOnCxYsuHPnjmp7AAAAABhwxkVfPT09NjY2EonkwIEDDx48IIS0t7crtfn+++8fPHgwe/ZsQoilpeWTJ08cHR2XLFkyaLc3b96Mjo4eNWoUISQ2Nra4uDgkJOT/F2fxf8qTSCQdHR0CgeD69etSqTQ0NDQqKmrixImKBjKZbNGiRTweb9euXV999dUXX3xx7Ngx+Y6qlbPZbC6Xq1pVRUVFTk6O/CrZqgWotnF3d29ubjY3N79//z6Px6utrbWyshoo8smTJ+fMmePq6tp3TrP8p6R6l5rGqgf9/PPPlRr3/bGYmf2fP4esrKy+++67vLy8tWvXLl++fOfOnQMVDAAAAGCaNBol375929PT8/Tp042NjZcuXWpra+t3LvLSpUs//PBDzY8t77anp0exRSaT9Z037OjoWFdXJ7/d1NTk4ODwxhtvzJ0718bGhhDi4+MjFAr7jpIJIePHj58wYUJxcbG1tfUbb7wh39hv5f1Ok/jll1/Wrl178eJF+VQN1QJU2xBCzM3NCSHe3t6Ojo6tra1q5jCcP3/+8ePHBw8eFIvFUqnU2to6NTV1oLuuXbs2UGPVg6rp2cPD48CBA0qVMBiMuLi4qKgoNpuNUTIAAACAksFnXOTn51+6dGnVqlUtLS3e3t4MBuNvf/ub/C5ra+v29naZTEYImTlz5uXLl589e0YIkS8r8fLly8uXLw/abURExLVr1169eiWRSPLz8yMiIhRt5s2bl5+f39PTIxAIurq6nJyc5syZc+XKldevX3d2dt67d8/V1VW156VLl65cuXLp0qWKLaqV96u9vf2dd97585//7OLiMlABqm2am5u7u7sJIQKBoKOjw9HRUc0hCgsL6+rqhEJhVlZWampqamqq4qekepeaxqoHVW2sOGhAQICFhcWBAwekUikh5MWLFyKRSD6puqGhYcyYMWoKBgAAADBNA55LbmhoYLPZL1688PHxycvLGzdu3Hvvvffee+99//33vr6+48aNI4SMHj1afjLy448/jomJ+e1vfztt2rRRo0ax2ezLly8LhcI//OEPixcvVt/tuHHjVq5cGRgYaGlp+f777wcFBSkaOzo6Ll++3N3dnclknjx5khDCYrG2bNkSFBTU29ublpY2YcIE1cr//d//fevWrbGxsYotqpX36/Dhw+Xl5YoP2xUUFPj5+SkVoNrmxYsX//Ef/yGTycaMGfPZZ58pzW0YVL8/pUEbCwQCzQ/KYDDy8vKSk5MPHjw4evTomJiYGTNmpKWlWVpavvHGG6dOnRpSwQAAAACmgLFnzx4+n093GQAAAAAAxoLP5+PaewAAAAAAyjBKBgAAAABQhlEyAAAAAIAyjJIBAAAAAJRhlAwAAAAAoIwxa9asfi9BBwAAAABgmoqLi/8fyVZx9VA1FIgAAAAASUVORK5CYII=",
      "text/plain": [
       "<IPython.core.display.Image object>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from IPython.display import Image\n",
    "from subprocess import run\n",
    "\n",
    "data = run([\"lstopo\", \"--of\", \"png\"], capture_output=True, check=True).stdout\n",
    "\n",
    "Image(data, format=\"png\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "[CPUID](http://www.etallen.com/cpuid.html) by Todd Allen"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CPU 0:\n",
      "   vendor_id = \"GenuineIntel\"\n",
      "   version information (1/eax):\n",
      "      processor type  = primary processor (0)\n",
      "      family          = Intel Pentium Pro/II/III/Celeron/Core/Core 2/Atom, AMD Athlon/Duron, Cyrix M2, VIA C3 (6)\n",
      "      model           = 0xd (13)\n",
      "      stepping id     = 0x4 (4)\n",
      "      extended family = 0x0 (0)\n",
      "      extended model  = 0x3 (3)\n",
      "      (simple synth)  = Intel Core i3-5000 / i5-5000 / i7-5000 / Core M / Celeron 3000 / Mobile Celeron 3000 (Broadwell), 14nm\n",
      "   miscellaneous (1/ebx):\n",
      "      process local APIC physical ID = 0x0 (0)\n",
      "      cpu count                      = 0x10 (16)\n",
      "      CLFLUSH line size              = 0x8 (8)\n",
      "      brand index                    = 0x0 (0)\n",
      "   brand id = 0x00 (0): unknown\n",
      "   feature information (1/edx):\n",
      "      x87 FPU on chip                        = true\n",
      "      VME: virtual-8086 mode enhancement     = true\n",
      "      DE: debugging extensions               = true\n",
      "      PSE: page size extensions              = true\n",
      "      TSC: time stamp counter                = true\n",
      "      RDMSR and WRMSR support                = true\n",
      "      PAE: physical address extensions       = true\n",
      "      MCE: machine check exception           = true\n",
      "      CMPXCHG8B inst.                        = true\n",
      "      APIC on chip                           = true\n",
      "      SYSENTER and SYSEXIT                   = true\n",
      "      MTRR: memory type range registers      = true\n",
      "      PTE global bit                         = true\n",
      "      MCA: machine check architecture        = true\n",
      "      CMOV: conditional move/compare instr   = true\n",
      "      PAT: page attribute table              = true\n",
      "      PSE-36: page size extension            = true\n",
      "      PSN: processor serial number           = false\n",
      "      CLFLUSH instruction                    = true\n",
      "      DS: debug store                        = true\n",
      "      ACPI: thermal monitor and clock ctrl   = true\n",
      "      MMX Technology                         = true\n",
      "      FXSAVE/FXRSTOR                         = true\n",
      "      SSE extensions                         = true\n",
      "      SSE2 extensions                        = true\n",
      "      SS: self snoop                         = true\n",
      "      hyper-threading / multi-core supported = true\n",
      "      TM: therm. monitor                     = true\n",
      "      IA64                                   = false\n",
      "      PBE: pending break event               = true\n",
      "   feature information (1/ecx):\n",
      "      PNI/SSE3: Prescott New Instructions     = true\n",
      "      PCLMULDQ instruction                    = true\n",
      "      DTES64: 64-bit debug store              = true\n",
      "      MONITOR/MWAIT                           = true\n",
      "      CPL-qualified debug store               = true\n",
      "      VMX: virtual machine extensions         = true\n",
      "      SMX: safer mode extensions              = true\n",
      "      Enhanced Intel SpeedStep Technology     = true\n",
      "      TM2: thermal monitor 2                  = true\n",
      "      SSSE3 extensions                        = true\n",
      "      context ID: adaptive or shared L1 data  = false\n",
      "      SDBG: IA32_DEBUG_INTERFACE              = true\n",
      "      FMA instruction                         = true\n",
      "      CMPXCHG16B instruction                  = true\n",
      "      xTPR disable                            = true\n",
      "      PDCM: perfmon and debug                 = true\n",
      "      PCID: process context identifiers       = true\n",
      "      DCA: direct cache access                = false\n",
      "      SSE4.1 extensions                       = true\n",
      "      SSE4.2 extensions                       = true\n",
      "      x2APIC: extended xAPIC support          = true\n",
      "      MOVBE instruction                       = true\n",
      "      POPCNT instruction                      = true\n",
      "      time stamp counter deadline             = true\n",
      "      AES instruction                         = true\n",
      "      XSAVE/XSTOR states                      = true\n",
      "      OS-enabled XSAVE/XSTOR                  = true\n",
      "      AVX: advanced vector extensions         = true\n",
      "      F16C half-precision convert instruction = true\n",
      "      RDRAND instruction                      = true\n",
      "      hypervisor guest status                 = false\n",
      "   cache and TLB information (2):\n",
      "      0x63: data TLB: 2M/4M pages, 4-way, 32 entries\n",
      "            data TLB: 1G pages, 4-way, 4 entries\n",
      "      0x03: data TLB: 4K pages, 4-way, 64 entries\n",
      "      0x76: instruction TLB: 2M/4M pages, fully, 8 entries\n",
      "      0xff: cache data is in CPUID leaf 4\n",
      "      0xb5: instruction TLB: 4K, 8-way, 64 entries\n",
      "      0xf0: 64 byte prefetching\n",
      "      0xc3: L2 TLB: 4K/2M pages, 6-way, 1536 entries\n",
      "   processor serial number: 0003-06D4-0000-0000-0000-0000\n",
      "   deterministic cache parameters (4):\n",
      "      --- cache 0 ---\n",
      "      cache type                           = data cache (1)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x3f (63)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 63\n",
      "      --- cache 1 ---\n",
      "      cache type                           = instruction cache (2)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x3f (63)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 63\n",
      "      --- cache 2 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x2 (2)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x1ff (511)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 511\n",
      "      --- cache 3 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x3 (3)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0xf (15)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0xf (15)\n",
      "      number of sets - 1                   = 0xfff (4095)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = true\n",
      "      complex cache indexing               = true\n",
      "      number of sets - 1 (s)               = 4095\n",
      "   MONITOR/MWAIT (5):\n",
      "      smallest monitor-line size (bytes)       = 0x40 (64)\n",
      "      largest monitor-line size (bytes)        = 0x40 (64)\n",
      "      enum of Monitor-MWAIT exts supported     = true\n",
      "      supports intrs as break-event for MWAIT  = true\n",
      "      number of C0 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C1 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C2 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C3 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C4 sub C-states using MWAIT    = 0x4 (4)\n",
      "      number of C5 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C6 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C7 sub C-states using MWAIT    = 0x1 (1)\n",
      "   Thermal and Power Management Features (6):\n",
      "      digital thermometer                     = true\n",
      "      Intel Turbo Boost Technology            = true\n",
      "      ARAT always running APIC timer          = true\n",
      "      PLN power limit notification            = true\n",
      "      ECMD extended clock modulation duty     = true\n",
      "      PTM package thermal management          = true\n",
      "      HWP base registers                      = false\n",
      "      HWP notification                        = false\n",
      "      HWP activity window                     = false\n",
      "      HWP energy performance preference       = false\n",
      "      HWP package level request               = false\n",
      "      HDC base registers                      = false\n",
      "      Intel Turbo Boost Max Technology 3.0    = false\n",
      "      HWP capabilities                        = false\n",
      "      HWP PECI override                       = false\n",
      "      flexible HWP                            = false\n",
      "      IA32_HWP_REQUEST MSR fast access mode   = false\n",
      "      ignoring idle logical processor HWP req = false\n",
      "      digital thermometer thresholds          = 0x2 (2)\n",
      "      hardware coordination feedback          = true\n",
      "      ACNT2 available                         = false\n",
      "      performance-energy bias capability      = true\n",
      "   extended feature flags (7):\n",
      "      FSGSBASE instructions                    = true\n",
      "      IA32_TSC_ADJUST MSR supported            = true\n",
      "      SGX: Software Guard Extensions supported = false\n",
      "      BMI1 instructions                        = true\n",
      "      HLE hardware lock elision                = true\n",
      "      AVX2: advanced vector extensions 2       = true\n",
      "      FDP_EXCPTN_ONLY                          = false\n",
      "      SMEP supervisor mode exec protection     = true\n",
      "      BMI2 instructions                        = true\n",
      "      enhanced REP MOVSB/STOSB                 = true\n",
      "      INVPCID instruction                      = true\n",
      "      RTM: restricted transactional memory     = true\n",
      "      RDT-M: Intel RDT monitoring              = false\n",
      "      deprecated FPU CS/DS                     = true\n",
      "      MPX: intel memory protection extensions  = false\n",
      "      RDT-A: Intel RDT allocation              = false\n",
      "      AVX512F: AVX-512 foundation instructions = false\n",
      "      AVX512DQ: double & quadword instructions = false\n",
      "      RDSEED instruction                       = true\n",
      "      ADX instructions                         = true\n",
      "      SMAP: supervisor mode access prevention  = true\n",
      "      AVX512IFMA: fused multiply add           = false\n",
      "      PCOMMIT instruction                      = false\n",
      "      CLFLUSHOPT instruction                   = false\n",
      "      CLWB instruction                         = false\n",
      "      Intel processor trace                    = true\n",
      "      AVX512PF: prefetch instructions          = false\n",
      "      AVX512ER: exponent & reciprocal instrs   = false\n",
      "      AVX512CD: conflict detection instrs      = false\n",
      "      SHA instructions                         = false\n",
      "      AVX512BW: byte & word instructions       = false\n",
      "      AVX512VL: vector length                  = false\n",
      "      PREFETCHWT1                              = false\n",
      "      AVX512VBMI: vector byte manipulation     = false\n",
      "      UMIP: user-mode instruction prevention   = false\n",
      "      PKU protection keys for user-mode        = false\n",
      "      OSPKE CR4.PKE and RDPKRU/WRPKRU          = false\n",
      "      WAITPKG instructions                     = false\n",
      "      AVX512_VBMI2                             = false\n",
      "      CET_SS: CET shadow stack                 = false\n",
      "      GFNI: Galois Field New Instructions      = false\n",
      "      VAES instructions                        = false\n",
      "      VPCLMULQDQ instruction                   = false\n",
      "      AVX512_VNNI                              = false\n",
      "      AVX512_BITALG: bit count/shiffle         = false\n",
      "      AVX512: VPOPCNTDQ instruction            = false\n",
      "      5-level paging                           = false\n",
      "      BNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0)\n",
      "      RDPID: read processor D supported        = false\n",
      "      CLDEMOTE supports cache line demote      = false\n",
      "      MOVDIRI instruction                      = false\n",
      "      MOVDIR64B intruction                     = false\n",
      "      SGX_LC: SGX launch config supported      = false\n",
      "      AVX512_4VNNIW: neural network instrs     = false\n",
      "      AVX512_4FMAPS: multiply acc single prec  = false\n",
      "      fast short REP MOV                       = false\n",
      "      PCONFIG                                  = false\n",
      "      CET_IBT: CET indirect branch tracking    = false\n",
      "   Direct Cache Access Parameters (9):\n",
      "      PLATFORM_DCA_CAP MSR bits = 0\n",
      "   Architecture Performance Monitoring Features (0xa/eax):\n",
      "      version ID                               = 0x3 (3)\n",
      "      number of counters per logical processor = 0x4 (4)\n",
      "      bit width of counter                     = 0x30 (48)\n",
      "      length of EBX bit vector                 = 0x7 (7)\n",
      "   Architecture Performance Monitoring Features (0xa/ebx):\n",
      "      core cycle event not available           = false\n",
      "      instruction retired event not available  = false\n",
      "      reference cycles event not available     = false\n",
      "      last-level cache ref event not available = false\n",
      "      last-level cache miss event not avail    = false\n",
      "      branch inst retired event not available  = false\n",
      "      branch mispred retired event not avail   = false\n",
      "   Architecture Performance Monitoring Features (0xa/edx):\n",
      "      number of fixed counters    = 0x3 (3)\n",
      "      bit width of fixed counters = 0x30 (48)\n",
      "      anythread deprecation       = false\n",
      "   x2APIC features / processor topology (0xb):\n",
      "      --- level 0 (thread) ---\n",
      "      bits to shift APIC ID to get next = 0x1 (1)\n",
      "      logical processors at this level  = 0x2 (2)\n",
      "      level number                      = 0x0 (0)\n",
      "      level type                        = thread (1)\n",
      "      extended APIC ID                  = 0\n",
      "      --- level 1 (core) ---\n",
      "      bits to shift APIC ID to get next = 0x4 (4)\n",
      "      logical processors at this level  = 0x4 (4)\n",
      "      level number                      = 0x1 (1)\n",
      "      level type                        = core (2)\n",
      "      extended APIC ID                  = 0\n",
      "   XSAVE features (0xd/0):\n",
      "      XCR0 lower 32 bits valid bit field mask = 0x00000007\n",
      "      XCR0 upper 32 bits valid bit field mask = 0x00000000\n",
      "         XCR0 supported: x87 state            = true\n",
      "         XCR0 supported: SSE state            = true\n",
      "         XCR0 supported: AVX state            = true\n",
      "         XCR0 supported: MPX BNDREGS          = false\n",
      "         XCR0 supported: MPX BNDCSR           = false\n",
      "         XCR0 supported: AVX-512 opmask       = false\n",
      "         XCR0 supported: AVX-512 ZMM_Hi256    = false\n",
      "         XCR0 supported: AVX-512 Hi16_ZMM     = false\n",
      "         IA32_XSS supported: PT state         = false\n",
      "         XCR0 supported: PKRU state           = false\n",
      "         IA32_XSS supported: HDC state        = false\n",
      "      bytes required by fields in XCR0        = 0x00000340 (832)\n",
      "      bytes required by XSAVE/XRSTOR area     = 0x00000340 (832)\n",
      "   XSAVE features (0xd/1):\n",
      "      XSAVEOPT instruction                        = true\n",
      "      XSAVEC instruction                          = false\n",
      "      XGETBV instruction                          = false\n",
      "      XSAVES/XRSTORS instructions                 = false\n",
      "      SAVE area size in bytes                     = 0x00000000 (0)\n",
      "      IA32_XSS lower 32 bits valid bit field mask = 0x00000000\n",
      "      IA32_XSS upper 32 bits valid bit field mask = 0x00000000\n",
      "   AVX/YMM features (0xd/2):\n",
      "      AVX/YMM save state byte size             = 0x00000100 (256)\n",
      "      AVX/YMM save state byte offset           = 0x00000240 (576)\n",
      "      supported in IA32_XSS or XCR0            = XCR0 (user state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   Quality of Service Monitoring Resource Type (0xf/0):\n",
      "      Maximum range of RMID = 0\n",
      "      supports L3 cache QoS monitoring = false\n",
      "   Resource Director Technology allocation (0x10/0):\n",
      "      L3 cache allocation technology supported = false\n",
      "      L2 cache allocation technology supported = false\n",
      "      memory bandwidth allocation supported    = false\n",
      "   0x00000011 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Software Guard Extensions (SGX) capability (0x12/0):\n",
      "      SGX1 supported                         = false\n",
      "      SGX2 supported                         = false\n",
      "      SGX ENCLV E*VIRTCHILD, ESETCONTEXT     = false\n",
      "      SGX ENCLS ETRACKC, ERDINFO, ELDBC, ELDUC = false\n",
      "      MISCSELECT.EXINFO supported: #PF & #GP = false\n",
      "      MaxEnclaveSize_Not64 (log2)            = 0x0 (0)\n",
      "      MaxEnclaveSize_64 (log2)               = 0x0 (0)\n",
      "   0x00000013 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Intel Processor Trace (0x14):\n",
      "      IA32_RTIT_CR3_MATCH is accessible      = true\n",
      "      configurable PSB & cycle-accurate      = false\n",
      "      IP & TraceStop filtering; PT preserve  = false\n",
      "      MTC timing packet; suppress COFI-based = false\n",
      "      PTWRITE support                        = false\n",
      "      power event trace support              = false\n",
      "      ToPA output scheme support         = true\n",
      "      ToPA can hold many output entries  = false\n",
      "      single-range output scheme support = false\n",
      "      output to trace transport          = false\n",
      "      IP payloads have LIP values & CS   = false\n",
      "   extended feature flags (0x80000001/edx):\n",
      "      SYSCALL and SYSRET instructions        = true\n",
      "      execution disable                      = true\n",
      "      1-GB large page support                = true\n",
      "      RDTSCP                                 = true\n",
      "      64-bit extensions technology available = true\n",
      "   Intel feature flags (0x80000001/ecx):\n",
      "      LAHF/SAHF supported in 64-bit mode     = true\n",
      "      LZCNT advanced bit manipulation        = true\n",
      "      3DNow! PREFETCH/PREFETCHW instructions = true\n",
      "   brand = \"Intel(R) Core(TM) i7-5600U CPU @ 2.60GHz\"\n",
      "   L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 data cache information (0x80000005/ecx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L1 instruction cache information (0x80000005/edx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 unified cache information (0x80000006/ecx):\n",
      "      line size (bytes) = 0x40 (64)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 8-way (6)\n",
      "      size (KB)         = 0x100 (256)\n",
      "   L3 cache information (0x80000006/edx):\n",
      "      line size (bytes)     = 0x0 (0)\n",
      "      lines per tag         = 0x0 (0)\n",
      "      associativity         = L2 off (0)\n",
      "      size (in 512KB units) = 0x0 (0)\n",
      "   RAS Capability (0x80000007/ebx):\n",
      "      MCA overflow recovery support = false\n",
      "      SUCCOR support                = false\n",
      "      HWA: hardware assert support  = false\n",
      "      scalable MCA support          = false\n",
      "   Advanced Power Management Features (0x80000007/ecx):\n",
      "      CmpUnitPwrSampleTimeRatio = 0x0 (0)\n",
      "   Advanced Power Management Features (0x80000007/edx):\n",
      "      TS: temperature sensing diode           = false\n",
      "      FID: frequency ID control               = false\n",
      "      VID: voltage ID control                 = false\n",
      "      TTP: thermal trip                       = false\n",
      "      TM: thermal monitor                     = false\n",
      "      STC: software thermal control           = false\n",
      "      100 MHz multiplier control              = false\n",
      "      hardware P-State control                = false\n",
      "      TscInvariant                            = true\n",
      "      CPB: core performance boost             = false\n",
      "      read-only effective frequency interface = false\n",
      "      processor feedback interface            = false\n",
      "      APM power reporting                     = false\n",
      "      connected standby                       = false\n",
      "      RAPL: running average power limit       = false\n",
      "   Physical Address and Linear Address Size (0x80000008/eax):\n",
      "      maximum physical address bits         = 0x27 (39)\n",
      "      maximum linear (virtual) address bits = 0x30 (48)\n",
      "      maximum guest physical address bits   = 0x0 (0)\n",
      "   Extended Feature Extensions ID (0x80000008/ebx):\n",
      "      CLZERO instruction                 = false\n",
      "      instructions retired count support = false\n",
      "      always save/restore error pointers = false\n",
      "   Logical CPU cores (0x80000008/ecx):\n",
      "      number of CPU cores - 1 = 0x0 (0)\n",
      "      ApicIdCoreIdSize        = 0x0 (0)\n",
      "   (multi-processing synth): multi-core (c=2), hyper-threaded (t=2)\n",
      "   (multi-processing method): Intel leaf 0xb\n",
      "   (APIC widths synth): CORE_width=4 SMT_width=1\n",
      "   (APIC synth): PKG_ID=0 CORE_ID=0 SMT_ID=0\n",
      "   (synth) = Intel Core i3-5000 / i5-5000 / i7-5000 / Core M (Broadwell), 14nm\n",
      "CPU 1:\n",
      "   vendor_id = \"GenuineIntel\"\n",
      "   version information (1/eax):\n",
      "      processor type  = primary processor (0)\n",
      "      family          = Intel Pentium Pro/II/III/Celeron/Core/Core 2/Atom, AMD Athlon/Duron, Cyrix M2, VIA C3 (6)\n",
      "      model           = 0xd (13)\n",
      "      stepping id     = 0x4 (4)\n",
      "      extended family = 0x0 (0)\n",
      "      extended model  = 0x3 (3)\n",
      "      (simple synth)  = Intel Core i3-5000 / i5-5000 / i7-5000 / Core M / Celeron 3000 / Mobile Celeron 3000 (Broadwell), 14nm\n",
      "   miscellaneous (1/ebx):\n",
      "      process local APIC physical ID = 0x1 (1)\n",
      "      cpu count                      = 0x10 (16)\n",
      "      CLFLUSH line size              = 0x8 (8)\n",
      "      brand index                    = 0x0 (0)\n",
      "   brand id = 0x00 (0): unknown\n",
      "   feature information (1/edx):\n",
      "      x87 FPU on chip                        = true\n",
      "      VME: virtual-8086 mode enhancement     = true\n",
      "      DE: debugging extensions               = true\n",
      "      PSE: page size extensions              = true\n",
      "      TSC: time stamp counter                = true\n",
      "      RDMSR and WRMSR support                = true\n",
      "      PAE: physical address extensions       = true\n",
      "      MCE: machine check exception           = true\n",
      "      CMPXCHG8B inst.                        = true\n",
      "      APIC on chip                           = true\n",
      "      SYSENTER and SYSEXIT                   = true\n",
      "      MTRR: memory type range registers      = true\n",
      "      PTE global bit                         = true\n",
      "      MCA: machine check architecture        = true\n",
      "      CMOV: conditional move/compare instr   = true\n",
      "      PAT: page attribute table              = true\n",
      "      PSE-36: page size extension            = true\n",
      "      PSN: processor serial number           = false\n",
      "      CLFLUSH instruction                    = true\n",
      "      DS: debug store                        = true\n",
      "      ACPI: thermal monitor and clock ctrl   = true\n",
      "      MMX Technology                         = true\n",
      "      FXSAVE/FXRSTOR                         = true\n",
      "      SSE extensions                         = true\n",
      "      SSE2 extensions                        = true\n",
      "      SS: self snoop                         = true\n",
      "      hyper-threading / multi-core supported = true\n",
      "      TM: therm. monitor                     = true\n",
      "      IA64                                   = false\n",
      "      PBE: pending break event               = true\n",
      "   feature information (1/ecx):\n",
      "      PNI/SSE3: Prescott New Instructions     = true\n",
      "      PCLMULDQ instruction                    = true\n",
      "      DTES64: 64-bit debug store              = true\n",
      "      MONITOR/MWAIT                           = true\n",
      "      CPL-qualified debug store               = true\n",
      "      VMX: virtual machine extensions         = true\n",
      "      SMX: safer mode extensions              = true\n",
      "      Enhanced Intel SpeedStep Technology     = true\n",
      "      TM2: thermal monitor 2                  = true\n",
      "      SSSE3 extensions                        = true\n",
      "      context ID: adaptive or shared L1 data  = false\n",
      "      SDBG: IA32_DEBUG_INTERFACE              = true\n",
      "      FMA instruction                         = true\n",
      "      CMPXCHG16B instruction                  = true\n",
      "      xTPR disable                            = true\n",
      "      PDCM: perfmon and debug                 = true\n",
      "      PCID: process context identifiers       = true\n",
      "      DCA: direct cache access                = false\n",
      "      SSE4.1 extensions                       = true\n",
      "      SSE4.2 extensions                       = true\n",
      "      x2APIC: extended xAPIC support          = true\n",
      "      MOVBE instruction                       = true\n",
      "      POPCNT instruction                      = true\n",
      "      time stamp counter deadline             = true\n",
      "      AES instruction                         = true\n",
      "      XSAVE/XSTOR states                      = true\n",
      "      OS-enabled XSAVE/XSTOR                  = true\n",
      "      AVX: advanced vector extensions         = true\n",
      "      F16C half-precision convert instruction = true\n",
      "      RDRAND instruction                      = true\n",
      "      hypervisor guest status                 = false\n",
      "   cache and TLB information (2):\n",
      "      0x63: data TLB: 2M/4M pages, 4-way, 32 entries\n",
      "            data TLB: 1G pages, 4-way, 4 entries\n",
      "      0x03: data TLB: 4K pages, 4-way, 64 entries\n",
      "      0x76: instruction TLB: 2M/4M pages, fully, 8 entries\n",
      "      0xff: cache data is in CPUID leaf 4\n",
      "      0xb5: instruction TLB: 4K, 8-way, 64 entries\n",
      "      0xf0: 64 byte prefetching\n",
      "      0xc3: L2 TLB: 4K/2M pages, 6-way, 1536 entries\n",
      "   processor serial number: 0003-06D4-0000-0000-0000-0000\n",
      "   deterministic cache parameters (4):\n",
      "      --- cache 0 ---\n",
      "      cache type                           = data cache (1)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x3f (63)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 63\n",
      "      --- cache 1 ---\n",
      "      cache type                           = instruction cache (2)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x3f (63)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 63\n",
      "      --- cache 2 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x2 (2)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x1ff (511)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 511\n",
      "      --- cache 3 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x3 (3)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0xf (15)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0xf (15)\n",
      "      number of sets - 1                   = 0xfff (4095)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = true\n",
      "      complex cache indexing               = true\n",
      "      number of sets - 1 (s)               = 4095\n",
      "   MONITOR/MWAIT (5):\n",
      "      smallest monitor-line size (bytes)       = 0x40 (64)\n",
      "      largest monitor-line size (bytes)        = 0x40 (64)\n",
      "      enum of Monitor-MWAIT exts supported     = true\n",
      "      supports intrs as break-event for MWAIT  = true\n",
      "      number of C0 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C1 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C2 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C3 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C4 sub C-states using MWAIT    = 0x4 (4)\n",
      "      number of C5 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C6 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C7 sub C-states using MWAIT    = 0x1 (1)\n",
      "   Thermal and Power Management Features (6):\n",
      "      digital thermometer                     = true\n",
      "      Intel Turbo Boost Technology            = true\n",
      "      ARAT always running APIC timer          = true\n",
      "      PLN power limit notification            = true\n",
      "      ECMD extended clock modulation duty     = true\n",
      "      PTM package thermal management          = true\n",
      "      HWP base registers                      = false\n",
      "      HWP notification                        = false\n",
      "      HWP activity window                     = false\n",
      "      HWP energy performance preference       = false\n",
      "      HWP package level request               = false\n",
      "      HDC base registers                      = false\n",
      "      Intel Turbo Boost Max Technology 3.0    = false\n",
      "      HWP capabilities                        = false\n",
      "      HWP PECI override                       = false\n",
      "      flexible HWP                            = false\n",
      "      IA32_HWP_REQUEST MSR fast access mode   = false\n",
      "      ignoring idle logical processor HWP req = false\n",
      "      digital thermometer thresholds          = 0x2 (2)\n",
      "      hardware coordination feedback          = true\n",
      "      ACNT2 available                         = false\n",
      "      performance-energy bias capability      = true\n",
      "   extended feature flags (7):\n",
      "      FSGSBASE instructions                    = true\n",
      "      IA32_TSC_ADJUST MSR supported            = true\n",
      "      SGX: Software Guard Extensions supported = false\n",
      "      BMI1 instructions                        = true\n",
      "      HLE hardware lock elision                = true\n",
      "      AVX2: advanced vector extensions 2       = true\n",
      "      FDP_EXCPTN_ONLY                          = false\n",
      "      SMEP supervisor mode exec protection     = true\n",
      "      BMI2 instructions                        = true\n",
      "      enhanced REP MOVSB/STOSB                 = true\n",
      "      INVPCID instruction                      = true\n",
      "      RTM: restricted transactional memory     = true\n",
      "      RDT-M: Intel RDT monitoring              = false\n",
      "      deprecated FPU CS/DS                     = true\n",
      "      MPX: intel memory protection extensions  = false\n",
      "      RDT-A: Intel RDT allocation              = false\n",
      "      AVX512F: AVX-512 foundation instructions = false\n",
      "      AVX512DQ: double & quadword instructions = false\n",
      "      RDSEED instruction                       = true\n",
      "      ADX instructions                         = true\n",
      "      SMAP: supervisor mode access prevention  = true\n",
      "      AVX512IFMA: fused multiply add           = false\n",
      "      PCOMMIT instruction                      = false\n",
      "      CLFLUSHOPT instruction                   = false\n",
      "      CLWB instruction                         = false\n",
      "      Intel processor trace                    = true\n",
      "      AVX512PF: prefetch instructions          = false\n",
      "      AVX512ER: exponent & reciprocal instrs   = false\n",
      "      AVX512CD: conflict detection instrs      = false\n",
      "      SHA instructions                         = false\n",
      "      AVX512BW: byte & word instructions       = false\n",
      "      AVX512VL: vector length                  = false\n",
      "      PREFETCHWT1                              = false\n",
      "      AVX512VBMI: vector byte manipulation     = false\n",
      "      UMIP: user-mode instruction prevention   = false\n",
      "      PKU protection keys for user-mode        = false\n",
      "      OSPKE CR4.PKE and RDPKRU/WRPKRU          = false\n",
      "      WAITPKG instructions                     = false\n",
      "      AVX512_VBMI2                             = false\n",
      "      CET_SS: CET shadow stack                 = false\n",
      "      GFNI: Galois Field New Instructions      = false\n",
      "      VAES instructions                        = false\n",
      "      VPCLMULQDQ instruction                   = false\n",
      "      AVX512_VNNI                              = false\n",
      "      AVX512_BITALG: bit count/shiffle         = false\n",
      "      AVX512: VPOPCNTDQ instruction            = false\n",
      "      5-level paging                           = false\n",
      "      BNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0)\n",
      "      RDPID: read processor D supported        = false\n",
      "      CLDEMOTE supports cache line demote      = false\n",
      "      MOVDIRI instruction                      = false\n",
      "      MOVDIR64B intruction                     = false\n",
      "      SGX_LC: SGX launch config supported      = false\n",
      "      AVX512_4VNNIW: neural network instrs     = false\n",
      "      AVX512_4FMAPS: multiply acc single prec  = false\n",
      "      fast short REP MOV                       = false\n",
      "      PCONFIG                                  = false\n",
      "      CET_IBT: CET indirect branch tracking    = false\n",
      "   Direct Cache Access Parameters (9):\n",
      "      PLATFORM_DCA_CAP MSR bits = 0\n",
      "   Architecture Performance Monitoring Features (0xa/eax):\n",
      "      version ID                               = 0x3 (3)\n",
      "      number of counters per logical processor = 0x4 (4)\n",
      "      bit width of counter                     = 0x30 (48)\n",
      "      length of EBX bit vector                 = 0x7 (7)\n",
      "   Architecture Performance Monitoring Features (0xa/ebx):\n",
      "      core cycle event not available           = false\n",
      "      instruction retired event not available  = false\n",
      "      reference cycles event not available     = false\n",
      "      last-level cache ref event not available = false\n",
      "      last-level cache miss event not avail    = false\n",
      "      branch inst retired event not available  = false\n",
      "      branch mispred retired event not avail   = false\n",
      "   Architecture Performance Monitoring Features (0xa/edx):\n",
      "      number of fixed counters    = 0x3 (3)\n",
      "      bit width of fixed counters = 0x30 (48)\n",
      "      anythread deprecation       = false\n",
      "   x2APIC features / processor topology (0xb):\n",
      "      --- level 0 (thread) ---\n",
      "      bits to shift APIC ID to get next = 0x1 (1)\n",
      "      logical processors at this level  = 0x2 (2)\n",
      "      level number                      = 0x0 (0)\n",
      "      level type                        = thread (1)\n",
      "      extended APIC ID                  = 1\n",
      "      --- level 1 (core) ---\n",
      "      bits to shift APIC ID to get next = 0x4 (4)\n",
      "      logical processors at this level  = 0x4 (4)\n",
      "      level number                      = 0x1 (1)\n",
      "      level type                        = core (2)\n",
      "      extended APIC ID                  = 1\n",
      "   XSAVE features (0xd/0):\n",
      "      XCR0 lower 32 bits valid bit field mask = 0x00000007\n",
      "      XCR0 upper 32 bits valid bit field mask = 0x00000000\n",
      "         XCR0 supported: x87 state            = true\n",
      "         XCR0 supported: SSE state            = true\n",
      "         XCR0 supported: AVX state            = true\n",
      "         XCR0 supported: MPX BNDREGS          = false\n",
      "         XCR0 supported: MPX BNDCSR           = false\n",
      "         XCR0 supported: AVX-512 opmask       = false\n",
      "         XCR0 supported: AVX-512 ZMM_Hi256    = false\n",
      "         XCR0 supported: AVX-512 Hi16_ZMM     = false\n",
      "         IA32_XSS supported: PT state         = false\n",
      "         XCR0 supported: PKRU state           = false\n",
      "         IA32_XSS supported: HDC state        = false\n",
      "      bytes required by fields in XCR0        = 0x00000340 (832)\n",
      "      bytes required by XSAVE/XRSTOR area     = 0x00000340 (832)\n",
      "   XSAVE features (0xd/1):\n",
      "      XSAVEOPT instruction                        = true\n",
      "      XSAVEC instruction                          = false\n",
      "      XGETBV instruction                          = false\n",
      "      XSAVES/XRSTORS instructions                 = false\n",
      "      SAVE area size in bytes                     = 0x00000000 (0)\n",
      "      IA32_XSS lower 32 bits valid bit field mask = 0x00000000\n",
      "      IA32_XSS upper 32 bits valid bit field mask = 0x00000000\n",
      "   AVX/YMM features (0xd/2):\n",
      "      AVX/YMM save state byte size             = 0x00000100 (256)\n",
      "      AVX/YMM save state byte offset           = 0x00000240 (576)\n",
      "      supported in IA32_XSS or XCR0            = XCR0 (user state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   Quality of Service Monitoring Resource Type (0xf/0):\n",
      "      Maximum range of RMID = 0\n",
      "      supports L3 cache QoS monitoring = false\n",
      "   Resource Director Technology allocation (0x10/0):\n",
      "      L3 cache allocation technology supported = false\n",
      "      L2 cache allocation technology supported = false\n",
      "      memory bandwidth allocation supported    = false\n",
      "   0x00000011 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Software Guard Extensions (SGX) capability (0x12/0):\n",
      "      SGX1 supported                         = false\n",
      "      SGX2 supported                         = false\n",
      "      SGX ENCLV E*VIRTCHILD, ESETCONTEXT     = false\n",
      "      SGX ENCLS ETRACKC, ERDINFO, ELDBC, ELDUC = false\n",
      "      MISCSELECT.EXINFO supported: #PF & #GP = false\n",
      "      MaxEnclaveSize_Not64 (log2)            = 0x0 (0)\n",
      "      MaxEnclaveSize_64 (log2)               = 0x0 (0)\n",
      "   0x00000013 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Intel Processor Trace (0x14):\n",
      "      IA32_RTIT_CR3_MATCH is accessible      = true\n",
      "      configurable PSB & cycle-accurate      = false\n",
      "      IP & TraceStop filtering; PT preserve  = false\n",
      "      MTC timing packet; suppress COFI-based = false\n",
      "      PTWRITE support                        = false\n",
      "      power event trace support              = false\n",
      "      ToPA output scheme support         = true\n",
      "      ToPA can hold many output entries  = false\n",
      "      single-range output scheme support = false\n",
      "      output to trace transport          = false\n",
      "      IP payloads have LIP values & CS   = false\n",
      "   extended feature flags (0x80000001/edx):\n",
      "      SYSCALL and SYSRET instructions        = true\n",
      "      execution disable                      = true\n",
      "      1-GB large page support                = true\n",
      "      RDTSCP                                 = true\n",
      "      64-bit extensions technology available = true\n",
      "   Intel feature flags (0x80000001/ecx):\n",
      "      LAHF/SAHF supported in 64-bit mode     = true\n",
      "      LZCNT advanced bit manipulation        = true\n",
      "      3DNow! PREFETCH/PREFETCHW instructions = true\n",
      "   brand = \"Intel(R) Core(TM) i7-5600U CPU @ 2.60GHz\"\n",
      "   L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 data cache information (0x80000005/ecx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L1 instruction cache information (0x80000005/edx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 unified cache information (0x80000006/ecx):\n",
      "      line size (bytes) = 0x40 (64)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 8-way (6)\n",
      "      size (KB)         = 0x100 (256)\n",
      "   L3 cache information (0x80000006/edx):\n",
      "      line size (bytes)     = 0x0 (0)\n",
      "      lines per tag         = 0x0 (0)\n",
      "      associativity         = L2 off (0)\n",
      "      size (in 512KB units) = 0x0 (0)\n",
      "   RAS Capability (0x80000007/ebx):\n",
      "      MCA overflow recovery support = false\n",
      "      SUCCOR support                = false\n",
      "      HWA: hardware assert support  = false\n",
      "      scalable MCA support          = false\n",
      "   Advanced Power Management Features (0x80000007/ecx):\n",
      "      CmpUnitPwrSampleTimeRatio = 0x0 (0)\n",
      "   Advanced Power Management Features (0x80000007/edx):\n",
      "      TS: temperature sensing diode           = false\n",
      "      FID: frequency ID control               = false\n",
      "      VID: voltage ID control                 = false\n",
      "      TTP: thermal trip                       = false\n",
      "      TM: thermal monitor                     = false\n",
      "      STC: software thermal control           = false\n",
      "      100 MHz multiplier control              = false\n",
      "      hardware P-State control                = false\n",
      "      TscInvariant                            = true\n",
      "      CPB: core performance boost             = false\n",
      "      read-only effective frequency interface = false\n",
      "      processor feedback interface            = false\n",
      "      APM power reporting                     = false\n",
      "      connected standby                       = false\n",
      "      RAPL: running average power limit       = false\n",
      "   Physical Address and Linear Address Size (0x80000008/eax):\n",
      "      maximum physical address bits         = 0x27 (39)\n",
      "      maximum linear (virtual) address bits = 0x30 (48)\n",
      "      maximum guest physical address bits   = 0x0 (0)\n",
      "   Extended Feature Extensions ID (0x80000008/ebx):\n",
      "      CLZERO instruction                 = false\n",
      "      instructions retired count support = false\n",
      "      always save/restore error pointers = false\n",
      "   Logical CPU cores (0x80000008/ecx):\n",
      "      number of CPU cores - 1 = 0x0 (0)\n",
      "      ApicIdCoreIdSize        = 0x0 (0)\n",
      "   (multi-processing synth): multi-core (c=2), hyper-threaded (t=2)\n",
      "   (multi-processing method): Intel leaf 0xb\n",
      "   (APIC widths synth): CORE_width=4 SMT_width=1\n",
      "   (APIC synth): PKG_ID=0 CORE_ID=0 SMT_ID=1\n",
      "   (synth) = Intel Core i3-5000 / i5-5000 / i7-5000 / Core M (Broadwell), 14nm\n",
      "CPU 2:\n",
      "   vendor_id = \"GenuineIntel\"\n",
      "   version information (1/eax):\n",
      "      processor type  = primary processor (0)\n",
      "      family          = Intel Pentium Pro/II/III/Celeron/Core/Core 2/Atom, AMD Athlon/Duron, Cyrix M2, VIA C3 (6)\n",
      "      model           = 0xd (13)\n",
      "      stepping id     = 0x4 (4)\n",
      "      extended family = 0x0 (0)\n",
      "      extended model  = 0x3 (3)\n",
      "      (simple synth)  = Intel Core i3-5000 / i5-5000 / i7-5000 / Core M / Celeron 3000 / Mobile Celeron 3000 (Broadwell), 14nm\n",
      "   miscellaneous (1/ebx):\n",
      "      process local APIC physical ID = 0x2 (2)\n",
      "      cpu count                      = 0x10 (16)\n",
      "      CLFLUSH line size              = 0x8 (8)\n",
      "      brand index                    = 0x0 (0)\n",
      "   brand id = 0x00 (0): unknown\n",
      "   feature information (1/edx):\n",
      "      x87 FPU on chip                        = true\n",
      "      VME: virtual-8086 mode enhancement     = true\n",
      "      DE: debugging extensions               = true\n",
      "      PSE: page size extensions              = true\n",
      "      TSC: time stamp counter                = true\n",
      "      RDMSR and WRMSR support                = true\n",
      "      PAE: physical address extensions       = true\n",
      "      MCE: machine check exception           = true\n",
      "      CMPXCHG8B inst.                        = true\n",
      "      APIC on chip                           = true\n",
      "      SYSENTER and SYSEXIT                   = true\n",
      "      MTRR: memory type range registers      = true\n",
      "      PTE global bit                         = true\n",
      "      MCA: machine check architecture        = true\n",
      "      CMOV: conditional move/compare instr   = true\n",
      "      PAT: page attribute table              = true\n",
      "      PSE-36: page size extension            = true\n",
      "      PSN: processor serial number           = false\n",
      "      CLFLUSH instruction                    = true\n",
      "      DS: debug store                        = true\n",
      "      ACPI: thermal monitor and clock ctrl   = true\n",
      "      MMX Technology                         = true\n",
      "      FXSAVE/FXRSTOR                         = true\n",
      "      SSE extensions                         = true\n",
      "      SSE2 extensions                        = true\n",
      "      SS: self snoop                         = true\n",
      "      hyper-threading / multi-core supported = true\n",
      "      TM: therm. monitor                     = true\n",
      "      IA64                                   = false\n",
      "      PBE: pending break event               = true\n",
      "   feature information (1/ecx):\n",
      "      PNI/SSE3: Prescott New Instructions     = true\n",
      "      PCLMULDQ instruction                    = true\n",
      "      DTES64: 64-bit debug store              = true\n",
      "      MONITOR/MWAIT                           = true\n",
      "      CPL-qualified debug store               = true\n",
      "      VMX: virtual machine extensions         = true\n",
      "      SMX: safer mode extensions              = true\n",
      "      Enhanced Intel SpeedStep Technology     = true\n",
      "      TM2: thermal monitor 2                  = true\n",
      "      SSSE3 extensions                        = true\n",
      "      context ID: adaptive or shared L1 data  = false\n",
      "      SDBG: IA32_DEBUG_INTERFACE              = true\n",
      "      FMA instruction                         = true\n",
      "      CMPXCHG16B instruction                  = true\n",
      "      xTPR disable                            = true\n",
      "      PDCM: perfmon and debug                 = true\n",
      "      PCID: process context identifiers       = true\n",
      "      DCA: direct cache access                = false\n",
      "      SSE4.1 extensions                       = true\n",
      "      SSE4.2 extensions                       = true\n",
      "      x2APIC: extended xAPIC support          = true\n",
      "      MOVBE instruction                       = true\n",
      "      POPCNT instruction                      = true\n",
      "      time stamp counter deadline             = true\n",
      "      AES instruction                         = true\n",
      "      XSAVE/XSTOR states                      = true\n",
      "      OS-enabled XSAVE/XSTOR                  = true\n",
      "      AVX: advanced vector extensions         = true\n",
      "      F16C half-precision convert instruction = true\n",
      "      RDRAND instruction                      = true\n",
      "      hypervisor guest status                 = false\n",
      "   cache and TLB information (2):\n",
      "      0x63: data TLB: 2M/4M pages, 4-way, 32 entries\n",
      "            data TLB: 1G pages, 4-way, 4 entries\n",
      "      0x03: data TLB: 4K pages, 4-way, 64 entries\n",
      "      0x76: instruction TLB: 2M/4M pages, fully, 8 entries\n",
      "      0xff: cache data is in CPUID leaf 4\n",
      "      0xb5: instruction TLB: 4K, 8-way, 64 entries\n",
      "      0xf0: 64 byte prefetching\n",
      "      0xc3: L2 TLB: 4K/2M pages, 6-way, 1536 entries\n",
      "   processor serial number: 0003-06D4-0000-0000-0000-0000\n",
      "   deterministic cache parameters (4):\n",
      "      --- cache 0 ---\n",
      "      cache type                           = data cache (1)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x3f (63)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 63\n",
      "      --- cache 1 ---\n",
      "      cache type                           = instruction cache (2)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x3f (63)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 63\n",
      "      --- cache 2 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x2 (2)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x1ff (511)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 511\n",
      "      --- cache 3 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x3 (3)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0xf (15)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0xf (15)\n",
      "      number of sets - 1                   = 0xfff (4095)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = true\n",
      "      complex cache indexing               = true\n",
      "      number of sets - 1 (s)               = 4095\n",
      "   MONITOR/MWAIT (5):\n",
      "      smallest monitor-line size (bytes)       = 0x40 (64)\n",
      "      largest monitor-line size (bytes)        = 0x40 (64)\n",
      "      enum of Monitor-MWAIT exts supported     = true\n",
      "      supports intrs as break-event for MWAIT  = true\n",
      "      number of C0 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C1 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C2 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C3 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C4 sub C-states using MWAIT    = 0x4 (4)\n",
      "      number of C5 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C6 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C7 sub C-states using MWAIT    = 0x1 (1)\n",
      "   Thermal and Power Management Features (6):\n",
      "      digital thermometer                     = true\n",
      "      Intel Turbo Boost Technology            = true\n",
      "      ARAT always running APIC timer          = true\n",
      "      PLN power limit notification            = true\n",
      "      ECMD extended clock modulation duty     = true\n",
      "      PTM package thermal management          = true\n",
      "      HWP base registers                      = false\n",
      "      HWP notification                        = false\n",
      "      HWP activity window                     = false\n",
      "      HWP energy performance preference       = false\n",
      "      HWP package level request               = false\n",
      "      HDC base registers                      = false\n",
      "      Intel Turbo Boost Max Technology 3.0    = false\n",
      "      HWP capabilities                        = false\n",
      "      HWP PECI override                       = false\n",
      "      flexible HWP                            = false\n",
      "      IA32_HWP_REQUEST MSR fast access mode   = false\n",
      "      ignoring idle logical processor HWP req = false\n",
      "      digital thermometer thresholds          = 0x2 (2)\n",
      "      hardware coordination feedback          = true\n",
      "      ACNT2 available                         = false\n",
      "      performance-energy bias capability      = true\n",
      "   extended feature flags (7):\n",
      "      FSGSBASE instructions                    = true\n",
      "      IA32_TSC_ADJUST MSR supported            = true\n",
      "      SGX: Software Guard Extensions supported = false\n",
      "      BMI1 instructions                        = true\n",
      "      HLE hardware lock elision                = true\n",
      "      AVX2: advanced vector extensions 2       = true\n",
      "      FDP_EXCPTN_ONLY                          = false\n",
      "      SMEP supervisor mode exec protection     = true\n",
      "      BMI2 instructions                        = true\n",
      "      enhanced REP MOVSB/STOSB                 = true\n",
      "      INVPCID instruction                      = true\n",
      "      RTM: restricted transactional memory     = true\n",
      "      RDT-M: Intel RDT monitoring              = false\n",
      "      deprecated FPU CS/DS                     = true\n",
      "      MPX: intel memory protection extensions  = false\n",
      "      RDT-A: Intel RDT allocation              = false\n",
      "      AVX512F: AVX-512 foundation instructions = false\n",
      "      AVX512DQ: double & quadword instructions = false\n",
      "      RDSEED instruction                       = true\n",
      "      ADX instructions                         = true\n",
      "      SMAP: supervisor mode access prevention  = true\n",
      "      AVX512IFMA: fused multiply add           = false\n",
      "      PCOMMIT instruction                      = false\n",
      "      CLFLUSHOPT instruction                   = false\n",
      "      CLWB instruction                         = false\n",
      "      Intel processor trace                    = true\n",
      "      AVX512PF: prefetch instructions          = false\n",
      "      AVX512ER: exponent & reciprocal instrs   = false\n",
      "      AVX512CD: conflict detection instrs      = false\n",
      "      SHA instructions                         = false\n",
      "      AVX512BW: byte & word instructions       = false\n",
      "      AVX512VL: vector length                  = false\n",
      "      PREFETCHWT1                              = false\n",
      "      AVX512VBMI: vector byte manipulation     = false\n",
      "      UMIP: user-mode instruction prevention   = false\n",
      "      PKU protection keys for user-mode        = false\n",
      "      OSPKE CR4.PKE and RDPKRU/WRPKRU          = false\n",
      "      WAITPKG instructions                     = false\n",
      "      AVX512_VBMI2                             = false\n",
      "      CET_SS: CET shadow stack                 = false\n",
      "      GFNI: Galois Field New Instructions      = false\n",
      "      VAES instructions                        = false\n",
      "      VPCLMULQDQ instruction                   = false\n",
      "      AVX512_VNNI                              = false\n",
      "      AVX512_BITALG: bit count/shiffle         = false\n",
      "      AVX512: VPOPCNTDQ instruction            = false\n",
      "      5-level paging                           = false\n",
      "      BNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0)\n",
      "      RDPID: read processor D supported        = false\n",
      "      CLDEMOTE supports cache line demote      = false\n",
      "      MOVDIRI instruction                      = false\n",
      "      MOVDIR64B intruction                     = false\n",
      "      SGX_LC: SGX launch config supported      = false\n",
      "      AVX512_4VNNIW: neural network instrs     = false\n",
      "      AVX512_4FMAPS: multiply acc single prec  = false\n",
      "      fast short REP MOV                       = false\n",
      "      PCONFIG                                  = false\n",
      "      CET_IBT: CET indirect branch tracking    = false\n",
      "   Direct Cache Access Parameters (9):\n",
      "      PLATFORM_DCA_CAP MSR bits = 0\n",
      "   Architecture Performance Monitoring Features (0xa/eax):\n",
      "      version ID                               = 0x3 (3)\n",
      "      number of counters per logical processor = 0x4 (4)\n",
      "      bit width of counter                     = 0x30 (48)\n",
      "      length of EBX bit vector                 = 0x7 (7)\n",
      "   Architecture Performance Monitoring Features (0xa/ebx):\n",
      "      core cycle event not available           = false\n",
      "      instruction retired event not available  = false\n",
      "      reference cycles event not available     = false\n",
      "      last-level cache ref event not available = false\n",
      "      last-level cache miss event not avail    = false\n",
      "      branch inst retired event not available  = false\n",
      "      branch mispred retired event not avail   = false\n",
      "   Architecture Performance Monitoring Features (0xa/edx):\n",
      "      number of fixed counters    = 0x3 (3)\n",
      "      bit width of fixed counters = 0x30 (48)\n",
      "      anythread deprecation       = false\n",
      "   x2APIC features / processor topology (0xb):\n",
      "      --- level 0 (thread) ---\n",
      "      bits to shift APIC ID to get next = 0x1 (1)\n",
      "      logical processors at this level  = 0x2 (2)\n",
      "      level number                      = 0x0 (0)\n",
      "      level type                        = thread (1)\n",
      "      extended APIC ID                  = 2\n",
      "      --- level 1 (core) ---\n",
      "      bits to shift APIC ID to get next = 0x4 (4)\n",
      "      logical processors at this level  = 0x4 (4)\n",
      "      level number                      = 0x1 (1)\n",
      "      level type                        = core (2)\n",
      "      extended APIC ID                  = 2\n",
      "   XSAVE features (0xd/0):\n",
      "      XCR0 lower 32 bits valid bit field mask = 0x00000007\n",
      "      XCR0 upper 32 bits valid bit field mask = 0x00000000\n",
      "         XCR0 supported: x87 state            = true\n",
      "         XCR0 supported: SSE state            = true\n",
      "         XCR0 supported: AVX state            = true\n",
      "         XCR0 supported: MPX BNDREGS          = false\n",
      "         XCR0 supported: MPX BNDCSR           = false\n",
      "         XCR0 supported: AVX-512 opmask       = false\n",
      "         XCR0 supported: AVX-512 ZMM_Hi256    = false\n",
      "         XCR0 supported: AVX-512 Hi16_ZMM     = false\n",
      "         IA32_XSS supported: PT state         = false\n",
      "         XCR0 supported: PKRU state           = false\n",
      "         IA32_XSS supported: HDC state        = false\n",
      "      bytes required by fields in XCR0        = 0x00000340 (832)\n",
      "      bytes required by XSAVE/XRSTOR area     = 0x00000340 (832)\n",
      "   XSAVE features (0xd/1):\n",
      "      XSAVEOPT instruction                        = true\n",
      "      XSAVEC instruction                          = false\n",
      "      XGETBV instruction                          = false\n",
      "      XSAVES/XRSTORS instructions                 = false\n",
      "      SAVE area size in bytes                     = 0x00000000 (0)\n",
      "      IA32_XSS lower 32 bits valid bit field mask = 0x00000000\n",
      "      IA32_XSS upper 32 bits valid bit field mask = 0x00000000\n",
      "   AVX/YMM features (0xd/2):\n",
      "      AVX/YMM save state byte size             = 0x00000100 (256)\n",
      "      AVX/YMM save state byte offset           = 0x00000240 (576)\n",
      "      supported in IA32_XSS or XCR0            = XCR0 (user state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   Quality of Service Monitoring Resource Type (0xf/0):\n",
      "      Maximum range of RMID = 0\n",
      "      supports L3 cache QoS monitoring = false\n",
      "   Resource Director Technology allocation (0x10/0):\n",
      "      L3 cache allocation technology supported = false\n",
      "      L2 cache allocation technology supported = false\n",
      "      memory bandwidth allocation supported    = false\n",
      "   0x00000011 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Software Guard Extensions (SGX) capability (0x12/0):\n",
      "      SGX1 supported                         = false\n",
      "      SGX2 supported                         = false\n",
      "      SGX ENCLV E*VIRTCHILD, ESETCONTEXT     = false\n",
      "      SGX ENCLS ETRACKC, ERDINFO, ELDBC, ELDUC = false\n",
      "      MISCSELECT.EXINFO supported: #PF & #GP = false\n",
      "      MaxEnclaveSize_Not64 (log2)            = 0x0 (0)\n",
      "      MaxEnclaveSize_64 (log2)               = 0x0 (0)\n",
      "   0x00000013 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Intel Processor Trace (0x14):\n",
      "      IA32_RTIT_CR3_MATCH is accessible      = true\n",
      "      configurable PSB & cycle-accurate      = false\n",
      "      IP & TraceStop filtering; PT preserve  = false\n",
      "      MTC timing packet; suppress COFI-based = false\n",
      "      PTWRITE support                        = false\n",
      "      power event trace support              = false\n",
      "      ToPA output scheme support         = true\n",
      "      ToPA can hold many output entries  = false\n",
      "      single-range output scheme support = false\n",
      "      output to trace transport          = false\n",
      "      IP payloads have LIP values & CS   = false\n",
      "   extended feature flags (0x80000001/edx):\n",
      "      SYSCALL and SYSRET instructions        = true\n",
      "      execution disable                      = true\n",
      "      1-GB large page support                = true\n",
      "      RDTSCP                                 = true\n",
      "      64-bit extensions technology available = true\n",
      "   Intel feature flags (0x80000001/ecx):\n",
      "      LAHF/SAHF supported in 64-bit mode     = true\n",
      "      LZCNT advanced bit manipulation        = true\n",
      "      3DNow! PREFETCH/PREFETCHW instructions = true\n",
      "   brand = \"Intel(R) Core(TM) i7-5600U CPU @ 2.60GHz\"\n",
      "   L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 data cache information (0x80000005/ecx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L1 instruction cache information (0x80000005/edx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 unified cache information (0x80000006/ecx):\n",
      "      line size (bytes) = 0x40 (64)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 8-way (6)\n",
      "      size (KB)         = 0x100 (256)\n",
      "   L3 cache information (0x80000006/edx):\n",
      "      line size (bytes)     = 0x0 (0)\n",
      "      lines per tag         = 0x0 (0)\n",
      "      associativity         = L2 off (0)\n",
      "      size (in 512KB units) = 0x0 (0)\n",
      "   RAS Capability (0x80000007/ebx):\n",
      "      MCA overflow recovery support = false\n",
      "      SUCCOR support                = false\n",
      "      HWA: hardware assert support  = false\n",
      "      scalable MCA support          = false\n",
      "   Advanced Power Management Features (0x80000007/ecx):\n",
      "      CmpUnitPwrSampleTimeRatio = 0x0 (0)\n",
      "   Advanced Power Management Features (0x80000007/edx):\n",
      "      TS: temperature sensing diode           = false\n",
      "      FID: frequency ID control               = false\n",
      "      VID: voltage ID control                 = false\n",
      "      TTP: thermal trip                       = false\n",
      "      TM: thermal monitor                     = false\n",
      "      STC: software thermal control           = false\n",
      "      100 MHz multiplier control              = false\n",
      "      hardware P-State control                = false\n",
      "      TscInvariant                            = true\n",
      "      CPB: core performance boost             = false\n",
      "      read-only effective frequency interface = false\n",
      "      processor feedback interface            = false\n",
      "      APM power reporting                     = false\n",
      "      connected standby                       = false\n",
      "      RAPL: running average power limit       = false\n",
      "   Physical Address and Linear Address Size (0x80000008/eax):\n",
      "      maximum physical address bits         = 0x27 (39)\n",
      "      maximum linear (virtual) address bits = 0x30 (48)\n",
      "      maximum guest physical address bits   = 0x0 (0)\n",
      "   Extended Feature Extensions ID (0x80000008/ebx):\n",
      "      CLZERO instruction                 = false\n",
      "      instructions retired count support = false\n",
      "      always save/restore error pointers = false\n",
      "   Logical CPU cores (0x80000008/ecx):\n",
      "      number of CPU cores - 1 = 0x0 (0)\n",
      "      ApicIdCoreIdSize        = 0x0 (0)\n",
      "   (multi-processing synth): multi-core (c=2), hyper-threaded (t=2)\n",
      "   (multi-processing method): Intel leaf 0xb\n",
      "   (APIC widths synth): CORE_width=4 SMT_width=1\n",
      "   (APIC synth): PKG_ID=0 CORE_ID=1 SMT_ID=0\n",
      "   (synth) = Intel Core i3-5000 / i5-5000 / i7-5000 / Core M (Broadwell), 14nm\n",
      "CPU 3:\n",
      "   vendor_id = \"GenuineIntel\"\n",
      "   version information (1/eax):\n",
      "      processor type  = primary processor (0)\n",
      "      family          = Intel Pentium Pro/II/III/Celeron/Core/Core 2/Atom, AMD Athlon/Duron, Cyrix M2, VIA C3 (6)\n",
      "      model           = 0xd (13)\n",
      "      stepping id     = 0x4 (4)\n",
      "      extended family = 0x0 (0)\n",
      "      extended model  = 0x3 (3)\n",
      "      (simple synth)  = Intel Core i3-5000 / i5-5000 / i7-5000 / Core M / Celeron 3000 / Mobile Celeron 3000 (Broadwell), 14nm\n",
      "   miscellaneous (1/ebx):\n",
      "      process local APIC physical ID = 0x3 (3)\n",
      "      cpu count                      = 0x10 (16)\n",
      "      CLFLUSH line size              = 0x8 (8)\n",
      "      brand index                    = 0x0 (0)\n",
      "   brand id = 0x00 (0): unknown\n",
      "   feature information (1/edx):\n",
      "      x87 FPU on chip                        = true\n",
      "      VME: virtual-8086 mode enhancement     = true\n",
      "      DE: debugging extensions               = true\n",
      "      PSE: page size extensions              = true\n",
      "      TSC: time stamp counter                = true\n",
      "      RDMSR and WRMSR support                = true\n",
      "      PAE: physical address extensions       = true\n",
      "      MCE: machine check exception           = true\n",
      "      CMPXCHG8B inst.                        = true\n",
      "      APIC on chip                           = true\n",
      "      SYSENTER and SYSEXIT                   = true\n",
      "      MTRR: memory type range registers      = true\n",
      "      PTE global bit                         = true\n",
      "      MCA: machine check architecture        = true\n",
      "      CMOV: conditional move/compare instr   = true\n",
      "      PAT: page attribute table              = true\n",
      "      PSE-36: page size extension            = true\n",
      "      PSN: processor serial number           = false\n",
      "      CLFLUSH instruction                    = true\n",
      "      DS: debug store                        = true\n",
      "      ACPI: thermal monitor and clock ctrl   = true\n",
      "      MMX Technology                         = true\n",
      "      FXSAVE/FXRSTOR                         = true\n",
      "      SSE extensions                         = true\n",
      "      SSE2 extensions                        = true\n",
      "      SS: self snoop                         = true\n",
      "      hyper-threading / multi-core supported = true\n",
      "      TM: therm. monitor                     = true\n",
      "      IA64                                   = false\n",
      "      PBE: pending break event               = true\n",
      "   feature information (1/ecx):\n",
      "      PNI/SSE3: Prescott New Instructions     = true\n",
      "      PCLMULDQ instruction                    = true\n",
      "      DTES64: 64-bit debug store              = true\n",
      "      MONITOR/MWAIT                           = true\n",
      "      CPL-qualified debug store               = true\n",
      "      VMX: virtual machine extensions         = true\n",
      "      SMX: safer mode extensions              = true\n",
      "      Enhanced Intel SpeedStep Technology     = true\n",
      "      TM2: thermal monitor 2                  = true\n",
      "      SSSE3 extensions                        = true\n",
      "      context ID: adaptive or shared L1 data  = false\n",
      "      SDBG: IA32_DEBUG_INTERFACE              = true\n",
      "      FMA instruction                         = true\n",
      "      CMPXCHG16B instruction                  = true\n",
      "      xTPR disable                            = true\n",
      "      PDCM: perfmon and debug                 = true\n",
      "      PCID: process context identifiers       = true\n",
      "      DCA: direct cache access                = false\n",
      "      SSE4.1 extensions                       = true\n",
      "      SSE4.2 extensions                       = true\n",
      "      x2APIC: extended xAPIC support          = true\n",
      "      MOVBE instruction                       = true\n",
      "      POPCNT instruction                      = true\n",
      "      time stamp counter deadline             = true\n",
      "      AES instruction                         = true\n",
      "      XSAVE/XSTOR states                      = true\n",
      "      OS-enabled XSAVE/XSTOR                  = true\n",
      "      AVX: advanced vector extensions         = true\n",
      "      F16C half-precision convert instruction = true\n",
      "      RDRAND instruction                      = true\n",
      "      hypervisor guest status                 = false\n",
      "   cache and TLB information (2):\n",
      "      0x63: data TLB: 2M/4M pages, 4-way, 32 entries\n",
      "            data TLB: 1G pages, 4-way, 4 entries\n",
      "      0x03: data TLB: 4K pages, 4-way, 64 entries\n",
      "      0x76: instruction TLB: 2M/4M pages, fully, 8 entries\n",
      "      0xff: cache data is in CPUID leaf 4\n",
      "      0xb5: instruction TLB: 4K, 8-way, 64 entries\n",
      "      0xf0: 64 byte prefetching\n",
      "      0xc3: L2 TLB: 4K/2M pages, 6-way, 1536 entries\n",
      "   processor serial number: 0003-06D4-0000-0000-0000-0000\n",
      "   deterministic cache parameters (4):\n",
      "      --- cache 0 ---\n",
      "      cache type                           = data cache (1)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x3f (63)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 63\n",
      "      --- cache 1 ---\n",
      "      cache type                           = instruction cache (2)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x3f (63)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 63\n",
      "      --- cache 2 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x2 (2)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0x7 (7)\n",
      "      number of sets - 1                   = 0x1ff (511)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets - 1 (s)               = 511\n",
      "      --- cache 3 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x3 (3)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0xf (15)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x3f (63)\n",
      "      physical line partitions             = 0x0 (0)\n",
      "      ways of associativity                = 0xf (15)\n",
      "      number of sets - 1                   = 0xfff (4095)\n",
      "      WBINVD/INVD behavior on lower caches = false\n",
      "      inclusive to lower caches            = true\n",
      "      complex cache indexing               = true\n",
      "      number of sets - 1 (s)               = 4095\n",
      "   MONITOR/MWAIT (5):\n",
      "      smallest monitor-line size (bytes)       = 0x40 (64)\n",
      "      largest monitor-line size (bytes)        = 0x40 (64)\n",
      "      enum of Monitor-MWAIT exts supported     = true\n",
      "      supports intrs as break-event for MWAIT  = true\n",
      "      number of C0 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C1 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C2 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C3 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C4 sub C-states using MWAIT    = 0x4 (4)\n",
      "      number of C5 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C6 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C7 sub C-states using MWAIT    = 0x1 (1)\n",
      "   Thermal and Power Management Features (6):\n",
      "      digital thermometer                     = true\n",
      "      Intel Turbo Boost Technology            = true\n",
      "      ARAT always running APIC timer          = true\n",
      "      PLN power limit notification            = true\n",
      "      ECMD extended clock modulation duty     = true\n",
      "      PTM package thermal management          = true\n",
      "      HWP base registers                      = false\n",
      "      HWP notification                        = false\n",
      "      HWP activity window                     = false\n",
      "      HWP energy performance preference       = false\n",
      "      HWP package level request               = false\n",
      "      HDC base registers                      = false\n",
      "      Intel Turbo Boost Max Technology 3.0    = false\n",
      "      HWP capabilities                        = false\n",
      "      HWP PECI override                       = false\n",
      "      flexible HWP                            = false\n",
      "      IA32_HWP_REQUEST MSR fast access mode   = false\n",
      "      ignoring idle logical processor HWP req = false\n",
      "      digital thermometer thresholds          = 0x2 (2)\n",
      "      hardware coordination feedback          = true\n",
      "      ACNT2 available                         = false\n",
      "      performance-energy bias capability      = true\n",
      "   extended feature flags (7):\n",
      "      FSGSBASE instructions                    = true\n",
      "      IA32_TSC_ADJUST MSR supported            = true\n",
      "      SGX: Software Guard Extensions supported = false\n",
      "      BMI1 instructions                        = true\n",
      "      HLE hardware lock elision                = true\n",
      "      AVX2: advanced vector extensions 2       = true\n",
      "      FDP_EXCPTN_ONLY                          = false\n",
      "      SMEP supervisor mode exec protection     = true\n",
      "      BMI2 instructions                        = true\n",
      "      enhanced REP MOVSB/STOSB                 = true\n",
      "      INVPCID instruction                      = true\n",
      "      RTM: restricted transactional memory     = true\n",
      "      RDT-M: Intel RDT monitoring              = false\n",
      "      deprecated FPU CS/DS                     = true\n",
      "      MPX: intel memory protection extensions  = false\n",
      "      RDT-A: Intel RDT allocation              = false\n",
      "      AVX512F: AVX-512 foundation instructions = false\n",
      "      AVX512DQ: double & quadword instructions = false\n",
      "      RDSEED instruction                       = true\n",
      "      ADX instructions                         = true\n",
      "      SMAP: supervisor mode access prevention  = true\n",
      "      AVX512IFMA: fused multiply add           = false\n",
      "      PCOMMIT instruction                      = false\n",
      "      CLFLUSHOPT instruction                   = false\n",
      "      CLWB instruction                         = false\n",
      "      Intel processor trace                    = true\n",
      "      AVX512PF: prefetch instructions          = false\n",
      "      AVX512ER: exponent & reciprocal instrs   = false\n",
      "      AVX512CD: conflict detection instrs      = false\n",
      "      SHA instructions                         = false\n",
      "      AVX512BW: byte & word instructions       = false\n",
      "      AVX512VL: vector length                  = false\n",
      "      PREFETCHWT1                              = false\n",
      "      AVX512VBMI: vector byte manipulation     = false\n",
      "      UMIP: user-mode instruction prevention   = false\n",
      "      PKU protection keys for user-mode        = false\n",
      "      OSPKE CR4.PKE and RDPKRU/WRPKRU          = false\n",
      "      WAITPKG instructions                     = false\n",
      "      AVX512_VBMI2                             = false\n",
      "      CET_SS: CET shadow stack                 = false\n",
      "      GFNI: Galois Field New Instructions      = false\n",
      "      VAES instructions                        = false\n",
      "      VPCLMULQDQ instruction                   = false\n",
      "      AVX512_VNNI                              = false\n",
      "      AVX512_BITALG: bit count/shiffle         = false\n",
      "      AVX512: VPOPCNTDQ instruction            = false\n",
      "      5-level paging                           = false\n",
      "      BNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0)\n",
      "      RDPID: read processor D supported        = false\n",
      "      CLDEMOTE supports cache line demote      = false\n",
      "      MOVDIRI instruction                      = false\n",
      "      MOVDIR64B intruction                     = false\n",
      "      SGX_LC: SGX launch config supported      = false\n",
      "      AVX512_4VNNIW: neural network instrs     = false\n",
      "      AVX512_4FMAPS: multiply acc single prec  = false\n",
      "      fast short REP MOV                       = false\n",
      "      PCONFIG                                  = false\n",
      "      CET_IBT: CET indirect branch tracking    = false\n",
      "   Direct Cache Access Parameters (9):\n",
      "      PLATFORM_DCA_CAP MSR bits = 0\n",
      "   Architecture Performance Monitoring Features (0xa/eax):\n",
      "      version ID                               = 0x3 (3)\n",
      "      number of counters per logical processor = 0x4 (4)\n",
      "      bit width of counter                     = 0x30 (48)\n",
      "      length of EBX bit vector                 = 0x7 (7)\n",
      "   Architecture Performance Monitoring Features (0xa/ebx):\n",
      "      core cycle event not available           = false\n",
      "      instruction retired event not available  = false\n",
      "      reference cycles event not available     = false\n",
      "      last-level cache ref event not available = false\n",
      "      last-level cache miss event not avail    = false\n",
      "      branch inst retired event not available  = false\n",
      "      branch mispred retired event not avail   = false\n",
      "   Architecture Performance Monitoring Features (0xa/edx):\n",
      "      number of fixed counters    = 0x3 (3)\n",
      "      bit width of fixed counters = 0x30 (48)\n",
      "      anythread deprecation       = false\n",
      "   x2APIC features / processor topology (0xb):\n",
      "      --- level 0 (thread) ---\n",
      "      bits to shift APIC ID to get next = 0x1 (1)\n",
      "      logical processors at this level  = 0x2 (2)\n",
      "      level number                      = 0x0 (0)\n",
      "      level type                        = thread (1)\n",
      "      extended APIC ID                  = 3\n",
      "      --- level 1 (core) ---\n",
      "      bits to shift APIC ID to get next = 0x4 (4)\n",
      "      logical processors at this level  = 0x4 (4)\n",
      "      level number                      = 0x1 (1)\n",
      "      level type                        = core (2)\n",
      "      extended APIC ID                  = 3\n",
      "   XSAVE features (0xd/0):\n",
      "      XCR0 lower 32 bits valid bit field mask = 0x00000007\n",
      "      XCR0 upper 32 bits valid bit field mask = 0x00000000\n",
      "         XCR0 supported: x87 state            = true\n",
      "         XCR0 supported: SSE state            = true\n",
      "         XCR0 supported: AVX state            = true\n",
      "         XCR0 supported: MPX BNDREGS          = false\n",
      "         XCR0 supported: MPX BNDCSR           = false\n",
      "         XCR0 supported: AVX-512 opmask       = false\n",
      "         XCR0 supported: AVX-512 ZMM_Hi256    = false\n",
      "         XCR0 supported: AVX-512 Hi16_ZMM     = false\n",
      "         IA32_XSS supported: PT state         = false\n",
      "         XCR0 supported: PKRU state           = false\n",
      "         IA32_XSS supported: HDC state        = false\n",
      "      bytes required by fields in XCR0        = 0x00000340 (832)\n",
      "      bytes required by XSAVE/XRSTOR area     = 0x00000340 (832)\n",
      "   XSAVE features (0xd/1):\n",
      "      XSAVEOPT instruction                        = true\n",
      "      XSAVEC instruction                          = false\n",
      "      XGETBV instruction                          = false\n",
      "      XSAVES/XRSTORS instructions                 = false\n",
      "      SAVE area size in bytes                     = 0x00000000 (0)\n",
      "      IA32_XSS lower 32 bits valid bit field mask = 0x00000000\n",
      "      IA32_XSS upper 32 bits valid bit field mask = 0x00000000\n",
      "   AVX/YMM features (0xd/2):\n",
      "      AVX/YMM save state byte size             = 0x00000100 (256)\n",
      "      AVX/YMM save state byte offset           = 0x00000240 (576)\n",
      "      supported in IA32_XSS or XCR0            = XCR0 (user state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   Quality of Service Monitoring Resource Type (0xf/0):\n",
      "      Maximum range of RMID = 0\n",
      "      supports L3 cache QoS monitoring = false\n",
      "   Resource Director Technology allocation (0x10/0):\n",
      "      L3 cache allocation technology supported = false\n",
      "      L2 cache allocation technology supported = false\n",
      "      memory bandwidth allocation supported    = false\n",
      "   0x00000011 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Software Guard Extensions (SGX) capability (0x12/0):\n",
      "      SGX1 supported                         = false\n",
      "      SGX2 supported                         = false\n",
      "      SGX ENCLV E*VIRTCHILD, ESETCONTEXT     = false\n",
      "      SGX ENCLS ETRACKC, ERDINFO, ELDBC, ELDUC = false\n",
      "      MISCSELECT.EXINFO supported: #PF & #GP = false\n",
      "      MaxEnclaveSize_Not64 (log2)            = 0x0 (0)\n",
      "      MaxEnclaveSize_64 (log2)               = 0x0 (0)\n",
      "   0x00000013 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Intel Processor Trace (0x14):\n",
      "      IA32_RTIT_CR3_MATCH is accessible      = true\n",
      "      configurable PSB & cycle-accurate      = false\n",
      "      IP & TraceStop filtering; PT preserve  = false\n",
      "      MTC timing packet; suppress COFI-based = false\n",
      "      PTWRITE support                        = false\n",
      "      power event trace support              = false\n",
      "      ToPA output scheme support         = true\n",
      "      ToPA can hold many output entries  = false\n",
      "      single-range output scheme support = false\n",
      "      output to trace transport          = false\n",
      "      IP payloads have LIP values & CS   = false\n",
      "   extended feature flags (0x80000001/edx):\n",
      "      SYSCALL and SYSRET instructions        = true\n",
      "      execution disable                      = true\n",
      "      1-GB large page support                = true\n",
      "      RDTSCP                                 = true\n",
      "      64-bit extensions technology available = true\n",
      "   Intel feature flags (0x80000001/ecx):\n",
      "      LAHF/SAHF supported in 64-bit mode     = true\n",
      "      LZCNT advanced bit manipulation        = true\n",
      "      3DNow! PREFETCH/PREFETCHW instructions = true\n",
      "   brand = \"Intel(R) Core(TM) i7-5600U CPU @ 2.60GHz\"\n",
      "   L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 data cache information (0x80000005/ecx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L1 instruction cache information (0x80000005/edx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 unified cache information (0x80000006/ecx):\n",
      "      line size (bytes) = 0x40 (64)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 8-way (6)\n",
      "      size (KB)         = 0x100 (256)\n",
      "   L3 cache information (0x80000006/edx):\n",
      "      line size (bytes)     = 0x0 (0)\n",
      "      lines per tag         = 0x0 (0)\n",
      "      associativity         = L2 off (0)\n",
      "      size (in 512KB units) = 0x0 (0)\n",
      "   RAS Capability (0x80000007/ebx):\n",
      "      MCA overflow recovery support = false\n",
      "      SUCCOR support                = false\n",
      "      HWA: hardware assert support  = false\n",
      "      scalable MCA support          = false\n",
      "   Advanced Power Management Features (0x80000007/ecx):\n",
      "      CmpUnitPwrSampleTimeRatio = 0x0 (0)\n",
      "   Advanced Power Management Features (0x80000007/edx):\n",
      "      TS: temperature sensing diode           = false\n",
      "      FID: frequency ID control               = false\n",
      "      VID: voltage ID control                 = false\n",
      "      TTP: thermal trip                       = false\n",
      "      TM: thermal monitor                     = false\n",
      "      STC: software thermal control           = false\n",
      "      100 MHz multiplier control              = false\n",
      "      hardware P-State control                = false\n",
      "      TscInvariant                            = true\n",
      "      CPB: core performance boost             = false\n",
      "      read-only effective frequency interface = false\n",
      "      processor feedback interface            = false\n",
      "      APM power reporting                     = false\n",
      "      connected standby                       = false\n",
      "      RAPL: running average power limit       = false\n",
      "   Physical Address and Linear Address Size (0x80000008/eax):\n",
      "      maximum physical address bits         = 0x27 (39)\n",
      "      maximum linear (virtual) address bits = 0x30 (48)\n",
      "      maximum guest physical address bits   = 0x0 (0)\n",
      "   Extended Feature Extensions ID (0x80000008/ebx):\n",
      "      CLZERO instruction                 = false\n",
      "      instructions retired count support = false\n",
      "      always save/restore error pointers = false\n",
      "   Logical CPU cores (0x80000008/ecx):\n",
      "      number of CPU cores - 1 = 0x0 (0)\n",
      "      ApicIdCoreIdSize        = 0x0 (0)\n",
      "   (multi-processing synth): multi-core (c=2), hyper-threaded (t=2)\n",
      "   (multi-processing method): Intel leaf 0xb\n",
      "   (APIC widths synth): CORE_width=4 SMT_width=1\n",
      "   (APIC synth): PKG_ID=0 CORE_ID=1 SMT_ID=1\n",
      "   (synth) = Intel Core i3-5000 / i5-5000 / i7-5000 / Core M (Broadwell), 14nm\n"
     ]
    }
   ],
   "source": [
    "!cpuid"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
