INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.ip_user_files/bd/uart/ip/uart_Debounce_Switch_0_0/sim/uart_Debounce_Switch_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_Debounce_Switch_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.ip_user_files/bd/uart/ip/uart_uart_top_0_0/sim/uart_uart_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_uart_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.ip_user_files/bd/uart/sim/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/new/Debounce_Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce_Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/hdl/uart_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.srcs/sim_1/new/uart_top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.srcs/sim_1/new/uart_rx_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/UART/UART.srcs/sim_1/new/uart_tx_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_TB
