# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:02 on Oct 13,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# ** Error: ./mux2_1.sv(5): (vlog-2730) Undefined variable: 'io'.
# ** Error: ./mux2_1.sv(1): Identifier must be declared with a port mode: io.
# -- Compiling module mux2_1_testbench
# End time: 11:43:03 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux2_1.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Oct 13,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# ** Error: ./mux2_1.sv(5): (vlog-2730) Undefined variable: 'io'.
# ** Error: ./mux2_1.sv(1): (vlog-2730) Undefined variable: 'i0s'.
# ** Error: ./mux2_1.sv(1): Identifier must be declared with a port mode: i0s.
# -- Compiling module mux2_1_testbench
# End time: 11:43:19 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux2_1.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:35 on Oct 13,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# ** Error: ./mux2_1.sv(5): (vlog-2730) Undefined variable: 'io'.
# -- Compiling module mux2_1_testbench
# End time: 11:43:35 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux2_1.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:53 on Oct 13,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:43:53 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 11:44:01 on Oct 13,2021
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux4_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:48 on Oct 13,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# ** Error: ./mux4_1.sv(1): (vlog-2730) Undefined variable: 'isel0'.
# ** Error: ./mux4_1.sv(1): Identifier must be declared with a port mode: isel0.
# ** Error: ./mux4_1.sv(1): (vlog-2730) Undefined variable: 'isel11'.
# ** Error: ./mux4_1.sv(1): Identifier must be declared with a port mode: isel11.
# -- Compiling module mux4_1_testbench
# ** Error: ./mux4_1.sv(16): (vlog-2730) Undefined variable: 'isel0'.
# ** Error: ./mux4_1.sv(16): (vlog-2730) Undefined variable: 'isel11'.
# End time: 12:14:48 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux4_1.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux4_1.sv""
do mux4_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:02 on Oct 13,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# ** Error: ./mux4_1.sv(16): (vlog-2730) Undefined variable: 'isel0'.
# ** Error: ./mux4_1.sv(16): (vlog-2730) Undefined variable: 'isel11'.
# End time: 12:16:02 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux4_1.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux4_1.sv""
do mux4_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Oct 13,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:16:31 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:16:32 on Oct 13,2021, Elapsed time: 0:32:31
# Errors: 14, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_testbench 
# Start time: 12:16:32 on Oct 13,2021
# Loading sv_std.std
# Loading work.mux4_1_testbench
# Loading work.mux4_1
# Loading work.mux2_1
# ** Error: Cannot open macro file: mux4_1_wave.do
# Error in macro ./mux4_1.do line 17
# Cannot open macro file: mux4_1_wave.do
#     while executing
# "do mux4_1_wave.do"
add wave -position end  sim:/mux4_1_testbench/i
add wave -position end  sim:/mux4_1_testbench/i00
add wave -position end  sim:/mux4_1_testbench/i01
add wave -position end  sim:/mux4_1_testbench/i10
add wave -position end  sim:/mux4_1_testbench/i11
add wave -position end  sim:/mux4_1_testbench/out
add wave -position end  sim:/mux4_1_testbench/sel0
add wave -position end  sim:/mux4_1_testbench/sel1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/mux4_1_wave.do
do mux4_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:49 on Oct 13,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:18:49 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:18:50 on Oct 13,2021, Elapsed time: 0:02:18
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_testbench 
# Start time: 12:18:50 on Oct 13,2021
# Loading sv_std.std
# Loading work.mux4_1_testbench
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/mux4_1_wave.do
do mux4_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:09 on Oct 13,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:20:09 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:20:10 on Oct 13,2021, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_testbench 
# Start time: 12:20:10 on Oct 13,2021
# Loading sv_std.std
# Loading work.mux4_1_testbench
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 12:24:29 on Oct 13,2021, Elapsed time: 0:04:19
# Errors: 0, Warnings: 0
