Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 12 19:45:10 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_receiver_wrapper_timing_summary_routed.rpt -rpx zybo_receiver_wrapper_timing_summary_routed.rpx
| Design       : zybo_receiver_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 170 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.620        0.000                      0                22631        0.024        0.000                      0                22631       -0.455       -6.404                      15                  8827  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_receiver_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clk_out2_zybo_receiver_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_zybo_receiver_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
hdmi_clk_p                              {0.000 3.030}        6.060           165.017         
  CLKFBIN                               {0.000 3.030}        6.060           165.017         
  DVI_ClkGenerator_n_4                  {0.000 0.606}        1.212           825.083         
    PixelClk_int                        {0.000 2.424}        6.060           165.017         
sys_clk_pin                             {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_receiver_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clk_out2_zybo_receiver_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_zybo_receiver_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_zybo_receiver_clk_wiz_0_0          1.671        0.000                      0                  248        0.122        0.000                      0                  248        0.264        0.000                       0                   103  
  clk_out2_zybo_receiver_clk_wiz_0_0         32.359        0.000                      0                  164        0.131        0.000                      0                  164       19.500        0.000                       0                    72  
  clkfbout_zybo_receiver_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                                    0.620        0.000                      0                20555        0.024        0.000                      0                20555        3.750        0.000                       0                  8156  
hdmi_clk_p                                                                                                                                                                                1.530        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                 4.811        0.000                       0                     2  
  DVI_ClkGenerator_n_4                                                                                                                                                                   -0.455       -6.404                      15                    15  
    PixelClk_int                              1.217        0.000                      0                 1214        0.049        0.000                      0                 1214        1.174        0.000                       0                   474  
sys_clk_pin                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_zybo_receiver_clk_wiz_0_0_1        1.671        0.000                      0                  248        0.122        0.000                      0                  248        0.264        0.000                       0                   103  
  clk_out2_zybo_receiver_clk_wiz_0_0_1       32.361        0.000                      0                  164        0.131        0.000                      0                  164       19.500        0.000                       0                    72  
  clkfbout_zybo_receiver_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0          1.671        0.000                      0                  248        0.057        0.000                      0                  248  
clk_out2_zybo_receiver_clk_wiz_0_0_1  clk_out2_zybo_receiver_clk_wiz_0_0         32.359        0.000                      0                  164        0.041        0.000                      0                  164  
clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0_1        1.671        0.000                      0                  248        0.057        0.000                      0                  248  
clk_out2_zybo_receiver_clk_wiz_0_0    clk_out2_zybo_receiver_clk_wiz_0_0_1       32.359        0.000                      0                  164        0.041        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     PixelClk_int                          PixelClk_int                                3.174        0.000                      0                    3        0.530        0.000                      0                    3  
**async_default**                     clk_fpga_0                            clk_fpga_0                                  1.001        0.000                      0                  444        0.203        0.000                      0                  444  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0          3.279        0.000                      0                    3        0.463        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0          3.279        0.000                      0                    3        0.398        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0_1        3.279        0.000                      0                    3        0.398        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0_1        3.280        0.000                      0                    3        0.463        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.354%)  route 2.255ns (74.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -1.616 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=2, routed)           0.993    -0.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][21]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    -0.499 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.646     0.147    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.124     0.271 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.616     0.888    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.555     3.205    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.365     2.839    
                         clock uncertainty           -0.065     2.774    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169     2.605    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.605    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.354%)  route 2.255ns (74.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -1.616 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=2, routed)           0.993    -0.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][21]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    -0.499 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.646     0.147    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.124     0.271 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.616     0.888    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.555     3.205    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.365     2.839    
                         clock uncertainty           -0.065     2.774    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169     2.605    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.605    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.582    -0.427    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.191    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.427    
    SLICE_X37Y86         FDPE (Hold_fdpe_C_D)         0.075    -0.352    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.075    -0.358    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y96         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y95         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.269 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.373    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.374    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.578    -0.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.311    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.221    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.122 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.122    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.092    -0.341    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.558    -0.451    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y92         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.244    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][9]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.199 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_4/O
                         net (fo=2, routed)           0.067    -0.132    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.087 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out
    SLICE_X32Y92         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.827    -0.215    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X32Y92         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.223    -0.438    
    SLICE_X32Y92         FDCE (Hold_fdce_C_D)         0.120    -0.318    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.212%)  route 0.178ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.178    -0.114    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060    -0.358    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X32Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.359ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 0.952ns (13.403%)  route 6.151ns (86.597%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.754 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           1.249    -0.505    zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124    -0.381 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6/O
                         net (fo=2, routed)           0.632     0.251    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     0.375 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.557     1.932    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.772     3.829    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.124     3.953 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.940     4.893    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.537    38.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.090    37.695    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.252    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.252    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 32.359    

Slack (MET) :             32.603ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.952ns (13.874%)  route 5.910ns (86.126%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 38.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.754 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           1.249    -0.505    zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124    -0.381 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6/O
                         net (fo=2, routed)           0.632     0.251    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     0.375 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.557     1.932    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.535     3.591    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.715 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.937     4.652    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.540    38.190    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.788    
                         clock uncertainty           -0.090    37.698    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.255    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 32.603    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/Q
                         net (fo=1, routed)           0.065    -0.251    zybo_receiver_i/o_buf_controller/inst/hsync_next
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
                         clock pessimism             -0.232    -0.457    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.075    -0.382    zybo_receiver_i/o_buf_controller/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.105%)  route 0.303ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=3, routed)           0.303     0.013    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.741%)  route 0.167ns (47.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.149    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.104 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.104    zybo_receiver_i/o_buf_controller/inst/hsync_next0
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism             -0.200    -0.425    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.091    -0.334    zybo_receiver_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.329 r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/Q
                         net (fo=1, routed)           0.119    -0.209    zybo_receiver_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/rgb2vga_0/U0/PixelClk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism             -0.232    -0.457    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.012    -0.445    zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.958%)  route 0.164ns (42.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.450    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.322 f  zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/Q
                         net (fo=4, routed)           0.164    -0.158    zybo_receiver_i/o_buf_controller/inst/v_count_reg_n_0_[3]
    SLICE_X20Y55         LUT5 (Prop_lut5_I2_O)        0.098    -0.060 r  zybo_receiver_i/o_buf_controller/inst/vsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.060    zybo_receiver_i/o_buf_controller/inst/vsync_next0
    SLICE_X20Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.827    -0.215    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X20Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
                         clock pessimism             -0.201    -0.416    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.120    -0.296    zybo_receiver_i/o_buf_controller/inst/vsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.396%)  route 0.342ns (67.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.556    -0.453    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.289 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=3, routed)           0.342     0.053    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.164%)  route 0.346ns (67.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.346     0.056    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.007%)  route 0.348ns (67.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.348     0.059    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.197    zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]
    SLICE_X17Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.089 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.089    zybo_receiver_i/o_buf_controller/inst/h_count_reg[0]_i_2_n_4
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
                         clock pessimism             -0.232    -0.457    
    SLICE_X17Y24         FDRE (Hold_fdre_C_D)         0.105    -0.352    zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.410%)  route 0.358ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.358     0.068    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y31    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y64    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y63    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y31    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[19]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y55    zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25    zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25    zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25    zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25    zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24    zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24    zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24    zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24    zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y26    zybo_receiver_i/o_buf_controller/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y65    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y28     zybo_receiver_i/o_buf_controller/inst/o_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y28     zybo_receiver_i/o_buf_controller/inst/o_data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_receiver_clk_wiz_0_0
  To Clock:  clkfbout_zybo_receiver_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  zybo_receiver_i/ref_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 2.967ns (31.840%)  route 6.351ns (68.160%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.674     2.982    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X33Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/Q
                         net (fo=7, routed)           0.853     4.254    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][2]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.299     4.553 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.553    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.066 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.792     5.858    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.124     5.982 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.431     6.412    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.536 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.390     6.927    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.051 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.382     7.432    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.124     7.556 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     8.125    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_40
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.563 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[3]
                         net (fo=6, routed)           0.651     9.213    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[3]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.306     9.519 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.681    10.200    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.324 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.616    10.941    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.065 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4/O
                         net (fo=1, routed)           0.573    11.638    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.124    11.762 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.415    12.176    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X38Y6          LUT4 (Prop_lut4_I3_O)        0.124    12.300 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.300    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X38Y6          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.575    12.767    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y6          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X38Y6          FDRE (Setup_fdre_C_D)        0.077    12.921    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 1.874ns (21.529%)  route 6.830ns (78.471%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.749     3.057    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X43Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=6, routed)           1.019     4.532    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.152     4.684 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.372    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.326     5.698 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.343     6.041    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.165 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.809     6.974    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.136     8.234    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.540     8.898    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X18Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.862     9.884    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.118    10.002 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.760    10.762    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sig_strb_reg_out_reg[0]_1
    SLICE_X13Y5          LUT5 (Prop_lut5_I0_O)        0.326    11.088 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.674    11.761    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X15Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.501    12.693    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X15Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X15Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.464    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 3.073ns (33.900%)  route 5.992ns (66.100%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.674     2.982    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X33Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/Q
                         net (fo=7, routed)           0.853     4.254    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][2]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.299     4.553 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.553    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.066 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.792     5.858    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.124     5.982 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.431     6.412    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.536 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.390     6.927    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.051 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.382     7.432    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.124     7.556 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     8.125    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_40
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.563 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[3]
                         net (fo=6, routed)           0.651     9.213    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[3]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.306     9.519 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.681    10.200    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.324 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.775    11.100    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_rd_burst1
    SLICE_X42Y5          LUT4 (Prop_lut4_I2_O)        0.150    11.250 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/brst_zero_i_3/O
                         net (fo=1, routed)           0.469    11.719    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero0
    SLICE_X42Y5          LUT5 (Prop_lut5_I4_O)        0.328    12.047 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1/O
                         net (fo=1, routed)           0.000    12.047    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.576    12.768    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X42Y5          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/C
                         clock pessimism              0.230    12.999    
                         clock uncertainty           -0.154    12.845    
    SLICE_X42Y5          FDRE (Setup_fdre_C_D)        0.079    12.924    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg
  -------------------------------------------------------------------
                         required time                         12.924    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.874ns (22.008%)  route 6.641ns (77.992%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.749     3.057    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X43Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=6, routed)           1.019     4.532    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.152     4.684 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.372    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.326     5.698 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.343     6.041    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.165 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.809     6.974    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.136     8.234    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.540     8.898    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X18Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.862     9.884    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.118    10.002 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.760    10.762    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sig_strb_reg_out_reg[0]_1
    SLICE_X13Y5          LUT5 (Prop_lut5_I0_O)        0.326    11.088 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.484    11.572    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.501    12.693    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X14Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X14Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.464    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.874ns (22.008%)  route 6.641ns (77.992%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.749     3.057    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X43Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=6, routed)           1.019     4.532    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.152     4.684 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.372    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.326     5.698 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.343     6.041    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.165 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.809     6.974    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.136     8.234    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.540     8.898    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X18Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.862     9.884    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.118    10.002 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.760    10.762    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sig_strb_reg_out_reg[0]_1
    SLICE_X13Y5          LUT5 (Prop_lut5_I0_O)        0.326    11.088 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.484    11.572    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.501    12.693    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X14Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X14Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.464    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.874ns (22.008%)  route 6.641ns (77.992%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.749     3.057    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X43Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=6, routed)           1.019     4.532    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.152     4.684 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.372    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.326     5.698 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.343     6.041    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.165 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.809     6.974    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.136     8.234    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.540     8.898    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X18Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.862     9.884    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.118    10.002 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.760    10.762    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sig_strb_reg_out_reg[0]_1
    SLICE_X13Y5          LUT5 (Prop_lut5_I0_O)        0.326    11.088 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.484    11.572    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.501    12.693    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X14Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X14Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.464    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.874ns (22.008%)  route 6.641ns (77.992%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.749     3.057    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X43Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=6, routed)           1.019     4.532    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.152     4.684 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.372    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.326     5.698 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.343     6.041    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.165 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.809     6.974    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.136     8.234    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.540     8.898    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X18Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.862     9.884    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.118    10.002 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.760    10.762    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sig_strb_reg_out_reg[0]_1
    SLICE_X13Y5          LUT5 (Prop_lut5_I0_O)        0.326    11.088 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.484    11.572    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.501    12.693    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X14Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X14Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.464    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 3.110ns (35.352%)  route 5.687ns (64.648%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.661     2.969    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y33         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/Q
                         net (fo=9, routed)           1.056     4.481    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.605 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.605    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.118 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.595     5.713    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X23Y32         LUT5 (Prop_lut5_I3_O)        0.124     5.837 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.154     5.991    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.115 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.454     6.569    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.693 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.498     7.191    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X21Y32         LUT5 (Prop_lut5_I3_O)        0.124     7.315 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.569     7.884    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X20Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.404 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.404    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.727 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[4]_INST_0/O[1]
                         net (fo=4, routed)           0.834     9.561    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[5]
    SLICE_X19Y32         LUT6 (Prop_lut6_I1_O)        0.306     9.867 f  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.456    10.323    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3/O
                         net (fo=1, routed)           0.638    11.085    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.124    11.209 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.433    11.642    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I3_O)        0.124    11.766 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    11.766    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X21Y29         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.488    12.680    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X21Y29         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.130    12.810    
                         clock uncertainty           -0.154    12.656    
    SLICE_X21Y29         FDRE (Setup_fdre_C_D)        0.029    12.685    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 1.874ns (21.996%)  route 6.646ns (78.004%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.749     3.057    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X43Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=6, routed)           1.019     4.532    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.152     4.684 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.372    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.326     5.698 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.343     6.041    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.165 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.809     6.974    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.136     8.234    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.540     8.898    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X18Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.862     9.884    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.118    10.002 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.760    10.762    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sig_strb_reg_out_reg[0]_1
    SLICE_X13Y5          LUT5 (Prop_lut5_I0_O)        0.326    11.088 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.489    11.577    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.507    12.699    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X10Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X10Y4          FDRE (Setup_fdre_C_CE)      -0.169    12.506    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 1.874ns (21.996%)  route 6.646ns (78.004%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.749     3.057    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X43Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=6, routed)           1.019     4.532    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][2]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.152     4.684 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.372    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_3_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.326     5.698 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.343     6.041    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.165 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.809     6.974    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.136     8.234    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.540     8.898    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X18Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.862     9.884    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.118    10.002 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.760    10.762    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sig_strb_reg_out_reg[0]_1
    SLICE_X13Y5          LUT5 (Prop_lut5_I0_O)        0.326    11.088 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.489    11.577    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.507    12.699    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X10Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X10Y4          FDRE (Setup_fdre_C_CE)      -0.169    12.506    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  0.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.584     0.925    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.200     1.265    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.310    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[27]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.854     1.224    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.261    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.261    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.261    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.261    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.261    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.261    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y13         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.261    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X12Y13         RAMS32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y13         RAMS32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.226    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.261    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X12Y13         RAMS32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X12Y13         RAMS32                                       r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.226    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.605%)  route 0.226ns (60.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.559     0.900    zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y50         FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.226     1.273    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X16Y49         SRLC32E                                      r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.832     1.202    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y49         SRLC32E                                      r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.237    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y32  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y30  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y30  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y30  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y30  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y30  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y30  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y30  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y30  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y19  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_8/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk_p
  To Clock:  hdmi_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk_p
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DVI_ClkGenerator_n_4
  To Clock:  DVI_ClkGenerator_n_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           15  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -6.404ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DVI_ClkGenerator_n_4
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.580ns (14.396%)  route 3.449ns (85.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.155ns = ( 12.215 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.660    10.874    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y16         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.496    12.215    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y16         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[14]/C
                         clock pessimism              0.453    12.669    
                         clock uncertainty           -0.053    12.615    
    SLICE_X34Y16         FDRE (Setup_fdre_C_R)       -0.524    12.091    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.580ns (14.396%)  route 3.449ns (85.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.155ns = ( 12.215 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.660    10.874    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y16         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.496    12.215    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y16         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[15]/C
                         clock pessimism              0.453    12.669    
                         clock uncertainty           -0.053    12.615    
    SLICE_X34Y16         FDRE (Setup_fdre_C_R)       -0.524    12.091    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.580ns (14.396%)  route 3.449ns (85.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.155ns = ( 12.215 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.660    10.874    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y16         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.496    12.215    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y16         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[16]/C
                         clock pessimism              0.453    12.669    
                         clock uncertainty           -0.053    12.615    
    SLICE_X34Y16         FDRE (Setup_fdre_C_R)       -0.524    12.091    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.580ns (14.444%)  route 3.436ns (85.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 12.217 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.647    10.861    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.498    12.217    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[2]/C
                         clock pessimism              0.453    12.671    
                         clock uncertainty           -0.053    12.617    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    12.093    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.580ns (14.444%)  route 3.436ns (85.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 12.217 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.647    10.861    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.498    12.217    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[3]/C
                         clock pessimism              0.453    12.671    
                         clock uncertainty           -0.053    12.617    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    12.093    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.580ns (14.444%)  route 3.436ns (85.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 12.217 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.647    10.861    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.498    12.217    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[4]/C
                         clock pessimism              0.453    12.671    
                         clock uncertainty           -0.053    12.617    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    12.093    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.580ns (14.444%)  route 3.436ns (85.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 12.217 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.647    10.861    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.498    12.217    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[5]/C
                         clock pessimism              0.453    12.671    
                         clock uncertainty           -0.053    12.617    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    12.093    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/h_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.580ns (14.450%)  route 3.434ns (85.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.152ns = ( 12.212 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.645     9.946    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.070 r  zybo_receiver_i/i_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=13, routed)          0.789    10.859    zybo_receiver_i/i_buf_controller/inst/h_count[0]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.493    12.212    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[12]/C
                         clock pessimism              0.453    12.666    
                         clock uncertainty           -0.053    12.612    
    SLICE_X35Y18         FDRE (Setup_fdre_C_R)       -0.429    12.183    zybo_receiver_i/i_buf_controller/inst/h_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.580ns (14.941%)  route 3.302ns (85.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 12.216 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.513    10.727    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.497    12.216    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y15         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[10]/C
                         clock pessimism              0.453    12.670    
                         clock uncertainty           -0.053    12.616    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524    12.092    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/next_addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.580ns (14.941%)  route 3.302ns (85.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 12.216 - 6.060 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.733     6.845    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.456     7.301 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           2.789    10.090    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.214 r  zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1/O
                         net (fo=15, routed)          0.513    10.727    zybo_receiver_i/i_buf_controller/inst/next_addr[2]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.497    12.216    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X34Y15         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/next_addr_reg[11]/C
                         clock pessimism              0.453    12.670    
                         clock uncertainty           -0.053    12.616    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524    12.092    zybo_receiver_i/i_buf_controller/inst/next_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  1.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/o_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.866%)  route 0.258ns (61.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.188     1.759    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.785 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.559     2.344    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X30Y17         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     2.508 r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[26]/Q
                         net (fo=2, routed)           0.258     2.766    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X1Y3          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.208     2.070    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.099 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.868     2.967    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.547     2.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.717    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.763%)  route 0.240ns (65.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.188     1.759    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.785 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.563     2.348    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y10         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128     2.476 r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.240     2.716    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.208     2.070    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.099 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.874     2.973    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.567     2.407    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     2.650    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.582%)  route 0.168ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.188     1.759    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.785 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.562     2.347    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y12         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     2.488 r  zybo_receiver_i/i_buf_controller/inst/addr_reg[7]/Q
                         net (fo=8, routed)           0.168     2.656    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.208     2.070    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.099 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.874     2.973    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.567     2.407    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.590    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.265%)  route 0.170ns (54.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.188     1.759    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.785 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.562     2.347    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y12         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     2.488 r  zybo_receiver_i/i_buf_controller/inst/addr_reg[6]/Q
                         net (fo=8, routed)           0.170     2.659    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.208     2.070    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.099 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.874     2.973    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.567     2.407    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.590    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.240%)  route 0.171ns (54.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.188     1.759    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.785 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.562     2.347    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y12         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     2.488 r  zybo_receiver_i/i_buf_controller/inst/addr_reg[8]/Q
                         net (fo=8, routed)           0.171     2.659    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.208     2.070    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.099 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.874     2.973    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.567     2.407    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.590    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.012%)  route 0.172ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.188     1.759    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.785 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.561     2.346    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y13         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     2.487 r  zybo_receiver_i/i_buf_controller/inst/addr_reg[12]/Q
                         net (fo=8, routed)           0.172     2.659    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.208     2.070    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.099 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         0.874     2.973    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.567     2.407    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.590    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.776%)  route 0.276ns (66.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.262     1.833    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X41Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.276     2.251    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y92         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.299     2.161    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y92         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.776%)  route 0.276ns (66.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.262     1.833    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X41Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.276     2.251    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y92         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.299     2.161    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y92         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.776%)  route 0.276ns (66.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.262     1.833    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X41Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.276     2.251    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y92         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.299     2.161    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y92         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.776%)  route 0.276ns (66.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.262     1.833    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X41Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.276     2.251    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y92         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.299     2.161    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y92         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 2.424 }
Period(ns):         6.060
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X2Y1   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y2   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X2Y3   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X2Y2   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y3   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y1   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X2Y0   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y0   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X0Y92  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X0Y98  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.703    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.498    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.703    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.498    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.703    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.498    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.703    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.498    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.354%)  route 2.255ns (74.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -1.616 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=2, routed)           0.993    -0.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][21]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    -0.499 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.646     0.147    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.124     0.271 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.616     0.888    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.555     3.205    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.365     2.839    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.354%)  route 2.255ns (74.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -1.616 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=2, routed)           0.993    -0.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][21]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    -0.499 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.646     0.147    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.124     0.271 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.616     0.888    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.555     3.205    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.365     2.839    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.582    -0.427    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.191    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.427    
    SLICE_X37Y86         FDPE (Hold_fdpe_C_D)         0.075    -0.352    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.075    -0.358    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y96         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y95         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.269 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.373    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.374    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.578    -0.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.311    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.221    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.122 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.122    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.092    -0.341    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.558    -0.451    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y92         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.244    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][9]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.199 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_4/O
                         net (fo=2, routed)           0.067    -0.132    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.087 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out
    SLICE_X32Y92         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.827    -0.215    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X32Y92         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.223    -0.438    
    SLICE_X32Y92         FDCE (Hold_fdce_C_D)         0.120    -0.318    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.212%)  route 0.178ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.178    -0.114    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060    -0.358    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X32Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y81     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.361ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 0.952ns (13.403%)  route 6.151ns (86.597%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.754 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           1.249    -0.505    zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124    -0.381 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6/O
                         net (fo=2, routed)           0.632     0.251    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     0.375 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.557     1.932    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.772     3.829    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.124     3.953 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.940     4.893    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.537    38.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.088    37.697    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.254    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 32.361    

Slack (MET) :             32.605ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.952ns (13.874%)  route 5.910ns (86.126%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 38.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.754 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           1.249    -0.505    zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124    -0.381 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6/O
                         net (fo=2, routed)           0.632     0.251    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     0.375 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.557     1.932    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.535     3.591    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.715 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.937     4.652    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.540    38.190    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.788    
                         clock uncertainty           -0.088    37.700    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.257    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.257    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 32.605    

Slack (MET) :             33.867ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.088    37.531    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.867    

Slack (MET) :             33.867ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.088    37.531    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.867    

Slack (MET) :             33.867ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.088    37.531    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.867    

Slack (MET) :             33.867ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.088    37.531    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.867    

Slack (MET) :             33.867ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.088    37.531    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.867    

Slack (MET) :             33.868ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.868    

Slack (MET) :             33.868ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.868    

Slack (MET) :             33.868ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/Q
                         net (fo=1, routed)           0.065    -0.251    zybo_receiver_i/o_buf_controller/inst/hsync_next
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
                         clock pessimism             -0.232    -0.457    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.075    -0.382    zybo_receiver_i/o_buf_controller/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.105%)  route 0.303ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=3, routed)           0.303     0.013    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.741%)  route 0.167ns (47.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.149    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.104 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.104    zybo_receiver_i/o_buf_controller/inst/hsync_next0
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism             -0.200    -0.425    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.091    -0.334    zybo_receiver_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.329 r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/Q
                         net (fo=1, routed)           0.119    -0.209    zybo_receiver_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/rgb2vga_0/U0/PixelClk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism             -0.232    -0.457    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.012    -0.445    zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.958%)  route 0.164ns (42.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.450    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.322 f  zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/Q
                         net (fo=4, routed)           0.164    -0.158    zybo_receiver_i/o_buf_controller/inst/v_count_reg_n_0_[3]
    SLICE_X20Y55         LUT5 (Prop_lut5_I2_O)        0.098    -0.060 r  zybo_receiver_i/o_buf_controller/inst/vsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.060    zybo_receiver_i/o_buf_controller/inst/vsync_next0
    SLICE_X20Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.827    -0.215    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X20Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
                         clock pessimism             -0.201    -0.416    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.120    -0.296    zybo_receiver_i/o_buf_controller/inst/vsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.396%)  route 0.342ns (67.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.556    -0.453    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.289 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=3, routed)           0.342     0.053    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.164%)  route 0.346ns (67.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.346     0.056    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.007%)  route 0.348ns (67.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.348     0.059    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.197    zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]
    SLICE_X17Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.089 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.089    zybo_receiver_i/o_buf_controller/inst/h_count_reg[0]_i_2_n_4
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
                         clock pessimism             -0.232    -0.457    
    SLICE_X17Y24         FDRE (Hold_fdre_C_D)         0.105    -0.352    zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.410%)  route 0.358ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.358     0.068    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y31    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y64    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y63    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y31    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[19]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y55    zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25    zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25    zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25    zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25    zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24    zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24    zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24    zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24    zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y26    zybo_receiver_i/o_buf_controller/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y65    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y28     zybo_receiver_i/o_buf_controller/inst/o_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y28     zybo_receiver_i/o_buf_controller/inst/o_data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clkfbout_zybo_receiver_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  zybo_receiver_i/ref_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.354%)  route 2.255ns (74.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -1.616 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=2, routed)           0.993    -0.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][21]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    -0.499 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.646     0.147    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.124     0.271 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.616     0.888    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.555     3.205    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.365     2.839    
                         clock uncertainty           -0.065     2.774    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169     2.605    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.605    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.354%)  route 2.255ns (74.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -1.616 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=2, routed)           0.993    -0.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][21]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    -0.499 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.646     0.147    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.124     0.271 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.616     0.888    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.555     3.205    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.365     2.839    
                         clock uncertainty           -0.065     2.774    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169     2.605    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.605    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.582    -0.427    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.191    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.427    
                         clock uncertainty            0.065    -0.362    
    SLICE_X37Y86         FDPE (Hold_fdpe_C_D)         0.075    -0.287    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.075    -0.293    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y96         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y95         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.269 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.308    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.309    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.578    -0.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.246    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.221    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.122 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.122    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.092    -0.276    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.558    -0.451    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y92         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.244    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][9]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.199 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_4/O
                         net (fo=2, routed)           0.067    -0.132    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.087 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out
    SLICE_X32Y92         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.827    -0.215    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X32Y92         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.223    -0.438    
                         clock uncertainty            0.065    -0.373    
    SLICE_X32Y92         FDCE (Hold_fdce_C_D)         0.120    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.212%)  route 0.178ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.178    -0.114    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060    -0.293    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.359ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 0.952ns (13.403%)  route 6.151ns (86.597%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.754 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           1.249    -0.505    zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124    -0.381 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6/O
                         net (fo=2, routed)           0.632     0.251    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     0.375 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.557     1.932    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.772     3.829    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.124     3.953 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.940     4.893    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.537    38.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.090    37.695    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.252    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.252    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 32.359    

Slack (MET) :             32.603ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.952ns (13.874%)  route 5.910ns (86.126%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 38.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.754 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           1.249    -0.505    zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124    -0.381 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6/O
                         net (fo=2, routed)           0.632     0.251    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     0.375 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.557     1.932    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.535     3.591    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.715 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.937     4.652    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.540    38.190    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.788    
                         clock uncertainty           -0.090    37.698    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.255    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 32.603    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/Q
                         net (fo=1, routed)           0.065    -0.251    zybo_receiver_i/o_buf_controller/inst/hsync_next
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
                         clock pessimism             -0.232    -0.457    
                         clock uncertainty            0.090    -0.367    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.075    -0.292    zybo_receiver_i/o_buf_controller/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.105%)  route 0.303ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=3, routed)           0.303     0.013    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.741%)  route 0.167ns (47.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.149    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.104 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.104    zybo_receiver_i/o_buf_controller/inst/hsync_next0
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism             -0.200    -0.425    
                         clock uncertainty            0.090    -0.335    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.091    -0.244    zybo_receiver_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.329 r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/Q
                         net (fo=1, routed)           0.119    -0.209    zybo_receiver_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/rgb2vga_0/U0/PixelClk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism             -0.232    -0.457    
                         clock uncertainty            0.090    -0.367    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.012    -0.355    zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.958%)  route 0.164ns (42.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.450    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.322 f  zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/Q
                         net (fo=4, routed)           0.164    -0.158    zybo_receiver_i/o_buf_controller/inst/v_count_reg_n_0_[3]
    SLICE_X20Y55         LUT5 (Prop_lut5_I2_O)        0.098    -0.060 r  zybo_receiver_i/o_buf_controller/inst/vsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.060    zybo_receiver_i/o_buf_controller/inst/vsync_next0
    SLICE_X20Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.827    -0.215    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X20Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
                         clock pessimism             -0.201    -0.416    
                         clock uncertainty            0.090    -0.326    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.120    -0.206    zybo_receiver_i/o_buf_controller/inst/vsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.396%)  route 0.342ns (67.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.556    -0.453    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.289 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=3, routed)           0.342     0.053    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.164%)  route 0.346ns (67.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.346     0.056    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.007%)  route 0.348ns (67.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.348     0.059    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.197    zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]
    SLICE_X17Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.089 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.089    zybo_receiver_i/o_buf_controller/inst/h_count_reg[0]_i_2_n_4
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
                         clock pessimism             -0.232    -0.457    
                         clock uncertainty            0.090    -0.367    
    SLICE_X17Y24         FDRE (Hold_fdre_C_D)         0.105    -0.262    zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.410%)  route 0.358ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.358     0.068    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.216%)  route 2.328ns (76.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.618     0.826    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.485     3.135    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.241%)  route 2.325ns (76.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 3.136 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.660    -2.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.884    -0.867    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.743 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.827     0.084    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.615     0.822    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.486     3.136    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.368     2.767    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.354%)  route 2.255ns (74.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -1.616 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=2, routed)           0.993    -0.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][21]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    -0.499 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.646     0.147    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.124     0.271 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.616     0.888    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.555     3.205    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.365     2.839    
                         clock uncertainty           -0.065     2.774    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169     2.605    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.605    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.766ns (25.354%)  route 2.255ns (74.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -1.616 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=2, routed)           0.993    -0.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][21]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    -0.499 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.646     0.147    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.124     0.271 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.616     0.888    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.555     3.205    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y83         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.365     2.839    
                         clock uncertainty           -0.065     2.774    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169     2.605    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.605    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.582    -0.427    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.191    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y86         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.427    
                         clock uncertainty            0.065    -0.362    
    SLICE_X37Y86         FDPE (Hold_fdpe_C_D)         0.075    -0.287    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.075    -0.293    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y96         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y95         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.269 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.308    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.309    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.578    -0.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.246    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.221    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.122 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.122    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.092    -0.276    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.558    -0.451    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X33Y92         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.244    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][9]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.199 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_4/O
                         net (fo=2, routed)           0.067    -0.132    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg_2
    SLICE_X32Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.087 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out
    SLICE_X32Y92         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.827    -0.215    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X32Y92         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.223    -0.438    
                         clock uncertainty            0.065    -0.373    
    SLICE_X32Y92         FDCE (Hold_fdce_C_D)         0.120    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.212%)  route 0.178ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.178    -0.114    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060    -0.293    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.359ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 0.952ns (13.403%)  route 6.151ns (86.597%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.754 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           1.249    -0.505    zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124    -0.381 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6/O
                         net (fo=2, routed)           0.632     0.251    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     0.375 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.557     1.932    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.772     3.829    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.124     3.953 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.940     4.893    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.537    38.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.090    37.695    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.252    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.252    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 32.359    

Slack (MET) :             32.603ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.952ns (13.874%)  route 5.910ns (86.126%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 38.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.754 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           1.249    -0.505    zybo_receiver_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124    -0.381 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6/O
                         net (fo=2, routed)           0.632     0.251    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_6_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     0.375 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.557     1.932    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.535     3.591    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.715 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.937     4.652    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.540    38.190    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.788    
                         clock uncertainty           -0.090    37.698    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.255    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 32.603    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    38.136    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y57         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/C
                         clock pessimism             -0.517    37.619    
                         clock uncertainty           -0.090    37.529    
    SLICE_X19Y57         FDRE (Setup_fdre_C_CE)      -0.205    37.324    zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.828ns (14.607%)  route 4.841ns (85.393%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.657    -2.210    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.919    -0.835    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X16Y24         LUT5 (Prop_lut5_I4_O)        0.124    -0.711 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.689    -0.021    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.103 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          2.597     2.700    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.635     3.459    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 33.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/Q
                         net (fo=1, routed)           0.065    -0.251    zybo_receiver_i/o_buf_controller/inst/hsync_next
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
                         clock pessimism             -0.232    -0.457    
                         clock uncertainty            0.090    -0.367    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.075    -0.292    zybo_receiver_i/o_buf_controller/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.105%)  route 0.303ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=3, routed)           0.303     0.013    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.741%)  route 0.167ns (47.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.149    zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.104 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.104    zybo_receiver_i/o_buf_controller/inst/hsync_next0
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism             -0.200    -0.425    
                         clock uncertainty            0.090    -0.335    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.091    -0.244    zybo_receiver_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.329 r  zybo_receiver_i/o_buf_controller/inst/hsync_reg/Q
                         net (fo=1, routed)           0.119    -0.209    zybo_receiver_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/rgb2vga_0/U0/PixelClk
    SLICE_X18Y24         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism             -0.232    -0.457    
                         clock uncertainty            0.090    -0.367    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.012    -0.355    zybo_receiver_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.958%)  route 0.164ns (42.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.450    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X19Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.322 f  zybo_receiver_i/o_buf_controller/inst/v_count_reg[3]/Q
                         net (fo=4, routed)           0.164    -0.158    zybo_receiver_i/o_buf_controller/inst/v_count_reg_n_0_[3]
    SLICE_X20Y55         LUT5 (Prop_lut5_I2_O)        0.098    -0.060 r  zybo_receiver_i/o_buf_controller/inst/vsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.060    zybo_receiver_i/o_buf_controller/inst/vsync_next0
    SLICE_X20Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.827    -0.215    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X20Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
                         clock pessimism             -0.201    -0.416    
                         clock uncertainty            0.090    -0.326    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.120    -0.206    zybo_receiver_i/o_buf_controller/inst/vsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.396%)  route 0.342ns (67.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.556    -0.453    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.289 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=3, routed)           0.342     0.053    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.164%)  route 0.346ns (67.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.346     0.056    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.007%)  route 0.348ns (67.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y25         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.348     0.059    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.457    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.197    zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]
    SLICE_X17Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.089 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.089    zybo_receiver_i/o_buf_controller/inst/h_count_reg[0]_i_2_n_4
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.817    -0.225    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]/C
                         clock pessimism             -0.232    -0.457    
                         clock uncertainty            0.090    -0.367    
    SLICE_X17Y24         FDRE (Hold_fdre_C_D)         0.105    -0.262    zybo_receiver_i/o_buf_controller/inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.410%)  route 0.358ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X10Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.358     0.068    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.419ns (18.627%)  route 1.830ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.809     5.203    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y79         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.419     5.622 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.830     7.453    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X38Y95         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.762    10.829    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X38Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.216    
                         clock uncertainty           -0.053    11.163    
    SLICE_X38Y95         FDPE (Recov_fdpe_C_PRE)     -0.536    10.627    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.419ns (18.627%)  route 1.830ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.809     5.203    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y79         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.419     5.622 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.830     7.453    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X38Y95         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.762    10.829    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X38Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.216    
                         clock uncertainty           -0.053    11.163    
    SLICE_X38Y95         FDPE (Recov_fdpe_C_PRE)     -0.536    10.627    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.419ns (36.730%)  route 0.722ns (63.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 10.823 - 6.060 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.809     5.203    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y79         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.419     5.622 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.722     6.344    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X39Y84         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.756    10.823    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X39Y84         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.210    
                         clock uncertainty           -0.053    11.157    
    SLICE_X39Y84         FDPE (Recov_fdpe_C_PRE)     -0.534    10.623    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  4.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.421%)  route 0.293ns (69.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.254     1.825    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y79         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.293     2.246    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X39Y84         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.294     2.156    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X39Y84         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.865    
    SLICE_X39Y84         FDPE (Remov_fdpe_C_PRE)     -0.149     1.716    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.457%)  route 0.757ns (85.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.254     1.825    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y79         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.757     2.711    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X38Y95         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X38Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y95         FDPE (Remov_fdpe_C_PRE)     -0.125     1.746    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.457%)  route 0.757ns (85.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.254     1.825    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y79         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.757     2.711    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X38Y95         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X38Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y95         FDPE (Remov_fdpe_C_PRE)     -0.125     1.746    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.964    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 0.580ns (6.995%)  route 7.712ns (93.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.796     7.302    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     7.426 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         3.916    11.342    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y11          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.548    12.740    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y11          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X5Y11          FDPE (Recov_fdpe_C_PRE)     -0.359    12.343    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 0.580ns (6.995%)  route 7.712ns (93.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.796     7.302    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     7.426 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         3.916    11.342    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y11          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.548    12.740    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y11          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X5Y11          FDPE (Recov_fdpe_C_PRE)     -0.359    12.343    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 0.580ns (7.199%)  route 7.476ns (92.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.796     7.302    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     7.426 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         3.680    11.106    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y11          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.503    12.695    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y11          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X6Y11          FDPE (Recov_fdpe_C_PRE)     -0.361    12.296    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 0.580ns (7.199%)  route 7.476ns (92.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.796     7.302    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     7.426 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         3.680    11.106    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y11          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.503    12.695    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y11          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X6Y11          FDPE (Recov_fdpe_C_PRE)     -0.319    12.338    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.580ns (10.374%)  route 5.011ns (89.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.250     6.756    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.880 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.761     8.641    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y9           FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.545    12.737    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y9           FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X0Y9           FDPE (Recov_fdpe_C_PRE)     -0.361    12.338    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.440%)  route 4.976ns (89.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.250     6.756    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.880 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.725     8.606    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y11          FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.544    12.736    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y11          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X0Y11          FDPE (Recov_fdpe_C_PRE)     -0.361    12.337    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.580ns (10.374%)  route 5.011ns (89.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.250     6.756    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.880 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.761     8.641    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y9           FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.545    12.737    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y9           FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X0Y9           FDPE (Recov_fdpe_C_PRE)     -0.319    12.380    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.580ns (10.481%)  route 4.954ns (89.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.796     7.302    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     7.426 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.157     8.584    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y35          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.546    12.738    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y35          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X2Y35          FDPE (Recov_fdpe_C_PRE)     -0.359    12.341    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.580ns (10.481%)  route 4.954ns (89.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.796     7.302    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     7.426 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.157     8.584    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y35          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.546    12.738    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y35          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X2Y35          FDPE (Recov_fdpe_C_PRE)     -0.359    12.341    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.580ns (10.481%)  route 4.954ns (89.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.742     3.050    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y52         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.796     7.302    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     7.426 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.157     8.584    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y35          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        1.546    12.738    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y35          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X2Y35          FDPE (Recov_fdpe_C_PRE)     -0.359    12.341    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.900%)  route 0.210ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.210     1.270    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X18Y32         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.823     1.193    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y32         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.900%)  route 0.210ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.210     1.270    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X18Y32         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.823     1.193    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y32         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.900%)  route 0.210ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.210     1.270    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X18Y32         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.823     1.193    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y32         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.900%)  route 0.210ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.210     1.270    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X18Y32         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.823     1.193    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y32         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.900%)  route 0.210ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.210     1.270    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X18Y32         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.823     1.193    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y32         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.900%)  route 0.210ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.210     1.270    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X18Y32         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.823     1.193    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y32         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.900%)  route 0.210ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.210     1.270    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X18Y32         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.823     1.193    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y32         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.916%)  route 0.249ns (66.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.564     0.905    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y47         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.249     1.282    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y50         FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.831     1.201    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y50         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDPE (Remov_fdpe_C_PRE)     -0.148     1.024    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.554%)  route 0.285ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.285     1.345    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X18Y34         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.825     1.195    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y34         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.554%)  route 0.285ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y34         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.285     1.345    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X18Y34         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8158, routed)        0.825     1.195    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y34         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.089    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.546     3.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.831    
                         clock uncertainty           -0.065     2.766    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.190    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.151    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.237    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.151    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.279    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.103    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.421    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.566    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.075    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.075    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.089    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.546     3.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.831    
                         clock uncertainty           -0.065     2.766    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.190    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.151    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.237    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.151    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.279    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.103    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.421    
                         clock uncertainty            0.065    -0.356    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.501    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.075    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.477    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.075    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.477    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.089    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.546     3.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.831    
                         clock uncertainty           -0.065     2.766    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.190    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.151    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.237    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.151    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.279    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.103    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.421    
                         clock uncertainty            0.065    -0.356    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.501    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.075    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.477    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.075    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.477    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.089    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.546     3.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.831    
                         clock uncertainty           -0.065     2.767    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.191    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.191    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.151    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.770    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.238    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.238    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.151    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.770    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.280    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.280    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.103    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.421    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.566    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.075    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.075    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.466    





