[%General]
%3Csource%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/Ram2Ddr.vhd
%3Cfilename%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/ram2ddr.v
%3Cclass%3E=100
%3Cbasename%3E=Ram2Ddr
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_200mhz_i, rst_i, device_temp_i, ui_clk_o, ram_a, ram_dq_i, ram_dq_o, ram_cen, ram_oen, ram_wen, ram_ub, ram_lb, ddr2_addr, ddr2_ba, ddr2_ras_n, ddr2_cas_n, ddr2_we_n, ddr2_ck_p, ddr2_ck_n, ddr2_cke, ddr2_cs_n, ddr2_dm, ddr2_odt, ddr2_dq, ddr2_dqs_p, ddr2_dqs_n
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
calib_complete\category=117
calib_complete\port=0
calib_complete\alias=calib_complete
calib_complete\type\Subtype\mark1=ieee::std_logic
calib_complete\type\Subtype\mark2=ieee::std_logic
clk_200mhz_i\category=117
clk_200mhz_i\port=1
clk_200mhz_i\alias=clk_200MHz_i
clk_200mhz_i\type\Subtype\mark1=ieee::std_logic
clk_200mhz_i\type\Subtype\mark2=ieee::std_logic
cmd_read\category=106
cmd_read\port=0
cmd_read\alias=CMD_READ
cmd_read\type\Subtype\mark1=ieee::std_logic_vector
cmd_read\type\Subtype\mark2=ieee::std_logic_vector
cmd_read\type\Subtype\constraint\0\Range\dir=false
cmd_read\type\Subtype\constraint\0\Range\left\Constant\value=2
cmd_read\type\Subtype\constraint\0\Range\left\Constant\units=
cmd_read\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
cmd_read\type\Subtype\constraint\0\Range\right\Constant\value=0
cmd_read\type\Subtype\constraint\0\Range\right\Constant\units=
cmd_read\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
cmd_read\init\Constant\value=001
cmd_read\init\Constant\units=
cmd_read\init\Constant\typeClass=0
cmd_write\category=106
cmd_write\port=0
cmd_write\alias=CMD_WRITE
cmd_write\type\Subtype\mark1=ieee::std_logic_vector
cmd_write\type\Subtype\mark2=ieee::std_logic_vector
cmd_write\type\Subtype\constraint\0\Range\dir=false
cmd_write\type\Subtype\constraint\0\Range\left\Constant\value=2
cmd_write\type\Subtype\constraint\0\Range\left\Constant\units=
cmd_write\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
cmd_write\type\Subtype\constraint\0\Range\right\Constant\value=0
cmd_write\type\Subtype\constraint\0\Range\right\Constant\units=
cmd_write\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
cmd_write\init\Constant\value=000
cmd_write\init\Constant\units=
cmd_write\init\Constant\typeClass=0
cstate\category=117
cstate\port=0
cstate\alias=cState
cstate\type\Subtype\mark1=ram2ddr::state_type
cstate\type\Subtype\mark2=ram2ddr::state_type
ddr\category=105
ddr\port=0
ddr\alias=ddr
ddr2_addr\category=117
ddr2_addr\port=2
ddr2_addr\alias=ddr2_addr
ddr2_addr\type\Subtype\mark1=ieee::std_logic_vector
ddr2_addr\type\Subtype\mark2=ieee::std_logic_vector
ddr2_addr\type\Subtype\constraint\0\Range\dir=false
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\value=12
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ba\category=117
ddr2_ba\port=2
ddr2_ba\alias=ddr2_ba
ddr2_ba\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ba\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ba\type\Subtype\constraint\0\Range\dir=false
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\value=2
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cas_n\category=117
ddr2_cas_n\port=2
ddr2_cas_n\alias=ddr2_cas_n
ddr2_cas_n\type\Subtype\mark1=ieee::std_logic
ddr2_cas_n\type\Subtype\mark2=ieee::std_logic
ddr2_ck_n\category=117
ddr2_ck_n\port=2
ddr2_ck_n\alias=ddr2_ck_n
ddr2_ck_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ck_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ck_n\type\Subtype\constraint\0\Range\dir=false
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ck_p\category=117
ddr2_ck_p\port=2
ddr2_ck_p\alias=ddr2_ck_p
ddr2_ck_p\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ck_p\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ck_p\type\Subtype\constraint\0\Range\dir=false
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cke\category=117
ddr2_cke\port=2
ddr2_cke\alias=ddr2_cke
ddr2_cke\type\Subtype\mark1=ieee::std_logic_vector
ddr2_cke\type\Subtype\mark2=ieee::std_logic_vector
ddr2_cke\type\Subtype\constraint\0\Range\dir=false
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cs_n\category=117
ddr2_cs_n\port=2
ddr2_cs_n\alias=ddr2_cs_n
ddr2_cs_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_cs_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_cs_n\type\Subtype\constraint\0\Range\dir=false
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dm\category=117
ddr2_dm\port=2
ddr2_dm\alias=ddr2_dm
ddr2_dm\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dm\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dm\type\Subtype\constraint\0\Range\dir=false
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dq\category=117
ddr2_dq\port=3
ddr2_dq\alias=ddr2_dq
ddr2_dq\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dq\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dq\type\Subtype\constraint\0\Range\dir=false
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\value=15
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dqs_n\category=117
ddr2_dqs_n\port=3
ddr2_dqs_n\alias=ddr2_dqs_n
ddr2_dqs_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dqs_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dqs_n\type\Subtype\constraint\0\Range\dir=false
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dqs_p\category=117
ddr2_dqs_p\port=3
ddr2_dqs_p\alias=ddr2_dqs_p
ddr2_dqs_p\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dqs_p\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dqs_p\type\Subtype\constraint\0\Range\dir=false
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_odt\category=117
ddr2_odt\port=2
ddr2_odt\alias=ddr2_odt
ddr2_odt\type\Subtype\mark1=ieee::std_logic_vector
ddr2_odt\type\Subtype\mark2=ieee::std_logic_vector
ddr2_odt\type\Subtype\constraint\0\Range\dir=false
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ras_n\category=117
ddr2_ras_n\port=2
ddr2_ras_n\alias=ddr2_ras_n
ddr2_ras_n\type\Subtype\mark1=ieee::std_logic
ddr2_ras_n\type\Subtype\mark2=ieee::std_logic
ddr2_we_n\category=117
ddr2_we_n\port=2
ddr2_we_n\alias=ddr2_we_n
ddr2_we_n\type\Subtype\mark1=ieee::std_logic
ddr2_we_n\type\Subtype\mark2=ieee::std_logic
device_temp_i\category=117
device_temp_i\port=1
device_temp_i\alias=device_temp_i
device_temp_i\type\Subtype\mark1=ieee::std_logic_vector
device_temp_i\type\Subtype\mark2=ieee::std_logic_vector
device_temp_i\type\Subtype\constraint\0\Range\dir=false
device_temp_i\type\Subtype\constraint\0\Range\left\Constant\value=11
device_temp_i\type\Subtype\constraint\0\Range\left\Constant\units=
device_temp_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
device_temp_i\type\Subtype\constraint\0\Range\right\Constant\value=0
device_temp_i\type\Subtype\constraint\0\Range\right\Constant\units=
device_temp_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
inst_ddr\category=105
inst_ddr\port=0
inst_ddr\alias=Inst_DDR
mem_addr\category=117
mem_addr\port=0
mem_addr\alias=mem_addr
mem_addr\type\Subtype\mark1=ieee::std_logic_vector
mem_addr\type\Subtype\mark2=ieee::std_logic_vector
mem_addr\type\Subtype\constraint\0\Range\dir=false
mem_addr\type\Subtype\constraint\0\Range\left\Constant\value=26
mem_addr\type\Subtype\constraint\0\Range\left\Constant\units=
mem_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_addr\type\Subtype\constraint\0\Range\right\Constant\units=
mem_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_cmd\category=117
mem_cmd\port=0
mem_cmd\alias=mem_cmd
mem_cmd\type\Subtype\mark1=ieee::std_logic_vector
mem_cmd\type\Subtype\mark2=ieee::std_logic_vector
mem_cmd\type\Subtype\constraint\0\Range\dir=false
mem_cmd\type\Subtype\constraint\0\Range\left\Constant\value=2
mem_cmd\type\Subtype\constraint\0\Range\left\Constant\units=
mem_cmd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_cmd\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_cmd\type\Subtype\constraint\0\Range\right\Constant\units=
mem_cmd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_ctl\category=113
mem_ctl\port=0
mem_ctl\alias=MEM_CTL
mem_en\category=117
mem_en\port=0
mem_en\alias=mem_en
mem_en\type\Subtype\mark1=ieee::std_logic
mem_en\type\Subtype\mark2=ieee::std_logic
mem_rd_data\category=117
mem_rd_data\port=0
mem_rd_data\alias=mem_rd_data
mem_rd_data\type\Subtype\mark1=ieee::std_logic_vector
mem_rd_data\type\Subtype\mark2=ieee::std_logic_vector
mem_rd_data\type\Subtype\constraint\0\Range\dir=false
mem_rd_data\type\Subtype\constraint\0\Range\left\Constant\value=127
mem_rd_data\type\Subtype\constraint\0\Range\left\Constant\units=
mem_rd_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_rd_data\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_rd_data\type\Subtype\constraint\0\Range\right\Constant\units=
mem_rd_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_rd_data_end\category=117
mem_rd_data_end\port=0
mem_rd_data_end\alias=mem_rd_data_end
mem_rd_data_end\type\Subtype\mark1=ieee::std_logic
mem_rd_data_end\type\Subtype\mark2=ieee::std_logic
mem_rd_data_valid\category=117
mem_rd_data_valid\port=0
mem_rd_data_valid\alias=mem_rd_data_valid
mem_rd_data_valid\type\Subtype\mark1=ieee::std_logic
mem_rd_data_valid\type\Subtype\mark2=ieee::std_logic
mem_rdy\category=117
mem_rdy\port=0
mem_rdy\alias=mem_rdy
mem_rdy\type\Subtype\mark1=ieee::std_logic
mem_rdy\type\Subtype\mark2=ieee::std_logic
mem_ui_clk\category=117
mem_ui_clk\port=0
mem_ui_clk\alias=mem_ui_clk
mem_ui_clk\type\Subtype\mark1=ieee::std_logic
mem_ui_clk\type\Subtype\mark2=ieee::std_logic
mem_ui_rst\category=117
mem_ui_rst\port=0
mem_ui_rst\alias=mem_ui_rst
mem_ui_rst\type\Subtype\mark1=ieee::std_logic
mem_ui_rst\type\Subtype\mark2=ieee::std_logic
mem_wdf_data\category=117
mem_wdf_data\port=0
mem_wdf_data\alias=mem_wdf_data
mem_wdf_data\type\Subtype\mark1=ieee::std_logic_vector
mem_wdf_data\type\Subtype\mark2=ieee::std_logic_vector
mem_wdf_data\type\Subtype\constraint\0\Range\dir=false
mem_wdf_data\type\Subtype\constraint\0\Range\left\Constant\value=127
mem_wdf_data\type\Subtype\constraint\0\Range\left\Constant\units=
mem_wdf_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_wdf_data\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_wdf_data\type\Subtype\constraint\0\Range\right\Constant\units=
mem_wdf_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_wdf_end\category=117
mem_wdf_end\port=0
mem_wdf_end\alias=mem_wdf_end
mem_wdf_end\type\Subtype\mark1=ieee::std_logic
mem_wdf_end\type\Subtype\mark2=ieee::std_logic
mem_wdf_mask\category=117
mem_wdf_mask\port=0
mem_wdf_mask\alias=mem_wdf_mask
mem_wdf_mask\type\Subtype\mark1=ieee::std_logic_vector
mem_wdf_mask\type\Subtype\mark2=ieee::std_logic_vector
mem_wdf_mask\type\Subtype\constraint\0\Range\dir=false
mem_wdf_mask\type\Subtype\constraint\0\Range\left\Constant\value=15
mem_wdf_mask\type\Subtype\constraint\0\Range\left\Constant\units=
mem_wdf_mask\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_wdf_mask\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_wdf_mask\type\Subtype\constraint\0\Range\right\Constant\units=
mem_wdf_mask\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_wdf_rdy\category=117
mem_wdf_rdy\port=0
mem_wdf_rdy\alias=mem_wdf_rdy
mem_wdf_rdy\type\Subtype\mark1=ieee::std_logic
mem_wdf_rdy\type\Subtype\mark2=ieee::std_logic
mem_wdf_wren\category=117
mem_wdf_wren\port=0
mem_wdf_wren\alias=mem_wdf_wren
mem_wdf_wren\type\Subtype\mark1=ieee::std_logic
mem_wdf_wren\type\Subtype\mark2=ieee::std_logic
mem_wr_ctl\category=113
mem_wr_ctl\port=0
mem_wr_ctl\alias=MEM_WR_CTL
next_state_decode\category=113
next_state_decode\port=0
next_state_decode\alias=NEXT_STATE_DECODE
nstate\category=117
nstate\port=0
nstate\alias=nState
nstate\type\Subtype\mark1=ram2ddr::state_type
nstate\type\Subtype\mark2=ram2ddr::state_type
ram2ddr\category=100
ram2ddr\port=0
ram2ddr\alias=Ram2Ddr
ram_a\category=117
ram_a\port=1
ram_a\alias=ram_a
ram_a\type\Subtype\mark1=ieee::std_logic_vector
ram_a\type\Subtype\mark2=ieee::std_logic_vector
ram_a\type\Subtype\constraint\0\Range\dir=false
ram_a\type\Subtype\constraint\0\Range\left\Constant\value=26
ram_a\type\Subtype\constraint\0\Range\left\Constant\units=
ram_a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_a\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_a\type\Subtype\constraint\0\Range\right\Constant\units=
ram_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_a_int\category=117
ram_a_int\port=0
ram_a_int\alias=ram_a_int
ram_a_int\type\Subtype\mark1=ieee::std_logic_vector
ram_a_int\type\Subtype\mark2=ieee::std_logic_vector
ram_a_int\type\Subtype\constraint\0\Range\dir=false
ram_a_int\type\Subtype\constraint\0\Range\left\Constant\value=26
ram_a_int\type\Subtype\constraint\0\Range\left\Constant\units=
ram_a_int\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_a_int\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_a_int\type\Subtype\constraint\0\Range\right\Constant\units=
ram_a_int\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_cen\category=117
ram_cen\port=1
ram_cen\alias=ram_cen
ram_cen\type\Subtype\mark1=ieee::std_logic
ram_cen\type\Subtype\mark2=ieee::std_logic
ram_cen_int\category=117
ram_cen_int\port=0
ram_cen_int\alias=ram_cen_int
ram_cen_int\type\Subtype\mark1=ieee::std_logic
ram_cen_int\type\Subtype\mark2=ieee::std_logic
ram_dq_i\category=117
ram_dq_i\port=1
ram_dq_i\alias=ram_dq_i
ram_dq_i\type\Subtype\mark1=ieee::std_logic_vector
ram_dq_i\type\Subtype\mark2=ieee::std_logic_vector
ram_dq_i\type\Subtype\constraint\0\Range\dir=false
ram_dq_i\type\Subtype\constraint\0\Range\left\Constant\value=15
ram_dq_i\type\Subtype\constraint\0\Range\left\Constant\units=
ram_dq_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_dq_i\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_dq_i\type\Subtype\constraint\0\Range\right\Constant\units=
ram_dq_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_dq_i_int\category=117
ram_dq_i_int\port=0
ram_dq_i_int\alias=ram_dq_i_int
ram_dq_i_int\type\Subtype\mark1=ieee::std_logic_vector
ram_dq_i_int\type\Subtype\mark2=ieee::std_logic_vector
ram_dq_i_int\type\Subtype\constraint\0\Range\dir=false
ram_dq_i_int\type\Subtype\constraint\0\Range\left\Constant\value=15
ram_dq_i_int\type\Subtype\constraint\0\Range\left\Constant\units=
ram_dq_i_int\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_dq_i_int\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_dq_i_int\type\Subtype\constraint\0\Range\right\Constant\units=
ram_dq_i_int\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_dq_o\category=117
ram_dq_o\port=2
ram_dq_o\alias=ram_dq_o
ram_dq_o\type\Subtype\mark1=ieee::std_logic_vector
ram_dq_o\type\Subtype\mark2=ieee::std_logic_vector
ram_dq_o\type\Subtype\constraint\0\Range\dir=false
ram_dq_o\type\Subtype\constraint\0\Range\left\Constant\value=15
ram_dq_o\type\Subtype\constraint\0\Range\left\Constant\units=
ram_dq_o\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_dq_o\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_dq_o\type\Subtype\constraint\0\Range\right\Constant\units=
ram_dq_o\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_lb\category=117
ram_lb\port=1
ram_lb\alias=ram_lb
ram_lb\type\Subtype\mark1=ieee::std_logic
ram_lb\type\Subtype\mark2=ieee::std_logic
ram_lb_int\category=117
ram_lb_int\port=0
ram_lb_int\alias=ram_lb_int
ram_lb_int\type\Subtype\mark1=ieee::std_logic
ram_lb_int\type\Subtype\mark2=ieee::std_logic
ram_oen\category=117
ram_oen\port=1
ram_oen\alias=ram_oen
ram_oen\type\Subtype\mark1=ieee::std_logic
ram_oen\type\Subtype\mark2=ieee::std_logic
ram_oen_int\category=117
ram_oen_int\port=0
ram_oen_int\alias=ram_oen_int
ram_oen_int\type\Subtype\mark1=ieee::std_logic
ram_oen_int\type\Subtype\mark2=ieee::std_logic
ram_ub\category=117
ram_ub\port=1
ram_ub\alias=ram_ub
ram_ub\type\Subtype\mark1=ieee::std_logic
ram_ub\type\Subtype\mark2=ieee::std_logic
ram_ub_int\category=117
ram_ub_int\port=0
ram_ub_int\alias=ram_ub_int
ram_ub_int\type\Subtype\mark1=ieee::std_logic
ram_ub_int\type\Subtype\mark2=ieee::std_logic
ram_wen\category=117
ram_wen\port=1
ram_wen\alias=ram_wen
ram_wen\type\Subtype\mark1=ieee::std_logic
ram_wen\type\Subtype\mark2=ieee::std_logic
ram_wen_int\category=117
ram_wen_int\port=0
ram_wen_int\alias=ram_wen_int
ram_wen_int\type\Subtype\mark1=ieee::std_logic
ram_wen_int\type\Subtype\mark2=ieee::std_logic
rd_data\category=113
rd_data\port=0
rd_data\alias=RD_DATA
reg_in\category=113
reg_in\port=0
reg_in\alias=REG_IN
rst\category=117
rst\port=0
rst\alias=rst
rst\type\Subtype\mark1=ieee::std_logic
rst\type\Subtype\mark2=ieee::std_logic
rst_i\category=117
rst_i\port=1
rst_i\alias=rst_i
rst_i\type\Subtype\mark1=ieee::std_logic
rst_i\type\Subtype\mark2=ieee::std_logic
rstn\category=117
rstn\port=0
rstn\alias=rstn
rstn\type\Subtype\mark1=ieee::std_logic
rstn\type\Subtype\mark2=ieee::std_logic
rstsync\category=113
rstsync\port=0
rstsync\alias=RSTSYNC
sreg\category=117
sreg\port=0
sreg\alias=sreg
sreg\type\Subtype\mark1=ieee::std_logic_vector
sreg\type\Subtype\mark2=ieee::std_logic_vector
sreg\type\Subtype\constraint\0\Range\dir=false
sreg\type\Subtype\constraint\0\Range\left\Constant\value=1
sreg\type\Subtype\constraint\0\Range\left\Constant\units=
sreg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sreg\type\Subtype\constraint\0\Range\right\Constant\value=0
sreg\type\Subtype\constraint\0\Range\right\Constant\units=
sreg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_type\category=119
state_type\port=0
state_type\alias=state_type
state_type\type\Type\entry=ram2ddr::state_type
state_type\type\Type\tclass=303
state_type\type\Type\name=
state_type\type\Type\values=stIdle, stPreset, stSendData, stSetCmdRd, stSetCmdWr, stWaitCen
sync_process\category=113
sync_process\port=0
sync_process\alias=SYNC_PROCESS
ui_clk_o\category=117
ui_clk_o\port=2
ui_clk_o\alias=ui_clk_o
ui_clk_o\type\Subtype\mark1=ieee::std_logic
ui_clk_o\type\Subtype\mark2=ieee::std_logic
wr_addr\category=113
wr_addr\port=0
wr_addr\alias=WR_ADDR
wr_data_addr\category=113
wr_data_addr\port=0
wr_data_addr\alias=WR_DATA_ADDR
wr_data_msk\category=113
wr_data_msk\port=0
wr_data_msk\alias=WR_DATA_MSK
%3ChasCode%3E=true
