{
  "creator": "Yosys 0.9 (git sha1 UNKNOWN, clang 12.0.0 -fPIC -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:671"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1124"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1125"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1126"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:121"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:122"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:82"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:86"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:92"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:93"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:90"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:91"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:84"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:87"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:85"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:88"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:89"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:83"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:932"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:945"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:944"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:943"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:933"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:934"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:935"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:936"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:937"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:938"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:939"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:940"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:941"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:942"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1032"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1033"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1031"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1012"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1011"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1010"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1009"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1008"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1007"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1006"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1005"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1002"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1020"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1019"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1018"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1015"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1014"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1030"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1028"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1027"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1025"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1024"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1023"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1003"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1004"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1021"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1034"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1022"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1037"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:7"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:10"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:16"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:14"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:15"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:11"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:9"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:12"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:13"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:8"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1130"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1133"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1139"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1137"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1134"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1132"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1135"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1136"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1131"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1141"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1142"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1202"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1209"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1208"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1207"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1206"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1203"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1204"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1205"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1200"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1098"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1112"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1111"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1110"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1109"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1100"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1099"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1108"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1107"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1106"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1105"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1104"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1103"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1102"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1101"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1113"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1114"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1119"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1115"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1116"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1117"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1118"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:977"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:978"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:979"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:952"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:955"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:954"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:953"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1263"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1265"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1272"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1270"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1270"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1266"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1265"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1266"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1265"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1264"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1266"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1272"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1264"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1265"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1266"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1267"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1267"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1271"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1271"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1269"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1269"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1268"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1268"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1272"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:814"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:823"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:821"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:820"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:825"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:816"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:818"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:817"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:819"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:815"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:824"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:828"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:827"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:826"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:849"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:858"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:856"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:855"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:860"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:857"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:851"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:853"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:852"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:854"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:859"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:863"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:862"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:861"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:789"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:787"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:786"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:791"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:788"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:781"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:782"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:783"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:785"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:790"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:794"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:793"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:792"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:718"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:725"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:723"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:722"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:727"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:724"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:720"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:721"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:719"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:726"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:730"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:729"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:728"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:749"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:756"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:754"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:753"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:758"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:755"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:750"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:751"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:752"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:757"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:761"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:760"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:759"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:306"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:312"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:309"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:307"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:311"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:312"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:474"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:480"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:475"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:479"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:480"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:604"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:610"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:607"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:605"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:609"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:610"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:539"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:545"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:542"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:540"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:544"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:545"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:960"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:961"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:963"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:967"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:964"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:968"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:965"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:962"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:984"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:990"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:986"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:991"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:987"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:992"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:988"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:985"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:989"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1044"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1087"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1086"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1085"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1092"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1091"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1089"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1064"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1081"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1082"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1076"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1055"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1054"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1053"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1052"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1051"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1050"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1049"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1048"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1045"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1063"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1062"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1061"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1060"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1059"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1058"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1057"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1056"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1075"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1073"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1070"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1069"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1068"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1046"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1047"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1066"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1083"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1067"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1065"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1079"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1080"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1077"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1078"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:893"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:894"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:895"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:898"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:896"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:886"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:887"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:889"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:888"
          }
        }
      }
    },
    "risc_v_abs": {
      "attributes": {
        "top": 1,
        "src": "to_verilog/risc_v_abs.v:1"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RSTN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "loadValue": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "outMemData": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "inMemInstruction": {
          "direction": "input",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "outPC": {
          "direction": "output",
          "bits": [ "0", "0", 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ]
        },
        "MemWriteTOMem": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "MemReadTOMem": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "inMemDataAddress": {
          "direction": "output",
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
        },
        "inMemData": {
          "direction": "output",
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ]
        }
      },
      "cells": {
        "$abc$5130$auto$blifparse.cc:492:parse_blif$5131": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 195 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3704": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 5 ],
            "E": [ 195 ],
            "Q": [ 99 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3705": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 6 ],
            "E": [ 195 ],
            "Q": [ 100 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3706": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 7 ],
            "E": [ 195 ],
            "Q": [ 101 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3707": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 8 ],
            "E": [ 195 ],
            "Q": [ 102 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3708": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 9 ],
            "E": [ 195 ],
            "Q": [ 103 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3709": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 10 ],
            "E": [ 195 ],
            "Q": [ 104 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3710": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 11 ],
            "E": [ 195 ],
            "Q": [ 105 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3711": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 12 ],
            "E": [ 195 ],
            "Q": [ 106 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3712": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 13 ],
            "E": [ 195 ],
            "Q": [ 107 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3713": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 14 ],
            "E": [ 195 ],
            "Q": [ 108 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3714": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 15 ],
            "E": [ 195 ],
            "Q": [ 109 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3715": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 16 ],
            "E": [ 195 ],
            "Q": [ 110 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3716": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 17 ],
            "E": [ 195 ],
            "Q": [ 111 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3717": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 18 ],
            "E": [ 195 ],
            "Q": [ 112 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3718": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 19 ],
            "E": [ 195 ],
            "Q": [ 113 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3719": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 20 ],
            "E": [ 195 ],
            "Q": [ 114 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3720": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 21 ],
            "E": [ 195 ],
            "Q": [ 115 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3721": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 22 ],
            "E": [ 195 ],
            "Q": [ 116 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3722": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 23 ],
            "E": [ 195 ],
            "Q": [ 117 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3723": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 24 ],
            "E": [ 195 ],
            "Q": [ 118 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3724": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 25 ],
            "E": [ 195 ],
            "Q": [ 119 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3725": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 26 ],
            "E": [ 195 ],
            "Q": [ 120 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3726": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 27 ],
            "E": [ 195 ],
            "Q": [ 121 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3727": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 28 ],
            "E": [ 195 ],
            "Q": [ 122 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3728": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 29 ],
            "E": [ 195 ],
            "Q": [ 123 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3729": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 30 ],
            "E": [ 195 ],
            "Q": [ 124 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3730": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 31 ],
            "E": [ 195 ],
            "Q": [ 125 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3731": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 32 ],
            "E": [ 195 ],
            "Q": [ 126 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3732": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 33 ],
            "E": [ 195 ],
            "Q": [ 127 ]
          }
        },
        "$techmap\\Stage_1.ProgramCounter.$auto$simplemap.cc:420:simplemap_dff$3733": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 34 ],
            "E": [ 195 ],
            "Q": [ 128 ]
          }
        },
        "$techmap\\Stage_3.ExMemFFMemRead.$auto$simplemap.cc:420:simplemap_dff$1004": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 130 ]
          }
        },
        "$techmap\\Stage_3.ExMemFFMemWrite.$auto$simplemap.cc:420:simplemap_dff$1004": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 129 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2472": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 131 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2473": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 132 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2474": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 133 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2475": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 134 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2476": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 135 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2477": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 136 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2478": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 137 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2479": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 138 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2480": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 139 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2481": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 140 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2482": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 141 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2483": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 142 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2484": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 143 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2485": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 144 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2486": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 145 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2487": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 146 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2488": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 147 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2489": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 148 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2490": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 149 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2491": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 150 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2492": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 151 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2493": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 152 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2494": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 153 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2495": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 154 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2496": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 155 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2497": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 156 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2498": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 157 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2499": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 158 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2500": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 159 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2501": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 160 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2502": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 161 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegAluRes.$auto$simplemap.cc:420:simplemap_dff$2503": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 162 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2472": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 163 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2473": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 164 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2474": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 165 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2475": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 166 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2476": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 167 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2477": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 168 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2478": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 169 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2479": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 170 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2480": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 171 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2481": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 172 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2482": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 173 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2483": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 174 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2484": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 175 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2485": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 176 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2486": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 177 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2487": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 178 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2488": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 179 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2489": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 180 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2490": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 181 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2491": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 182 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2492": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 183 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2493": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 184 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2494": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 185 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2495": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 186 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2496": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 187 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2497": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 188 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2498": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 189 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2499": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 190 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2500": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 191 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2501": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 192 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2502": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 193 ]
          }
        },
        "$techmap\\Stage_3.ExMemRegRs2Bypass.$auto$simplemap.cc:420:simplemap_dff$2503": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 195 ],
            "Q": [ 194 ]
          }
        }
      },
      "netnames": {
        "$abc$5130$auto$dff2dffe.cc:158:make_patterns_logic$4445": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
          }
        },
        "AddRd_ExMem": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:31"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:2"
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:4"
          }
        },
        "EN1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:180"
          }
        },
        "ENIFIDINST": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:55"
          }
        },
        "ENPC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:55"
          }
        },
        "EN_IF_ID_INST": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:21"
          }
        },
        "EN_IF_ID_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:20"
          }
        },
        "EN_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:19"
          }
        },
        "ExMemAluResult": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:50"
          }
        },
        "ExMemRegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:89"
          }
        },
        "ExMem_MemReadStage3": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:49"
          }
        },
        "ExMem_MemWriteStage3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:49"
          }
        },
        "ExMem_ReadData2Bypass": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:50"
          }
        },
        "MemInstructionPipe": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:29"
          }
        },
        "MemReadTOMem": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:10"
          }
        },
        "MemRead_TOMem": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:26"
          }
        },
        "MemWriteTOMem": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:9"
          }
        },
        "MemWrite_TOMem": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:26"
          }
        },
        "RSTN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:3"
          }
        },
        "Stage_1.CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:26"
          }
        },
        "Stage_1.EN_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:28"
          }
        },
        "Stage_1.EN_PIPE_Instruction": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:30"
          }
        },
        "Stage_1.IF_ID_PC.a": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:80|to_verilog/registerNbit.v:29"
          }
        },
        "Stage_1.IF_ID_PC.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:80|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_1.IF_ID_PC.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:80|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_1.IF_ID_instruction.a": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Stage_1.IF_ID_instruction.b": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:30"
          }
        },
        "Stage_1.IF_ID_instruction.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_1.IF_ID_instruction.enable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_1.IF_ID_instruction.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_1.Incrementer.connection": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:34"
          }
        },
        "Stage_1.Incrementer.genSubBlock[10].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[10].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[10].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[10].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[11].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[11].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[11].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[11].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[12].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[12].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[12].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[12].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[13].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[13].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[13].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[13].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[14].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[14].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[14].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[14].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[15].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[15].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[15].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[15].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[16].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[16].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[16].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[16].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[17].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[17].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[17].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[17].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[18].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[18].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[18].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[18].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[19].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[19].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[19].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[19].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[1].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[1].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[1].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[1].subBlock.res": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[20].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[20].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[20].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[20].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[21].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[21].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[21].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[21].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[22].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[22].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[22].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[22].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[23].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[23].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[23].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[23].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[24].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[24].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[24].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[24].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[25].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[25].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[25].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[25].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[26].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[26].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[26].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[26].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[27].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[27].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[27].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[27].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[28].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[28].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[28].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[28].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[2].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[2].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[2].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[2].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[3].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[3].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[3].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[3].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[4].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[4].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[4].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[4].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[5].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[5].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[5].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[5].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[6].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[6].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[6].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[6].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[7].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[7].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[7].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[7].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[8].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[8].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[8].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[8].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.genSubBlock[9].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29"
          }
        },
        "Stage_1.Incrementer.genSubBlock[9].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26"
          }
        },
        "Stage_1.Incrementer.genSubBlock[9].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27"
          }
        },
        "Stage_1.Incrementer.genSubBlock[9].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28"
          }
        },
        "Stage_1.Incrementer.in1": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:26"
          }
        },
        "Stage_1.Incrementer.res": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
          }
        },
        "Stage_1.Mux.A": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
          }
        },
        "Stage_1.Mux.B": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:66|to_verilog/mux2to1Nbit.v:27"
          }
        },
        "Stage_1.Mux.S": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:66|to_verilog/mux2to1Nbit.v:38"
          }
        },
        "Stage_1.Mux.Z": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:66|to_verilog/mux2to1Nbit.v:29"
          }
        },
        "Stage_1.Mux.s": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:66|to_verilog/mux2to1Nbit.v:28"
          }
        },
        "Stage_1.ProgramCounter.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:30"
          }
        },
        "Stage_1.ProgramCounter.b": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:31"
          }
        },
        "Stage_1.ProgramCounter.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:26"
          }
        },
        "Stage_1.ProgramCounter.enable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:28"
          }
        },
        "Stage_1.ProgramCounter.loadValue": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:29"
          }
        },
        "Stage_1.ProgramCounter.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:27"
          }
        },
        "Stage_1.RSTN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:27"
          }
        },
        "Stage_1.loadValue": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:32"
          }
        },
        "Stage_1.outMemInstruction": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:33",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Stage_1.outMemInstructionPipe": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:36"
          }
        },
        "Stage_1.outPC": {
          "hide_name": 0,
          "bits": [ "0", "0", 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:35"
          }
        },
        "Stage_1.out_PC": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:52"
          }
        },
        "Stage_1.out_pc": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:77"
          }
        },
        "Stage_1.selJump": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:31"
          }
        },
        "Stage_1.targetAddJump": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:34"
          }
        },
        "Stage_1.targetAddPC": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:51"
          }
        },
        "Stage_1.targetAddress": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:49"
          }
        },
        "Stage_1.targetAddressSeq": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
          }
        },
        "Stage_2.AddRD_ExMem": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:38"
          }
        },
        "Stage_2.CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:26"
          }
        },
        "Stage_2.ComparatorBlock.RdAdd": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:136|to_verilog/Comparator_Nbit.v:26"
          }
        },
        "Stage_2.ComparatorBlock.RsAdd": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:136|to_verilog/Comparator_Nbit.v:27"
          }
        },
        "Stage_2.ComparatorBlock.equality": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:136|to_verilog/Comparator_Nbit.v:28"
          }
        },
        "Stage_2.ControlUnitBlock.branch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:43"
          }
        },
        "Stage_2.ControlUnitBlock.func3": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:27"
          }
        },
        "Stage_2.ControlUnitBlock.func7": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:28"
          }
        },
        "Stage_2.ControlUnitBlock.jal_ok": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:86"
          }
        },
        "Stage_2.ControlUnitBlock.opcode": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:26"
          }
        },
        "Stage_2.ControlUnitBlock.zero": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:29"
          }
        },
        "Stage_2.EN": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:28"
          }
        },
        "Stage_2.EN_AddRD": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.EN_AddRS1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.EN_AddRS2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.EN_EX": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.EN_IF_ID_INST": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:55"
          }
        },
        "Stage_2.EN_IF_ID_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:54"
          }
        },
        "Stage_2.EN_Imm": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.EN_MEM": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.EN_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:56"
          }
        },
        "Stage_2.EN_RS1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.EN_RS2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.EN_WB": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101"
          }
        },
        "Stage_2.HazardDetectorBlock.ADD1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:41"
          }
        },
        "Stage_2.HazardDetectorBlock.ADD2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:42"
          }
        },
        "Stage_2.HazardDetectorBlock.EX_MEM_ADDRD": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:44"
          }
        },
        "Stage_2.HazardDetectorBlock.EX_MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.ID_EX_ADDRD": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:43"
          }
        },
        "Stage_2.HazardDetectorBlock.ID_EX_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:26"
          }
        },
        "Stage_2.HazardDetectorBlock.IF_ID_INSTenable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:48"
          }
        },
        "Stage_2.HazardDetectorBlock.IF_ID_PCenable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:47"
          }
        },
        "Stage_2.HazardDetectorBlock.MEM_WB_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:28"
          }
        },
        "Stage_2.HazardDetectorBlock.Mux_control": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:46"
          }
        },
        "Stage_2.HazardDetectorBlock.PC_enable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:49"
          }
        },
        "Stage_2.HazardDetectorBlock.bobbleLW": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.bobble_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.bobble_2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.bobble_3": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.bobbleout": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:39"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:57|to_verilog/Comparator_Nbit.v:26"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:57|to_verilog/Comparator_Nbit.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1.equality": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:57|to_verilog/Comparator_Nbit.v:28"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_2.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:75|to_verilog/Comparator_Nbit.v:26"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_2.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:75|to_verilog/Comparator_Nbit.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_2.equality": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:75|to_verilog/Comparator_Nbit.v:28"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_3.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:91|to_verilog/Comparator_Nbit.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:64|to_verilog/Comparator_Nbit.v:26"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:64|to_verilog/Comparator_Nbit.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2.equality": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:64|to_verilog/Comparator_Nbit.v:28"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_2.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:82|to_verilog/Comparator_Nbit.v:26"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_2.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:82|to_verilog/Comparator_Nbit.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_2.equality": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:82|to_verilog/Comparator_Nbit.v:28"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_3.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:98|to_verilog/Comparator_Nbit.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.ffLW.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:130|to_verilog/ff_en.v:26"
          }
        },
        "Stage_2.HazardDetectorBlock.ffLW.en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:130|to_verilog/ff_en.v:28"
          }
        },
        "Stage_2.HazardDetectorBlock.ffLW.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:130|to_verilog/ff_en.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2.a": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:120|to_verilog/ff_en.v:29"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:120|to_verilog/ff_en.v:26"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2.en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:120|to_verilog/ff_en.v:28"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:120|to_verilog/ff_en.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2input": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.a": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:29"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:30"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:26"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:28"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:27"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3_out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.instBEQ": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:29"
          }
        },
        "Stage_2.HazardDetectorBlock.outadd2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.outadd2_2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.outcomp1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.outcomp1_2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.outcomp2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.outcomp2_2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:40"
          }
        },
        "Stage_2.HazardDetectorBlock.same_reg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.same_reg_2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.HazardDetectorBlock.verify_Add2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55"
          }
        },
        "Stage_2.ID_EX_AddRS1.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:301|to_verilog/registerNbit.v:29"
          }
        },
        "Stage_2.ID_EX_AddRS1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:301|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_2.ID_EX_AddRS1.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:301|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_2.ID_EX_AddRS1.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:301|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_2.ID_EX_AluOP.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:353|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_2.ID_EX_AluOP.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:353|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_2.ID_EX_AluOP.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:353|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_2.ID_EX_AluSrc.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:346|to_verilog/ff_en.v:26"
          }
        },
        "Stage_2.ID_EX_AluSrc.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:346|to_verilog/ff_en.v:28"
          }
        },
        "Stage_2.ID_EX_AluSrc.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:346|to_verilog/ff_en.v:27"
          }
        },
        "Stage_2.ID_EX_Imm.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:319|to_verilog/registerNbit.v:29"
          }
        },
        "Stage_2.ID_EX_Imm.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:319|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_2.ID_EX_Imm.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:319|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_2.ID_EX_Imm.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:319|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_2.ID_EX_MemRD.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:369|to_verilog/ff_en.v:26"
          }
        },
        "Stage_2.ID_EX_MemRD.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:369|to_verilog/ff_en.v:28"
          }
        },
        "Stage_2.ID_EX_MemRD.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:369|to_verilog/ff_en.v:27"
          }
        },
        "Stage_2.ID_EX_MemToReg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:376|to_verilog/ff_en.v:26"
          }
        },
        "Stage_2.ID_EX_MemToReg.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:376|to_verilog/ff_en.v:28"
          }
        },
        "Stage_2.ID_EX_MemToReg.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:376|to_verilog/ff_en.v:27"
          }
        },
        "Stage_2.ID_EX_MemWR.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:362|to_verilog/ff_en.v:26"
          }
        },
        "Stage_2.ID_EX_MemWR.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:362|to_verilog/ff_en.v:28"
          }
        },
        "Stage_2.ID_EX_MemWR.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:362|to_verilog/ff_en.v:27"
          }
        },
        "Stage_2.ID_EX_RS1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:337|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_2.ID_EX_RS1.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:337|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_2.ID_EX_RS1.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:337|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_2.ID_EX_RegWR.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:383|to_verilog/ff_en.v:26"
          }
        },
        "Stage_2.ID_EX_RegWR.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:383|to_verilog/ff_en.v:28"
          }
        },
        "Stage_2.ID_EX_RegWR.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:383|to_verilog/ff_en.v:27"
          }
        },
        "Stage_2.ImmediateBlock.BEQ": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:35"
          }
        },
        "Stage_2.ImmediateBlock.Immediate": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:40"
          }
        },
        "Stage_2.ImmediateBlock.inst11_8": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:54"
          }
        },
        "Stage_2.ImmediateBlock.inst19_12": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:52"
          }
        },
        "Stage_2.ImmediateBlock.inst20": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:51"
          }
        },
        "Stage_2.ImmediateBlock.inst24_21": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:54"
          }
        },
        "Stage_2.ImmediateBlock.inst30_25": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:53"
          }
        },
        "Stage_2.ImmediateBlock.inst31_20": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:50"
          }
        },
        "Stage_2.ImmediateBlock.inst31exp11": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:50"
          }
        },
        "Stage_2.ImmediateBlock.inst31exp8": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:52"
          }
        },
        "Stage_2.ImmediateBlock.inst7": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:51"
          }
        },
        "Stage_2.ImmediateBlock.instruction": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:39"
          }
        },
        "Stage_2.MemInstructionPipe": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:29"
          }
        },
        "Stage_2.MuxIn1Reg.A": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:188|to_verilog/mux2to1Nbit.v:26"
          }
        },
        "Stage_2.MuxIn1Reg.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:188|to_verilog/mux2to1Nbit.v:27"
          }
        },
        "Stage_2.MuxRS1.A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:208|to_verilog/mux2to1Nbit.v:26"
          }
        },
        "Stage_2.MuxRS1.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:208|to_verilog/mux2to1Nbit.v:27"
          }
        },
        "Stage_2.PCPIPE": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:172"
          }
        },
        "Stage_2.PC_Pipe": {
          "hide_name": 0,
          "bits": [ "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:99"
          }
        },
        "Stage_2.PC_Pipe_s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
          }
        },
        "Stage_2.RS1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:70"
          }
        },
        "Stage_2.RS2": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:70"
          }
        },
        "Stage_2.RSTN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:27"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Mux1.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:72|to_verilog/mux_8_to_1.v:34"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Mux2.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:86|to_verilog/mux_8_to_1.v:34"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Mux3.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:100|to_verilog/mux_8_to_1.v:34"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Mux4.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:114|to_verilog/mux_8_to_1.v:34"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Muxfin.S": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:128|to_verilog/mux4to1.v:30"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Muxfin.Z": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:128|to_verilog/mux4to1.v:31"
          }
        },
        "Stage_2.RegisterBlock.MUX1.SEL1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:66"
          }
        },
        "Stage_2.RegisterBlock.MUX1.SEL2": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:67"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Y": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:59"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Mux1.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:72|to_verilog/mux_8_to_1.v:34"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Mux2.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:86|to_verilog/mux_8_to_1.v:34"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Mux3.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:100|to_verilog/mux_8_to_1.v:34"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Mux4.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:114|to_verilog/mux_8_to_1.v:34"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Muxfin.S": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:128|to_verilog/mux4to1.v:30"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Muxfin.Z": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:128|to_verilog/mux4to1.v:31"
          }
        },
        "Stage_2.RegisterBlock.MUX2.SEL1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:66"
          }
        },
        "Stage_2.RegisterBlock.MUX2.SEL2": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:67"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Sel": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:58"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Y": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:59"
          }
        },
        "Stage_2.RegisterBlock.REG0.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:51|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG0.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:51|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:60|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG1.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:60|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG10.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:142|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG10.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:142|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG11.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:151|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG11.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:151|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG12.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:160|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG12.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:160|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG13.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:169|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG13.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:169|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG14.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:178|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG14.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:178|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG15.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:187|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG15.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:187|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG16.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:196|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG16.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:196|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG17.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:205|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG17.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:205|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG18.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:214|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG18.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:214|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG19.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:223|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG19.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:223|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG2.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:70|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG2.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:70|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG20.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:232|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG20.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:232|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG21.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:241|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG21.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:241|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG22.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:250|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG22.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:250|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG23.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:259|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG23.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:259|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG24.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:268|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG24.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:268|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG25.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:277|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG25.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:277|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG26.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:286|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG26.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:286|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG27.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:295|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG27.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:295|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG28.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:304|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG28.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:304|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG29.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:313|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG29.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:313|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG3.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:79|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG3.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:79|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG30.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:322|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG30.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:322|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG31.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:331|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG31.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:331|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG4.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:88|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG4.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:88|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG5.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:97|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG5.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:97|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG6.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:106|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG6.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:106|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG7.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:115|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG7.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:115|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG8.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:124|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG8.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:124|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.REG9.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:133|to_verilog/register_nbit_clock_n.v:26"
          }
        },
        "Stage_2.RegisterBlock.REG9.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:133|to_verilog/register_nbit_clock_n.v:27"
          }
        },
        "Stage_2.RegisterBlock.ReadRS2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:30"
          }
        },
        "Stage_2.RegisterBlock.Readdata1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:33"
          }
        },
        "Stage_2.RegisterBlock.Readdata2": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:34"
          }
        },
        "Stage_2.RegisterBlock.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:26"
          }
        },
        "Stage_2.RegisterBlock.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:27"
          }
        },
        "Stage_2.adderBlock.IN1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
          }
        },
        "Stage_2.adderBlock.IN2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:178|to_verilog/adderSubNbit.v:27"
          }
        },
        "Stage_2.adderBlock.SUM": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:178|to_verilog/adderSubNbit.v:28"
          }
        },
        "Stage_2.andBlockEqRs1.IN1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:122|to_verilog/andBlock.v:26"
          }
        },
        "Stage_2.andBlockEqRs1.IN2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:122|to_verilog/andBlock.v:27"
          }
        },
        "Stage_2.andBlockEqRs1.RES": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:122|to_verilog/andBlock.v:28"
          }
        },
        "Stage_2.andBlockEqRs2.IN1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:129|to_verilog/andBlock.v:26"
          }
        },
        "Stage_2.andBlockEqRs2.IN2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:129|to_verilog/andBlock.v:27"
          }
        },
        "Stage_2.andBlockEqRs2.RES": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:129|to_verilog/andBlock.v:28"
          }
        },
        "Stage_2.andBlockJumpA.IN1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:162|to_verilog/andBlock.v:26"
          }
        },
        "Stage_2.andBlockJumpA.IN2": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:162|to_verilog/andBlock.v:27"
          }
        },
        "Stage_2.andBlockJumpA.RES": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:162|to_verilog/andBlock.v:28"
          }
        },
        "Stage_2.andBlockJumpB.IN1": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:169|to_verilog/andBlock.v:26"
          }
        },
        "Stage_2.andBlockJumpB.IN2": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:169|to_verilog/andBlock.v:27"
          }
        },
        "Stage_2.andBlockJumpB.RES": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:169|to_verilog/andBlock.v:28"
          }
        },
        "Stage_2.beqOK": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:108"
          }
        },
        "Stage_2.branch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:87"
          }
        },
        "Stage_2.controlSignals": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "Stage_2.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:274"
          }
        },
        "Stage_2.en_Eq": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:102"
          }
        },
        "Stage_2.en_jump": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:102"
          }
        },
        "Stage_2.en_jump_a": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:103"
          }
        },
        "Stage_2.en_jump_b": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:103"
          }
        },
        "Stage_2.en_xor_rs1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:104"
          }
        },
        "Stage_2.en_xor_rs2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:104"
          }
        },
        "Stage_2.immediateValue": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:83"
          }
        },
        "Stage_2.immediate_Value": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:84"
          }
        },
        "Stage_2.in_en_A": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:103"
          }
        },
        "Stage_2.in_en_B": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:103"
          }
        },
        "Stage_2.in_en_rs1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:104"
          }
        },
        "Stage_2.in_en_rs2": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:104"
          }
        },
        "Stage_2.mux_Control": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:102"
          }
        },
        "Stage_2.outAddRDIdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:97"
          }
        },
        "Stage_2.outAddRD_IdEx": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:246"
          }
        },
        "Stage_2.outAddRd_IdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:42"
          }
        },
        "Stage_2.outDataRs2_IdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:46"
          }
        },
        "Stage_2.outMux": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:41"
          }
        },
        "Stage_2.outXor": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:69"
          }
        },
        "Stage_2.regWR_ExMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:36"
          }
        },
        "Stage_2.regWR_IdEx": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:37"
          }
        },
        "Stage_2.regWr_MemWb": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:250"
          }
        },
        "Stage_2.selJump": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:39"
          }
        },
        "Stage_2.targetAddJump": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:40"
          }
        },
        "Stage_2.target_AddJump": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:85"
          }
        },
        "Stage_2.zero": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:69"
          }
        },
        "Stage_3.AluResult": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:145"
          }
        },
        "Stage_3.ExMemFFMemRead.b": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:30"
          }
        },
        "Stage_3.ExMemFFMemRead.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:26"
          }
        },
        "Stage_3.ExMemFFMemRead.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:28"
          }
        },
        "Stage_3.ExMemFFMemRead.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:27"
          }
        },
        "Stage_3.ExMemFFMemWrite.a": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:29"
          }
        },
        "Stage_3.ExMemFFMemWrite.b": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:30"
          }
        },
        "Stage_3.ExMemFFMemWrite.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:26"
          }
        },
        "Stage_3.ExMemFFMemWrite.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:28"
          }
        },
        "Stage_3.ExMemFFMemWrite.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:27"
          }
        },
        "Stage_3.ExMemFFMemtoReg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:170|to_verilog/ff_en.v:26"
          }
        },
        "Stage_3.ExMemFFMemtoReg.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:170|to_verilog/ff_en.v:28"
          }
        },
        "Stage_3.ExMemFFMemtoReg.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:170|to_verilog/ff_en.v:27"
          }
        },
        "Stage_3.ExMemRegAluRes.a": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:29"
          }
        },
        "Stage_3.ExMemRegAluRes.b": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:30"
          }
        },
        "Stage_3.ExMemRegAluRes.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_3.ExMemRegAluRes.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_3.ExMemRegAluRes.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_3.ExMemRegRdAdd.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:121|to_verilog/registerNbit.v:29"
          }
        },
        "Stage_3.ExMemRegRdAdd.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:121|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_3.ExMemRegRdAdd.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:121|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_3.ExMemRegRdAdd.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:121|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:29"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.b": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:30"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_3.ExMem_AluResult_Stage3": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:56"
          }
        },
        "Stage_3.ExMem_AluResult_Stage4": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:45"
          }
        },
        "Stage_3.ExMem_MemReadStage3": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:53"
          }
        },
        "Stage_3.ExMem_MemWriteStage3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:54"
          }
        },
        "Stage_3.ExMem_RdAddStage4": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:50"
          }
        },
        "Stage_3.ExMem_ReadData2Bypass": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:57"
          }
        },
        "Stage_3.FinalMuxResult": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:46"
          }
        },
        "Stage_3.IdEx_Memwrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:160"
          }
        },
        "Stage_3.IdEx_RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:49"
          }
        },
        "Stage_3.IdEx_ReadData2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:43"
          }
        },
        "Stage_3.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:32"
          }
        },
        "Stage_3.en_ALUres": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:36"
          }
        },
        "Stage_3.en_MemRead": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:38"
          }
        },
        "Stage_3.en_MemWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:39"
          }
        },
        "Stage_3.en_MemtoReg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:40"
          }
        },
        "Stage_3.en_RS2bypass": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:35"
          }
        },
        "Stage_3.en_RdAdd": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:34"
          }
        },
        "Stage_3.en_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:37"
          }
        },
        "Stage_3.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:33"
          }
        },
        "Stage_4.ExMemFFMemTOReg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:98|to_verilog/ff_en.v:26"
          }
        },
        "Stage_4.ExMemFFMemTOReg.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:98|to_verilog/ff_en.v:28"
          }
        },
        "Stage_4.ExMemFFMemTOReg.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:98|to_verilog/ff_en.v:27"
          }
        },
        "Stage_4.ExMemFFRegWrite.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:90|to_verilog/ff_en.v:26"
          }
        },
        "Stage_4.ExMemFFRegWrite.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:90|to_verilog/ff_en.v:28"
          }
        },
        "Stage_4.ExMemFFRegWrite.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:90|to_verilog/ff_en.v:27"
          }
        },
        "Stage_4.ExMemRegReadDataMem.a": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:81|to_verilog/registerNbit.v:29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Stage_4.ExMemRegReadDataMem.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:81|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_4.ExMemRegReadDataMem.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:81|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_4.ExMemRegReadDataMem.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:81|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_4.ExMem_AluResBypass": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:37"
          }
        },
        "Stage_4.ExMem_MemRead": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:28"
          }
        },
        "Stage_4.ExMem_MemWrite": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:29"
          }
        },
        "Stage_4.ExMem_RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:39"
          }
        },
        "Stage_4.FromMem_ReadDataMem": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:38",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Stage_4.MemReadTOMem": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:42"
          }
        },
        "Stage_4.MemWbRegAluResBypass.a": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:72|to_verilog/registerNbit.v:29"
          }
        },
        "Stage_4.MemWbRegAluResBypass.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:72|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_4.MemWbRegAluResBypass.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:72|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_4.MemWbRegAluResBypass.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:72|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_4.MemWbRegRdAdd.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:63|to_verilog/registerNbit.v:29"
          }
        },
        "Stage_4.MemWbRegRdAdd.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:63|to_verilog/registerNbit.v:26"
          }
        },
        "Stage_4.MemWbRegRdAdd.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:63|to_verilog/registerNbit.v:28"
          }
        },
        "Stage_4.MemWbRegRdAdd.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:63|to_verilog/registerNbit.v:27"
          }
        },
        "Stage_4.MemWriteTOMem": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:40"
          }
        },
        "Stage_4.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:30"
          }
        },
        "Stage_4.en_AluResbypass": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:33"
          }
        },
        "Stage_4.en_MemtoReg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:35"
          }
        },
        "Stage_4.en_RdAdd": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:32"
          }
        },
        "Stage_4.en_ReadDataMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:34"
          }
        },
        "Stage_4.en_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:36"
          }
        },
        "Stage_4.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:31"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:179"
          }
        },
        "en1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:18"
          }
        },
        "en_ALUres": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:53"
          }
        },
        "en_MemtoRegExMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:52"
          }
        },
        "en_RS2bypass": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:53"
          }
        },
        "en_RdAdd": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:52"
          }
        },
        "en_ReadDataMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:52"
          }
        },
        "en_RegWriteExMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:53"
          }
        },
        "inMemData": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:12"
          }
        },
        "inMemDataAddress": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:11"
          }
        },
        "inMemInstruction": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:7"
          }
        },
        "loadValue": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:5"
          }
        },
        "outDataRs2_IdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:41"
          }
        },
        "outMemData": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:6"
          }
        },
        "outMux": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:37"
          }
        },
        "outPC": {
          "hide_name": 0,
          "bits": [ "0", "0", 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:8"
          }
        },
        "outRdAdd_IdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:25"
          }
        },
        "out_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:51"
          }
        },
        "regWRIdEx": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:90"
          }
        },
        "selJump": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:22"
          }
        },
        "targetAddJump": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "to_verilog/risc_v_abs.v:24"
          }
        }
      }
    }
  }
}
