{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677377222279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677377222290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 18:07:02 2023 " "Processing started: Sat Feb 25 18:07:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677377222290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377222290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377222290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677377223026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677377223026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDcount-a " "Found design unit 1: BCDcount-a" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677377233194 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDcount " "Found entity 1: BCDcount" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677377233194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDcount " "Elaborating entity \"BCDcount\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677377233232 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SETTING_MODE BCDcount.vhd(66) " "VHDL Process Statement warning at BCDcount.vhd(66): signal \"SETTING_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233234 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(68) " "VHDL Process Statement warning at BCDcount.vhd(68): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233234 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(68) " "VHDL Process Statement warning at BCDcount.vhd(68): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233234 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(71) " "VHDL Process Statement warning at BCDcount.vhd(71): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233235 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(74) " "VHDL Process Statement warning at BCDcount.vhd(74): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233235 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(75) " "VHDL Process Statement warning at BCDcount.vhd(75): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233235 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(79) " "VHDL Process Statement warning at BCDcount.vhd(79): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233235 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(84) " "VHDL Process Statement warning at BCDcount.vhd(84): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233235 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(90) " "VHDL Process Statement warning at BCDcount.vhd(90): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233235 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(91) " "VHDL Process Statement warning at BCDcount.vhd(91): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233235 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(96) " "VHDL Process Statement warning at BCDcount.vhd(96): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233235 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(96) " "VHDL Process Statement warning at BCDcount.vhd(96): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(99) " "VHDL Process Statement warning at BCDcount.vhd(99): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(102) " "VHDL Process Statement warning at BCDcount.vhd(102): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(103) " "VHDL Process Statement warning at BCDcount.vhd(103): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(107) " "VHDL Process Statement warning at BCDcount.vhd(107): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(112) " "VHDL Process Statement warning at BCDcount.vhd(112): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(118) " "VHDL Process Statement warning at BCDcount.vhd(118): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(119) " "VHDL Process Statement warning at BCDcount.vhd(119): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SETTING_MODE BCDcount.vhd(125) " "VHDL Process Statement warning at BCDcount.vhd(125): signal \"SETTING_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233236 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(127) " "VHDL Process Statement warning at BCDcount.vhd(127): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(128) " "VHDL Process Statement warning at BCDcount.vhd(128): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(131) " "VHDL Process Statement warning at BCDcount.vhd(131): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(132) " "VHDL Process Statement warning at BCDcount.vhd(132): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SETTING_MODE BCDcount.vhd(136) " "VHDL Process Statement warning at BCDcount.vhd(136): signal \"SETTING_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(138) " "VHDL Process Statement warning at BCDcount.vhd(138): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(139) " "VHDL Process Statement warning at BCDcount.vhd(139): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(142) " "VHDL Process Statement warning at BCDcount.vhd(142): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(143) " "VHDL Process Statement warning at BCDcount.vhd(143): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677377233237 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HH_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"HH_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677377233239 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HL_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"HL_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677377233239 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MH_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"MH_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677377233239 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ML_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"ML_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677377233239 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SH_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"SH_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677377233239 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SL_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"SL_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677377233239 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_PM_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"AM_PM_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677377233239 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_PM_ALARM BCDcount.vhd(46) " "Inferred latch for \"AM_PM_ALARM\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"SL_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"SL_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"SL_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"SL_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"SH_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"SH_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"SH_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"SH_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"ML_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"ML_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233243 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"ML_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"ML_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"MH_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"MH_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"MH_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"MH_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"HL_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"HL_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"HL_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"HL_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"HH_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"HH_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"HH_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"HH_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377233244 "|BCDcount"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HH_Digit\[1\] HH_Digit\[1\]~_emulated HH_Digit\[1\]~1 " "Register \"HH_Digit\[1\]\" is converted into an equivalent circuit using register \"HH_Digit\[1\]~_emulated\" and latch \"HH_Digit\[1\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|HH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HH_Digit\[0\] HH_Digit\[0\]~_emulated HH_Digit\[0\]~5 " "Register \"HH_Digit\[0\]\" is converted into an equivalent circuit using register \"HH_Digit\[0\]~_emulated\" and latch \"HH_Digit\[0\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|HH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[3\] HL_Digit\[3\]~_emulated HL_Digit\[3\]~1 " "Register \"HL_Digit\[3\]\" is converted into an equivalent circuit using register \"HL_Digit\[3\]~_emulated\" and latch \"HL_Digit\[3\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|HL_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[2\] HL_Digit\[2\]~_emulated HL_Digit\[2\]~5 " "Register \"HL_Digit\[2\]\" is converted into an equivalent circuit using register \"HL_Digit\[2\]~_emulated\" and latch \"HL_Digit\[2\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|HL_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[1\] HL_Digit\[1\]~_emulated HL_Digit\[1\]~9 " "Register \"HL_Digit\[1\]\" is converted into an equivalent circuit using register \"HL_Digit\[1\]~_emulated\" and latch \"HL_Digit\[1\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|HL_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[0\] HL_Digit\[0\]~_emulated HL_Digit\[0\]~13 " "Register \"HL_Digit\[0\]\" is converted into an equivalent circuit using register \"HL_Digit\[0\]~_emulated\" and latch \"HL_Digit\[0\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|HL_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[0\] MH_Digit\[0\]~_emulated MH_Digit\[0\]~1 " "Register \"MH_Digit\[0\]\" is converted into an equivalent circuit using register \"MH_Digit\[0\]~_emulated\" and latch \"MH_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|MH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[1\] MH_Digit\[1\]~_emulated MH_Digit\[1\]~5 " "Register \"MH_Digit\[1\]\" is converted into an equivalent circuit using register \"MH_Digit\[1\]~_emulated\" and latch \"MH_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|MH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[2\] MH_Digit\[2\]~_emulated MH_Digit\[2\]~9 " "Register \"MH_Digit\[2\]\" is converted into an equivalent circuit using register \"MH_Digit\[2\]~_emulated\" and latch \"MH_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|MH_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[3\] MH_Digit\[3\]~_emulated MH_Digit\[3\]~13 " "Register \"MH_Digit\[3\]\" is converted into an equivalent circuit using register \"MH_Digit\[3\]~_emulated\" and latch \"MH_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|MH_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[0\] ML_Digit\[0\]~_emulated ML_Digit\[0\]~1 " "Register \"ML_Digit\[0\]\" is converted into an equivalent circuit using register \"ML_Digit\[0\]~_emulated\" and latch \"ML_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|ML_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[1\] ML_Digit\[1\]~_emulated ML_Digit\[1\]~5 " "Register \"ML_Digit\[1\]\" is converted into an equivalent circuit using register \"ML_Digit\[1\]~_emulated\" and latch \"ML_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|ML_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[2\] ML_Digit\[2\]~_emulated ML_Digit\[2\]~9 " "Register \"ML_Digit\[2\]\" is converted into an equivalent circuit using register \"ML_Digit\[2\]~_emulated\" and latch \"ML_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|ML_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[3\] ML_Digit\[3\]~_emulated ML_Digit\[3\]~13 " "Register \"ML_Digit\[3\]\" is converted into an equivalent circuit using register \"ML_Digit\[3\]~_emulated\" and latch \"ML_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|ML_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[0\] SH_Digit\[0\]~_emulated SH_Digit\[0\]~1 " "Register \"SH_Digit\[0\]\" is converted into an equivalent circuit using register \"SH_Digit\[0\]~_emulated\" and latch \"SH_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|SH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[1\] SH_Digit\[1\]~_emulated SH_Digit\[1\]~5 " "Register \"SH_Digit\[1\]\" is converted into an equivalent circuit using register \"SH_Digit\[1\]~_emulated\" and latch \"SH_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|SH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[2\] SH_Digit\[2\]~_emulated SH_Digit\[2\]~9 " "Register \"SH_Digit\[2\]\" is converted into an equivalent circuit using register \"SH_Digit\[2\]~_emulated\" and latch \"SH_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|SH_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[3\] SH_Digit\[3\]~_emulated SH_Digit\[3\]~13 " "Register \"SH_Digit\[3\]\" is converted into an equivalent circuit using register \"SH_Digit\[3\]~_emulated\" and latch \"SH_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|SH_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[0\] SL_Digit\[0\]~_emulated SL_Digit\[0\]~1 " "Register \"SL_Digit\[0\]\" is converted into an equivalent circuit using register \"SL_Digit\[0\]~_emulated\" and latch \"SL_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|SL_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[1\] SL_Digit\[1\]~_emulated SL_Digit\[1\]~5 " "Register \"SL_Digit\[1\]\" is converted into an equivalent circuit using register \"SL_Digit\[1\]~_emulated\" and latch \"SL_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|SL_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[2\] SL_Digit\[2\]~_emulated SL_Digit\[2\]~9 " "Register \"SL_Digit\[2\]\" is converted into an equivalent circuit using register \"SL_Digit\[2\]~_emulated\" and latch \"SL_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|SL_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[3\] SL_Digit\[3\]~_emulated SL_Digit\[3\]~13 " "Register \"SL_Digit\[3\]\" is converted into an equivalent circuit using register \"SL_Digit\[3\]~_emulated\" and latch \"SL_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|SL_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM_PM_Flag AM_PM_Flag~_emulated AM_PM_Flag~1 " "Register \"AM_PM_Flag\" is converted into an equivalent circuit using register \"AM_PM_Flag~_emulated\" and latch \"AM_PM_Flag~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677377233710 "|BCDcount|AM_PM_Flag"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1677377233710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HH\[6\] VCC " "Pin \"HH\[6\]\" is stuck at VCC" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677377233770 "|BCDcount|HH[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677377233770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677377233853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677377234241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677377234241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677377234293 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677377234293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677377234293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677377234293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677377234314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 18:07:14 2023 " "Processing ended: Sat Feb 25 18:07:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677377234314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677377234314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677377234314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677377234314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677377235559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677377235571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 18:07:15 2023 " "Processing started: Sat Feb 25 18:07:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677377235571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677377235571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677377235571 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677377235749 ""}
{ "Info" "0" "" "Project  = BCDcount" {  } {  } 0 0 "Project  = BCDcount" 0 0 "Fitter" 0 0 1677377235750 ""}
{ "Info" "0" "" "Revision = BCDcount" {  } {  } 0 0 "Revision = BCDcount" 0 0 "Fitter" 0 0 1677377235750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677377235879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677377235879 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCDcount 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"BCDcount\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677377235889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677377235936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677377235936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677377236194 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677377236224 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677377236583 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1677377240561 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1677377240671 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1677377240671 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677377240671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677377240675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677377240675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677377240676 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677377240677 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677377240677 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677377240677 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1677377241254 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCDcount.sdc " "Synopsys Design Constraints File file not found: 'BCDcount.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677377241255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677377241255 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|combout " "Node \"AM_PM_Flag~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|datad " "Node \"AM_PM_Flag~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|combout " "Node \"AM_PM_Flag~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|datae " "Node \"AM_PM_Flag~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|combout " "Node \"ML_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|datac " "Node \"ML_Digit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|combout " "Node \"ML_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|datad " "Node \"ML_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|combout " "Node \"ML_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|datac " "Node \"ML_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|combout " "Node \"ML_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|datad " "Node \"ML_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|combout " "Node \"ML_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|datac " "Node \"ML_Digit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|combout " "Node \"ML_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|datad " "Node \"ML_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241258 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|combout " "Node \"ML_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|datac " "Node \"ML_Digit~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|combout " "Node \"ML_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|datad " "Node \"ML_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241259 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|combout " "Node \"SL_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|datac " "Node \"SL_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|combout " "Node \"SL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|datad " "Node \"SL_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241259 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|combout " "Node \"SL_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|datac " "Node \"SL_Digit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|combout " "Node \"SL_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|datad " "Node \"SL_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241259 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|combout " "Node \"SL_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|datac " "Node \"SL_Digit~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|combout " "Node \"SL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|datad " "Node \"SL_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241259 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|combout " "Node \"SL_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|datac " "Node \"SL_Digit~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|combout " "Node \"SL_Digit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|datad " "Node \"SL_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241259 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|combout " "Node \"SH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|datac " "Node \"SH_Digit~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|combout " "Node \"SH_Digit~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|datad " "Node \"SH_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241259 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241259 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|combout " "Node \"SH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|datac " "Node \"SH_Digit~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|combout " "Node \"SH_Digit~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|datad " "Node \"SH_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241260 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|combout " "Node \"SH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|datac " "Node \"SH_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|combout " "Node \"SH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|datad " "Node \"SH_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241260 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|combout " "Node \"SH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|datac " "Node \"SH_Digit~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|combout " "Node \"SH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|datad " "Node \"SH_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241260 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|combout " "Node \"MH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|datac " "Node \"MH_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|combout " "Node \"MH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|datad " "Node \"MH_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241260 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|combout " "Node \"MH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|datac " "Node \"MH_Digit~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|combout " "Node \"MH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|datad " "Node \"MH_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241260 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|combout " "Node \"MH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|datac " "Node \"MH_Digit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|combout " "Node \"MH_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|datad " "Node \"MH_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241260 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241260 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|combout " "Node \"MH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|datac " "Node \"MH_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|combout " "Node \"MH_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|datad " "Node \"MH_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241261 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|combout " "Node \"HH_Digit\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|datab " "Node \"HH_Digit~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|combout " "Node \"HH_Digit~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|datad " "Node \"HH_Digit\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241261 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|combout " "Node \"HH_Digit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|datab " "Node \"HH_Digit~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|combout " "Node \"HH_Digit~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|datad " "Node \"HH_Digit\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241261 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|combout " "Node \"HL_Digit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|datab " "Node \"HL_Digit~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|combout " "Node \"HL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|datad " "Node \"HL_Digit\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241261 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|combout " "Node \"HL_Digit\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|datab " "Node \"HL_Digit~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|combout " "Node \"HL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|datad " "Node \"HL_Digit\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241261 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|combout " "Node \"HL_Digit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|datab " "Node \"HL_Digit~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|combout " "Node \"HL_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|datad " "Node \"HL_Digit\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241261 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|combout " "Node \"HL_Digit\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|datac " "Node \"HL_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|combout " "Node \"HL_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|datad " "Node \"HL_Digit\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377241261 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677377241261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677377241264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677377241265 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677377241265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677377241272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677377241273 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677377241273 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677377241328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677377243524 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1677377243765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677377244818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677377245935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677377246975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677377246975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677377248272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677377251755 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677377251755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677377259986 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677377259986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677377259989 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.40 " "Total time spent on timing analysis during the Fitter is 1.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677377261576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677377261590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677377262118 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677377262118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677377262617 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677377265964 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/output_files/BCDcount.fit.smsg " "Generated suppressed messages file C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/output_files/BCDcount.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677377266220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 120 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6270 " "Peak virtual memory: 6270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677377266787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 18:07:46 2023 " "Processing ended: Sat Feb 25 18:07:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677377266787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677377266787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677377266787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677377266787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677377267863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677377267874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 18:07:47 2023 " "Processing started: Sat Feb 25 18:07:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677377267874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677377267874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677377267874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1677377268735 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677377271397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677377272451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 18:07:52 2023 " "Processing ended: Sat Feb 25 18:07:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677377272451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677377272451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677377272451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677377272451 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677377273095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677377273705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677377273715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 18:07:53 2023 " "Processing started: Sat Feb 25 18:07:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677377273715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677377273715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCDcount -c BCDcount " "Command: quartus_sta BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677377273716 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677377273890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677377274812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677377274812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377274854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377274855 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1677377275190 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCDcount.sdc " "Synopsys Design Constraints File file not found: 'BCDcount.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1677377275221 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377275221 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677377275222 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkFlag ClkFlag " "create_clock -period 1.000 -name ClkFlag ClkFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677377275222 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677377275222 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SETTING_MODE SETTING_MODE " "create_clock -period 1.000 -name SETTING_MODE SETTING_MODE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677377275222 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677377275222 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|combout " "Node \"AM_PM_Flag~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|datac " "Node \"AM_PM_Flag~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|combout " "Node \"AM_PM_Flag~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|datad " "Node \"AM_PM_Flag~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|combout " "Node \"MH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|datad " "Node \"MH_Digit~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|combout " "Node \"MH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|datac " "Node \"MH_Digit\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|combout " "Node \"MH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|datad " "Node \"MH_Digit~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|combout " "Node \"MH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|datad " "Node \"MH_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|combout " "Node \"MH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|datad " "Node \"MH_Digit~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|combout " "Node \"MH_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|dataa " "Node \"MH_Digit\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275224 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|combout " "Node \"MH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|dataa " "Node \"MH_Digit~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|combout " "Node \"MH_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|datac " "Node \"MH_Digit\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|combout " "Node \"ML_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|datad " "Node \"ML_Digit~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|combout " "Node \"ML_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|dataa " "Node \"ML_Digit\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|combout " "Node \"ML_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|datac " "Node \"ML_Digit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|combout " "Node \"ML_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|datab " "Node \"ML_Digit\[3\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|combout " "Node \"ML_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|datac " "Node \"ML_Digit~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|combout " "Node \"ML_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|datad " "Node \"ML_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|combout " "Node \"ML_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|datad " "Node \"ML_Digit~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|combout " "Node \"ML_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|datad " "Node \"ML_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|combout " "Node \"SH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|datac " "Node \"SH_Digit~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|combout " "Node \"SH_Digit~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|datad " "Node \"SH_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275225 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|combout " "Node \"SH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|datad " "Node \"SH_Digit~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|combout " "Node \"SH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|dataa " "Node \"SH_Digit\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|combout " "Node \"SH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|datac " "Node \"SH_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|combout " "Node \"SH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|datab " "Node \"SH_Digit\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|combout " "Node \"SH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|datab " "Node \"SH_Digit~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|combout " "Node \"SH_Digit~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|datad " "Node \"SH_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|combout " "Node \"SL_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|datac " "Node \"SL_Digit~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|combout " "Node \"SL_Digit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|dataa " "Node \"SL_Digit\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|combout " "Node \"SL_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|datad " "Node \"SL_Digit~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|combout " "Node \"SL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|datad " "Node \"SL_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|combout " "Node \"SL_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|datad " "Node \"SL_Digit~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|combout " "Node \"SL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|datad " "Node \"SL_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275226 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|combout " "Node \"SL_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|datac " "Node \"SL_Digit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|combout " "Node \"SL_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|dataa " "Node \"SL_Digit\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|combout " "Node \"HH_Digit\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|datac " "Node \"HH_Digit~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|combout " "Node \"HH_Digit~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|datab " "Node \"HH_Digit\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|combout " "Node \"HL_Digit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|datad " "Node \"HL_Digit~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|combout " "Node \"HL_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|datac " "Node \"HL_Digit\[1\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|combout " "Node \"HL_Digit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|datad " "Node \"HL_Digit~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|combout " "Node \"HL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|datad " "Node \"HL_Digit\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|combout " "Node \"HL_Digit\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|datad " "Node \"HL_Digit~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|combout " "Node \"HL_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|datad " "Node \"HL_Digit\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|combout " "Node \"HH_Digit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|datae " "Node \"HH_Digit~16\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|combout " "Node \"HH_Digit~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|dataa " "Node \"HH_Digit\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|combout " "Node \"HL_Digit\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|datac " "Node \"HL_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|combout " "Node \"HL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|dataa " "Node \"HL_Digit\[2\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677377275227 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677377275227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1677377275230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677377275232 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677377275233 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677377275243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677377275278 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677377275278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.051 " "Worst-case setup slack is -10.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.051            -208.773 ClkFlag  " "  -10.051            -208.773 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.480            -136.257 RESET  " "   -8.480            -136.257 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.373            -125.102 CLK_50  " "   -5.373            -125.102 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377275281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 CLK_50  " "    0.441               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040               0.000 RESET  " "    1.040               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 ClkFlag  " "    1.054               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377275288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.887 " "Worst-case recovery slack is -4.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.887             -97.634 SETTING_MODE  " "   -4.887             -97.634 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.479             -93.696 RESET  " "   -4.479             -93.696 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.770             -83.828 ClkFlag  " "   -3.770             -83.828 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377275294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.774 " "Worst-case removal slack is 0.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 RESET  " "    0.774               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 ClkFlag  " "    1.276               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481               0.000 SETTING_MODE  " "    1.481               0.000 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377275299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.603 " "Worst-case minimum pulse width slack is -0.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603             -33.143 CLK_50  " "   -0.603             -33.143 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.029 ClkFlag  " "   -0.538             -21.029 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -6.005 RESET  " "   -0.305              -6.005 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -2.032 SETTING_MODE  " "   -0.177              -2.032 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377275304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377275304 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677377275317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677377275349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677377276378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677377276445 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677377276476 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677377276476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.937 " "Worst-case setup slack is -9.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.937            -207.069 ClkFlag  " "   -9.937            -207.069 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.162            -131.933 RESET  " "   -8.162            -131.933 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.431            -123.319 CLK_50  " "   -5.431            -123.319 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377276479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLK_50  " "    0.448               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 RESET  " "    0.747               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093               0.000 ClkFlag  " "    1.093               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377276486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.726 " "Worst-case recovery slack is -4.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.726             -95.487 SETTING_MODE  " "   -4.726             -95.487 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.447             -92.582 RESET  " "   -4.447             -92.582 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.759             -83.605 ClkFlag  " "   -3.759             -83.605 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377276492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.477 " "Worst-case removal slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 RESET  " "    0.477               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 SETTING_MODE  " "    1.128               0.000 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 ClkFlag  " "    1.341               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377276498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.618 " "Worst-case minimum pulse width slack is -0.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618             -29.741 CLK_50  " "   -0.618             -29.741 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.817 ClkFlag  " "   -0.538             -20.817 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -6.141 RESET  " "   -0.326              -6.141 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -2.972 SETTING_MODE  " "   -0.226              -2.972 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377276502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377276502 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677377276515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677377276672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677377277585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677377277657 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677377277661 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677377277661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.737 " "Worst-case setup slack is -5.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.737            -119.563 ClkFlag  " "   -5.737            -119.563 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.308             -64.382 RESET  " "   -4.308             -64.382 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.792             -46.797 CLK_50  " "   -2.792             -46.797 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 RESET  " "    0.159               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CLK_50  " "    0.201               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 ClkFlag  " "    0.438               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.337 " "Worst-case recovery slack is -2.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337             -45.172 SETTING_MODE  " "   -2.337             -45.172 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.258             -51.404 ClkFlag  " "   -2.258             -51.404 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053             -39.926 RESET  " "   -2.053             -39.926 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.070 " "Worst-case removal slack is -0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.070 RESET  " "   -0.070              -0.070 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 ClkFlag  " "    0.332               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 SETTING_MODE  " "    0.360               0.000 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.678 " "Worst-case minimum pulse width slack is -0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678             -18.172 CLK_50  " "   -0.678             -18.172 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614             -25.185 RESET  " "   -0.614             -25.185 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567             -22.547 SETTING_MODE  " "   -0.567             -22.547 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.551 ClkFlag  " "   -0.054              -0.551 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277700 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677377277713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677377277891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677377277896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677377277896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.252 " "Worst-case setup slack is -5.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.252            -110.381 ClkFlag  " "   -5.252            -110.381 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.677             -53.903 RESET  " "   -3.677             -53.903 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509             -40.061 CLK_50  " "   -2.509             -40.061 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.021 " "Worst-case hold slack is -0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 RESET  " "   -0.021              -0.021 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLK_50  " "    0.189               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 ClkFlag  " "    0.408               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.187 " "Worst-case recovery slack is -2.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.187             -49.894 ClkFlag  " "   -2.187             -49.894 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922             -36.999 SETTING_MODE  " "   -1.922             -36.999 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698             -32.887 RESET  " "   -1.698             -32.887 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.223 " "Worst-case removal slack is -0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -0.223 RESET  " "   -0.223              -0.223 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 SETTING_MODE  " "    0.112               0.000 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 ClkFlag  " "    0.349               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.698 " "Worst-case minimum pulse width slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698             -21.649 CLK_50  " "   -0.698             -21.649 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596             -24.797 RESET  " "   -0.596             -24.797 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563             -23.115 SETTING_MODE  " "   -0.563             -23.115 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.042 ClkFlag  " "   -0.010              -0.042 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677377277925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677377277925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677377279775 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677377279777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 122 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677377279849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 18:07:59 2023 " "Processing ended: Sat Feb 25 18:07:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677377279849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677377279849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677377279849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677377279849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1677377280906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677377280917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 18:08:00 2023 " "Processing started: Sat Feb 25 18:08:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677377280917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677377280917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677377280917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1677377282258 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1677377282302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCDcount.vho C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/simulation/modelsim/ simulation " "Generated file BCDcount.vho in folder \"C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677377282478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677377282534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 18:08:02 2023 " "Processing ended: Sat Feb 25 18:08:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677377282534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677377282534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677377282534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677377282534 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 308 s " "Quartus Prime Full Compilation was successful. 0 errors, 308 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677377283174 ""}
