{
    "0": "+    ut16 *depArray = NULL;\n+    cache_imgxtr_t *extras = NULL;\n\n",
    "1": "-        ut16 *depArray = NULL;\n-        cache_imgxtr_t *extras = NULL;\n\n",
    "2": "-    ut16 *depArray = NULL;\n-    cache_imgxtr_t *extras = NULL;\n\n+        ut16 *depArray = NULL;\n+        cache_imgxtr_t *extras = NULL;\n\n",
    "3": "-static cache_accel_t *read_cache_accel(RBuffer *cache_buf, cache_hdr_t *hdr, cache_map_t *maps) {\n\n+static cache_accel_t *read_cache_accel(RBuffer *cache_buf, cache_hdr_t *hdr, cache_map_t *maps, int n_maps) {\n\n",
    "4": "-    ut64 offset = va2pa (hdr->accelerateInfoAddr, hdr->mappingCount, maps, cache_buf, 0, NULL, NULL);\n\n+    size_t mc = R_M (hdr->mappingCount, n_maps);\n+    ut64 offset = va2pa (hdr->accelerateInfoAddr, mc, maps, cache_buf, 0, NULL, NULL);\n\n-static cache_accel_t *read_cache_accel(RBuffer *cache_buf, cache_hdr_t *hdr, cache_map_t *maps, int n_maps) {\n\n+static cache_accel_t *read_cache_accel(RBuffer *cache_buf, cache_hdr_t *hdr, cache_map_t *maps) {\n\n-    size_t mc = R_M (hdr->mappingCount, n_maps);\n-    ut64 offset = va2pa (hdr->accelerateInfoAddr, mc, maps, cache_buf, 0, NULL, NULL);\n\n+    ut64 offset = va2pa (hdr->accelerateInfoAddr, hdr->mappingCount, maps, cache_buf, 0, NULL, NULL);\n\n",
    "5": "-    cache->accel = read_cache_accel (cache->buf, cache->hdr, cache->maps);\n\n+    cache->accel = read_cache_accel (cache->buf, cache->hdr, cache->maps, cache->n_maps);\n\n",
    "6": "-    cache->accel = read_cache_accel (cache->buf, cache->hdr, cache->maps, cache->n_maps);\n\n+    cache->accel = read_cache_accel (cache->buf, cache->hdr, cache->maps);\n\n"
}