Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/klolefir/soft/vivadooo/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ba3a51ef2c5c452598fa259fa0166328 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'int_mcause' [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_top.sv:67]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'int_mie' [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_top.sv:68]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'int_mcause' [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_proc.sv:61]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'mcause' [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_top.sv:118]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/datapath.sv:162]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.csr_riscv
Compiling module xil_defaultlib.riscv_lsu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.riscv_rom(RAM_SIZE=8048,RAM_INIT...
Compiling module xil_defaultlib.interrupt_controller
Compiling module xil_defaultlib.riscv_top(RAM_SIZE=8048,RAM_INIT...
Compiling module xil_defaultlib.riscv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_tb_behav
