NDFramePage.OnPageTitleLoaded("File6:sc/LT_simple_sv/target/src/Target.sv","Target.sv");NDSummary.OnSummaryLoaded("File6:sc/LT_simple_sv/target/src/Target.sv",[["SystemVerilog","SystemVerilog"]],[["Groups","Group"],["Modules","Module"],["Sections","Section"],["Variables","Variable"]],[[643,0,2,"Target.sv","Target.sv"],[644,0,1,"Target","Target"],[645,0,0,"Variables","Target.Variables"],[646,0,3,"clk_cnt","Target.clk_cnt"],[647,0,3,"mem_data","Target.mem_data"],[648,0,3,"mem_byte_enable","Target.mem_byte_enable"],[649,0,3,"mem_addr","Target.mem_addr"],[650,0,3,"mem_we","Target.mem_we"],[651,0,3,"mem_q","Target.mem_q"],[652,0,3,"end_sim","Target.end_sim"],[653,0,3,"start_sim","Target.start_sim"],[654,0,3,"trnx_in_progress","Target.trnx_in_progress"],[655,0,3,"clk_next","Target.clk_next"],[656,0,3,"sockid","Target.sockid"],[657,0,3,"h","Target.h"],[658,0,3,"h_ext","Target.h_ext"],[659,0,3,"h_ext_out","Target.h_ext_out"],[660,0,3,"data_in","Target.data_in"],[661,0,3,"byte_enable_in","Target.byte_enable_in"],[662,0,3,"data_out","Target.data_out"],[663,0,3,"byte_enable_out","Target.byte_enable_out"],[664,0,1,"memory","memory"],[665,0,0,"Variables","memory.Variables"],[666,0,3,"ram","memory.ram"],[667,0,3,"addr_reg","memory.addr_reg"]]);