set ::env(PROJECT_NAME) gpio_core
set ::env(DESIGN_TOP) gpio_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/gpio_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/gpio_core/rtl/gpio_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
