Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jul 17 20:49:21 2023
| Host         : DESKTOP-NJN6FIJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   273 |
|    Minimum number of control sets                        |   273 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   536 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   273 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |   163 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             232 |           97 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             637 |          205 |
| Yes          | No                    | No                     |           14386 |         3997 |
| Yes          | No                    | Yes                    |              60 |           15 |
| Yes          | Yes                   | No                     |            2299 |          647 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                  | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                   | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__4_n_9                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/raddr[3]_i_1__1_n_9                                                                                                                                                                             | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                        | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__2_n_9                                                                                                                                                                           | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                       | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                      | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_9                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_9                                                                                                                                                                 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                    | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__4_n_9                                                                                                                                                                           | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__6_n_9                                                                                                                                                                | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__1_n_9                                                                                                                                                                            | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/buff_wdata/dout_vld_reg_2[0]                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__6_n_9                                                                                                                                                                            | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                   | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                    | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/E[0]                                                                                                                                                                  | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__5_n_9                                                                                                                                                                            | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__9_n_9                                                                                                                                                                             | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328/i_3_reg_3440                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                                                                                        | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                | design_1_i/md5_wrap_0/inst/CTRL_s_axi_U/rdata[9]_i_1__0_n_9                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__7_n_9                                                                                                                                                               | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__8_n_9                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_3_fu_315/flow_control_loop_pipe_sequential_init_U/grp_md5_final_1_Pipeline_3_fu_315_ap_start_reg_reg[0]                                                                           |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                        | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__0_n_9                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328/we                                                                                                                                                        | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                       | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_9                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[6]_i_1__0_n_9                                                                                                                                                                          | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/user_resp/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328/trunc_ln176_reg_4010                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/p_38_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rs_rdata/WEBWE[0]                                                                                                                                                                                           | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                      | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf_reg[1]                                                                                                                                      | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf_reg[1]_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_9                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                           | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[30]_0[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/buff_wdata/dout_vld_reg_1[0]                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/buff_wdata/bus_wide_gen.first_pad_reg[0]                                                                                                                                                                  | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[32]_0[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/buff_wdata/dout_vld_reg_0[0]                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[33]_1[0]                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_9                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                             | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_9                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/data_load_23_reg_50490                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/reg_10010                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/reg_9890                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/reg_10050                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/data_load_25_reg_50690                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/data_load_27_reg_51160                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/reg_9890                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/reg_10210                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/reg_9810                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/reg_9810                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/data_load_23_reg_50490                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/reg_10130                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/reg_10010                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/reg_10050                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/reg_10130                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/reg_10210                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/data_load_27_reg_51160                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/data_load_25_reg_50690                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               13 |             22 |         1.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             24 |         1.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf_reg[1]                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                | design_1_i/md5_wrap_0/inst/CTRL_s_axi_U/rdata[30]_i_1__0_n_9                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               13 |             26 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/grp_md5_transform_fu_178_ap_ce                                                                                                                             | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_54_in                                                                                                                                                               | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_1                                                                                                                                                                         |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/control_s_axi_U/p_0_in                                                                                                                                                                                                            | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/control_s_axi_U/int_text_input[31]_i_1_n_9                                                                                                                                                                                        | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/control_s_axi_U/int_result[63]_i_1_n_9                                                                                                                                                                                            | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/control_s_axi_U/rdata[31]_i_2_n_9                                                                                                                                                                                                 | design_1_i/md5_wrap_0/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/control_s_axi_U/int_result[31]_i_1_n_9                                                                                                                                                                                            | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/CTRL_s_axi_U/int_text_length[31]_i_1_n_9                                                                                                                                                                                          | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/ctx_datalen_fu_820                                                                                                                                                                  | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/flow_control_loop_pipe_sequential_init_U/ctx_datalen_fu_82                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/ap_CS_fsm_pp0_stage0                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                             | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_VITIS_LOOP_152_2_fu_294/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                                   | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/ap_CS_fsm_state1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                      | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                        | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                       | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               13 |             35 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_2                                                                                                                                                                       | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/ap_rst_n_0                                                                                                                                                                                          |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                     | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             38 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             38 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             39 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             39 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               13 |             52 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/ctx_bitlen_fu_86[9]_i_1_n_9                                                                                                                                                         | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/flow_control_loop_pipe_sequential_init_U/ctx_bitlen_fu_860                                                                                                                                           |               14 |             55 |         3.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/ap_CS_fsm_state141                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               23 |             61 |         2.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/i_fu_780                                                                                                                                                                            | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/flow_control_loop_pipe_sequential_init_U/ctx_bitlen_fu_860                                                                                                                                           |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_VITIS_LOOP_147_1_fu_321/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               15 |             65 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                           | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               22 |             65 |         2.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                  | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328/push                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               18 |             65 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             65 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             74 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/sel                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/next_rreq                                                                                                                                                                         | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               31 |             96 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               31 |             96 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                   | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/sel                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               26 |             99 |         3.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               28 |            100 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/reg_3550                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               26 |            128 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln59_1_reg_57970                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_9_reg_57540                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               34 |            128 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/ap_port_reg_ctx_state_0_read0                                                                                                                              |                                                                                                                                                                                                                                                                               |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln101_1_reg_64470                                                                                                                                      |                                                                                                                                                                                                                                                                               |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln101_1_reg_64470                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/ap_port_reg_ctx_state_0_read0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |            128 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln80_1_reg_61270                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_21_reg_61510                                                                                                                                             |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_25_reg_62790                                                                                                                                             |                                                                                                                                                                                                                                                                               |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_31_reg_64710                                                                                                                                             |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_3_fu_315/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |               28 |            128 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_9_reg_57540                                                                                                                                              |                                                                                                                                                                                                                                                                               |               35 |            128 |         3.66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln59_1_reg_57970                                                                                                                                       |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_25_reg_62790                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln80_1_reg_61270                                                                                                                                       |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_31_reg_64710                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_21_reg_61510                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/ctx_state_0_1_fu_900                                                                                                                                                                | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/flow_control_loop_pipe_sequential_init_U/ctx_bitlen_fu_860                                                                                                                                           |               35 |            128 |         3.66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                             | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               39 |            144 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                            | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |               40 |            144 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/d_25_reg_62920                                                                                                                                             |                                                                                                                                                                                                                                                                               |               47 |            160 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln76_1_reg_60630                                                                                                                                       |                                                                                                                                                                                                                                                                               |               49 |            160 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_13_reg_58900                                                                                                                                             |                                                                                                                                                                                                                                                                               |               41 |            160 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln41_1_reg_52130                                                                                                                                       |                                                                                                                                                                                                                                                                               |               42 |            160 |         3.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln49_1_reg_55210                                                                                                                                       |                                                                                                                                                                                                                                                                               |               41 |            160 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln54_1_reg_57220                                                                                                                                       |                                                                                                                                                                                                                                                                               |               45 |            160 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln41_1_reg_52130                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               42 |            160 |         3.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_13_reg_58900                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               41 |            160 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_15_reg_59580                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               43 |            160 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_17_reg_60230                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               40 |            160 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/d_25_reg_62920                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               41 |            160 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln49_1_reg_55210                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               41 |            160 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln54_1_reg_57220                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               42 |            160 |         3.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln76_1_reg_60630                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               52 |            160 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_15_reg_59580                                                                                                                                             |                                                                                                                                                                                                                                                                               |               43 |            160 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_17_reg_60230                                                                                                                                             |                                                                                                                                                                                                                                                                               |               40 |            160 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               38 |            161 |         4.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/d_27_reg_63560                                                                                                                                             |                                                                                                                                                                                                                                                                               |               45 |            192 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/b_25_reg_63240                                                                                                                                             |                                                                                                                                                                                                                                                                               |               56 |            192 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/d_23_reg_62280                                                                                                                                             |                                                                                                                                                                                                                                                                               |               52 |            192 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_29_reg_64070                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               62 |            192 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/b_23_reg_62600                                                                                                                                             |                                                                                                                                                                                                                                                                               |               61 |            192 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/b_21_reg_61960                                                                                                                                             |                                                                                                                                                                                                                                                                               |               57 |            192 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_7_reg_56200                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               53 |            192 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/b_21_reg_61960                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               67 |            192 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/b_23_reg_62600                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               61 |            192 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/b_25_reg_63240                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               59 |            192 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/b_27_reg_63880                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               60 |            192 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln105_1_reg_65080                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               49 |            192 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln105_1_reg_65080                                                                                                                                      |                                                                                                                                                                                                                                                                               |               49 |            192 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_7_reg_56200                                                                                                                                              |                                                                                                                                                                                                                                                                               |               60 |            192 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_29_reg_64070                                                                                                                                             |                                                                                                                                                                                                                                                                               |               63 |            192 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/d_23_reg_62280                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               63 |            192 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/d_27_reg_63560                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               55 |            192 |         3.49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_19_reg_60870                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               54 |            192 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_19_reg_60870                                                                                                                                             |                                                                                                                                                                                                                                                                               |               58 |            192 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/b_27_reg_63880                                                                                                                                             |                                                                                                                                                                                                                                                                               |               67 |            192 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328/gmem_addr_1_reg_3780                                                                                                                                      |                                                                                                                                                                                                                                                                               |               53 |            199 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/ctx_datalen_reg_184[31]_i_2_n_9                                                                                                                                                                                                   | design_1_i/md5_wrap_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                 |               86 |            215 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_5_reg_54660                                                                                                                                              |                                                                                                                                                                                                                                                                               |               64 |            224 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_27_reg_63430                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               66 |            224 |         3.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_23_reg_62150                                                                                                                                             |                                                                                                                                                                                                                                                                               |               69 |            224 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_3_reg_53120                                                                                                                                              |                                                                                                                                                                                                                                                                               |               63 |            224 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_23_reg_62150                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               70 |            224 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_3_reg_53120                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               58 |            224 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_27_reg_63430                                                                                                                                             |                                                                                                                                                                                                                                                                               |               63 |            224 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_5_reg_54660                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               57 |            224 |         3.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               98 |            233 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/add_ln45_1_reg_53740                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               75 |            256 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/add_ln45_1_reg_53740                                                                                                                                       |                                                                                                                                                                                                                                                                               |               72 |            256 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_1_reg_51580                                                                                                                                              |                                                                                                                                                                                                                                                                               |               73 |            288 |         3.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_1_reg_51580                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               72 |            288 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_final_1_fu_211/grp_md5_transform_fu_301/a_11_reg_58220                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               84 |            448 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/md5_wrap_0/inst/grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/a_11_reg_58220                                                                                                                                             |                                                                                                                                                                                                                                                                               |               84 |            448 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/md5_wrap_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                |              170 |            560 |         3.29 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


