`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 09/25/2024 07:51:07 PM
// Design Name: 
// Module Name: delay
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module delay
    #(parameter N = 1, parameter BW = 48) 
    (
        input clk,
        input rstn,
        input [BW-1:0] in,
        output [BW-1:0] out
    );
    
    integer i;
    reg [BW-1:0] buffer [N-1:0];

    always @(posedge clk or negedge rstn) begin
        if (!rstn) begin
            // Reset all register delay t0 0
            for (i = 0; i < N; i = i + 1) begin
                buffer[i] <= {BW{1'b0}};
            end

        end else begin
            // Shift input value into array
            buffer[0] <= in;  // Storing current input
            for (i = 1; i < N; i = i + 1) begin
                buffer[i] <= buffer[i-1];  // Storing value from previous register
            end

        end
    end
    
    assign out = buffer[N-1]; 
    
endmodule
