{"abstract":[{"text":"The statements in the architecture that define the signals and variables.","type":"text"}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/statements","interfaceLanguage":"swift"},"sections":[],"metadata":{"fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"statements"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"kind":"text","text":"]"}],"modules":[{"name":"VHDLParsing"}],"role":"symbol","symbolKind":"property","externalID":"s:11VHDLParsing16ArchitectureHeadV10statementsSayAA0C9StatementOGvp","roleHeading":"Instance Property","title":"statements"},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"statements"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing13HeadStatementO","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","text":"HeadStatement"},{"kind":"text","text":"]"}]}]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/architecturehead\/statements"]}],"kind":"symbol","references":{"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/HeadStatement":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"HeadStatement","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"HeadStatement","kind":"identifier"}],"type":"topic","title":"HeadStatement","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","abstract":[{"text":"A statement that appears in an ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","type":"reference"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/headstatement"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead/statements":{"abstract":[{"type":"text","text":"The statements in the architecture that define the signals and variables."}],"url":"\/documentation\/vhdlparsing\/architecturehead\/statements","title":"statements","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/statements","kind":"symbol","role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"statements"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"kind":"text","text":"]"}],"type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}