# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## In out of order co processor, can i run 2 different instructions in parallel
 - [https://www.reddit.com/r/RISCV/comments/1eab4zh/in_out_of_order_co_processor_can_i_run_2](https://www.reddit.com/r/RISCV/comments/1eab4zh/in_out_of_order_co_processor_can_i_run_2)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-07-23T15:45:37+00:00

<!-- SC_OFF --><div class="md"><p>When i implement the out of order co processor. can i run 2 different instruction in parallel and both instruction use different modules.<br /> For example load store instruction use address calculator unit and another instruction use the arithmetic unit.<br /> This is possible to run 2 instruction in parallel.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/Ok-Cranberry-9010"> /u/Ok-Cranberry-9010 </a> <br /> <span><a href="https://www.reddit.com/r/RISCV/comments/1eab4zh/in_out_of_order_co_processor_can_i_run_2/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1eab4zh/in_out_of_order_co_processor_can_i_run_2/">[comments]</a></span>

## Open source contribution
 - [https://www.reddit.com/r/RISCV/comments/1ea5lwr/open_source_contribution](https://www.reddit.com/r/RISCV/comments/1ea5lwr/open_source_contribution)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-07-23T11:36:06+00:00

<!-- SC_OFF --><div class="md"><p>Hi. I'm interested in doing open source contribution for riscv. I have expirience with HDL and C/C++. I also have expirience with Linux kernel programming. How can I start with the contributions??</p> <p>Thanks</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/rafae1130"> /u/rafae1130 </a> <br /> <span><a href="https://www.reddit.com/r/RISCV/comments/1ea5lwr/open_source_contribution/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1ea5lwr/open_source_contribution/">[comments]</a></span>

## ESP32-P4 internal floating point benchmarks
 - [https://www.reddit.com/r/RISCV/comments/1e9y931/esp32p4_internal_floating_point_benchmarks](https://www.reddit.com/r/RISCV/comments/1e9y931/esp32p4_internal_floating_point_benchmarks)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-07-23T03:51:00+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1e9y931/esp32p4_internal_floating_point_benchmarks/"> <img alt="ESP32-P4 internal floating point benchmarks" src="https://external-preview.redd.it/9y29Xp77BM9aUn0K8atid9_vJTTlL5pOOSaziLkvjEA.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=8a7dcf08c044630dbb5edd0b595ab91716c27f66" title="ESP32-P4 internal floating point benchmarks" /> </a> </td><td> <!-- SC_OFF --><div class="md"><p>The new ESP32-P4 looks like a major milestone for Espressif. I enquired about the floating point performance, as it is weak on the Xtensa arch chips like ESP32-S3. Curious how these numbers compare to expectations from those more familiar with risc-v </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/marchingbandd"> /u/marchingbandd </a> <br /> <span><a href="https://github.com/espressif/esp-idf/issues/14177#issuecomment-2244149530">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/com

