v 20150101 2
L 300 600 600 600 3 0 0 0 -1 -1
L 300 0 600 0 3 0 0 0 -1 -1
A 40 300 398 311 98 3 0 2 0 -1 -1
A 600 400 400 270 76 3 0 0 0 -1 -1
A 600 200 400 14 76 3 0 0 0 -1 -1
L 300 500 385 500 3 0 2 0 100 100
L 300 100 385 100 3 0 2 0 100 100
P 1000 300 1300 300 1 0 1
{
T 1050 150 5 8 0 1 0 0 1
pinnumber=1
T 1050 150 5 8 0 1 0 0 1
pinseq=1
T 1050 350 5 8 0 1 0 0 1
pinlabel=OUT
T 1150 150 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 50 0 5 8 0 1 0 0 1
pinnumber=2
T 50 0 5 8 0 1 0 0 1
pinseq=2
T 50 150 5 8 0 1 0 0 1
pinlabel=IN0
T 150 0 5 8 0 1 0 0 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 50 350 5 8 0 1 0 0 1
pinnumber=3
T 50 350 5 8 0 1 0 0 1
pinseq=3
T 50 550 5 8 0 1 0 0 1
pinlabel=IN1
T 150 350 5 8 0 1 0 0 1
pintype=in
}
T 750 650 8 10 1 1 0 6 1
refdes=U?
T 500 850 5 8 0 0 0 0 1
device=or
T 500 1000 5 8 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 500 1150 9 10 0 0 0 0 1
numslots=0
T 500 1300 9 10 0 0 0 0 1
footprint=unknown