#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5f39c4f4c7d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f39c4f5ad00 .scope module, "tb" "tb" 3 3;
 .timescale -9 -12;
P_0x5f39c4f57690 .param/l "CLK_PERIOD" 1 3 6, +C4<00000000000000000000000000001010>;
P_0x5f39c4f576d0 .param/l "STATE_WIDTH" 1 3 7, +C4<00000000000000000000000000000101>;
v0x5f39c4f76220_0 .var "advance", 0 0;
v0x5f39c4f762e0_0 .var "clk", 0 0;
v0x5f39c4f76380_0 .var/i "error_count", 31 0;
v0x5f39c4f76450_0 .var "expected_state", 4 0;
v0x5f39c4f76510_0 .var "initial_state", 4 0;
v0x5f39c4f765d0_0 .net "out", 0 0, v0x5f39c4f75a20_0;  1 drivers
v0x5f39c4f766a0_0 .net "out_state", 4 0, L_0x5f39c4f7b1a0;  1 drivers
v0x5f39c4f76770_0 .var "reinit", 0 0;
v0x5f39c4f76840_0 .var "rst", 0 0;
v0x5f39c4f76910_0 .var "taps", 4 0;
v0x5f39c4f769e0_0 .var/i "test_case_num", 31 0;
S_0x5f39c4f5af30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 110, 3 110 0, S_0x5f39c4f5ad00;
 .timescale -9 -12;
v0x5f39c4f59920_0 .var/i "i", 31 0;
E_0x5f39c4f31260 .event posedge, v0x5f39c4f75880_0;
S_0x5f39c4f72070 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 160, 3 160 0, S_0x5f39c4f5ad00;
 .timescale -9 -12;
v0x5f39c4f480e0_0 .var/i "i", 31 0;
S_0x5f39c4f722b0 .scope task, "check_output" "check_output" 3 45, 3 45 0, S_0x5f39c4f5ad00;
 .timescale -9 -12;
v0x5f39c4f48420_0 .var "expected_val", 4 0;
v0x5f39c4f48760_0 .var/str "test_name";
TD_tb.check_output ;
    %load/vec4 v0x5f39c4f766a0_0;
    %load/vec4 v0x5f39c4f48420_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5f39c4f765d0_0;
    %load/vec4 v0x5f39c4f48420_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 50 "$display", "  [PASS] TC%0d: %s. State is 5'b%b.", v0x5f39c4f769e0_0, v0x5f39c4f48760_0, v0x5f39c4f766a0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 52 "$display", "  [FAIL] TC%0d: %s.", v0x5f39c4f769e0_0, v0x5f39c4f48760_0 {0 0 0};
    %vpi_call/w 3 53 "$display", "         Expected state: 5'b%b, Got: 5'b%b", v0x5f39c4f48420_0, v0x5f39c4f766a0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "         Expected out  : 1'b%b, Got: 1'b%b", &PV<v0x5f39c4f48420_0, 0, 1>, v0x5f39c4f765d0_0 {0 0 0};
    %load/vec4 v0x5f39c4f76380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f39c4f76380_0, 0, 32;
T_0.1 ;
    %end;
S_0x5f39c4f724f0 .scope module, "dut" "lfsr" 3 27, 4 1 0, S_0x5f39c4f5ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reinit";
    .port_info 3 /INPUT 1 "advance";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /INPUT 5 "initial_state";
    .port_info 6 /INPUT 5 "taps";
    .port_info 7 /OUTPUT 5 "out_state";
L_0x5f39c4f48300 .functor NOT 1, L_0x5f39c4f795d0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f48640 .functor OR 1, v0x5f39c4f76840_0, v0x5f39c4f76770_0, C4<0>, C4<0>;
L_0x5f39c4f48980 .functor OR 1, v0x5f39c4f76220_0, L_0x5f39c4f48640, C4<0>, C4<0>;
L_0x5f39c4f48cc0 .functor AND 1, L_0x5f39c4f77380, L_0x5f39c4f48640, C4<1>, C4<1>;
L_0x5f39c4f543e0 .functor NOT 1, L_0x5f39c4f48cc0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f5a990 .functor NOT 1, L_0x5f39c4f48640, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f5aa00 .functor AND 1, v0x5f39c4f76220_0, L_0x5f39c4f5a990, C4<1>, C4<1>;
L_0x5f39c4f775c0 .functor AND 1, v0x5f39c4f75d40_0, L_0x5f39c4f5aa00, C4<1>, C4<1>;
L_0x5f39c4f77720 .functor NOT 1, L_0x5f39c4f775c0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f777e0 .functor AND 1, L_0x5f39c4f543e0, L_0x5f39c4f77720, C4<1>, C4<1>;
L_0x5f39c4f77950 .functor NOT 1, L_0x5f39c4f777e0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f77b40 .functor AND 1, L_0x5f39c4f779c0, L_0x5f39c4f48640, C4<1>, C4<1>;
L_0x5f39c4f77c20 .functor NOT 1, L_0x5f39c4f77b40, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f77ce0 .functor AND 1, v0x5f39c4f75c80_0, L_0x5f39c4f5aa00, C4<1>, C4<1>;
L_0x5f39c4f77bb0 .functor NOT 1, L_0x5f39c4f77ce0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f77e70 .functor AND 1, L_0x5f39c4f77c20, L_0x5f39c4f77bb0, C4<1>, C4<1>;
L_0x5f39c4f78010 .functor NOT 1, L_0x5f39c4f77e70, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f781c0 .functor AND 1, L_0x5f39c4f78120, L_0x5f39c4f48640, C4<1>, C4<1>;
L_0x5f39c4f78320 .functor NOT 1, L_0x5f39c4f781c0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f783e0 .functor AND 1, v0x5f39c4f75bc0_0, L_0x5f39c4f5aa00, C4<1>, C4<1>;
L_0x5f39c4f78550 .functor NOT 1, L_0x5f39c4f783e0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f785c0 .functor AND 1, L_0x5f39c4f78320, L_0x5f39c4f78550, C4<1>, C4<1>;
L_0x5f39c4f787f0 .functor NOT 1, L_0x5f39c4f785c0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f789a0 .functor AND 1, L_0x5f39c4f78900, L_0x5f39c4f48640, C4<1>, C4<1>;
L_0x5f39c4f78b30 .functor NOT 1, L_0x5f39c4f789a0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f78bf0 .functor AND 1, v0x5f39c4f75a20_0, L_0x5f39c4f5aa00, C4<1>, C4<1>;
L_0x5f39c4f78d40 .functor NOT 1, L_0x5f39c4f78bf0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f78e00 .functor AND 1, L_0x5f39c4f78b30, L_0x5f39c4f78d40, C4<1>, C4<1>;
L_0x5f39c4f79000 .functor NOT 1, L_0x5f39c4f78e00, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f79270 .functor AND 1, L_0x5f39c4f79110, v0x5f39c4f75a20_0, C4<1>, C4<1>;
L_0x5f39c4f794c0 .functor NOT 1, L_0x5f39c4f79270, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f795d0 .functor AND 1, L_0x5f39c4f79530, v0x5f39c4f75bc0_0, C4<1>, C4<1>;
L_0x5f39c4f797f0 .functor XOR 1, L_0x5f39c4f794c0, L_0x5f39c4f48300, C4<0>, C4<0>;
L_0x5f39c4f79900 .functor NOT 1, L_0x5f39c4f797f0, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f79200 .functor AND 1, L_0x5f39c4f79ae0, v0x5f39c4f75c80_0, C4<1>, C4<1>;
L_0x5f39c4f79c90 .functor NOT 1, L_0x5f39c4f79200, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f79a60 .functor AND 1, L_0x5f39c4f799c0, v0x5f39c4f75d40_0, C4<1>, C4<1>;
L_0x5f39c4f7a000 .functor AND 1, L_0x5f39c4f79ed0, v0x5f39c4f75e00_0, C4<1>, C4<1>;
L_0x5f39c4f7a250 .functor XOR 1, L_0x5f39c4f79a60, L_0x5f39c4f7a000, C4<0>, C4<0>;
L_0x5f39c4f7a360 .functor NOT 1, L_0x5f39c4f7a250, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f7a570 .functor XOR 1, L_0x5f39c4f79900, L_0x5f39c4f7a360, C4<0>, C4<0>;
L_0x5f39c4f7a680 .functor NOT 1, L_0x5f39c4f7a570, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f7aa80 .functor XOR 1, L_0x5f39c4f79c90, L_0x5f39c4f7a680, C4<0>, C4<0>;
L_0x5f39c4f7ab90 .functor NOT 1, L_0x5f39c4f7aa80, C4<0>, C4<0>, C4<0>;
L_0x5f39c4f7adc0 .functor OR 1, v0x5f39c4f76770_0, L_0x5f39c4f7ab90, C4<0>, C4<0>;
L_0x5f39c4f7aec0 .functor AND 1, L_0x5f39c4f7a940, L_0x5f39c4f7adc0, C4<1>, C4<1>;
v0x5f39c4f48aa0_0 .net "_00_", 0 0, L_0x5f39c4f48980;  1 drivers
v0x5f39c4f48de0_0 .net "_01_", 0 0, L_0x5f39c4f77950;  1 drivers
v0x5f39c4f56290_0 .net "_028_", 0 0, L_0x5f39c4f48300;  1 drivers
v0x5f39c4f72850_0 .net "_029_", 0 0, L_0x5f39c4f76cf0;  1 drivers
v0x5f39c4f72910_0 .net "_02_", 0 0, L_0x5f39c4f78010;  1 drivers
v0x5f39c4f72a20_0 .net "_030_", 0 0, L_0x5f39c4f76e20;  1 drivers
v0x5f39c4f72ae0_0 .net "_031_", 0 0, L_0x5f39c4f76fa0;  1 drivers
v0x5f39c4f72ba0_0 .net "_032_", 0 0, L_0x5f39c4f770d0;  1 drivers
v0x5f39c4f72c60_0 .net "_033_", 0 0, L_0x5f39c4f48cc0;  1 drivers
v0x5f39c4f72d20_0 .net "_034_", 0 0, L_0x5f39c4f5a990;  1 drivers
v0x5f39c4f72de0_0 .net "_035_", 0 0, L_0x5f39c4f775c0;  1 drivers
v0x5f39c4f72ea0_0 .net "_036_", 0 0, L_0x5f39c4f777e0;  1 drivers
v0x5f39c4f72f60_0 .net "_037_", 0 0, L_0x5f39c4f77b40;  1 drivers
v0x5f39c4f73020_0 .net "_038_", 0 0, L_0x5f39c4f77ce0;  1 drivers
v0x5f39c4f730e0_0 .net "_039_", 0 0, L_0x5f39c4f77e70;  1 drivers
v0x5f39c4f731a0_0 .net "_03_", 0 0, L_0x5f39c4f787f0;  1 drivers
v0x5f39c4f73260_0 .net "_040_", 0 0, L_0x5f39c4f781c0;  1 drivers
v0x5f39c4f73320_0 .net "_041_", 0 0, L_0x5f39c4f783e0;  1 drivers
v0x5f39c4f733e0_0 .net "_042_", 0 0, L_0x5f39c4f785c0;  1 drivers
v0x5f39c4f734a0_0 .net "_043_", 0 0, L_0x5f39c4f78280;  1 drivers
v0x5f39c4f73560_0 .net "_044_", 0 0, L_0x5f39c4f789a0;  1 drivers
v0x5f39c4f73620_0 .net "_045_", 0 0, L_0x5f39c4f78bf0;  1 drivers
v0x5f39c4f736e0_0 .net "_046_", 0 0, L_0x5f39c4f78e00;  1 drivers
v0x5f39c4f737a0_0 .net "_047_", 0 0, L_0x5f39c4f79270;  1 drivers
v0x5f39c4f73860_0 .net "_048_", 0 0, L_0x5f39c4f797f0;  1 drivers
v0x5f39c4f73920_0 .net "_049_", 0 0, L_0x5f39c4f79200;  1 drivers
v0x5f39c4f739e0_0 .net "_04_", 0 0, L_0x5f39c4f79000;  1 drivers
v0x5f39c4f73aa0_0 .net "_050_", 0 0, L_0x5f39c4f7a250;  1 drivers
v0x5f39c4f73b60_0 .net "_051_", 0 0, L_0x5f39c4f7a570;  1 drivers
v0x5f39c4f73c20_0 .net "_052_", 0 0, L_0x5f39c4f7aa80;  1 drivers
v0x5f39c4f73ce0_0 .net "_05_", 0 0, L_0x5f39c4f76bb0;  1 drivers
v0x5f39c4f73da0_0 .net "_06_", 0 0, L_0x5f39c4f48640;  1 drivers
v0x5f39c4f73e60_0 .net "_07_", 0 0, L_0x5f39c4f543e0;  1 drivers
v0x5f39c4f73f20_0 .net "_08_", 0 0, L_0x5f39c4f5aa00;  1 drivers
v0x5f39c4f73fe0_0 .net "_09_", 0 0, L_0x5f39c4f77720;  1 drivers
v0x5f39c4f740a0_0 .net "_10_", 0 0, L_0x5f39c4f77c20;  1 drivers
v0x5f39c4f74160_0 .net "_11_", 0 0, L_0x5f39c4f77bb0;  1 drivers
v0x5f39c4f74220_0 .net "_12_", 0 0, L_0x5f39c4f78320;  1 drivers
v0x5f39c4f742e0_0 .net "_13_", 0 0, L_0x5f39c4f78550;  1 drivers
v0x5f39c4f743a0_0 .net "_14_", 0 0, L_0x5f39c4f78b30;  1 drivers
v0x5f39c4f74460_0 .net "_15_", 0 0, L_0x5f39c4f78d40;  1 drivers
v0x5f39c4f74520_0 .net "_16_", 0 0, L_0x5f39c4f794c0;  1 drivers
v0x5f39c4f745e0_0 .net "_17_", 0 0, L_0x5f39c4f795d0;  1 drivers
v0x5f39c4f746a0_0 .net "_18_", 0 0, L_0x5f39c4f79900;  1 drivers
v0x5f39c4f74760_0 .net "_19_", 0 0, L_0x5f39c4f79c90;  1 drivers
v0x5f39c4f74820_0 .net "_20_", 0 0, L_0x5f39c4f79a60;  1 drivers
v0x5f39c4f748e0_0 .net "_21_", 0 0, L_0x5f39c4f7a000;  1 drivers
v0x5f39c4f749a0_0 .net "_22_", 0 0, L_0x5f39c4f7a360;  1 drivers
v0x5f39c4f74a60_0 .net "_23_", 0 0, L_0x5f39c4f7a680;  1 drivers
v0x5f39c4f74b20_0 .net "_24_", 0 0, L_0x5f39c4f7a940;  1 drivers
v0x5f39c4f74be0_0 .net "_25_", 0 0, L_0x5f39c4f7ab90;  1 drivers
v0x5f39c4f74ca0_0 .net "_26_", 0 0, L_0x5f39c4f7adc0;  1 drivers
v0x5f39c4f74d60_0 .net "_27_", 0 0, L_0x5f39c4f7aec0;  1 drivers
v0x5f39c4f74e20_0 .net *"_ivl_101", 0 0, L_0x5f39c4f799c0;  1 drivers
v0x5f39c4f74f00_0 .net *"_ivl_105", 0 0, L_0x5f39c4f79ed0;  1 drivers
v0x5f39c4f74fe0_0 .net *"_ivl_117", 0 0, L_0x5f39c4f7a8a0;  1 drivers
v0x5f39c4f750c0_0 .net *"_ivl_19", 0 0, L_0x5f39c4f77380;  1 drivers
v0x5f39c4f751a0_0 .net *"_ivl_3", 0 0, L_0x5f39c4f76ae0;  1 drivers
v0x5f39c4f75280_0 .net *"_ivl_37", 0 0, L_0x5f39c4f779c0;  1 drivers
v0x5f39c4f75360_0 .net *"_ivl_51", 0 0, L_0x5f39c4f78120;  1 drivers
v0x5f39c4f75440_0 .net *"_ivl_67", 0 0, L_0x5f39c4f78900;  1 drivers
v0x5f39c4f75520_0 .net *"_ivl_81", 0 0, L_0x5f39c4f79110;  1 drivers
v0x5f39c4f75600_0 .net *"_ivl_87", 0 0, L_0x5f39c4f79530;  1 drivers
v0x5f39c4f756e0_0 .net *"_ivl_95", 0 0, L_0x5f39c4f79ae0;  1 drivers
v0x5f39c4f757c0_0 .net "advance", 0 0, v0x5f39c4f76220_0;  1 drivers
v0x5f39c4f75880_0 .net "clk", 0 0, v0x5f39c4f762e0_0;  1 drivers
v0x5f39c4f75940_0 .net "initial_state", 4 0, v0x5f39c4f76510_0;  1 drivers
v0x5f39c4f75a20_0 .var "out", 0 0;
v0x5f39c4f75ae0_0 .net "out_state", 4 0, L_0x5f39c4f7b1a0;  alias, 1 drivers
v0x5f39c4f75bc0_0 .var "out_state_reg[1]", 0 0;
v0x5f39c4f75c80_0 .var "out_state_reg[2]", 0 0;
v0x5f39c4f75d40_0 .var "out_state_reg[3]", 0 0;
v0x5f39c4f75e00_0 .var "out_state_reg[4]", 0 0;
v0x5f39c4f75ec0_0 .net "reinit", 0 0, v0x5f39c4f76770_0;  1 drivers
v0x5f39c4f75f80_0 .net "rst", 0 0, v0x5f39c4f76840_0;  1 drivers
v0x5f39c4f76040_0 .net "taps", 4 0, v0x5f39c4f76910_0;  1 drivers
L_0x5f39c4f76ae0 .part v0x5f39c4f76510_0, 0, 1;
L_0x5f39c4f76bb0 .functor MUXZ 1, L_0x5f39c4f7aec0, L_0x5f39c4f76ae0, v0x5f39c4f76840_0, C4<>;
L_0x5f39c4f76cf0 .functor MUXZ 1, v0x5f39c4f75d40_0, L_0x5f39c4f78010, L_0x5f39c4f48980, C4<>;
L_0x5f39c4f76e20 .functor MUXZ 1, v0x5f39c4f75c80_0, L_0x5f39c4f787f0, L_0x5f39c4f48980, C4<>;
L_0x5f39c4f76fa0 .functor MUXZ 1, v0x5f39c4f75bc0_0, L_0x5f39c4f79000, L_0x5f39c4f48980, C4<>;
L_0x5f39c4f770d0 .functor MUXZ 1, v0x5f39c4f75a20_0, L_0x5f39c4f76bb0, L_0x5f39c4f48980, C4<>;
L_0x5f39c4f77380 .part v0x5f39c4f76510_0, 4, 1;
L_0x5f39c4f779c0 .part v0x5f39c4f76510_0, 3, 1;
L_0x5f39c4f78120 .part v0x5f39c4f76510_0, 2, 1;
L_0x5f39c4f78280 .functor MUXZ 1, v0x5f39c4f75e00_0, L_0x5f39c4f77950, L_0x5f39c4f48980, C4<>;
L_0x5f39c4f78900 .part v0x5f39c4f76510_0, 1, 1;
L_0x5f39c4f79110 .part v0x5f39c4f76910_0, 0, 1;
L_0x5f39c4f79530 .part v0x5f39c4f76910_0, 1, 1;
L_0x5f39c4f79ae0 .part v0x5f39c4f76910_0, 2, 1;
L_0x5f39c4f799c0 .part v0x5f39c4f76910_0, 3, 1;
L_0x5f39c4f79ed0 .part v0x5f39c4f76910_0, 4, 1;
L_0x5f39c4f7a8a0 .part v0x5f39c4f76510_0, 0, 1;
L_0x5f39c4f7a940 .functor MUXZ 1, v0x5f39c4f76220_0, L_0x5f39c4f7a8a0, v0x5f39c4f76770_0, C4<>;
LS_0x5f39c4f7b1a0_0_0 .concat [ 1 1 1 1], v0x5f39c4f75a20_0, v0x5f39c4f75bc0_0, v0x5f39c4f75c80_0, v0x5f39c4f75d40_0;
LS_0x5f39c4f7b1a0_0_4 .concat [ 1 0 0 0], v0x5f39c4f75e00_0;
L_0x5f39c4f7b1a0 .concat [ 4 1 0 0], LS_0x5f39c4f7b1a0_0_0, LS_0x5f39c4f7b1a0_0_4;
    .scope S_0x5f39c4f724f0;
T_1 ;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f72850_0;
    %assign/vec4 v0x5f39c4f75d40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5f39c4f724f0;
T_2 ;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f72a20_0;
    %assign/vec4 v0x5f39c4f75c80_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f39c4f724f0;
T_3 ;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f72ae0_0;
    %assign/vec4 v0x5f39c4f75bc0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5f39c4f724f0;
T_4 ;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f72ba0_0;
    %assign/vec4 v0x5f39c4f75a20_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f39c4f724f0;
T_5 ;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f734a0_0;
    %assign/vec4 v0x5f39c4f75e00_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5f39c4f5ad00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f762e0_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5f39c4f762e0_0;
    %inv;
    %store/vec4 v0x5f39c4f762e0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5f39c4f5ad00;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f39c4f76380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f39c4f769e0_0, 0, 32;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f39c4f76510_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f39c4f76910_0, 0, 5;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f39c4f769e0_0, 0, 32;
    %vpi_call/w 3 77 "$display", "\012--- Test Case 1: Synchronous Reset Test ---" {0 0 0};
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5f39c4f76510_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %wait E_0x5f39c4f31260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "State loaded on reset";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "State holds after reset de-assertion";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f39c4f769e0_0, 0, 32;
    %vpi_call/w 3 90 "$display", "\012--- Test Case 2: State Hold Test ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76770_0, 0, 1;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "Hold cycle 1";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "Hold cycle 2";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5f39c4f769e0_0, 0, 32;
    %vpi_call/w 3 101 "$display", "\012--- Test Case 3: Basic LFSR Advancement (Taps: 5'b10010) ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5f39c4f76510_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5f39c4f76910_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %fork t_1, S_0x5f39c4f5af30;
    %jmp t_0;
    .scope S_0x5f39c4f5af30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f39c4f59920_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5f39c4f59920_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x5f39c4f766a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5f39c4f766a0_0;
    %load/vec4 v0x5f39c4f76910_0;
    %and;
    %xor/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %load/vec4 v0x5f39c4f59920_0;
    %addi 1, 0, 32;
    %vpi_func/s 3 114 "$sformatf", "Advancement cycle %0d", S<0,vec4,s32> {1 0 0};
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %load/vec4 v0x5f39c4f59920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f39c4f59920_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x5f39c4f5ad00;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f39c4f769e0_0, 0, 32;
    %vpi_call/w 3 120 "$display", "\012--- Test Case 4: Synchronous Reinitialization Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5f39c4f76510_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76770_0, 0, 1;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "State loaded on reinit";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f39c4f769e0_0, 0, 32;
    %vpi_call/w 3 132 "$display", "\012--- Test Case 5: Reinit Precedence Over Advance ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %load/vec4 v0x5f39c4f766a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5f39c4f766a0_0;
    %load/vec4 v0x5f39c4f76910_0;
    %and;
    %xor/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "State advances once";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5f39c4f76510_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "Reinit takes precedence over advance";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5f39c4f769e0_0, 0, 32;
    %vpi_call/w 3 151 "$display", "\012--- Test Case 6: Edge Case - All Zeros State ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f39c4f76510_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "Reset to all zeros";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %fork t_3, S_0x5f39c4f72070;
    %jmp t_2;
    .scope S_0x5f39c4f72070;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f39c4f480e0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5f39c4f480e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x5f39c4f766a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5f39c4f766a0_0;
    %load/vec4 v0x5f39c4f76910_0;
    %and;
    %xor/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %load/vec4 v0x5f39c4f480e0_0;
    %addi 1, 0, 32;
    %vpi_func/s 3 164 "$sformatf", "Stuck at zero, cycle %0d", S<0,vec4,s32> {1 0 0};
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %load/vec4 v0x5f39c4f480e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f39c4f480e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x5f39c4f5ad00;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5f39c4f769e0_0, 0, 32;
    %vpi_call/w 3 170 "$display", "\012--- Test Case 7: Advancement with Different Taps (5'b01101) ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5f39c4f76510_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5f39c4f76910_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76840_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "Reset with new taps";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %load/vec4 v0x5f39c4f766a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5f39c4f766a0_0;
    %load/vec4 v0x5f39c4f76910_0;
    %and;
    %xor/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "Advancement cycle 1";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %load/vec4 v0x5f39c4f766a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5f39c4f766a0_0;
    %load/vec4 v0x5f39c4f76910_0;
    %and;
    %xor/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f39c4f76450_0, 0, 5;
    %wait E_0x5f39c4f31260;
    %load/vec4 v0x5f39c4f76450_0;
    %store/vec4 v0x5f39c4f48420_0, 0, 5;
    %pushi/str "Advancement cycle 2 (stuck at zero)";
    %store/str v0x5f39c4f48760_0;
    %fork TD_tb.check_output, S_0x5f39c4f722b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f39c4f76220_0, 0, 1;
    %load/vec4 v0x5f39c4f76380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 193 "$display", "\012SUCCESS: All test cases passed!" {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 195 "$display", "\012FAILURE: %0d error(s) found across all test cases.", v0x5f39c4f76380_0 {0 0 0};
T_7.5 ;
    %vpi_call/w 3 198 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb.v";
    "./mutant_15.v";
