(edif block1_c_accum_0_0
  (edifversion 2 0 0)
  (edifLevel 0)
  (keywordmap (keywordlevel 0))
(status
 (written
  (timeStamp 2023 08 23 15 52 27)
  (program "Vivado" (version "2022.2"))
  (comment "Built on 'Fri Oct 14 04:59:54 MDT 2022'")
  (comment "Built by 'xbuild'")
 )
)
  (Library work
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell block1_c_accum_0_0_c_accum_v12_0_14 (celltype GENERIC)
     (view c_accum_v12_0_14 (viewtype NETLIST)
       (interface 
        (port ADD (direction INPUT))
        (port BYPASS (direction INPUT))
        (port CE (direction INPUT))
        (port CLK (direction INPUT))
        (port C_IN (direction INPUT))
        (port SCLR (direction INPUT))
        (port SINIT (direction INPUT))
        (port SSET (direction INPUT))
        (port (array (rename B "B[15:0]") 16) (direction INPUT))
        (port (array (rename Q "Q[15:0]") 16) (direction OUTPUT))
       )

           (property is_du_within_envelope (string "true"))
           (property keep_hierarchy (string "soft"))
           (property C_XDEVICEFAMILY (string "artix7"))
           (property C_IMPLEMENTATION (integer 0))
           (property C_VERBOSITY (integer 0))
           (property C_B_WIDTH (integer 16))
           (property C_OUT_WIDTH (integer 16))
           (property C_B_TYPE (integer 0))
           (property C_CE_OVERRIDES_SCLR (integer 0))
           (property C_ADD_MODE (integer 0))
           (property C_HAS_C_IN (integer 0))
           (property C_HAS_CE (integer 0))
           (property C_HAS_BYPASS (integer 1))
           (property C_HAS_SCLR (integer 0))
           (property C_LATENCY (integer 1))
           (property C_SCALE (integer 0))
           (property C_AINIT_VAL (string "0"))
           (property C_SINIT_VAL (string "0"))
           (property C_BYPASS_LOW (integer 0))
           (property C_SCLR_OVERRIDES_SSET (integer 1))
           (property C_HAS_SSET (integer 0))
           (property C_HAS_SINIT (integer 0))
           (property downgradeipidentifiedwarnings (string "yes"))
           (property ORIG_REF_NAME (string "c_accum_v12_0_14"))
     )
   )
   (cell block1_c_accum_0_0 (celltype GENERIC)
     (view block1_c_accum_0_0 (viewtype NETLIST)
       (interface 
        (port BYPASS (direction INPUT)
           (property x_interface_parameter (string "XIL_INTERFACENAME bypass_intf, LAYERED_METADATA undef"))
           (property x_interface_info (string "xilinx.com:signal:data:1.0 bypass_intf DATA"))
        )
        (port CLK (direction INPUT)
           (property x_interface_parameter (string "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block1_clk_wiz_1_0_clk_out1, INSERT_VIP 0"))
           (property x_interface_info (string "xilinx.com:signal:clock:1.0 clk_intf CLK"))
        )
        (port (array (rename B "B[15:0]") 16) (direction INPUT))
        (port (array (rename Q "Q[15:0]") 16) (direction OUTPUT))
       )
       (contents
         (instance U0 (viewref c_accum_v12_0_14 (cellref block1_c_accum_0_0_c_accum_v12_0_14 (libraryref work)))
           (property c_add_mode (integer 0))
           (property C_AINIT_VAL (string "0"))
           (property c_bypass_low (integer 0))
           (property c_b_type (integer 0))
           (property c_b_width (integer 16))
           (property C_CE_OVERRIDES_SCLR (integer 0))
           (property c_has_bypass (integer 1))
           (property C_HAS_CE (integer 0))
           (property c_has_c_in (integer 0))
           (property C_HAS_SCLR (integer 0))
           (property C_HAS_SINIT (integer 0))
           (property C_HAS_SSET (integer 0))
           (property C_IMPLEMENTATION (integer 0))
           (property c_latency (integer 1))
           (property c_out_width (integer 16))
           (property c_scale (integer 0))
           (property C_SCLR_OVERRIDES_SSET (integer 1))
           (property C_SINIT_VAL (string "0"))
           (property c_verbosity (integer 0))
           (property C_XDEVICEFAMILY (string "artix7"))
           (property downgradeipidentifiedwarnings (string "yes"))
           (property is_du_within_envelope (string "true"))
         )
         (net BYPASS (joined
          (portref BYPASS (instanceref U0))
          (portref BYPASS)
          )
         )
         (net (rename B_0_ "B[0]") (joined
          (portref (member B 15) (instanceref U0))
          (portref (member B 15))
          )
         )
         (net (rename B_10_ "B[10]") (joined
          (portref (member B 5) (instanceref U0))
          (portref (member B 5))
          )
         )
         (net (rename B_11_ "B[11]") (joined
          (portref (member B 4) (instanceref U0))
          (portref (member B 4))
          )
         )
         (net (rename B_12_ "B[12]") (joined
          (portref (member B 3) (instanceref U0))
          (portref (member B 3))
          )
         )
         (net (rename B_13_ "B[13]") (joined
          (portref (member B 2) (instanceref U0))
          (portref (member B 2))
          )
         )
         (net (rename B_14_ "B[14]") (joined
          (portref (member B 1) (instanceref U0))
          (portref (member B 1))
          )
         )
         (net (rename B_15_ "B[15]") (joined
          (portref (member B 0) (instanceref U0))
          (portref (member B 0))
          )
         )
         (net (rename B_1_ "B[1]") (joined
          (portref (member B 14) (instanceref U0))
          (portref (member B 14))
          )
         )
         (net (rename B_2_ "B[2]") (joined
          (portref (member B 13) (instanceref U0))
          (portref (member B 13))
          )
         )
         (net (rename B_3_ "B[3]") (joined
          (portref (member B 12) (instanceref U0))
          (portref (member B 12))
          )
         )
         (net (rename B_4_ "B[4]") (joined
          (portref (member B 11) (instanceref U0))
          (portref (member B 11))
          )
         )
         (net (rename B_5_ "B[5]") (joined
          (portref (member B 10) (instanceref U0))
          (portref (member B 10))
          )
         )
         (net (rename B_6_ "B[6]") (joined
          (portref (member B 9) (instanceref U0))
          (portref (member B 9))
          )
         )
         (net (rename B_7_ "B[7]") (joined
          (portref (member B 8) (instanceref U0))
          (portref (member B 8))
          )
         )
         (net (rename B_8_ "B[8]") (joined
          (portref (member B 7) (instanceref U0))
          (portref (member B 7))
          )
         )
         (net (rename B_9_ "B[9]") (joined
          (portref (member B 6) (instanceref U0))
          (portref (member B 6))
          )
         )
         (net CLK (joined
          (portref CLK (instanceref U0))
          (portref CLK)
          )
         )
         (net (rename Q_0_ "Q[0]") (joined
          (portref (member Q 15) (instanceref U0))
          (portref (member Q 15))
          )
         )
         (net (rename Q_10_ "Q[10]") (joined
          (portref (member Q 5) (instanceref U0))
          (portref (member Q 5))
          )
         )
         (net (rename Q_11_ "Q[11]") (joined
          (portref (member Q 4) (instanceref U0))
          (portref (member Q 4))
          )
         )
         (net (rename Q_12_ "Q[12]") (joined
          (portref (member Q 3) (instanceref U0))
          (portref (member Q 3))
          )
         )
         (net (rename Q_13_ "Q[13]") (joined
          (portref (member Q 2) (instanceref U0))
          (portref (member Q 2))
          )
         )
         (net (rename Q_14_ "Q[14]") (joined
          (portref (member Q 1) (instanceref U0))
          (portref (member Q 1))
          )
         )
         (net (rename Q_15_ "Q[15]") (joined
          (portref (member Q 0) (instanceref U0))
          (portref (member Q 0))
          )
         )
         (net (rename Q_1_ "Q[1]") (joined
          (portref (member Q 14) (instanceref U0))
          (portref (member Q 14))
          )
         )
         (net (rename Q_2_ "Q[2]") (joined
          (portref (member Q 13) (instanceref U0))
          (portref (member Q 13))
          )
         )
         (net (rename Q_3_ "Q[3]") (joined
          (portref (member Q 12) (instanceref U0))
          (portref (member Q 12))
          )
         )
         (net (rename Q_4_ "Q[4]") (joined
          (portref (member Q 11) (instanceref U0))
          (portref (member Q 11))
          )
         )
         (net (rename Q_5_ "Q[5]") (joined
          (portref (member Q 10) (instanceref U0))
          (portref (member Q 10))
          )
         )
         (net (rename Q_6_ "Q[6]") (joined
          (portref (member Q 9) (instanceref U0))
          (portref (member Q 9))
          )
         )
         (net (rename Q_7_ "Q[7]") (joined
          (portref (member Q 8) (instanceref U0))
          (portref (member Q 8))
          )
         )
         (net (rename Q_8_ "Q[8]") (joined
          (portref (member Q 7) (instanceref U0))
          (portref (member Q 7))
          )
         )
         (net (rename Q_9_ "Q[9]") (joined
          (portref (member Q 6) (instanceref U0))
          (portref (member Q 6))
          )
         )
       )

           (property downgradeipidentifiedwarnings (string "yes"))
           (property x_core_info (string "c_accum_v12_0_14,Vivado 2022.2"))
           (property CHECK_LICENSE_TYPE (string "block1_c_accum_0_0,c_accum_v12_0_14,{}"))
           (property core_generation_info (string "block1_c_accum_0_0,c_accum_v12_0_14,{x_ipProduct=Vivado 2022.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=c_accum,x_ipVersion=12.0,x_ipCoreRevision=14,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_XDEVICEFAMILY=artix7,C_IMPLEMENTATION=0,C_VERBOSITY=0,C_B_WIDTH=16,C_OUT_WIDTH=16,C_B_TYPE=0,C_CE_OVERRIDES_SCLR=0,C_ADD_MODE=0,C_HAS_C_IN=0,C_HAS_CE=0,C_HAS_BYPASS=1,C_HAS_SCLR=0,C_LATENCY=1,C_SCALE=0,C_AINIT_VAL=0,C_SINIT_VAL=0,C_BYPASS_LOW=0,C_SCLR_OVERRIDES_SSET=1,C_HAS_SSET=0,C_HAS_SINIT=0}"))
           (property ECO_CHECKSUM (string "d9aa42a7"))
     )
   )
  )
(comment "Reference To The Cell Of Highest Level")

  (design block1_c_accum_0_0
    (cellref block1_c_accum_0_0 (libraryref work))
    (property XLNX_PROJ_DIR (string "/home/keenanrf/research/block1"))
    (property part (string "xc7a200tiffg1156-1L"))
  )
)
