read -sv run_verilog_mid/adder_32b_9_71_cf79e14f3284ccc8ef2deee44a12454e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_71_cf79e14f3284ccc8ef2deee44a12454e_yosys.v
