EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 2 4
Title "Batty Trees - FPGA"
Date "2020-08-13"
Rev "A"
Comp "OSU SIM Lab "
Comment1 "Kyle Clocker"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L OSU_SIM_BASIC:OPAL_KELLY J?
U 1 1 5F35DF78
P 3900 4050
F 0 "J?" H 3900 6365 50  0000 C CNN
F 1 "OPAL_KELLY" H 3900 6274 50  0000 C CNN
F 2 "MODULE" H 3900 4050 50  0001 C CNN
F 3 "DOCUMENTATION" H 3900 4050 50  0001 C CNN
	1    3900 4050
	1    0    0    -1  
$EndComp
$Comp
L OSU_SIM_BASIC:OPAL_KELLY J?
U 2 1 5F362CA0
P 6550 4050
F 0 "J?" H 6550 6365 50  0000 C CNN
F 1 "OPAL_KELLY" H 6550 6274 50  0000 C CNN
F 2 "MODULE" H 6550 4050 50  0001 C CNN
F 3 "DOCUMENTATION" H 6550 4050 50  0001 C CNN
	2    6550 4050
	1    0    0    -1  
$EndComp
Text HLabel 900  6750 0    50   Input ~ 0
sipo
Wire Bus Line
	900  6750 1100 6750
Entry Wire Line
	1100 6900 1200 7000
Entry Wire Line
	1100 6800 1200 6900
Entry Wire Line
	1100 7000 1200 7100
Entry Wire Line
	1100 7100 1200 7200
Text Label 1100 7300 1    50   ~ 0
sipo
Wire Wire Line
	1200 7200 1550 7200
Text Label 1550 7200 2    50   ~ 0
sipo_clkb
Wire Wire Line
	1200 7100 1550 7100
Text Label 1550 7100 2    50   ~ 0
sipo_clk
Wire Wire Line
	1200 7000 1550 7000
Text Label 1550 7000 2    50   ~ 0
sipo_sout
Wire Wire Line
	1200 6900 1550 6900
Wire Bus Line
	1100 6750 1100 7300
Text Label 1550 6900 2    50   ~ 0
sipo_sin
$EndSCHEMATC
