// Seed: 2433997625
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(negedge 1) $signed(93);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  wire [1 : id_1] id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd18
) (
    _id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  inout wand id_2;
  input wire _id_1;
  assign id_2 = 1;
  assign id_3[id_1] = id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic id_4;
  logic [-1 : 1] id_5;
  assign id_3[1] = 1'h0 == 1;
endmodule
