Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 04:54:06 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps/post_route_timing.rpt
| Design       : td_fused_top_td_fused_tdf4_fmaps
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[9]
                                                              2.674         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRBWRADDR[1]
                                                              2.742         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRARDADDR[2]
                                                              2.825         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[3]
                                                              2.879         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRARDADDR[14]
                                                              2.888         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRARDADDR[11]
                                                              2.906         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRBWRADDR[11]
                                                              2.935         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRBWRADDR[9]
                                                              2.954         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[11]
                                                              2.967         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRARDADDR[5]
                                                              3.001         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_26/ADDRBWRADDR[1]
                                                              3.005         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRBWRADDR[2]
                                                              3.009         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRBWRADDR[1]
                                                              3.029         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[7]
                                                              3.030         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_22/ADDRARDADDR[2]
                                                              3.041         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRARDADDR[10]
                                                              3.041         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[2]
                                                              3.045         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRARDADDR[11]
                                                              3.063         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRBWRADDR[8]
                                                              3.074         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_27/ADDRBWRADDR[1]
                                                              3.078         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRARDADDR[10]
                                                              3.085         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[5]
                                                              3.101         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_26/ADDRARDADDR[2]
                                                              3.105         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRARDADDR[11]
                                                              3.122         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRARDADDR[11]
                                                              3.140         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRARDADDR[12]
                                                              3.142         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRARDADDR[10]
                                                              3.150         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRBWRADDR[3]
                                                              3.159         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRARDADDR[12]
                                                              3.163         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRARDADDR[14]
                                                              3.168         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/ENARDEN
                                                              3.170         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRARDADDR[5]
                                                              3.173         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRARDADDR[2]
                                                              3.185         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_26/ADDRARDADDR[11]
                                                              3.186         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_14/ENARDEN
                                                              3.208         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_15/ADDRBWRADDR[11]
                                                              3.215         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRBWRADDR[9]
                                                              3.224         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRBWRADDR[7]
                                                              3.232         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_22/ADDRBWRADDR[1]
                                                              3.244         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRARDADDR[14]
                                                              3.246         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRBWRADDR[11]
                                                              3.247         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_12/ADDRARDADDR[14]
                                                              3.255         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRBWRADDR[4]
                                                              3.260         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRBWRADDR[12]
                                                              3.267         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/WEA[0]
                                                              3.276         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRARDADDR[7]
                                                              3.278         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRARDADDR[5]
                                                              3.281         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/DIADI[0]
                                                              3.281         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRARDADDR[14]
                                                              3.283         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ENARDEN
                                                              3.285         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/ADDRBWRADDR[1]
                                                              3.285         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRBWRADDR[2]
                                                              3.286         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRARDADDR[10]
                                                              3.288         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_15/ADDRBWRADDR[2]
                                                              3.289         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/ADDRARDADDR[10]
                                                              3.290         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRARDADDR[10]
                                                              3.294         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/DIADI[0]
                                                              3.305         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRARDADDR[14]
                                                              3.308         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRBWRADDR[7]
                                                              3.310         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRARDADDR[8]
                                                              3.310         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/ADDRBWRADDR[11]
                                                              3.316         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRARDADDR[5]
                                                              3.320         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRBWRADDR[7]
                                                              3.322         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRARDADDR[4]
                                                              3.322         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ADDRBWRADDR[8]
                                                              3.322         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRBWRADDR[4]
                                                              3.324         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRBWRADDR[2]
                                                              3.325         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRBWRADDR[7]
                                                              3.331         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/DIADI[0]
                                                              3.337         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRBWRADDR[3]
                                                              3.338         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRBWRADDR[5]
                                                              3.338         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_27/ENARDEN
                                                              3.339         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRARDADDR[12]
                                                              3.340         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ADDRBWRADDR[5]
                                                              3.343         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_20/ADDRARDADDR[2]
                                                              3.373         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ENARDEN
                                                              3.376         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_28/ENARDEN
                                                              3.379         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_27/ENARDEN
                                                              3.383         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/ADDRARDADDR[2]
                                                              3.385         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_26/ADDRARDADDR[10]
                                                              3.386         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_27/ADDRBWRADDR[2]
                                                              3.393         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/DIADI[1]
                                                              3.393         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_31/ADDRARDADDR[12]
                                                              3.394         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_15/ADDRARDADDR[11]
                                                              3.402         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRARDADDR[11]
                                                              3.420         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_26/ADDRARDADDR[12]
                                                              3.422         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_25/ENARDEN
                                                              3.425         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[10]
                                                              3.429         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRARDADDR[12]
                                                              3.431         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_22/ADDRBWRADDR[4]
                                                              3.434         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/DIADI[1]
                                                              3.435         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[1]
                                                              3.441         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ADDRARDADDR[12]
                                                              3.443         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_27/ADDRARDADDR[2]
                                                              3.448         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/DIADI[1]
                                                              3.452         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_15/ADDRARDADDR[5]
                                                              3.453         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[4]
                                                              3.458         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ADDRARDADDR[8]
                                                              3.459         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRBWRADDR[6]
                                                              3.463         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ADDRARDADDR[9]
                                                              3.465         



