# compile vhdl design source files
vhdl xil_defaultlib  "../../../oncelikli_atama.srcs/sources_1/new/onceilkli_atama.vhd"
