
---------- Begin Simulation Statistics ----------
final_tick                               81939666828500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78416                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792248                       # Number of bytes of host memory used
host_op_rate                                   125774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   127.53                       # Real time elapsed on the host
host_tick_rate                               20376786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002599                       # Number of seconds simulated
sim_ticks                                  2598571000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              577                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 577                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    71                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           85                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       640901                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20812                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       861874                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499247                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       640901                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       141654                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          946085                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41171                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3112                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092650                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120388                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20839                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1255673                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1257756                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5019253                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.195588                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.115204                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       745952     14.86%     14.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1879565     37.45%     52.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       417131      8.31%     60.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       202177      4.03%     64.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       151531      3.02%     67.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       177092      3.53%     71.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       148784      2.96%     74.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        41348      0.82%     74.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1255673     25.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5019253                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.519712                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.519712                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2285602                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17652507                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           552827                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1565914                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          21057                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        762516                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3694337                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    63                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1411733                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    78                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              946085                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            857093                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4295181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10968159                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           42114                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.182040                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       871495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540418                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.110430                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5187924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.449217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.555614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2377290     45.82%     45.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           132505      2.55%     48.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           106093      2.04%     50.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148793      2.87%     53.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181017      3.49%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           342356      6.60%     63.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           170077      3.28%     66.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           191449      3.69%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1538344     29.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5187924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2745729                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1368377                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34532                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           782036                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.229212                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5100456                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1411733                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          149098                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3723096                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1429407                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17297254                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3688723                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        35343                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16782607                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         12097                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          21057                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         12215                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          124                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       383611                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          257                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       117471                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        31207                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          257                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26955475                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16765016                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498500                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13437292                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.225828                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16772161                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29047007                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13101469                       # number of integer regfile writes
system.switch_cpus.ipc                       1.924142                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.924142                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100200      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10415305     61.93%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86890      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34950      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342809      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129338      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161076      0.96%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63358      0.38%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138930      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           54      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176405      1.05%     69.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23315      0.14%     69.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13101      0.08%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3417511     20.32%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1413436      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279687      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          500      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16817957                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1587719                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3152179                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1546521                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1900644                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              199528                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011864                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          118475     59.38%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            198      0.10%     59.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3329      1.67%     61.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            40      0.02%     61.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     61.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2708      1.36%     62.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9853      4.94%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56483     28.31%     95.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           359      0.18%     95.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         8080      4.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15329566                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35946922                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15218495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16654572                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17297245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16817957                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1257709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75742                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1781796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5187924                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.241751                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.224713                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       648569     12.50%     12.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       614441     11.84%     24.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       873802     16.84%     41.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       852663     16.44%     57.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       721353     13.90%     71.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       617057     11.89%     83.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       349281      6.73%     90.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       254524      4.91%     95.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       256234      4.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5187924                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.236014                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              857121                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    42                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       327343                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       241439                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3723096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1429407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6736401                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5197121                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          189480                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         139187                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           875934                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         505408                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2686                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54994000                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17534004                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22505697                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1994969                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1207375                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          21057                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2106476                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1773006                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3014763                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30084451                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4223176                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21060802                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34763794                       # The number of ROB writes
system.switch_cpus.timesIdled                     139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           97                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50585                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             97                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1063                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1718                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1063                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       181440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       181440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  181440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2781                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3646998                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14600000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2598571000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          257                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5568                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19341                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19341                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           380                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2847680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2888448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1119                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26985                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003595                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059848                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26888     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     97      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26985                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44555000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38220000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            568999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          252                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        23383                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23635                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          252                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        23383                       # number of overall hits
system.l2.overall_hits::total                   23635                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2097                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2231                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2097                       # number of overall misses
system.l2.overall_misses::total                  2231                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    166942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        176865500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9923500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    166942000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       176865500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25480                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25866                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25480                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25866                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.335092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.082300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086252                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.335092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.082300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086252                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78137.795276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79609.918932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79276.333483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78137.795276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79609.918932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79276.333483                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         4                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  54                       # number of writebacks
system.l2.writebacks::total                        54                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2774                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8653500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    145972000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    154625500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     36595088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8653500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    145972000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    191220588                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.335092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.082300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.335092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.082300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107245                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68137.795276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69609.918932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69525.854317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66536.523636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68137.795276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69609.918932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68933.160779                       # average overall mshr miss latency
system.l2.replacements                            169                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19009                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              257                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          257                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          550                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            550                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     36595088                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     36595088                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66536.523636                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66536.523636                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        17623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17623                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1718                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    133971500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     133971500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.088780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78026.499709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77981.082654                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    116801500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    116801500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.088780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.088775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68026.499709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68026.499709                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9923500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9923500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.335092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.336842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78137.795276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77527.343750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8653500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8653500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.335092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.334211                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68137.795276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68137.795276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     32970500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32970500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.061889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86764.473684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85637.662338                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     29170500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29170500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.061889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76764.473684                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76764.473684                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2224.016743                       # Cycle average of tags in use
system.l2.tags.total_refs                         697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.124260                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.265755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.304938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.499960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   439.673696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   100.542563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1672.729831                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.107342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.024547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.408381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.542973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2019                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.130859                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.516846                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    205162                       # Number of tag accesses
system.l2.tags.data_accesses                   205162                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       134208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             177984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           54                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 54                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             24629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            147774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     13545907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3127873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     51646847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68493029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        24629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3127873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3152502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1329962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1329962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1329962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            24629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           147774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     13545907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3127873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     51646847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69822991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001479558500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6097                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         54                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       54                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31324006                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                82811506                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11407.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30157.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      12                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                24.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   54                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.130781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.624163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.986334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          194     30.94%     30.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          189     30.14%     61.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91     14.51%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           53      8.45%     84.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.39%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      1.75%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.44%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      2.39%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           50      7.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           2612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2612.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 175744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  177536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        67.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2491843500                       # Total gap between requests
system.mem_ctrls.avgGap                     881132.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        35200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       132416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 13545906.577114883810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3127872.973261073232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 50957237.651001259685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 443320.578887396201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           54                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     19340754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3422750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     60048002                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7428842000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35165.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26950.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28635.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 137571148.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2027760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1077780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6433140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              26100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     204675120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        242361150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        793731360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1250332410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.161535                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2061098500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    450882000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2449020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1301685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13173300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              67860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     204675120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        302724720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        742899840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1267291545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        487.687866                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1928682750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    583297750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2598560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       856668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           856683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       856668                       # number of overall hits
system.cpu.icache.overall_hits::total          856683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          425                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            426                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          425                       # number of overall misses
system.cpu.icache.overall_misses::total           426                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     14924500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14924500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     14924500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14924500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       857093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       857109                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       857093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       857109                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000496                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000497                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000496                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000497                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 35116.470588                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35034.037559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 35116.470588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35034.037559                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          257                       # number of writebacks
system.cpu.icache.writebacks::total               257                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          379                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13160500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13160500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000442                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000442                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000442                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000442                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 34724.274406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34724.274406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 34724.274406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34724.274406                       # average overall mshr miss latency
system.cpu.icache.replacements                    257                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       856668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          856683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          425                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           426                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     14924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       857093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       857109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000497                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 35116.470588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35034.037559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13160500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13160500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000442                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000442                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 34724.274406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34724.274406                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003740                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               257                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            166.548638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003708                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1714598                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1714598                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4682282                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4682283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4682282                       # number of overall hits
system.cpu.dcache.overall_hits::total         4682283                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26568                       # number of overall misses
system.cpu.dcache.overall_misses::total         26574                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    493577498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    493577498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    493577498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    493577498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4708850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4708857                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4708850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4708857                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18577.894384                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18573.699782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18577.894384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18573.699782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2213                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               153                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.464052                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19009                       # number of writebacks
system.cpu.dcache.writebacks::total             19009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1088                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1088                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25480                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    452168498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    452168498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    452168498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    452168498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005411                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005411                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 17746.016405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17746.016405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 17746.016405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17746.016405                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24462                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3303452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3303452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    126139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    126139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3310679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3310684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17453.853605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17441.786504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1087                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1087                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    104107500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    104107500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16955.618893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16955.618893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    367438498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    367438498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013833                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013834                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18997.905899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18996.923689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    348060998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    348060998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17996.949224                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17996.949224                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939666828500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.031254                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2380908                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.330881                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.031155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9443200                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9443200                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947098795000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105050                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793696                       # Number of bytes of host memory used
host_op_rate                                   168506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   380.77                       # Real time elapsed on the host
host_tick_rate                               19518212                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007432                       # Number of seconds simulated
sim_ticks                                  7431966500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              268                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 268                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    24                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1800                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1801330                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        58168                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2583965                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1497982                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1801330                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       303348                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2827490                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          119729                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6501                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42283583                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21358607                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        58168                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3825344                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3639807                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14377400                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.347119                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.131137                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1626194     11.31%     11.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5662802     39.39%     50.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1197944      8.33%     59.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       570024      3.96%     62.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       456350      3.17%     66.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       455299      3.17%     69.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       434645      3.02%     72.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       148798      1.03%     73.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3825344     26.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14377400                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.495464                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.495464                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6189837                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52770336                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1668368                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4559933                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          58784                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2386171                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11065324                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    80                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4226756                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   175                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2827490                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2548807                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12226965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32779332                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          117568                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.190225                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2577344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1617711                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.205293                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14863093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.596089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.553507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6436618     43.31%     43.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           412530      2.78%     46.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           335555      2.26%     48.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           444344      2.99%     51.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           559357      3.76%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1008475      6.79%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           497173      3.35%     65.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           582830      3.92%     69.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4586211     30.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14863093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8240066                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4103101                       # number of floating regfile writes
system.switch_cpus.idleCycles                     840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99227                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2344956                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.382023                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15274826                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4226756                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          427956                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11143808                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4274510                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51762624                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11048070                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        97465                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50270156                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          8384                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          58784                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          8570                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          362                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1191164                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          162                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       330285                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        82588                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81009785                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50221029                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497497                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40302097                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.378717                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50241578                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87018929                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39237963                       # number of integer regfile writes
system.switch_cpus.ipc                       2.018309                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.018309                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299755      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31190498     61.93%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259914      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104210      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1025083      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388387      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483055      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189848      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419526      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          136      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531382      1.06%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69543      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38789      0.08%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10231154     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4231194      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       840558      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1338      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50367618                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4764218                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9457739                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4640847                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5690598                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              594482                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011803                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349434     58.78%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            505      0.08%     58.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10180      1.71%     60.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            68      0.01%     60.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            4      0.00%     60.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         8949      1.51%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30234      5.09%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         170769     28.73%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1266      0.21%     96.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        23073      3.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45898127                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    106966941                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45580182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49712509                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51762583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50367618                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           41                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3639768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       231866                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5204192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14863093                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.388771                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.186091                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1422925      9.57%      9.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1745961     11.75%     21.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2511938     16.90%     38.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2539257     17.08%     55.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2180736     14.67%     69.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1841848     12.39%     82.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1078277      7.25%     89.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       759044      5.11%     94.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       783107      5.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14863093                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.388579                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2548807                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       975069                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       733493                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11143808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4274510                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20172658                       # number of misc regfile reads
system.switch_cpus.numCycles                 14863933                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          487644                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         353405                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2624161                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         908503                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8498                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164610591                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52435324                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67339488                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5960124                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3651950                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          58784                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5732380                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5137408                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9039382                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89965007                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12831483                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62314728                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104012697                       # The number of ROB writes
system.switch_cpus.timesIdled                     179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       159854                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            252                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7431966500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          446                       # Transaction distribution
system.membus.trans_dist::CleanEvict              139                       # Transaction distribution
system.membus.trans_dist::ReadExReq               813                       # Transaction distribution
system.membus.trans_dist::ReadExResp              813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       106304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       106304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  106304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1215                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1215    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1215                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3873000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6397000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7431966500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7431966500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7431966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7431966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62977                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          663                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17083                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           673                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18314                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       237777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                239786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9074560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9160064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1198                       # Total snoops (count)
system.tol2bus.snoopTraffic                     28544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            81130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055646                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  80878     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    252      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143121000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         118888500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1011496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7431966500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          659                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78289                       # number of demand (read+write) hits
system.l2.demand_hits::total                    78948                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          659                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78289                       # number of overall hits
system.l2.overall_hits::total                   78948                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          970                       # number of demand (read+write) misses
system.l2.demand_misses::total                    984                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          970                       # number of overall misses
system.l2.overall_misses::total                   984                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1186000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     75693000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76879000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1186000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     75693000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76879000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79932                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79932                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.020802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.012238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012310                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.020802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.012238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012310                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78034.020619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78129.065041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78034.020619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78129.065041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         9                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 446                       # number of writebacks
system.l2.writebacks::total                       446                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1215                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1046000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     65993000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     67039000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     15036816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1046000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     65993000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     82075816                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.020802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.012238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012310                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.020802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.012238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.015200                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74714.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68034.020619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68129.065041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65094.441558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74714.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68034.020619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67552.111934                       # average overall mshr miss latency
system.l2.replacements                            801                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62531                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62531                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          663                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              663                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          663                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          663                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     15036816                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     15036816                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65094.441558                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65094.441558                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        60132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60132                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 813                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     61909500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      61909500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.013340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76149.446494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76149.446494                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     53779500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53779500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.013340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66149.446494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66149.446494                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1186000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1186000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.020802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84714.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84714.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1046000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1046000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.020802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74714.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74714.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     13783500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13783500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.008573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87792.993631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87792.993631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     12213500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12213500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.008573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77792.993631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77792.993631                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   7431966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7431966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3180.917889                       # Cycle average of tags in use
system.l2.tags.total_refs                      210474                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4040                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.097525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.190109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.843376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   658.818221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    74.034839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2416.031343                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.160844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.018075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.589851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.776591                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           677                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2562                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.165283                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625488                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    640803                       # Number of tag accesses
system.l2.tags.data_accesses                   640803                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7431966500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher        14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher          231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          446                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                446                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher      1989245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       120560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      8353105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10462910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       120560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           120560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3840706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3840706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3840706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1989245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       120560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      8353105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14303617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005051126750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           25                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           25                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4533                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1215                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        446                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     95                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               52                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14334250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                35334250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12798.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31548.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     339                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1215                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.185520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.717407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.807078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          170     38.46%     38.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          137     31.00%     69.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           46     10.41%     79.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      9.05%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      4.52%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.90%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.90%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.13%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      3.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.960000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.717949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.198790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      4.00%      4.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4     16.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             4     16.00%     36.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             3     12.00%     48.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             2      8.00%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      8.00%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      4.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      8.00%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      4.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      4.00%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      4.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      4.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      4.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            25                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.960000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.905336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.457166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      4.00%     24.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     60.00%     84.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      4.00%     88.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      4.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      4.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      4.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            25                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  71680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   77760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         9.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7488385000                       # Total gap between requests
system.mem_ctrls.avgGap                    4508359.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        14784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        56000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 1989244.703942085849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 120560.285087399141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 7535017.817962447181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3866540.571731586941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          446                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      7782500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       464500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     27087250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 199802010000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     33690.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33178.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27925.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 447986569.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1463700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               777975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3470040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             699480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        285861840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2613149280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3492403515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.916477                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6790722000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    392944500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1692180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               899415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4526760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1644300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        433902240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2488483680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3518129775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.378045                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6465358750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    718307750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10030527000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3404751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3404766                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3404751                       # number of overall hits
system.cpu.icache.overall_hits::total         3404766                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1149                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1149                       # number of overall misses
system.cpu.icache.overall_misses::total          1150                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25093500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25093500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25093500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25093500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3405900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3405916                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3405900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3405916                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000337                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000338                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000337                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 21839.425587                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21820.434783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 21839.425587                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21820.434783                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          920                       # number of writebacks
system.cpu.icache.writebacks::total               920                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           97                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1052                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1052                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1052                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1052                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     22324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     22324000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22324000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21220.532319                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21220.532319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21220.532319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21220.532319                       # average overall mshr miss latency
system.cpu.icache.replacements                    920                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3404751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3404766                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1149                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1150                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25093500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25093500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3405900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3405916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000337                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000338                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 21839.425587                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21820.434783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           97                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     22324000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22324000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21220.532319                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21220.532319                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3405819                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1053                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3234.396011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000122                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6812885                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6812885                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18666414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18666415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18666414                       # number of overall hits
system.cpu.dcache.overall_hits::total        18666415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108421                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108427                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108421                       # number of overall misses
system.cpu.dcache.overall_misses::total        108427                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1621747489                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1621747489                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1621747489                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1621747489                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18774835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18774842                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18774835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18774842                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005775                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005775                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005775                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14957.872451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14957.044731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14957.872451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14957.044731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5822                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               598                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.735786                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81540                       # number of writebacks
system.cpu.dcache.writebacks::total             81540                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3682                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3682                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104739                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1473276489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1473276489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1473276489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1473276489                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005579                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14066.169135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14066.169135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14066.169135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14066.169135                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103721                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13156609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13156609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    408544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    408544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13184744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13184749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14520.845921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14518.265814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    340395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    340395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13919.829067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13919.829067                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1213203489                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1213203489                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15111.021710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15110.833497                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1132880989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1132880989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14110.742841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14110.742841                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947098795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.124120                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18771160                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.208172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.123749                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37654429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37654429                       # Number of data accesses

---------- End Simulation Statistics   ----------
