# RISCV-Pipelined-CPU
A simple CPU supporting multiple basic instructions, with a branch predictor.Implemented with Verilog.\
Lab work in Computer Architecture 2023 Spring, NTU.

## Pipeline Design
![image](https://github.com/yc-LoAndy/RISCV-Pipelined-CPU/blob/b5621f80270598969de845c6088ac65fc33bc5fc/pic/CA111-2_lab2_spec-cropped-5-1.png)
