/* Generated by Yosys 0.12+45 (git sha1 cfe940a98, gcc 9.2.1 -fPIC -Os) */

module clk_divider(clk_in, divider, clk_out);
  input clk_in;
  output clk_out;
  input [3:0] divider;
  sky130_fd_sc_hd__conb_1 _0_ (
    .LO(clk_out)
  );
endmodule
