Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Apr  5 18:50:45 2019
| Host         : Dbrick running 64-bit Antergos Linux
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design       : call_custom_exp_fixpt
| Device       : 7a200tl-fbg676
| Speed File   : -2L  PRODUCTION 1.13 2017-07-26
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.412ns  (logic 17.794ns (70.022%)  route 7.618ns (29.978%))
  Logic Levels:           10  (DSP48E1=3 IBUF=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         1.001     1.001 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.809     1.810    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[20])
                                                      6.410     8.220 r  tmp2/P[20]
                         net (fo=7, unplaced)         0.809     9.028    p_0_in[3]
                         LUT2 (Prop_lut2_I0_O)        0.173     9.201 r  y0_i_80/O
                         net (fo=2, unplaced)         0.752     9.953    y0_i_80_n_0
                         LUT6 (Prop_lut6_I3_O)        0.148    10.101 r  y0_i_24/O
                         net (fo=58, unplaced)        0.827    10.928    sel[0]
                         LUT3 (Prop_lut3_I0_O)        0.148    11.076 r  ARG_i_75/O
                         net (fo=6, unplaced)         1.255    12.331    ARG_i_75_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    12.479 r  ARG_i_31/O
                         net (fo=1, unplaced)         0.741    13.220    ARG_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    13.368 r  ARG_i_8/O
                         net (fo=1, unplaced)         0.809    14.177    ARG_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_B[6]_P[18])
                                                      4.555    18.732 r  ARG/P[18]
                         net (fo=30, unplaced)        0.809    19.540    ARG_n_87
                         DSP48E1 (Prop_dsp48e1_C[47]_P[5])
                                                      2.220    21.760 r  y0/P[5]
                         net (fo=1, unplaced)         0.809    22.569    y_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.843    25.412 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.412    y[0]
                                                                      r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.412ns  (logic 17.794ns (70.022%)  route 7.618ns (29.978%))
  Logic Levels:           10  (DSP48E1=3 IBUF=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         1.001     1.001 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.809     1.810    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[20])
                                                      6.410     8.220 r  tmp2/P[20]
                         net (fo=7, unplaced)         0.809     9.028    p_0_in[3]
                         LUT2 (Prop_lut2_I0_O)        0.173     9.201 r  y0_i_80/O
                         net (fo=2, unplaced)         0.752     9.953    y0_i_80_n_0
                         LUT6 (Prop_lut6_I3_O)        0.148    10.101 f  y0_i_24/O
                         net (fo=58, unplaced)        0.827    10.928    sel[0]
                         LUT3 (Prop_lut3_I0_O)        0.148    11.076 f  ARG_i_75/O
                         net (fo=6, unplaced)         1.255    12.331    ARG_i_75_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    12.479 f  ARG_i_31/O
                         net (fo=1, unplaced)         0.741    13.220    ARG_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    13.368 f  ARG_i_8/O
                         net (fo=1, unplaced)         0.809    14.177    ARG_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_B[6]_P[18])
                                                      4.555    18.732 r  ARG/P[18]
                         net (fo=30, unplaced)        0.809    19.540    ARG_n_87
                         DSP48E1 (Prop_dsp48e1_C[47]_P[5])
                                                      2.220    21.760 r  y0/P[5]
                         net (fo=1, unplaced)         0.809    22.569    y_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.843    25.412 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.412    y[0]
                                                                      r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.412ns  (logic 17.794ns (70.022%)  route 7.618ns (29.978%))
  Logic Levels:           10  (DSP48E1=3 IBUF=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         1.001     1.001 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.809     1.810    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[20])
                                                      6.410     8.220 r  tmp2/P[20]
                         net (fo=7, unplaced)         0.809     9.028    p_0_in[3]
                         LUT2 (Prop_lut2_I0_O)        0.173     9.201 r  y0_i_80/O
                         net (fo=2, unplaced)         0.752     9.953    y0_i_80_n_0
                         LUT6 (Prop_lut6_I3_O)        0.148    10.101 r  y0_i_24/O
                         net (fo=58, unplaced)        0.827    10.928    sel[0]
                         LUT3 (Prop_lut3_I0_O)        0.148    11.076 r  ARG_i_75/O
                         net (fo=6, unplaced)         1.255    12.331    ARG_i_75_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    12.479 r  ARG_i_31/O
                         net (fo=1, unplaced)         0.741    13.220    ARG_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    13.368 r  ARG_i_8/O
                         net (fo=1, unplaced)         0.809    14.177    ARG_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_B[6]_P[18])
                                                      4.555    18.732 f  ARG/P[18]
                         net (fo=30, unplaced)        0.809    19.540    ARG_n_87
                         DSP48E1 (Prop_dsp48e1_C[47]_P[5])
                                                      2.220    21.760 r  y0/P[5]
                         net (fo=1, unplaced)         0.809    22.569    y_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.843    25.412 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.412    y[0]
                                                                      r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.379ns  (logic 3.176ns (72.528%)  route 1.203ns (27.472%))
  Logic Levels:           4  (DSP48E1=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         0.412     0.412 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.401     0.813    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[15])
                                                      0.726     1.539 r  tmp2/P[15]
                         net (fo=2, unplaced)         0.401     1.940    tmp2_n_90
                         DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      0.796     2.736 r  y0/P[5]
                         net (fo=1, unplaced)         0.401     3.137    y_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.242     4.379 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.379    y[0]
                                                                      r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.379ns  (logic 3.176ns (72.528%)  route 1.203ns (27.472%))
  Logic Levels:           4  (DSP48E1=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         0.412     0.412 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.401     0.813    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[15])
                                                      0.726     1.539 f  tmp2/P[15]
                         net (fo=2, unplaced)         0.401     1.940    tmp2_n_90
                         DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      0.796     2.736 r  y0/P[5]
                         net (fo=1, unplaced)         0.401     3.137    y_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.242     4.379 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.379    y[0]
                                                                      r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.379ns  (logic 3.176ns (72.528%)  route 1.203ns (27.472%))
  Logic Levels:           4  (DSP48E1=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         0.412     0.412 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.401     0.813    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[14])
                                                      0.726     1.539 r  tmp2/P[14]
                         net (fo=2, unplaced)         0.401     1.940    tmp2_n_91
                         DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      0.796     2.736 r  y0/P[5]
                         net (fo=1, unplaced)         0.401     3.137    y_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.242     4.379 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.379    y[0]
                                                                      r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





