
260108_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000798c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08007b2c  08007b2c  00008b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c6c  08007c6c  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007c6c  08007c6c  00008c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c74  08007c74  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c74  08007c74  00008c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007c78  08007c78  00008c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007c7c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004408  20000060  08007cdc  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004468  08007cdc  00009468  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c9a6  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a73  00000000  00000000  00025a36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001950  00000000  00000000  0002a4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001384  00000000  00000000  0002be00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bacd  00000000  00000000  0002d184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022941  00000000  00000000  00048c51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c505  00000000  00000000  0006b592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107a97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b98  00000000  00000000  00107adc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0010e674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007b14 	.word	0x08007b14

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08007b14 	.word	0x08007b14

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	2000008c 	.word	0x2000008c
 80005dc:	2000012c 	.word	0x2000012c

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b09c      	sub	sp, #112	@ 0x70
 80005e4:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	Model_TrackingInit();
 80005e6:	f000 ffe1 	bl	80015ac <Model_TrackingInit>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ea:	4b27      	ldr	r3, [pc, #156]	@ (8000688 <MX_FREERTOS_Init+0xa8>)
 80005ec:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80005f0:	461d      	mov	r5, r3
 80005f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005fe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f004 fa52 	bl	8004aae <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a1f      	ldr	r2, [pc, #124]	@ (800068c <MX_FREERTOS_Init+0xac>)
 800060e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ListenerTask */
  osThreadDef(ListenerTask, Listener, osPriorityNormal, 0, 128);
 8000610:	4b1f      	ldr	r3, [pc, #124]	@ (8000690 <MX_FREERTOS_Init+0xb0>)
 8000612:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000616:	461d      	mov	r5, r3
 8000618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000620:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ListenerTaskHandle = osThreadCreate(osThread(ListenerTask), NULL);
 8000624:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f004 fa3f 	bl	8004aae <osThreadCreate>
 8000630:	4603      	mov	r3, r0
 8000632:	4a18      	ldr	r2, [pc, #96]	@ (8000694 <MX_FREERTOS_Init+0xb4>)
 8000634:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControllerTask */
  osThreadDef(ControllerTask, Controller, osPriorityNormal, 0, 128);
 8000636:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <MX_FREERTOS_Init+0xb8>)
 8000638:	f107 041c 	add.w	r4, r7, #28
 800063c:	461d      	mov	r5, r3
 800063e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000642:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000646:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 800064a:	f107 031c 	add.w	r3, r7, #28
 800064e:	2100      	movs	r1, #0
 8000650:	4618      	mov	r0, r3
 8000652:	f004 fa2c 	bl	8004aae <osThreadCreate>
 8000656:	4603      	mov	r3, r0
 8000658:	4a10      	ldr	r2, [pc, #64]	@ (800069c <MX_FREERTOS_Init+0xbc>)
 800065a:	6013      	str	r3, [r2, #0]

  /* definition and creation of PresenterTask */
  osThreadDef(PresenterTask, Presenter, osPriorityNormal, 0, 128);
 800065c:	4b10      	ldr	r3, [pc, #64]	@ (80006a0 <MX_FREERTOS_Init+0xc0>)
 800065e:	463c      	mov	r4, r7
 8000660:	461d      	mov	r5, r3
 8000662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000666:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PresenterTaskHandle = osThreadCreate(osThread(PresenterTask), NULL);
 800066e:	463b      	mov	r3, r7
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f004 fa1b 	bl	8004aae <osThreadCreate>
 8000678:	4603      	mov	r3, r0
 800067a:	4a0a      	ldr	r2, [pc, #40]	@ (80006a4 <MX_FREERTOS_Init+0xc4>)
 800067c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800067e:	bf00      	nop
 8000680:	3770      	adds	r7, #112	@ 0x70
 8000682:	46bd      	mov	sp, r7
 8000684:	bdb0      	pop	{r4, r5, r7, pc}
 8000686:	bf00      	nop
 8000688:	08007b38 	.word	0x08007b38
 800068c:	2000007c 	.word	0x2000007c
 8000690:	08007b64 	.word	0x08007b64
 8000694:	20000080 	.word	0x20000080
 8000698:	08007b90 	.word	0x08007b90
 800069c:	20000084 	.word	0x20000084
 80006a0:	08007bbc 	.word	0x08007bbc
 80006a4:	20000088 	.word	0x20000088

080006a8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f004 fa48 	bl	8004b46 <osDelay>
 80006b6:	e7fb      	b.n	80006b0 <StartDefaultTask+0x8>

080006b8 <Listener>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Listener */
void Listener(void const * argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Listener */
	Listener_Init();
 80006c0:	f000 fec8 	bl	8001454 <Listener_Init>
	/* Infinite loop */
	for (;;) {
		Listener_Excute();
 80006c4:	f000 fecc 	bl	8001460 <Listener_Excute>
		osDelay(1);
 80006c8:	2001      	movs	r0, #1
 80006ca:	f004 fa3c 	bl	8004b46 <osDelay>
		Listener_Excute();
 80006ce:	bf00      	nop
 80006d0:	e7f8      	b.n	80006c4 <Listener+0xc>

080006d2 <Controller>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Controller */
void Controller(void const * argument)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b082      	sub	sp, #8
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Controller */
	Controller_Init();
 80006da:	f000 fde4 	bl	80012a6 <Controller_Init>
	/* Infinite loop */
	for (;;) {
		Controller_Excute();
 80006de:	f000 fde8 	bl	80012b2 <Controller_Excute>
		osDelay(1);
 80006e2:	2001      	movs	r0, #1
 80006e4:	f004 fa2f 	bl	8004b46 <osDelay>
		Controller_Excute();
 80006e8:	bf00      	nop
 80006ea:	e7f8      	b.n	80006de <Controller+0xc>

080006ec <Presenter>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Presenter */
void Presenter(void const * argument)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Presenter */
	Presenter_Init();
 80006f4:	f000 ffa4 	bl	8001640 <Presenter_Init>
	/* Infinite loop */
	for (;;) {
		Presenter_Excute();
 80006f8:	f000 ffa8 	bl	800164c <Presenter_Excute>
		osDelay(1);
 80006fc:	2001      	movs	r0, #1
 80006fe:	f004 fa22 	bl	8004b46 <osDelay>
		Presenter_Excute();
 8000702:	bf00      	nop
 8000704:	e7f8      	b.n	80006f8 <Presenter+0xc>
	...

08000708 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08a      	sub	sp, #40	@ 0x28
 800070c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	613b      	str	r3, [r7, #16]
 8000722:	4b23      	ldr	r3, [pc, #140]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a22      	ldr	r2, [pc, #136]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000728:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	4b1c      	ldr	r3, [pc, #112]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	4a1b      	ldr	r2, [pc, #108]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6313      	str	r3, [r2, #48]	@ 0x30
 800074a:	4b19      	ldr	r3, [pc, #100]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	4a14      	ldr	r2, [pc, #80]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000760:	f043 0304 	orr.w	r3, r3, #4
 8000764:	6313      	str	r3, [r2, #48]	@ 0x30
 8000766:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	f003 0304 	and.w	r3, r3, #4
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a0d      	ldr	r2, [pc, #52]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 800077c:	f043 0302 	orr.w	r3, r3, #2
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <MX_GPIO_Init+0xa8>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC5 PC6 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_11
 800078e:	f44f 53e3 	mov.w	r3, #7264	@ 0x1c60
 8000792:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000794:	2300      	movs	r3, #0
 8000796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4619      	mov	r1, r3
 80007a2:	4804      	ldr	r0, [pc, #16]	@ (80007b4 <MX_GPIO_Init+0xac>)
 80007a4:	f001 fb50 	bl	8001e48 <HAL_GPIO_Init>

}
 80007a8:	bf00      	nop
 80007aa:	3728      	adds	r7, #40	@ 0x28
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40020800 	.word	0x40020800

080007b8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007bc:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007be:	4a13      	ldr	r2, [pc, #76]	@ (800080c <MX_I2C1_Init+0x54>)
 80007c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007c2:	4b11      	ldr	r3, [pc, #68]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007c4:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <MX_I2C1_Init+0x58>)
 80007c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007de:	2200      	movs	r2, #0
 80007e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007e2:	4b09      	ldr	r3, [pc, #36]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007e8:	4b07      	ldr	r3, [pc, #28]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ee:	4b06      	ldr	r3, [pc, #24]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007f4:	4804      	ldr	r0, [pc, #16]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007f6:	f001 fcc3 	bl	8002180 <HAL_I2C_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000800:	f000 f8e4 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	2000032c 	.word	0x2000032c
 800080c:	40005400 	.word	0x40005400
 8000810:	000186a0 	.word	0x000186a0

08000814 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	@ 0x28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a19      	ldr	r2, [pc, #100]	@ (8000898 <HAL_I2C_MspInit+0x84>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d12c      	bne.n	8000890 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	4b18      	ldr	r3, [pc, #96]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a17      	ldr	r2, [pc, #92]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000840:	f043 0302 	orr.w	r3, r3, #2
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b15      	ldr	r3, [pc, #84]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000852:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000858:	2312      	movs	r3, #18
 800085a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000860:	2303      	movs	r3, #3
 8000862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000864:	2304      	movs	r3, #4
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000868:	f107 0314 	add.w	r3, r7, #20
 800086c:	4619      	mov	r1, r3
 800086e:	480c      	ldr	r0, [pc, #48]	@ (80008a0 <HAL_I2C_MspInit+0x8c>)
 8000870:	f001 faea 	bl	8001e48 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000874:	2300      	movs	r3, #0
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	4b08      	ldr	r3, [pc, #32]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800087a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087c:	4a07      	ldr	r2, [pc, #28]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800087e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000882:	6413      	str	r3, [r2, #64]	@ 0x40
 8000884:	4b05      	ldr	r3, [pc, #20]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800088c:	60fb      	str	r3, [r7, #12]
 800088e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000890:	bf00      	nop
 8000892:	3728      	adds	r7, #40	@ 0x28
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40005400 	.word	0x40005400
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020400 	.word	0x40020400

080008a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a8:	f001 f986 	bl	8001bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ac:	f000 f814 	bl	80008d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b0:	f7ff ff2a 	bl	8000708 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008b4:	f7ff ff80 	bl	80007b8 <MX_I2C1_Init>
  MX_TIM1_Init();
 80008b8:	f000 fa30 	bl	8000d1c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80008bc:	f000 fc58 	bl	8001170 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80008c0:	f000 fa7c 	bl	8000dbc <MX_TIM2_Init>
  MX_SPI1_Init();
 80008c4:	f000 f888 	bl	80009d8 <MX_SPI1_Init>
  MX_TIM3_Init();
 80008c8:	f000 faf8 	bl	8000ebc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80008cc:	f7ff fe88 	bl	80005e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008d0:	f004 f8e6 	bl	8004aa0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <main+0x30>

080008d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b094      	sub	sp, #80	@ 0x50
 80008dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008de:	f107 0320 	add.w	r3, r7, #32
 80008e2:	2230      	movs	r2, #48	@ 0x30
 80008e4:	2100      	movs	r1, #0
 80008e6:	4618      	mov	r0, r3
 80008e8:	f006 fc38 	bl	800715c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ec:	f107 030c 	add.w	r3, r7, #12
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]
 80008fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fc:	2300      	movs	r3, #0
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <SystemClock_Config+0xc8>)
 8000902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000904:	4a26      	ldr	r2, [pc, #152]	@ (80009a0 <SystemClock_Config+0xc8>)
 8000906:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800090a:	6413      	str	r3, [r2, #64]	@ 0x40
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <SystemClock_Config+0xc8>)
 800090e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000910:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000914:	60bb      	str	r3, [r7, #8]
 8000916:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000918:	2300      	movs	r3, #0
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	4b21      	ldr	r3, [pc, #132]	@ (80009a4 <SystemClock_Config+0xcc>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a20      	ldr	r2, [pc, #128]	@ (80009a4 <SystemClock_Config+0xcc>)
 8000922:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000926:	6013      	str	r3, [r2, #0]
 8000928:	4b1e      	ldr	r3, [pc, #120]	@ (80009a4 <SystemClock_Config+0xcc>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000930:	607b      	str	r3, [r7, #4]
 8000932:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000934:	2301      	movs	r3, #1
 8000936:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000938:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800093c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800093e:	2302      	movs	r3, #2
 8000940:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000942:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000946:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000948:	2304      	movs	r3, #4
 800094a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800094c:	2364      	movs	r3, #100	@ 0x64
 800094e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000950:	2302      	movs	r3, #2
 8000952:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000954:	2304      	movs	r3, #4
 8000956:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000958:	f107 0320 	add.w	r3, r7, #32
 800095c:	4618      	mov	r0, r3
 800095e:	f002 f8ad 	bl	8002abc <HAL_RCC_OscConfig>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000968:	f000 f830 	bl	80009cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096c:	230f      	movs	r3, #15
 800096e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000970:	2302      	movs	r3, #2
 8000972:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000978:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800097c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800097e:	2300      	movs	r3, #0
 8000980:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	2103      	movs	r1, #3
 8000988:	4618      	mov	r0, r3
 800098a:	f002 fb0f 	bl	8002fac <HAL_RCC_ClockConfig>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000994:	f000 f81a 	bl	80009cc <Error_Handler>
  }
}
 8000998:	bf00      	nop
 800099a:	3750      	adds	r7, #80	@ 0x50
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40007000 	.word	0x40007000

080009a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a04      	ldr	r2, [pc, #16]	@ (80009c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d101      	bne.n	80009be <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009ba:	f001 f91f 	bl	8001bfc <HAL_IncTick>
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3) {
//		Listener_Tracking_ISR();
	}
  /* USER CODE END Callback 1 */
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40014800 	.word	0x40014800

080009cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d0:	b672      	cpsid	i
}
 80009d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <Error_Handler+0x8>

080009d8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80009dc:	4b17      	ldr	r3, [pc, #92]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009de:	4a18      	ldr	r2, [pc, #96]	@ (8000a40 <MX_SPI1_Init+0x68>)
 80009e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009e2:	4b16      	ldr	r3, [pc, #88]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009ea:	4b14      	ldr	r3, [pc, #80]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009f0:	4b12      	ldr	r3, [pc, #72]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009f6:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <MX_SPI1_Init+0x64>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a08:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a10:	4b0a      	ldr	r3, [pc, #40]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a1c:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a24:	220a      	movs	r2, #10
 8000a26:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a28:	4804      	ldr	r0, [pc, #16]	@ (8000a3c <MX_SPI1_Init+0x64>)
 8000a2a:	f002 fd11 	bl	8003450 <HAL_SPI_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a34:	f7ff ffca 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000380 	.word	0x20000380
 8000a40:	40013000 	.word	0x40013000

08000a44 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b08a      	sub	sp, #40	@ 0x28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a19      	ldr	r2, [pc, #100]	@ (8000ac8 <HAL_SPI_MspInit+0x84>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d12b      	bne.n	8000abe <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	613b      	str	r3, [r7, #16]
 8000a6a:	4b18      	ldr	r3, [pc, #96]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a6e:	4a17      	ldr	r2, [pc, #92]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a76:	4b15      	ldr	r3, [pc, #84]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	4b11      	ldr	r3, [pc, #68]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	4a10      	ldr	r2, [pc, #64]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a92:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <HAL_SPI_MspInit+0x88>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a9e:	23e0      	movs	r3, #224	@ 0xe0
 8000aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aaa:	2303      	movs	r3, #3
 8000aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000aae:	2305      	movs	r3, #5
 8000ab0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab2:	f107 0314 	add.w	r3, r7, #20
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4805      	ldr	r0, [pc, #20]	@ (8000ad0 <HAL_SPI_MspInit+0x8c>)
 8000aba:	f001 f9c5 	bl	8001e48 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000abe:	bf00      	nop
 8000ac0:	3728      	adds	r7, #40	@ 0x28
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40013000 	.word	0x40013000
 8000acc:	40023800 	.word	0x40023800
 8000ad0:	40020000 	.word	0x40020000

08000ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	607b      	str	r3, [r7, #4]
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <HAL_MspInit+0x54>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae2:	4a11      	ldr	r2, [pc, #68]	@ (8000b28 <HAL_MspInit+0x54>)
 8000ae4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aea:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <HAL_MspInit+0x54>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <HAL_MspInit+0x54>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afe:	4a0a      	ldr	r2, [pc, #40]	@ (8000b28 <HAL_MspInit+0x54>)
 8000b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <HAL_MspInit+0x54>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	210f      	movs	r1, #15
 8000b16:	f06f 0001 	mvn.w	r0, #1
 8000b1a:	f001 f96b 	bl	8001df4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40023800 	.word	0x40023800

08000b2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08c      	sub	sp, #48	@ 0x30
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000b34:	2300      	movs	r3, #0
 8000b36:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60bb      	str	r3, [r7, #8]
 8000b40:	4b2e      	ldr	r3, [pc, #184]	@ (8000bfc <HAL_InitTick+0xd0>)
 8000b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b44:	4a2d      	ldr	r2, [pc, #180]	@ (8000bfc <HAL_InitTick+0xd0>)
 8000b46:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000bfc <HAL_InitTick+0xd0>)
 8000b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b58:	f107 020c 	add.w	r2, r7, #12
 8000b5c:	f107 0310 	add.w	r3, r7, #16
 8000b60:	4611      	mov	r1, r2
 8000b62:	4618      	mov	r0, r3
 8000b64:	f002 fc42 	bl	80033ec <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b68:	f002 fc2c 	bl	80033c4 <HAL_RCC_GetPCLK2Freq>
 8000b6c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b70:	4a23      	ldr	r2, [pc, #140]	@ (8000c00 <HAL_InitTick+0xd4>)
 8000b72:	fba2 2303 	umull	r2, r3, r2, r3
 8000b76:	0c9b      	lsrs	r3, r3, #18
 8000b78:	3b01      	subs	r3, #1
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000b7c:	4b21      	ldr	r3, [pc, #132]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b7e:	4a22      	ldr	r2, [pc, #136]	@ (8000c08 <HAL_InitTick+0xdc>)
 8000b80:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000b82:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b84:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b88:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8e:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000b90:	4b1c      	ldr	r3, [pc, #112]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b96:	4b1b      	ldr	r3, [pc, #108]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9c:	4b19      	ldr	r3, [pc, #100]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000ba2:	4818      	ldr	r0, [pc, #96]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000ba4:	f002 fcdd 	bl	8003562 <HAL_TIM_Base_Init>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000bae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d11b      	bne.n	8000bee <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000bb6:	4813      	ldr	r0, [pc, #76]	@ (8000c04 <HAL_InitTick+0xd8>)
 8000bb8:	f002 fd22 	bl	8003600 <HAL_TIM_Base_Start_IT>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d111      	bne.n	8000bee <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000bca:	201a      	movs	r0, #26
 8000bcc:	f001 f92e 	bl	8001e2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b0f      	cmp	r3, #15
 8000bd4:	d808      	bhi.n	8000be8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	6879      	ldr	r1, [r7, #4]
 8000bda:	201a      	movs	r0, #26
 8000bdc:	f001 f90a 	bl	8001df4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000be0:	4a0a      	ldr	r2, [pc, #40]	@ (8000c0c <HAL_InitTick+0xe0>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6013      	str	r3, [r2, #0]
 8000be6:	e002      	b.n	8000bee <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000be8:	2301      	movs	r3, #1
 8000bea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3730      	adds	r7, #48	@ 0x30
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	431bde83 	.word	0x431bde83
 8000c04:	200003d8 	.word	0x200003d8
 8000c08:	40014800 	.word	0x40014800
 8000c0c:	20000004 	.word	0x20000004

08000c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <NMI_Handler+0x4>

08000c18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <HardFault_Handler+0x4>

08000c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <MemManage_Handler+0x4>

08000c28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <BusFault_Handler+0x4>

08000c30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <UsageFault_Handler+0x4>

08000c38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c4c:	4802      	ldr	r0, [pc, #8]	@ (8000c58 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000c4e:	f002 fe43 	bl	80038d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000424 	.word	0x20000424

08000c5c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c60:	4803      	ldr	r0, [pc, #12]	@ (8000c70 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000c62:	f002 fe39 	bl	80038d8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8000c66:	4803      	ldr	r0, [pc, #12]	@ (8000c74 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8000c68:	f002 fe36 	bl	80038d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000424 	.word	0x20000424
 8000c74:	200003d8 	.word	0x200003d8

08000c78 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000c7c:	4802      	ldr	r0, [pc, #8]	@ (8000c88 <TIM3_IRQHandler+0x10>)
 8000c7e:	f002 fe2b 	bl	80038d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	200004b4 	.word	0x200004b4

08000c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c94:	4a14      	ldr	r2, [pc, #80]	@ (8000ce8 <_sbrk+0x5c>)
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <_sbrk+0x60>)
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca0:	4b13      	ldr	r3, [pc, #76]	@ (8000cf0 <_sbrk+0x64>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <_sbrk+0x64>)
 8000caa:	4a12      	ldr	r2, [pc, #72]	@ (8000cf4 <_sbrk+0x68>)
 8000cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cae:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <_sbrk+0x64>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d207      	bcs.n	8000ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cbc:	f006 fab4 	bl	8007228 <__errno>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cca:	e009      	b.n	8000ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ccc:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd2:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	4a05      	ldr	r2, [pc, #20]	@ (8000cf0 <_sbrk+0x64>)
 8000cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cde:	68fb      	ldr	r3, [r7, #12]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3718      	adds	r7, #24
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20020000 	.word	0x20020000
 8000cec:	00000400 	.word	0x00000400
 8000cf0:	20000420 	.word	0x20000420
 8000cf4:	20004468 	.word	0x20004468

08000cf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cfc:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <SystemInit+0x20>)
 8000cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d02:	4a05      	ldr	r2, [pc, #20]	@ (8000d18 <SystemInit+0x20>)
 8000d04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d22:	f107 0308 	add.w	r3, r7, #8
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
 8000d2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d30:	463b      	mov	r3, r7
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d38:	4b1e      	ldr	r3, [pc, #120]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8000db8 <MX_TIM1_Init+0x9c>)
 8000d3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8000d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d40:	2263      	movs	r2, #99	@ 0x63
 8000d42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d44:	4b1b      	ldr	r3, [pc, #108]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d4c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d52:	4b18      	ldr	r3, [pc, #96]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d58:	4b16      	ldr	r3, [pc, #88]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d5e:	4b15      	ldr	r3, [pc, #84]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d64:	4813      	ldr	r0, [pc, #76]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d66:	f002 fbfc 	bl	8003562 <HAL_TIM_Base_Init>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000d70:	f7ff fe2c 	bl	80009cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d7a:	f107 0308 	add.w	r3, r7, #8
 8000d7e:	4619      	mov	r1, r3
 8000d80:	480c      	ldr	r0, [pc, #48]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d82:	f002 ff5b 	bl	8003c3c <HAL_TIM_ConfigClockSource>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000d8c:	f7ff fe1e 	bl	80009cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d90:	2300      	movs	r3, #0
 8000d92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d98:	463b      	mov	r3, r7
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_TIM1_Init+0x98>)
 8000d9e:	f003 fb0f 	bl	80043c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000da8:	f7ff fe10 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	3718      	adds	r7, #24
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000424 	.word	0x20000424
 8000db8:	40010000 	.word	0x40010000

08000dbc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b08e      	sub	sp, #56	@ 0x38
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dc2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	605a      	str	r2, [r3, #4]
 8000dcc:	609a      	str	r2, [r3, #8]
 8000dce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd0:	f107 0320 	add.w	r3, r7, #32
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
 8000de8:	615a      	str	r2, [r3, #20]
 8000dea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dec:	4b32      	ldr	r3, [pc, #200]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000dee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000df2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000df4:	4b30      	ldr	r3, [pc, #192]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000e00:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e02:	f04f 32ff 	mov.w	r2, #4294967295
 8000e06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e08:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e14:	4828      	ldr	r0, [pc, #160]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e16:	f002 fba4 	bl	8003562 <HAL_TIM_Base_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000e20:	f7ff fdd4 	bl	80009cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e28:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4821      	ldr	r0, [pc, #132]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e32:	f002 ff03 	bl	8003c3c <HAL_TIM_ConfigClockSource>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000e3c:	f7ff fdc6 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000e40:	481d      	ldr	r0, [pc, #116]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e42:	f002 fc3f 	bl	80036c4 <HAL_TIM_PWM_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000e4c:	f7ff fdbe 	bl	80009cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e50:	2300      	movs	r3, #0
 8000e52:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e58:	f107 0320 	add.w	r3, r7, #32
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4816      	ldr	r0, [pc, #88]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e60:	f003 faae 	bl	80043c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000e6a:	f7ff fdaf 	bl	80009cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e6e:	2360      	movs	r3, #96	@ 0x60
 8000e70:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	2200      	movs	r2, #0
 8000e82:	4619      	mov	r1, r3
 8000e84:	480c      	ldr	r0, [pc, #48]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e86:	f002 fe17 	bl	8003ab8 <HAL_TIM_PWM_ConfigChannel>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000e90:	f7ff fd9c 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	2204      	movs	r2, #4
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000e9c:	f002 fe0c 	bl	8003ab8 <HAL_TIM_PWM_ConfigChannel>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000ea6:	f7ff fd91 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000eaa:	4803      	ldr	r0, [pc, #12]	@ (8000eb8 <MX_TIM2_Init+0xfc>)
 8000eac:	f000 f900 	bl	80010b0 <HAL_TIM_MspPostInit>

}
 8000eb0:	bf00      	nop
 8000eb2:	3738      	adds	r7, #56	@ 0x38
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	2000046c 	.word	0x2000046c

08000ebc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08e      	sub	sp, #56	@ 0x38
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ec2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed0:	f107 0320 	add.w	r3, r7, #32
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
 8000ee6:	611a      	str	r2, [r3, #16]
 8000ee8:	615a      	str	r2, [r3, #20]
 8000eea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000eec:	4b3d      	ldr	r3, [pc, #244]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000eee:	4a3e      	ldr	r2, [pc, #248]	@ (8000fe8 <MX_TIM3_Init+0x12c>)
 8000ef0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8000ef2:	4b3c      	ldr	r3, [pc, #240]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000ef4:	2263      	movs	r2, #99	@ 0x63
 8000ef6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8000efe:	4b39      	ldr	r3, [pc, #228]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f00:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000f04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f06:	4b37      	ldr	r3, [pc, #220]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f0c:	4b35      	ldr	r3, [pc, #212]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f12:	4834      	ldr	r0, [pc, #208]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f14:	f002 fb25 	bl	8003562 <HAL_TIM_Base_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000f1e:	f7ff fd55 	bl	80009cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f28:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	482d      	ldr	r0, [pc, #180]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f30:	f002 fe84 	bl	8003c3c <HAL_TIM_ConfigClockSource>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000f3a:	f7ff fd47 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000f3e:	4829      	ldr	r0, [pc, #164]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f40:	f002 fbc0 	bl	80036c4 <HAL_TIM_PWM_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000f4a:	f7ff fd3f 	bl	80009cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f52:	2300      	movs	r3, #0
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f56:	f107 0320 	add.w	r3, r7, #32
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4821      	ldr	r0, [pc, #132]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f5e:	f003 fa2f 	bl	80043c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000f68:	f7ff fd30 	bl	80009cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f6c:	2360      	movs	r3, #96	@ 0x60
 8000f6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	2200      	movs	r2, #0
 8000f80:	4619      	mov	r1, r3
 8000f82:	4818      	ldr	r0, [pc, #96]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f84:	f002 fd98 	bl	8003ab8 <HAL_TIM_PWM_ConfigChannel>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000f8e:	f7ff fd1d 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	2204      	movs	r2, #4
 8000f96:	4619      	mov	r1, r3
 8000f98:	4812      	ldr	r0, [pc, #72]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000f9a:	f002 fd8d 	bl	8003ab8 <HAL_TIM_PWM_ConfigChannel>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000fa4:	f7ff fd12 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	2208      	movs	r2, #8
 8000fac:	4619      	mov	r1, r3
 8000fae:	480d      	ldr	r0, [pc, #52]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000fb0:	f002 fd82 	bl	8003ab8 <HAL_TIM_PWM_ConfigChannel>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8000fba:	f7ff fd07 	bl	80009cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	220c      	movs	r2, #12
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4807      	ldr	r0, [pc, #28]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000fc6:	f002 fd77 	bl	8003ab8 <HAL_TIM_PWM_ConfigChannel>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8000fd0:	f7ff fcfc 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000fd4:	4803      	ldr	r0, [pc, #12]	@ (8000fe4 <MX_TIM3_Init+0x128>)
 8000fd6:	f000 f86b 	bl	80010b0 <HAL_TIM_MspPostInit>

}
 8000fda:	bf00      	nop
 8000fdc:	3738      	adds	r7, #56	@ 0x38
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	200004b4 	.word	0x200004b4
 8000fe8:	40000400 	.word	0x40000400

08000fec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a2a      	ldr	r2, [pc, #168]	@ (80010a4 <HAL_TIM_Base_MspInit+0xb8>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d11e      	bne.n	800103c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	4b29      	ldr	r3, [pc, #164]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001006:	4a28      	ldr	r2, [pc, #160]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001008:	f043 0301 	orr.w	r3, r3, #1
 800100c:	6453      	str	r3, [r2, #68]	@ 0x44
 800100e:	4b26      	ldr	r3, [pc, #152]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	617b      	str	r3, [r7, #20]
 8001018:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2105      	movs	r1, #5
 800101e:	2019      	movs	r0, #25
 8001020:	f000 fee8 	bl	8001df4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001024:	2019      	movs	r0, #25
 8001026:	f000 ff01 	bl	8001e2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	210f      	movs	r1, #15
 800102e:	201a      	movs	r0, #26
 8001030:	f000 fee0 	bl	8001df4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001034:	201a      	movs	r0, #26
 8001036:	f000 fef9 	bl	8001e2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800103a:	e02e      	b.n	800109a <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM2)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001044:	d10e      	bne.n	8001064 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	4a16      	ldr	r2, [pc, #88]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6413      	str	r3, [r2, #64]	@ 0x40
 8001056:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]
}
 8001062:	e01a      	b.n	800109a <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM3)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a10      	ldr	r2, [pc, #64]	@ (80010ac <HAL_TIM_Base_MspInit+0xc0>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d115      	bne.n	800109a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b0d      	ldr	r3, [pc, #52]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	4a0c      	ldr	r2, [pc, #48]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001078:	f043 0302 	orr.w	r3, r3, #2
 800107c:	6413      	str	r3, [r2, #64]	@ 0x40
 800107e:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2105      	movs	r1, #5
 800108e:	201d      	movs	r0, #29
 8001090:	f000 feb0 	bl	8001df4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001094:	201d      	movs	r0, #29
 8001096:	f000 fec9 	bl	8001e2c <HAL_NVIC_EnableIRQ>
}
 800109a:	bf00      	nop
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40010000 	.word	0x40010000
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40000400 	.word	0x40000400

080010b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b08a      	sub	sp, #40	@ 0x28
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b8:	f107 0314 	add.w	r3, r7, #20
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010d0:	d11e      	bne.n	8001110 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	4b22      	ldr	r3, [pc, #136]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a21      	ldr	r2, [pc, #132]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010ee:	2303      	movs	r3, #3
 80010f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f2:	2302      	movs	r3, #2
 80010f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fa:	2300      	movs	r3, #0
 80010fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010fe:	2301      	movs	r3, #1
 8001100:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4816      	ldr	r0, [pc, #88]	@ (8001164 <HAL_TIM_MspPostInit+0xb4>)
 800110a:	f000 fe9d 	bl	8001e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800110e:	e022      	b.n	8001156 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM3)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a14      	ldr	r2, [pc, #80]	@ (8001168 <HAL_TIM_MspPostInit+0xb8>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d11d      	bne.n	8001156 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	4b10      	ldr	r3, [pc, #64]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a0f      	ldr	r2, [pc, #60]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 8001124:	f043 0302 	orr.w	r3, r3, #2
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <HAL_TIM_MspPostInit+0xb0>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001136:	2333      	movs	r3, #51	@ 0x33
 8001138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001146:	2302      	movs	r3, #2
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4806      	ldr	r0, [pc, #24]	@ (800116c <HAL_TIM_MspPostInit+0xbc>)
 8001152:	f000 fe79 	bl	8001e48 <HAL_GPIO_Init>
}
 8001156:	bf00      	nop
 8001158:	3728      	adds	r7, #40	@ 0x28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40023800 	.word	0x40023800
 8001164:	40020000 	.word	0x40020000
 8001168:	40000400 	.word	0x40000400
 800116c:	40020400 	.word	0x40020400

08001170 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001174:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001176:	4a12      	ldr	r2, [pc, #72]	@ (80011c0 <MX_USART2_UART_Init+0x50>)
 8001178:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800117a:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800117c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001180:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001182:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800118e:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001194:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001196:	220c      	movs	r2, #12
 8001198:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800119a:	4b08      	ldr	r3, [pc, #32]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a0:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011a6:	4805      	ldr	r0, [pc, #20]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 80011a8:	f003 f98c 	bl	80044c4 <HAL_UART_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011b2:	f7ff fc0b 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200004fc 	.word	0x200004fc
 80011c0:	40004400 	.word	0x40004400

080011c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	@ 0x28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a19      	ldr	r2, [pc, #100]	@ (8001248 <HAL_UART_MspInit+0x84>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d12b      	bne.n	800123e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	4b18      	ldr	r3, [pc, #96]	@ (800124c <HAL_UART_MspInit+0x88>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ee:	4a17      	ldr	r2, [pc, #92]	@ (800124c <HAL_UART_MspInit+0x88>)
 80011f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <HAL_UART_MspInit+0x88>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	4b11      	ldr	r3, [pc, #68]	@ (800124c <HAL_UART_MspInit+0x88>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a10      	ldr	r2, [pc, #64]	@ (800124c <HAL_UART_MspInit+0x88>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <HAL_UART_MspInit+0x88>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800121e:	230c      	movs	r3, #12
 8001220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122a:	2303      	movs	r3, #3
 800122c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800122e:	2307      	movs	r3, #7
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	4619      	mov	r1, r3
 8001238:	4805      	ldr	r0, [pc, #20]	@ (8001250 <HAL_UART_MspInit+0x8c>)
 800123a:	f000 fe05 	bl	8001e48 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800123e:	bf00      	nop
 8001240:	3728      	adds	r7, #40	@ 0x28
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40004400 	.word	0x40004400
 800124c:	40023800 	.word	0x40023800
 8001250:	40020000 	.word	0x40020000

08001254 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001254:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800128c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001258:	f7ff fd4e 	bl	8000cf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800125c:	480c      	ldr	r0, [pc, #48]	@ (8001290 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800125e:	490d      	ldr	r1, [pc, #52]	@ (8001294 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001260:	4a0d      	ldr	r2, [pc, #52]	@ (8001298 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001264:	e002      	b.n	800126c <LoopCopyDataInit>

08001266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800126a:	3304      	adds	r3, #4

0800126c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800126c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001270:	d3f9      	bcc.n	8001266 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001272:	4a0a      	ldr	r2, [pc, #40]	@ (800129c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001274:	4c0a      	ldr	r4, [pc, #40]	@ (80012a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001278:	e001      	b.n	800127e <LoopFillZerobss>

0800127a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800127a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800127c:	3204      	adds	r2, #4

0800127e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800127e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001280:	d3fb      	bcc.n	800127a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001282:	f005 ffd7 	bl	8007234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001286:	f7ff fb0d 	bl	80008a4 <main>
  bx  lr    
 800128a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800128c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001294:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001298:	08007c7c 	.word	0x08007c7c
  ldr r2, =_sbss
 800129c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80012a0:	20004468 	.word	0x20004468

080012a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012a4:	e7fe      	b.n	80012a4 <ADC_IRQHandler>

080012a6 <Controller_Init>:
 *      Author: kccistc
 */

#include "Controller.h"

void Controller_Init() {
 80012a6:	b580      	push	{r7, lr}
 80012a8:	af00      	add	r7, sp, #0
	Controller_Tracking_Init();
 80012aa:	f000 f808 	bl	80012be <Controller_Tracking_Init>
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <Controller_Excute>:

void Controller_Excute() {
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
	Controller_Tracking_Excute();
 80012b6:	f000 f809 	bl	80012cc <Controller_Tracking_Excute>
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}

080012be <Controller_Tracking_Init>:

#include "Controller_Tracking.h"

tracking_t trackingData;

void Controller_Tracking_Init() {
 80012be:	b480      	push	{r7}
 80012c0:	af00      	add	r7, sp, #0

}
 80012c2:	bf00      	nop
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <Controller_Tracking_Excute>:

void Controller_Tracking_Excute() {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
	trackingState_t state = Model_GetTrackingState();
 80012d2:	f000 f9a9 	bl	8001628 <Model_GetTrackingState>
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	2b04      	cmp	r3, #4
 80012de:	d81c      	bhi.n	800131a <Controller_Tracking_Excute+0x4e>
 80012e0:	a201      	add	r2, pc, #4	@ (adr r2, 80012e8 <Controller_Tracking_Excute+0x1c>)
 80012e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e6:	bf00      	nop
 80012e8:	080012fd 	.word	0x080012fd
 80012ec:	08001303 	.word	0x08001303
 80012f0:	08001309 	.word	0x08001309
 80012f4:	0800130f 	.word	0x0800130f
 80012f8:	08001315 	.word	0x08001315
	case TRACKING_IDLE:
		Controller_Tracking_Idle();
 80012fc:	f000 f812 	bl	8001324 <Controller_Tracking_Idle>
		break;
 8001300:	e00b      	b.n	800131a <Controller_Tracking_Excute+0x4e>
	case TRACKING_SEARCH:
		Controller_Tracking_Search();
 8001302:	f000 f82b 	bl	800135c <Controller_Tracking_Search>
		break;
 8001306:	e008      	b.n	800131a <Controller_Tracking_Excute+0x4e>
	case TRACKING_FOLLOW:
		Controller_Tracking_Follow();
 8001308:	f000 f84a 	bl	80013a0 <Controller_Tracking_Follow>
		break;
 800130c:	e005      	b.n	800131a <Controller_Tracking_Excute+0x4e>
	case TRACKING_LOST:
		Controller_Tracking_Lost();
 800130e:	f000 f869 	bl	80013e4 <Controller_Tracking_Lost>
		break;
 8001312:	e002      	b.n	800131a <Controller_Tracking_Excute+0x4e>
	case TRACKING_AIMED:
		Controller_Tracking_Aimed();
 8001314:	f000 f882 	bl	800141c <Controller_Tracking_Aimed>
		break;
 8001318:	bf00      	nop
	}
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop

08001324 <Controller_Tracking_Idle>:

void Controller_Tracking_Idle() {
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 800132a:	4b0b      	ldr	r3, [pc, #44]	@ (8001358 <Controller_Tracking_Idle+0x34>)
 800132c:	6819      	ldr	r1, [r3, #0]
 800132e:	463b      	mov	r3, r7
 8001330:	2200      	movs	r2, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f003 fd22 	bl	8004d7c <osMessageGet>
	uint16_t evtState;

	if (evt.status == osEventMessage) {
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	2b10      	cmp	r3, #16
 800133c:	d107      	bne.n	800134e <Controller_Tracking_Idle+0x2a>
		evtState = evt.value.v;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	81fb      	strh	r3, [r7, #14]

		if (evtState == EVENT_START) {
 8001342:	89fb      	ldrh	r3, [r7, #14]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d102      	bne.n	800134e <Controller_Tracking_Idle+0x2a>
			Model_SetTrackingState(TRACKING_SEARCH);
 8001348:	2001      	movs	r0, #1
 800134a:	f000 f95d 	bl	8001608 <Model_SetTrackingState>
		}
	}
}
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000590 	.word	0x20000590

0800135c <Controller_Tracking_Search>:

void Controller_Tracking_Search() {
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 8001362:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <Controller_Tracking_Search+0x40>)
 8001364:	6819      	ldr	r1, [r3, #0]
 8001366:	463b      	mov	r3, r7
 8001368:	2200      	movs	r2, #0
 800136a:	4618      	mov	r0, r3
 800136c:	f003 fd06 	bl	8004d7c <osMessageGet>
	uint16_t evtState;

	if (evt.status == osEventMessage) {
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	2b10      	cmp	r3, #16
 8001374:	d10e      	bne.n	8001394 <Controller_Tracking_Search+0x38>
		evtState = evt.value.v;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	81fb      	strh	r3, [r7, #14]

		if (evtState == EVENT_STOP) {
 800137a:	89fb      	ldrh	r3, [r7, #14]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d103      	bne.n	8001388 <Controller_Tracking_Search+0x2c>
			Model_SetTrackingState(TRACKING_IDLE);
 8001380:	2000      	movs	r0, #0
 8001382:	f000 f941 	bl	8001608 <Model_SetTrackingState>
		} else if (evtState == EVENT_TARGET_ON) {
			Model_SetTrackingState(TRACKING_FOLLOW);
		}
	}
}
 8001386:	e005      	b.n	8001394 <Controller_Tracking_Search+0x38>
		} else if (evtState == EVENT_TARGET_ON) {
 8001388:	89fb      	ldrh	r3, [r7, #14]
 800138a:	2b05      	cmp	r3, #5
 800138c:	d102      	bne.n	8001394 <Controller_Tracking_Search+0x38>
			Model_SetTrackingState(TRACKING_FOLLOW);
 800138e:	2002      	movs	r0, #2
 8001390:	f000 f93a 	bl	8001608 <Model_SetTrackingState>
}
 8001394:	bf00      	nop
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000590 	.word	0x20000590

080013a0 <Controller_Tracking_Follow>:

void Controller_Tracking_Follow() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 80013a6:	4b0e      	ldr	r3, [pc, #56]	@ (80013e0 <Controller_Tracking_Follow+0x40>)
 80013a8:	6819      	ldr	r1, [r3, #0]
 80013aa:	463b      	mov	r3, r7
 80013ac:	2200      	movs	r2, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f003 fce4 	bl	8004d7c <osMessageGet>
	uint16_t evtState;

	if (evt.status == osEventMessage) {
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	2b10      	cmp	r3, #16
 80013b8:	d10e      	bne.n	80013d8 <Controller_Tracking_Follow+0x38>
		evtState = evt.value.v;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	81fb      	strh	r3, [r7, #14]

		if (evtState == EVENT_TARGET_LOST) {
 80013be:	89fb      	ldrh	r3, [r7, #14]
 80013c0:	2b07      	cmp	r3, #7
 80013c2:	d103      	bne.n	80013cc <Controller_Tracking_Follow+0x2c>
			Model_SetTrackingState(TRACKING_LOST);
 80013c4:	2003      	movs	r0, #3
 80013c6:	f000 f91f 	bl	8001608 <Model_SetTrackingState>
		} else if (evtState == EVENT_TARGET_AIMED) {
			Model_SetTrackingState(TRACKING_AIMED);
		}
	}
}
 80013ca:	e005      	b.n	80013d8 <Controller_Tracking_Follow+0x38>
		} else if (evtState == EVENT_TARGET_AIMED) {
 80013cc:	89fb      	ldrh	r3, [r7, #14]
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d102      	bne.n	80013d8 <Controller_Tracking_Follow+0x38>
			Model_SetTrackingState(TRACKING_AIMED);
 80013d2:	2004      	movs	r0, #4
 80013d4:	f000 f918 	bl	8001608 <Model_SetTrackingState>
}
 80013d8:	bf00      	nop
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000590 	.word	0x20000590

080013e4 <Controller_Tracking_Lost>:

void Controller_Tracking_Lost() {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 80013ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001418 <Controller_Tracking_Lost+0x34>)
 80013ec:	6819      	ldr	r1, [r3, #0]
 80013ee:	463b      	mov	r3, r7
 80013f0:	2200      	movs	r2, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f003 fcc2 	bl	8004d7c <osMessageGet>
	uint16_t evtState;

	if (evt.status == osEventMessage) {
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	2b10      	cmp	r3, #16
 80013fc:	d107      	bne.n	800140e <Controller_Tracking_Lost+0x2a>
		evtState = evt.value.v;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	81fb      	strh	r3, [r7, #14]

		if (evtState == EVENT_TARGET_ON) {
 8001402:	89fb      	ldrh	r3, [r7, #14]
 8001404:	2b05      	cmp	r3, #5
 8001406:	d102      	bne.n	800140e <Controller_Tracking_Lost+0x2a>
			Model_SetTrackingState(TRACKING_FOLLOW);
 8001408:	2002      	movs	r0, #2
 800140a:	f000 f8fd 	bl	8001608 <Model_SetTrackingState>
		}
	}
}
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000590 	.word	0x20000590

0800141c <Controller_Tracking_Aimed>:

void Controller_Tracking_Aimed() {
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 8001422:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <Controller_Tracking_Aimed+0x34>)
 8001424:	6819      	ldr	r1, [r3, #0]
 8001426:	463b      	mov	r3, r7
 8001428:	2200      	movs	r2, #0
 800142a:	4618      	mov	r0, r3
 800142c:	f003 fca6 	bl	8004d7c <osMessageGet>
	uint16_t evtState;

	if (evt.status == osEventMessage) {
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	2b10      	cmp	r3, #16
 8001434:	d107      	bne.n	8001446 <Controller_Tracking_Aimed+0x2a>
		evtState = evt.value.v;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	81fb      	strh	r3, [r7, #14]

		if (evtState == EVENT_CLEAR) {
 800143a:	89fb      	ldrh	r3, [r7, #14]
 800143c:	2b02      	cmp	r3, #2
 800143e:	d102      	bne.n	8001446 <Controller_Tracking_Aimed+0x2a>
			Model_SetTrackingState(TRACKING_SEARCH);
 8001440:	2001      	movs	r0, #1
 8001442:	f000 f8e1 	bl	8001608 <Model_SetTrackingState>
		}
	}
}
 8001446:	bf00      	nop
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000590 	.word	0x20000590

08001454 <Listener_Init>:
 *      Author: kccistc
 */

#include "Listener.h"

void Listener_Init() {
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	Listener_Tracking_Init();
 8001458:	f000 f808 	bl	800146c <Listener_Tracking_Init>
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}

08001460 <Listener_Excute>:

void Listener_Excute() {
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	Listener_Tracking_Excute();
 8001464:	f000 f836 	bl	80014d4 <Listener_Tracking_Excute>
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}

0800146c <Listener_Tracking_Init>:
hBtn hbtnClear;
hBtn hbtnTargetOn;
hBtn hbtnTargetLost;
hBtn hbtnTargetAimed;

void Listener_Tracking_Init() {
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	Button_Init(&hbtnStart, BTN_START_GPIO, BTN_START_PIN);
 8001470:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001474:	4910      	ldr	r1, [pc, #64]	@ (80014b8 <Listener_Tracking_Init+0x4c>)
 8001476:	4811      	ldr	r0, [pc, #68]	@ (80014bc <Listener_Tracking_Init+0x50>)
 8001478:	f000 f9f6 	bl	8001868 <Button_Init>
	Button_Init(&hbtnStop, BTN_STOP_GPIO, BTN_STOP_PIN);
 800147c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001480:	490d      	ldr	r1, [pc, #52]	@ (80014b8 <Listener_Tracking_Init+0x4c>)
 8001482:	480f      	ldr	r0, [pc, #60]	@ (80014c0 <Listener_Tracking_Init+0x54>)
 8001484:	f000 f9f0 	bl	8001868 <Button_Init>
	Button_Init(&hbtnClear, BTN_CLEAR_GPIO, BTN_CLEAR_PIN);
 8001488:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800148c:	490a      	ldr	r1, [pc, #40]	@ (80014b8 <Listener_Tracking_Init+0x4c>)
 800148e:	480d      	ldr	r0, [pc, #52]	@ (80014c4 <Listener_Tracking_Init+0x58>)
 8001490:	f000 f9ea 	bl	8001868 <Button_Init>
	Button_Init(&hbtnTargetOn, BTN_TARGET_ON_GPIO, BTN_TARGET_ON_PIN);
 8001494:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001498:	4907      	ldr	r1, [pc, #28]	@ (80014b8 <Listener_Tracking_Init+0x4c>)
 800149a:	480b      	ldr	r0, [pc, #44]	@ (80014c8 <Listener_Tracking_Init+0x5c>)
 800149c:	f000 f9e4 	bl	8001868 <Button_Init>
	Button_Init(&hbtnTargetLost, BTN_TARGET_LOST_GPIO, BTN_TARGET_LOST_PIN);
 80014a0:	2240      	movs	r2, #64	@ 0x40
 80014a2:	4905      	ldr	r1, [pc, #20]	@ (80014b8 <Listener_Tracking_Init+0x4c>)
 80014a4:	4809      	ldr	r0, [pc, #36]	@ (80014cc <Listener_Tracking_Init+0x60>)
 80014a6:	f000 f9df 	bl	8001868 <Button_Init>
	Button_Init(&hbtnTargetAimed, BTN_TARGET_AIMED_GPIO, BTN_TARGET_AIMED_PIN);
 80014aa:	2220      	movs	r2, #32
 80014ac:	4902      	ldr	r1, [pc, #8]	@ (80014b8 <Listener_Tracking_Init+0x4c>)
 80014ae:	4808      	ldr	r0, [pc, #32]	@ (80014d0 <Listener_Tracking_Init+0x64>)
 80014b0:	f000 f9da 	bl	8001868 <Button_Init>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40020800 	.word	0x40020800
 80014bc:	20000544 	.word	0x20000544
 80014c0:	20000550 	.word	0x20000550
 80014c4:	2000055c 	.word	0x2000055c
 80014c8:	20000568 	.word	0x20000568
 80014cc:	20000574 	.word	0x20000574
 80014d0:	20000580 	.word	0x20000580

080014d4 <Listener_Tracking_Excute>:

void Listener_Tracking_Excute() {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
	Listener_Tracking_CheckButton();
 80014d8:	f000 f802 	bl	80014e0 <Listener_Tracking_CheckButton>
}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}

080014e0 <Listener_Tracking_CheckButton>:

void Listener_Tracking_CheckButton() {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	if (Button_GetState(&hbtnStart) == ACT_PUSHED) {
 80014e4:	482a      	ldr	r0, [pc, #168]	@ (8001590 <Listener_Tracking_CheckButton+0xb0>)
 80014e6:	f000 f9d4 	bl	8001892 <Button_GetState>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d107      	bne.n	8001500 <Listener_Tracking_CheckButton+0x20>
		osMessagePut(trackingEventMsgBox, EVENT_START, 0);
 80014f0:	4b28      	ldr	r3, [pc, #160]	@ (8001594 <Listener_Tracking_CheckButton+0xb4>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2200      	movs	r2, #0
 80014f6:	2100      	movs	r1, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f003 fbff 	bl	8004cfc <osMessagePut>
	} else if (Button_GetState(&hbtnTargetLost) == ACT_PUSHED) {
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_LOST, 0);
	} else if (Button_GetState(&hbtnTargetAimed) == ACT_PUSHED) {
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_AIMED, 0);
	}
}
 80014fe:	e044      	b.n	800158a <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnStop) == ACT_PUSHED) {
 8001500:	4825      	ldr	r0, [pc, #148]	@ (8001598 <Listener_Tracking_CheckButton+0xb8>)
 8001502:	f000 f9c6 	bl	8001892 <Button_GetState>
 8001506:	4603      	mov	r3, r0
 8001508:	2b01      	cmp	r3, #1
 800150a:	d107      	bne.n	800151c <Listener_Tracking_CheckButton+0x3c>
		osMessagePut(trackingEventMsgBox, EVENT_STOP, 0);
 800150c:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <Listener_Tracking_CheckButton+0xb4>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2200      	movs	r2, #0
 8001512:	2101      	movs	r1, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f003 fbf1 	bl	8004cfc <osMessagePut>
}
 800151a:	e036      	b.n	800158a <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnClear) == ACT_PUSHED) {
 800151c:	481f      	ldr	r0, [pc, #124]	@ (800159c <Listener_Tracking_CheckButton+0xbc>)
 800151e:	f000 f9b8 	bl	8001892 <Button_GetState>
 8001522:	4603      	mov	r3, r0
 8001524:	2b01      	cmp	r3, #1
 8001526:	d107      	bne.n	8001538 <Listener_Tracking_CheckButton+0x58>
		osMessagePut(trackingEventMsgBox, EVENT_CLEAR, 0);
 8001528:	4b1a      	ldr	r3, [pc, #104]	@ (8001594 <Listener_Tracking_CheckButton+0xb4>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2200      	movs	r2, #0
 800152e:	2102      	movs	r1, #2
 8001530:	4618      	mov	r0, r3
 8001532:	f003 fbe3 	bl	8004cfc <osMessagePut>
}
 8001536:	e028      	b.n	800158a <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnTargetOn) == ACT_PUSHED) {
 8001538:	4819      	ldr	r0, [pc, #100]	@ (80015a0 <Listener_Tracking_CheckButton+0xc0>)
 800153a:	f000 f9aa 	bl	8001892 <Button_GetState>
 800153e:	4603      	mov	r3, r0
 8001540:	2b01      	cmp	r3, #1
 8001542:	d107      	bne.n	8001554 <Listener_Tracking_CheckButton+0x74>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_ON, 0);
 8001544:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <Listener_Tracking_CheckButton+0xb4>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2200      	movs	r2, #0
 800154a:	2105      	movs	r1, #5
 800154c:	4618      	mov	r0, r3
 800154e:	f003 fbd5 	bl	8004cfc <osMessagePut>
}
 8001552:	e01a      	b.n	800158a <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnTargetLost) == ACT_PUSHED) {
 8001554:	4813      	ldr	r0, [pc, #76]	@ (80015a4 <Listener_Tracking_CheckButton+0xc4>)
 8001556:	f000 f99c 	bl	8001892 <Button_GetState>
 800155a:	4603      	mov	r3, r0
 800155c:	2b01      	cmp	r3, #1
 800155e:	d107      	bne.n	8001570 <Listener_Tracking_CheckButton+0x90>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_LOST, 0);
 8001560:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <Listener_Tracking_CheckButton+0xb4>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2200      	movs	r2, #0
 8001566:	2107      	movs	r1, #7
 8001568:	4618      	mov	r0, r3
 800156a:	f003 fbc7 	bl	8004cfc <osMessagePut>
}
 800156e:	e00c      	b.n	800158a <Listener_Tracking_CheckButton+0xaa>
	} else if (Button_GetState(&hbtnTargetAimed) == ACT_PUSHED) {
 8001570:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <Listener_Tracking_CheckButton+0xc8>)
 8001572:	f000 f98e 	bl	8001892 <Button_GetState>
 8001576:	4603      	mov	r3, r0
 8001578:	2b01      	cmp	r3, #1
 800157a:	d106      	bne.n	800158a <Listener_Tracking_CheckButton+0xaa>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_AIMED, 0);
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <Listener_Tracking_CheckButton+0xb4>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2200      	movs	r2, #0
 8001582:	2106      	movs	r1, #6
 8001584:	4618      	mov	r0, r3
 8001586:	f003 fbb9 	bl	8004cfc <osMessagePut>
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000544 	.word	0x20000544
 8001594:	20000590 	.word	0x20000590
 8001598:	20000550 	.word	0x20000550
 800159c:	2000055c 	.word	0x2000055c
 80015a0:	20000568 	.word	0x20000568
 80015a4:	20000574 	.word	0x20000574
 80015a8:	20000580 	.word	0x20000580

080015ac <Model_TrackingInit>:
osPoolDef(poolTrackingEvent, 4, trackingEvent_t);
osPoolId poolTrackingEvent;
osPoolDef(poolTrackingData, 4, tracking_t);
osPoolId poolTrackingData;

void Model_TrackingInit() {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
	poolTrackingEvent = osPoolCreate(osPool(poolTrackingEvent));
 80015b0:	480d      	ldr	r0, [pc, #52]	@ (80015e8 <Model_TrackingInit+0x3c>)
 80015b2:	f003 fadc 	bl	8004b6e <osPoolCreate>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4a0c      	ldr	r2, [pc, #48]	@ (80015ec <Model_TrackingInit+0x40>)
 80015ba:	6013      	str	r3, [r2, #0]
	poolTrackingData = osPoolCreate(osPool(poolTrackingData));
 80015bc:	480c      	ldr	r0, [pc, #48]	@ (80015f0 <Model_TrackingInit+0x44>)
 80015be:	f003 fad6 	bl	8004b6e <osPoolCreate>
 80015c2:	4603      	mov	r3, r0
 80015c4:	4a0b      	ldr	r2, [pc, #44]	@ (80015f4 <Model_TrackingInit+0x48>)
 80015c6:	6013      	str	r3, [r2, #0]
	trackingEventMsgBox = osMessageCreate(osMessageQ(trackingEventQue), NULL);
 80015c8:	2100      	movs	r1, #0
 80015ca:	480b      	ldr	r0, [pc, #44]	@ (80015f8 <Model_TrackingInit+0x4c>)
 80015cc:	f003 fb6d 	bl	8004caa <osMessageCreate>
 80015d0:	4603      	mov	r3, r0
 80015d2:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <Model_TrackingInit+0x50>)
 80015d4:	6013      	str	r3, [r2, #0]
	trackingDataMsgBox = osMessageCreate(osMessageQ(trackingDataQue), NULL);
 80015d6:	2100      	movs	r1, #0
 80015d8:	4809      	ldr	r0, [pc, #36]	@ (8001600 <Model_TrackingInit+0x54>)
 80015da:	f003 fb66 	bl	8004caa <osMessageCreate>
 80015de:	4603      	mov	r3, r0
 80015e0:	4a08      	ldr	r2, [pc, #32]	@ (8001604 <Model_TrackingInit+0x58>)
 80015e2:	6013      	str	r3, [r2, #0]
}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	08007c20 	.word	0x08007c20
 80015ec:	20000598 	.word	0x20000598
 80015f0:	08007c2c 	.word	0x08007c2c
 80015f4:	2000059c 	.word	0x2000059c
 80015f8:	08007c00 	.word	0x08007c00
 80015fc:	20000590 	.word	0x20000590
 8001600:	08007c10 	.word	0x08007c10
 8001604:	20000594 	.word	0x20000594

08001608 <Model_SetTrackingState>:

void Model_SetTrackingState(trackingState_t state) {
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
	trackingState = state;
 8001612:	4a04      	ldr	r2, [pc, #16]	@ (8001624 <Model_SetTrackingState+0x1c>)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	7013      	strb	r3, [r2, #0]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	2000058c 	.word	0x2000058c

08001628 <Model_GetTrackingState>:

trackingState_t Model_GetTrackingState() {
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
	return trackingState;
 800162c:	4b03      	ldr	r3, [pc, #12]	@ (800163c <Model_GetTrackingState+0x14>)
 800162e:	781b      	ldrb	r3, [r3, #0]
}
 8001630:	4618      	mov	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	2000058c 	.word	0x2000058c

08001640 <Presenter_Init>:
 *      Author: kccistc
 */

#include "Presenter.h"

void Presenter_Init() {
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	Presenter_Tracking_Init();
 8001644:	f000 f808 	bl	8001658 <Presenter_Tracking_Init>
}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}

0800164c <Presenter_Excute>:

void Presenter_Excute() {
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	Presenter_Tracking_Excute();
 8001650:	f000 f81e 	bl	8001690 <Presenter_Tracking_Excute>
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}

08001658 <Presenter_Tracking_Init>:

#include "Presenter_Tracking.h"

Servo_t hServo;

void Presenter_Tracking_Init() {
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 800165c:	4808      	ldr	r0, [pc, #32]	@ (8001680 <Presenter_Tracking_Init+0x28>)
 800165e:	f000 fa21 	bl	8001aa4 <LCD_Init>
	Servo_Init(&hServo, &htim3, TIM_CHANNEL_1);
 8001662:	2200      	movs	r2, #0
 8001664:	4907      	ldr	r1, [pc, #28]	@ (8001684 <Presenter_Tracking_Init+0x2c>)
 8001666:	4808      	ldr	r0, [pc, #32]	@ (8001688 <Presenter_Tracking_Init+0x30>)
 8001668:	f000 f84e 	bl	8001708 <Servo_Init>
	Servo_SetAngle(&hServo, 90.0f);
 800166c:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800168c <Presenter_Tracking_Init+0x34>
 8001670:	4805      	ldr	r0, [pc, #20]	@ (8001688 <Presenter_Tracking_Init+0x30>)
 8001672:	f000 f871 	bl	8001758 <Servo_SetAngle>
	Servo_Start(&hServo);
 8001676:	4804      	ldr	r0, [pc, #16]	@ (8001688 <Presenter_Tracking_Init+0x30>)
 8001678:	f000 f8e6 	bl	8001848 <Servo_Start>
}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}
 8001680:	2000032c 	.word	0x2000032c
 8001684:	200004b4 	.word	0x200004b4
 8001688:	200005a0 	.word	0x200005a0
 800168c:	42b40000 	.word	0x42b40000

08001690 <Presenter_Tracking_Excute>:

void Presenter_Tracking_Excute() {
 8001690:	b580      	push	{r7, lr}
 8001692:	b092      	sub	sp, #72	@ 0x48
 8001694:	af00      	add	r7, sp, #0
	tracking_t *pTrackingData;
	osEvent evt;
	evt = osMessageGet(trackingDataMsgBox, 0);
 8001696:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <Presenter_Tracking_Excute+0x68>)
 8001698:	6819      	ldr	r1, [r3, #0]
 800169a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800169e:	2200      	movs	r2, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f003 fb6b 	bl	8004d7c <osMessageGet>

	if (evt.status == osEventMessage) {
 80016a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016a8:	2b10      	cmp	r3, #16
 80016aa:	d121      	bne.n	80016f0 <Presenter_Tracking_Excute+0x60>
		pTrackingData = evt.value.p;
 80016ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016ae:	647b      	str	r3, [r7, #68]	@ 0x44
		char str[50];
		sprintf(str, "%03d", (int)pTrackingData->x_angle);
 80016b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016b2:	edd3 7a00 	vldr	s15, [r3]
 80016b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	ee17 2a90 	vmov	r2, s15
 80016c0:	490e      	ldr	r1, [pc, #56]	@ (80016fc <Presenter_Tracking_Excute+0x6c>)
 80016c2:	4618      	mov	r0, r3
 80016c4:	f005 fd28 	bl	8007118 <siprintf>
		LCD_WriteStringXY(1, 0, str);
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	461a      	mov	r2, r3
 80016cc:	2100      	movs	r1, #0
 80016ce:	2001      	movs	r0, #1
 80016d0:	f000 fa5d 	bl	8001b8e <LCD_WriteStringXY>
		Servo_SetAngle(&hServo, pTrackingData->x_angle);
 80016d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	eeb0 0a67 	vmov.f32	s0, s15
 80016de:	4808      	ldr	r0, [pc, #32]	@ (8001700 <Presenter_Tracking_Excute+0x70>)
 80016e0:	f000 f83a 	bl	8001758 <Servo_SetAngle>
		osPoolFree(poolTrackingData, pTrackingData);
 80016e4:	4b07      	ldr	r3, [pc, #28]	@ (8001704 <Presenter_Tracking_Excute+0x74>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80016ea:	4618      	mov	r0, r3
 80016ec:	f003 fa9c 	bl	8004c28 <osPoolFree>
	}
}
 80016f0:	bf00      	nop
 80016f2:	3748      	adds	r7, #72	@ 0x48
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000594 	.word	0x20000594
 80016fc:	08007bd8 	.word	0x08007bd8
 8001700:	200005a0 	.word	0x200005a0
 8001704:	2000059c 	.word	0x2000059c

08001708 <Servo_Init>:
 *      Author: kccistc
 */

#include "ServoMotor.h"

void Servo_Init(Servo_t *servo, TIM_HandleTypeDef *htim, uint32_t channel) {
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
	servo->htim = htim;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	68ba      	ldr	r2, [r7, #8]
 8001718:	601a      	str	r2, [r3, #0]
	servo->channel = channel;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	605a      	str	r2, [r3, #4]

	servo->min_angle = 0.0f;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	611a      	str	r2, [r3, #16]
	servo->max_angle = 180.0f;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4a09      	ldr	r2, [pc, #36]	@ (8001750 <Servo_Init+0x48>)
 800172c:	615a      	str	r2, [r3, #20]
	servo->min_pulse = 600;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001734:	609a      	str	r2, [r3, #8]
	servo->max_pulse = 2400;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 800173c:	60da      	str	r2, [r3, #12]

	Servo_SetAngle(servo, 90.0f);
 800173e:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001754 <Servo_Init+0x4c>
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f000 f808 	bl	8001758 <Servo_SetAngle>
}
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	43340000 	.word	0x43340000
 8001754:	42b40000 	.word	0x42b40000

08001758 <Servo_SetAngle>:

void Servo_SetAngle(Servo_t *servo, float angle) {
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	ed87 0a00 	vstr	s0, [r7]
	if (angle < servo->min_angle)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	edd3 7a04 	vldr	s15, [r3, #16]
 800176a:	ed97 7a00 	vldr	s14, [r7]
 800176e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001776:	d502      	bpl.n	800177e <Servo_SetAngle+0x26>
		angle = servo->min_angle;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	603b      	str	r3, [r7, #0]
	if (angle > servo->max_angle)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	edd3 7a05 	vldr	s15, [r3, #20]
 8001784:	ed97 7a00 	vldr	s14, [r7]
 8001788:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800178c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001790:	dd02      	ble.n	8001798 <Servo_SetAngle+0x40>
		angle = servo->max_angle;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	695b      	ldr	r3, [r3, #20]
 8001796:	603b      	str	r3, [r7, #0]
	servo->cur_angle = angle;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	61da      	str	r2, [r3, #28]

	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80017a4:	ed97 7a00 	vldr	s14, [r7]
 80017a8:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (servo->max_pulse - servo->min_pulse)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68da      	ldr	r2, [r3, #12]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017be:	ee67 6a27 	vmul.f32	s13, s14, s15
			/ (servo->max_angle - servo->min_angle) + servo->min_pulse);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	ed93 7a05 	vldr	s14, [r3, #20]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80017ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	ee07 3a90 	vmov	s15, r3
 80017de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017e2:	ee77 7a27 	vadd.f32	s15, s14, s15
	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 80017e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017ea:	ee17 3a90 	vmov	r3, s15
 80017ee:	60fb      	str	r3, [r7, #12]
	servo->cur_pulse = pulse;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	68fa      	ldr	r2, [r7, #12]
 80017f4:	619a      	str	r2, [r3, #24]

	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d105      	bne.n	800180a <Servo_SetAngle+0xb2>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001808:	e018      	b.n	800183c <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	2b04      	cmp	r3, #4
 8001810:	d105      	bne.n	800181e <Servo_SetAngle+0xc6>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800181c:	e00e      	b.n	800183c <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b08      	cmp	r3, #8
 8001824:	d105      	bne.n	8001832 <Servo_SetAngle+0xda>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001830:	e004      	b.n	800183c <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800183c:	bf00      	nop
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <Servo_Start>:

void Servo_Start(Servo_t *servo) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(servo->htim, servo->channel);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	4619      	mov	r1, r3
 800185a:	4610      	mov	r0, r2
 800185c:	f001 ff8c 	bl	8003778 <HAL_TIM_PWM_Start>
}
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <Button_Init>:
 *  Created on: Dec 16, 2025
 *      Author: rhoblack
 */
#include "button.h"

void Button_Init(hBtn *btn, GPIO_TypeDef *GPIOx, uint32_t pinNum) {
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
	btn->GPIOx = GPIOx;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	68ba      	ldr	r2, [r7, #8]
 8001878:	601a      	str	r2, [r3, #0]
	btn->pinNum = pinNum;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	605a      	str	r2, [r3, #4]
	btn->prevState = RELEASED;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2201      	movs	r2, #1
 8001884:	609a      	str	r2, [r3, #8]
}
 8001886:	bf00      	nop
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <Button_GetState>:

button_state_t Button_GetState(hBtn *btn) {
 8001892:	b580      	push	{r7, lr}
 8001894:	b084      	sub	sp, #16
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(btn->GPIOx, btn->pinNum);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	4619      	mov	r1, r3
 80018a6:	4610      	mov	r0, r2
 80018a8:	f000 fc52 	bl	8002150 <HAL_GPIO_ReadPin>
 80018ac:	4603      	mov	r3, r0
 80018ae:	60fb      	str	r3, [r7, #12]

	if ((btn->prevState == RELEASED) && (curState == PUSHED)) {
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d10a      	bne.n	80018ce <Button_GetState+0x3c>
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d107      	bne.n	80018ce <Button_GetState+0x3c>
		HAL_Delay(2); // debounce
 80018be:	2002      	movs	r0, #2
 80018c0:	f000 f9bc 	bl	8001c3c <HAL_Delay>
		btn->prevState = PUSHED;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e00f      	b.n	80018ee <Button_GetState+0x5c>
	} else if ((btn->prevState == PUSHED) && (curState == RELEASED)) {
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10a      	bne.n	80018ec <Button_GetState+0x5a>
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d107      	bne.n	80018ec <Button_GetState+0x5a>
		HAL_Delay(2); // debounce
 80018dc:	2002      	movs	r0, #2
 80018de:	f000 f9ad 	bl	8001c3c <HAL_Delay>
		btn->prevState = RELEASED;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2201      	movs	r2, #1
 80018e6:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 80018e8:	2302      	movs	r3, #2
 80018ea:	e000      	b.n	80018ee <Button_GetState+0x5c>
	}
	return NO_ACT;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <LCD_CmdMode>:

uint8_t lcdData = 0;
I2C_HandleTypeDef *hLcdI2C;

void LCD_CmdMode()
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 80018fc:	4b05      	ldr	r3, [pc, #20]	@ (8001914 <LCD_CmdMode+0x1c>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	f023 0301 	bic.w	r3, r3, #1
 8001904:	b2da      	uxtb	r2, r3
 8001906:	4b03      	ldr	r3, [pc, #12]	@ (8001914 <LCD_CmdMode+0x1c>)
 8001908:	701a      	strb	r2, [r3, #0]
}
 800190a:	bf00      	nop
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	200005c0 	.word	0x200005c0

08001918 <LCD_DataMode>:

void LCD_DataMode()
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 800191c:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <LCD_DataMode+0x1c>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4b03      	ldr	r3, [pc, #12]	@ (8001934 <LCD_DataMode+0x1c>)
 8001928:	701a      	strb	r2, [r3, #0]
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	200005c0 	.word	0x200005c0

08001938 <LCD_WriteMode>:

void LCD_WriteMode()
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 800193c:	4b05      	ldr	r3, [pc, #20]	@ (8001954 <LCD_WriteMode+0x1c>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	f023 0302 	bic.w	r3, r3, #2
 8001944:	b2da      	uxtb	r2, r3
 8001946:	4b03      	ldr	r3, [pc, #12]	@ (8001954 <LCD_WriteMode+0x1c>)
 8001948:	701a      	strb	r2, [r3, #0]
}
 800194a:	bf00      	nop
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	200005c0 	.word	0x200005c0

08001958 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af02      	add	r7, sp, #8
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
	// send data to I2C interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 8001962:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <LCD_SendData+0x28>)
 8001964:	6818      	ldr	r0, [r3, #0]
 8001966:	1dfa      	adds	r2, r7, #7
 8001968:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	2301      	movs	r3, #1
 8001970:	214e      	movs	r1, #78	@ 0x4e
 8001972:	f000 fd49 	bl	8002408 <HAL_I2C_Master_Transmit>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200005c4 	.word	0x200005c4

08001984 <LCD_E_High>:

void LCD_E_High()
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <LCD_E_High+0x20>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	f043 0304 	orr.w	r3, r3, #4
 8001990:	b2da      	uxtb	r2, r3
 8001992:	4b04      	ldr	r3, [pc, #16]	@ (80019a4 <LCD_E_High+0x20>)
 8001994:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 8001996:	4b03      	ldr	r3, [pc, #12]	@ (80019a4 <LCD_E_High+0x20>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff ffdc 	bl	8001958 <LCD_SendData>
	//HAL_Delay(1);
}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	200005c0 	.word	0x200005c0

080019a8 <LCD_E_Low>:

void LCD_E_Low()
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 80019ac:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <LCD_E_Low+0x20>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	f023 0304 	bic.w	r3, r3, #4
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	4b04      	ldr	r3, [pc, #16]	@ (80019c8 <LCD_E_Low+0x20>)
 80019b8:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80019ba:	4b03      	ldr	r3, [pc, #12]	@ (80019c8 <LCD_E_Low+0x20>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff ffca 	bl	8001958 <LCD_SendData>
	//HAL_Delay(1);
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	200005c0 	.word	0x200005c0

080019cc <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 80019d6:	f7ff ffd5 	bl	8001984 <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 80019da:	4b0d      	ldr	r3, [pc, #52]	@ (8001a10 <LCD_WriteNibble+0x44>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	b25a      	sxtb	r2, r3
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	f023 030f 	bic.w	r3, r3, #15
 80019ee:	b25b      	sxtb	r3, r3
 80019f0:	4313      	orrs	r3, r2
 80019f2:	b25b      	sxtb	r3, r3
 80019f4:	b2da      	uxtb	r2, r3
 80019f6:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <LCD_WriteNibble+0x44>)
 80019f8:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80019fa:	4b05      	ldr	r3, [pc, #20]	@ (8001a10 <LCD_WriteNibble+0x44>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ffaa 	bl	8001958 <LCD_SendData>
	LCD_E_Low();
 8001a04:	f7ff ffd0 	bl	80019a8 <LCD_E_Low>
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	200005c0 	.word	0x200005c0

08001a14 <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff ffd3 	bl	80019cc <LCD_WriteNibble>
	data <<= 4;
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	011b      	lsls	r3, r3, #4
 8001a2a:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7ff ffcc 	bl	80019cc <LCD_WriteNibble>
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <LCD_WriteCmdData>:

void LCD_WriteCmdData(uint8_t data)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
	LCD_CmdMode();
 8001a46:	f7ff ff57 	bl	80018f8 <LCD_CmdMode>
	LCD_WriteMode();
 8001a4a:	f7ff ff75 	bl	8001938 <LCD_WriteMode>
	LCD_WriteByte(data);
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ffdf 	bl	8001a14 <LCD_WriteByte>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <LCD_WriteCharData>:

void LCD_WriteCharData(uint8_t data)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	4603      	mov	r3, r0
 8001a66:	71fb      	strb	r3, [r7, #7]
	LCD_DataMode();
 8001a68:	f7ff ff56 	bl	8001918 <LCD_DataMode>
	LCD_WriteMode();
 8001a6c:	f7ff ff64 	bl	8001938 <LCD_WriteMode>
	LCD_WriteByte(data);
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff ffce 	bl	8001a14 <LCD_WriteByte>
}
 8001a78:	bf00      	nop
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <LCD_BackLightOn>:

void LCD_BackLightOn()
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <LCD_BackLightOn+0x20>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	f043 0308 	orr.w	r3, r3, #8
 8001a8c:	b2da      	uxtb	r2, r3
 8001a8e:	4b04      	ldr	r3, [pc, #16]	@ (8001aa0 <LCD_BackLightOn+0x20>)
 8001a90:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 8001a92:	4b03      	ldr	r3, [pc, #12]	@ (8001aa0 <LCD_BackLightOn+0x20>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff ffbc 	bl	8001a14 <LCD_WriteByte>
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	200005c0 	.word	0x200005c0

08001aa4 <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 8001aac:	4a18      	ldr	r2, [pc, #96]	@ (8001b10 <LCD_Init+0x6c>)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 8001ab2:	2028      	movs	r0, #40	@ 0x28
 8001ab4:	f000 f8c2 	bl	8001c3c <HAL_Delay>
	LCD_CmdMode();
 8001ab8:	f7ff ff1e 	bl	80018f8 <LCD_CmdMode>
	LCD_WriteMode();
 8001abc:	f7ff ff3c 	bl	8001938 <LCD_WriteMode>
	LCD_WriteNibble(0x30);
 8001ac0:	2030      	movs	r0, #48	@ 0x30
 8001ac2:	f7ff ff83 	bl	80019cc <LCD_WriteNibble>
	HAL_Delay(5);
 8001ac6:	2005      	movs	r0, #5
 8001ac8:	f000 f8b8 	bl	8001c3c <HAL_Delay>
	LCD_WriteNibble(0x30);
 8001acc:	2030      	movs	r0, #48	@ 0x30
 8001ace:	f7ff ff7d 	bl	80019cc <LCD_WriteNibble>
	HAL_Delay(1);
 8001ad2:	2001      	movs	r0, #1
 8001ad4:	f000 f8b2 	bl	8001c3c <HAL_Delay>
	LCD_WriteNibble(0x30);
 8001ad8:	2030      	movs	r0, #48	@ 0x30
 8001ada:	f7ff ff77 	bl	80019cc <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 8001ade:	2020      	movs	r0, #32
 8001ae0:	f7ff ff74 	bl	80019cc <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUNCTION_SET); // 0x28
 8001ae4:	2028      	movs	r0, #40	@ 0x28
 8001ae6:	f7ff ff95 	bl	8001a14 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); // 0x08
 8001aea:	2008      	movs	r0, #8
 8001aec:	f7ff ff92 	bl	8001a14 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); // 0x01
 8001af0:	2001      	movs	r0, #1
 8001af2:	f7ff ff8f 	bl	8001a14 <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); // 0x06
 8001af6:	2006      	movs	r0, #6
 8001af8:	f7ff ff8c 	bl	8001a14 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); // 0x0C
 8001afc:	200c      	movs	r0, #12
 8001afe:	f7ff ff89 	bl	8001a14 <LCD_WriteByte>
	LCD_BackLightOn();
 8001b02:	f7ff ffbd 	bl	8001a80 <LCD_BackLightOn>
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200005c4 	.word	0x200005c4

08001b14 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	460a      	mov	r2, r1
 8001b1e:	71fb      	strb	r3, [r7, #7]
 8001b20:	4613      	mov	r3, r2
 8001b22:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8001b24:	79bb      	ldrb	r3, [r7, #6]
 8001b26:	f003 030f 	and.w	r3, r3, #15
 8001b2a:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegisterAddress = (0x40 * row) + col;
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	019b      	lsls	r3, r3, #6
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	79bb      	ldrb	r3, [r7, #6]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegisterAddress;
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	3b80      	subs	r3, #128	@ 0x80
 8001b44:	73bb      	strb	r3, [r7, #14]
	LCD_WriteCmdData(command);
 8001b46:	7bbb      	ldrb	r3, [r7, #14]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff77 	bl	8001a3c <LCD_WriteCmdData>
}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <LCD_WriteString>:

void LCD_WriteString(char *str)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b084      	sub	sp, #16
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	e009      	b.n	8001b78 <LCD_WriteString+0x22>
		LCD_WriteCharData(str[i]);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff76 	bl	8001a5e <LCD_WriteCharData>
	for (int i=0; str[i]; i++) {
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	3301      	adds	r3, #1
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1ef      	bne.n	8001b64 <LCD_WriteString+0xe>
	}
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <LCD_WriteStringXY>:

void LCD_WriteStringXY(uint8_t row, uint8_t col, char *str)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	4603      	mov	r3, r0
 8001b96:	603a      	str	r2, [r7, #0]
 8001b98:	71fb      	strb	r3, [r7, #7]
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 8001b9e:	79ba      	ldrb	r2, [r7, #6]
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ffb5 	bl	8001b14 <LCD_gotoXY>
	LCD_WriteString(str);
 8001baa:	6838      	ldr	r0, [r7, #0]
 8001bac:	f7ff ffd3 	bl	8001b56 <LCD_WriteString>
}
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf8 <HAL_Init+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf8 <HAL_Init+0x40>)
 8001bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf8 <HAL_Init+0x40>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <HAL_Init+0x40>)
 8001bce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd4:	4b08      	ldr	r3, [pc, #32]	@ (8001bf8 <HAL_Init+0x40>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a07      	ldr	r2, [pc, #28]	@ (8001bf8 <HAL_Init+0x40>)
 8001bda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001be0:	2003      	movs	r0, #3
 8001be2:	f000 f8fc 	bl	8001dde <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001be6:	200f      	movs	r0, #15
 8001be8:	f7fe ffa0 	bl	8000b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bec:	f7fe ff72 	bl	8000ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40023c00 	.word	0x40023c00

08001bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c00:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <HAL_IncTick+0x20>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <HAL_IncTick+0x24>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	4a04      	ldr	r2, [pc, #16]	@ (8001c20 <HAL_IncTick+0x24>)
 8001c0e:	6013      	str	r3, [r2, #0]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	20000008 	.word	0x20000008
 8001c20:	200005c8 	.word	0x200005c8

08001c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return uwTick;
 8001c28:	4b03      	ldr	r3, [pc, #12]	@ (8001c38 <HAL_GetTick+0x14>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	200005c8 	.word	0x200005c8

08001c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c44:	f7ff ffee 	bl	8001c24 <HAL_GetTick>
 8001c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c54:	d005      	beq.n	8001c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <HAL_Delay+0x44>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c62:	bf00      	nop
 8001c64:	f7ff ffde 	bl	8001c24 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d8f7      	bhi.n	8001c64 <HAL_Delay+0x28>
  {
  }
}
 8001c74:	bf00      	nop
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000008 	.word	0x20000008

08001c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb6:	4a04      	ldr	r2, [pc, #16]	@ (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	60d3      	str	r3, [r2, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cd0:	4b04      	ldr	r3, [pc, #16]	@ (8001ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	f003 0307 	and.w	r3, r3, #7
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	db0b      	blt.n	8001d12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	f003 021f 	and.w	r2, r3, #31
 8001d00:	4907      	ldr	r1, [pc, #28]	@ (8001d20 <__NVIC_EnableIRQ+0x38>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	095b      	lsrs	r3, r3, #5
 8001d08:	2001      	movs	r0, #1
 8001d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000e100 	.word	0xe000e100

08001d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	6039      	str	r1, [r7, #0]
 8001d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	db0a      	blt.n	8001d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	490c      	ldr	r1, [pc, #48]	@ (8001d70 <__NVIC_SetPriority+0x4c>)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	0112      	lsls	r2, r2, #4
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	440b      	add	r3, r1
 8001d48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d4c:	e00a      	b.n	8001d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	4908      	ldr	r1, [pc, #32]	@ (8001d74 <__NVIC_SetPriority+0x50>)
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	f003 030f 	and.w	r3, r3, #15
 8001d5a:	3b04      	subs	r3, #4
 8001d5c:	0112      	lsls	r2, r2, #4
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	440b      	add	r3, r1
 8001d62:	761a      	strb	r2, [r3, #24]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	e000e100 	.word	0xe000e100
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b089      	sub	sp, #36	@ 0x24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f1c3 0307 	rsb	r3, r3, #7
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	bf28      	it	cs
 8001d96:	2304      	movcs	r3, #4
 8001d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	3304      	adds	r3, #4
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d902      	bls.n	8001da8 <NVIC_EncodePriority+0x30>
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	3b03      	subs	r3, #3
 8001da6:	e000      	b.n	8001daa <NVIC_EncodePriority+0x32>
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dac:	f04f 32ff 	mov.w	r2, #4294967295
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43da      	mvns	r2, r3
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	401a      	ands	r2, r3
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dca:	43d9      	mvns	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd0:	4313      	orrs	r3, r2
         );
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3724      	adds	r7, #36	@ 0x24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff ff4c 	bl	8001c84 <__NVIC_SetPriorityGrouping>
}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
 8001e00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e06:	f7ff ff61 	bl	8001ccc <__NVIC_GetPriorityGrouping>
 8001e0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	68b9      	ldr	r1, [r7, #8]
 8001e10:	6978      	ldr	r0, [r7, #20]
 8001e12:	f7ff ffb1 	bl	8001d78 <NVIC_EncodePriority>
 8001e16:	4602      	mov	r2, r0
 8001e18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff ff80 	bl	8001d24 <__NVIC_SetPriority>
}
 8001e24:	bf00      	nop
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff ff54 	bl	8001ce8 <__NVIC_EnableIRQ>
}
 8001e40:	bf00      	nop
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b089      	sub	sp, #36	@ 0x24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61fb      	str	r3, [r7, #28]
 8001e62:	e159      	b.n	8002118 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e64:	2201      	movs	r2, #1
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	4013      	ands	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	f040 8148 	bne.w	8002112 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f003 0303 	and.w	r3, r3, #3
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d005      	beq.n	8001e9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d130      	bne.n	8001efc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	68da      	ldr	r2, [r3, #12]
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	091b      	lsrs	r3, r3, #4
 8001ee6:	f003 0201 	and.w	r2, r3, #1
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	d017      	beq.n	8001f38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	2203      	movs	r2, #3
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 0303 	and.w	r3, r3, #3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d123      	bne.n	8001f8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	08da      	lsrs	r2, r3, #3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	3208      	adds	r2, #8
 8001f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	220f      	movs	r2, #15
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	691a      	ldr	r2, [r3, #16]
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	08da      	lsrs	r2, r3, #3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	3208      	adds	r2, #8
 8001f86:	69b9      	ldr	r1, [r7, #24]
 8001f88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	2203      	movs	r2, #3
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0203 	and.w	r2, r3, #3
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f000 80a2 	beq.w	8002112 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	4b57      	ldr	r3, [pc, #348]	@ (8002130 <HAL_GPIO_Init+0x2e8>)
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd6:	4a56      	ldr	r2, [pc, #344]	@ (8002130 <HAL_GPIO_Init+0x2e8>)
 8001fd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fde:	4b54      	ldr	r3, [pc, #336]	@ (8002130 <HAL_GPIO_Init+0x2e8>)
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fea:	4a52      	ldr	r2, [pc, #328]	@ (8002134 <HAL_GPIO_Init+0x2ec>)
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	089b      	lsrs	r3, r3, #2
 8001ff0:	3302      	adds	r3, #2
 8001ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f003 0303 	and.w	r3, r3, #3
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	220f      	movs	r2, #15
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4013      	ands	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a49      	ldr	r2, [pc, #292]	@ (8002138 <HAL_GPIO_Init+0x2f0>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d019      	beq.n	800204a <HAL_GPIO_Init+0x202>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a48      	ldr	r2, [pc, #288]	@ (800213c <HAL_GPIO_Init+0x2f4>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d013      	beq.n	8002046 <HAL_GPIO_Init+0x1fe>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a47      	ldr	r2, [pc, #284]	@ (8002140 <HAL_GPIO_Init+0x2f8>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d00d      	beq.n	8002042 <HAL_GPIO_Init+0x1fa>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a46      	ldr	r2, [pc, #280]	@ (8002144 <HAL_GPIO_Init+0x2fc>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d007      	beq.n	800203e <HAL_GPIO_Init+0x1f6>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a45      	ldr	r2, [pc, #276]	@ (8002148 <HAL_GPIO_Init+0x300>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d101      	bne.n	800203a <HAL_GPIO_Init+0x1f2>
 8002036:	2304      	movs	r3, #4
 8002038:	e008      	b.n	800204c <HAL_GPIO_Init+0x204>
 800203a:	2307      	movs	r3, #7
 800203c:	e006      	b.n	800204c <HAL_GPIO_Init+0x204>
 800203e:	2303      	movs	r3, #3
 8002040:	e004      	b.n	800204c <HAL_GPIO_Init+0x204>
 8002042:	2302      	movs	r3, #2
 8002044:	e002      	b.n	800204c <HAL_GPIO_Init+0x204>
 8002046:	2301      	movs	r3, #1
 8002048:	e000      	b.n	800204c <HAL_GPIO_Init+0x204>
 800204a:	2300      	movs	r3, #0
 800204c:	69fa      	ldr	r2, [r7, #28]
 800204e:	f002 0203 	and.w	r2, r2, #3
 8002052:	0092      	lsls	r2, r2, #2
 8002054:	4093      	lsls	r3, r2
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	4313      	orrs	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800205c:	4935      	ldr	r1, [pc, #212]	@ (8002134 <HAL_GPIO_Init+0x2ec>)
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	089b      	lsrs	r3, r3, #2
 8002062:	3302      	adds	r3, #2
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800206a:	4b38      	ldr	r3, [pc, #224]	@ (800214c <HAL_GPIO_Init+0x304>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	43db      	mvns	r3, r3
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4013      	ands	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	4313      	orrs	r3, r2
 800208c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800208e:	4a2f      	ldr	r2, [pc, #188]	@ (800214c <HAL_GPIO_Init+0x304>)
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002094:	4b2d      	ldr	r3, [pc, #180]	@ (800214c <HAL_GPIO_Init+0x304>)
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	43db      	mvns	r3, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b8:	4a24      	ldr	r2, [pc, #144]	@ (800214c <HAL_GPIO_Init+0x304>)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020be:	4b23      	ldr	r3, [pc, #140]	@ (800214c <HAL_GPIO_Init+0x304>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	43db      	mvns	r3, r3
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	4013      	ands	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	4313      	orrs	r3, r2
 80020e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020e2:	4a1a      	ldr	r2, [pc, #104]	@ (800214c <HAL_GPIO_Init+0x304>)
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e8:	4b18      	ldr	r3, [pc, #96]	@ (800214c <HAL_GPIO_Init+0x304>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	43db      	mvns	r3, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4013      	ands	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	4313      	orrs	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800210c:	4a0f      	ldr	r2, [pc, #60]	@ (800214c <HAL_GPIO_Init+0x304>)
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	3301      	adds	r3, #1
 8002116:	61fb      	str	r3, [r7, #28]
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	2b0f      	cmp	r3, #15
 800211c:	f67f aea2 	bls.w	8001e64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3724      	adds	r7, #36	@ 0x24
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40023800 	.word	0x40023800
 8002134:	40013800 	.word	0x40013800
 8002138:	40020000 	.word	0x40020000
 800213c:	40020400 	.word	0x40020400
 8002140:	40020800 	.word	0x40020800
 8002144:	40020c00 	.word	0x40020c00
 8002148:	40021000 	.word	0x40021000
 800214c:	40013c00 	.word	0x40013c00

08002150 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	460b      	mov	r3, r1
 800215a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	887b      	ldrh	r3, [r7, #2]
 8002162:	4013      	ands	r3, r2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002168:	2301      	movs	r3, #1
 800216a:	73fb      	strb	r3, [r7, #15]
 800216c:	e001      	b.n	8002172 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800216e:	2300      	movs	r3, #0
 8002170:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002172:	7bfb      	ldrb	r3, [r7, #15]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e12b      	b.n	80023ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d106      	bne.n	80021ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7fe fb34 	bl	8000814 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2224      	movs	r2, #36	@ 0x24
 80021b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021e4:	f001 f8da 	bl	800339c <HAL_RCC_GetPCLK1Freq>
 80021e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	4a81      	ldr	r2, [pc, #516]	@ (80023f4 <HAL_I2C_Init+0x274>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d807      	bhi.n	8002204 <HAL_I2C_Init+0x84>
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4a80      	ldr	r2, [pc, #512]	@ (80023f8 <HAL_I2C_Init+0x278>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	bf94      	ite	ls
 80021fc:	2301      	movls	r3, #1
 80021fe:	2300      	movhi	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	e006      	b.n	8002212 <HAL_I2C_Init+0x92>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4a7d      	ldr	r2, [pc, #500]	@ (80023fc <HAL_I2C_Init+0x27c>)
 8002208:	4293      	cmp	r3, r2
 800220a:	bf94      	ite	ls
 800220c:	2301      	movls	r3, #1
 800220e:	2300      	movhi	r3, #0
 8002210:	b2db      	uxtb	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e0e7      	b.n	80023ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4a78      	ldr	r2, [pc, #480]	@ (8002400 <HAL_I2C_Init+0x280>)
 800221e:	fba2 2303 	umull	r2, r3, r2, r3
 8002222:	0c9b      	lsrs	r3, r3, #18
 8002224:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68ba      	ldr	r2, [r7, #8]
 8002236:	430a      	orrs	r2, r1
 8002238:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	4a6a      	ldr	r2, [pc, #424]	@ (80023f4 <HAL_I2C_Init+0x274>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d802      	bhi.n	8002254 <HAL_I2C_Init+0xd4>
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	3301      	adds	r3, #1
 8002252:	e009      	b.n	8002268 <HAL_I2C_Init+0xe8>
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800225a:	fb02 f303 	mul.w	r3, r2, r3
 800225e:	4a69      	ldr	r2, [pc, #420]	@ (8002404 <HAL_I2C_Init+0x284>)
 8002260:	fba2 2303 	umull	r2, r3, r2, r3
 8002264:	099b      	lsrs	r3, r3, #6
 8002266:	3301      	adds	r3, #1
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	6812      	ldr	r2, [r2, #0]
 800226c:	430b      	orrs	r3, r1
 800226e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800227a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	495c      	ldr	r1, [pc, #368]	@ (80023f4 <HAL_I2C_Init+0x274>)
 8002284:	428b      	cmp	r3, r1
 8002286:	d819      	bhi.n	80022bc <HAL_I2C_Init+0x13c>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	1e59      	subs	r1, r3, #1
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	fbb1 f3f3 	udiv	r3, r1, r3
 8002296:	1c59      	adds	r1, r3, #1
 8002298:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800229c:	400b      	ands	r3, r1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00a      	beq.n	80022b8 <HAL_I2C_Init+0x138>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1e59      	subs	r1, r3, #1
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80022b0:	3301      	adds	r3, #1
 80022b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b6:	e051      	b.n	800235c <HAL_I2C_Init+0x1dc>
 80022b8:	2304      	movs	r3, #4
 80022ba:	e04f      	b.n	800235c <HAL_I2C_Init+0x1dc>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d111      	bne.n	80022e8 <HAL_I2C_Init+0x168>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1e58      	subs	r0, r3, #1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6859      	ldr	r1, [r3, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	440b      	add	r3, r1
 80022d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80022d6:	3301      	adds	r3, #1
 80022d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022dc:	2b00      	cmp	r3, #0
 80022de:	bf0c      	ite	eq
 80022e0:	2301      	moveq	r3, #1
 80022e2:	2300      	movne	r3, #0
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	e012      	b.n	800230e <HAL_I2C_Init+0x18e>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	1e58      	subs	r0, r3, #1
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6859      	ldr	r1, [r3, #4]
 80022f0:	460b      	mov	r3, r1
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	0099      	lsls	r1, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80022fe:	3301      	adds	r3, #1
 8002300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002304:	2b00      	cmp	r3, #0
 8002306:	bf0c      	ite	eq
 8002308:	2301      	moveq	r3, #1
 800230a:	2300      	movne	r3, #0
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_I2C_Init+0x196>
 8002312:	2301      	movs	r3, #1
 8002314:	e022      	b.n	800235c <HAL_I2C_Init+0x1dc>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10e      	bne.n	800233c <HAL_I2C_Init+0x1bc>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	1e58      	subs	r0, r3, #1
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6859      	ldr	r1, [r3, #4]
 8002326:	460b      	mov	r3, r1
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	440b      	add	r3, r1
 800232c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002330:	3301      	adds	r3, #1
 8002332:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800233a:	e00f      	b.n	800235c <HAL_I2C_Init+0x1dc>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	1e58      	subs	r0, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6859      	ldr	r1, [r3, #4]
 8002344:	460b      	mov	r3, r1
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	440b      	add	r3, r1
 800234a:	0099      	lsls	r1, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002352:	3301      	adds	r3, #1
 8002354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002358:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800235c:	6879      	ldr	r1, [r7, #4]
 800235e:	6809      	ldr	r1, [r1, #0]
 8002360:	4313      	orrs	r3, r2
 8002362:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69da      	ldr	r2, [r3, #28]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800238a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6911      	ldr	r1, [r2, #16]
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	68d2      	ldr	r2, [r2, #12]
 8002396:	4311      	orrs	r1, r2
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6812      	ldr	r2, [r2, #0]
 800239c:	430b      	orrs	r3, r1
 800239e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	695a      	ldr	r2, [r3, #20]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f042 0201 	orr.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2220      	movs	r2, #32
 80023d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	000186a0 	.word	0x000186a0
 80023f8:	001e847f 	.word	0x001e847f
 80023fc:	003d08ff 	.word	0x003d08ff
 8002400:	431bde83 	.word	0x431bde83
 8002404:	10624dd3 	.word	0x10624dd3

08002408 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b088      	sub	sp, #32
 800240c:	af02      	add	r7, sp, #8
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	607a      	str	r2, [r7, #4]
 8002412:	461a      	mov	r2, r3
 8002414:	460b      	mov	r3, r1
 8002416:	817b      	strh	r3, [r7, #10]
 8002418:	4613      	mov	r3, r2
 800241a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800241c:	f7ff fc02 	bl	8001c24 <HAL_GetTick>
 8002420:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b20      	cmp	r3, #32
 800242c:	f040 80e0 	bne.w	80025f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	2319      	movs	r3, #25
 8002436:	2201      	movs	r2, #1
 8002438:	4970      	ldr	r1, [pc, #448]	@ (80025fc <HAL_I2C_Master_Transmit+0x1f4>)
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f000 f964 	bl	8002708 <I2C_WaitOnFlagUntilTimeout>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002446:	2302      	movs	r3, #2
 8002448:	e0d3      	b.n	80025f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_I2C_Master_Transmit+0x50>
 8002454:	2302      	movs	r3, #2
 8002456:	e0cc      	b.n	80025f2 <HAL_I2C_Master_Transmit+0x1ea>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b01      	cmp	r3, #1
 800246c:	d007      	beq.n	800247e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f042 0201 	orr.w	r2, r2, #1
 800247c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800248c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2221      	movs	r2, #33	@ 0x21
 8002492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2210      	movs	r2, #16
 800249a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	893a      	ldrh	r2, [r7, #8]
 80024ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	4a50      	ldr	r2, [pc, #320]	@ (8002600 <HAL_I2C_Master_Transmit+0x1f8>)
 80024be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80024c0:	8979      	ldrh	r1, [r7, #10]
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	6a3a      	ldr	r2, [r7, #32]
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 f89c 	bl	8002604 <I2C_MasterRequestWrite>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e08d      	b.n	80025f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	613b      	str	r3, [r7, #16]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	613b      	str	r3, [r7, #16]
 80024ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80024ec:	e066      	b.n	80025bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	6a39      	ldr	r1, [r7, #32]
 80024f2:	68f8      	ldr	r0, [r7, #12]
 80024f4:	f000 fa22 	bl	800293c <I2C_WaitOnTXEFlagUntilTimeout>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00d      	beq.n	800251a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	2b04      	cmp	r3, #4
 8002504:	d107      	bne.n	8002516 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002514:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e06b      	b.n	80025f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251e:	781a      	ldrb	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	1c5a      	adds	r2, r3, #1
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002534:	b29b      	uxth	r3, r3
 8002536:	3b01      	subs	r3, #1
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002542:	3b01      	subs	r3, #1
 8002544:	b29a      	uxth	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	2b04      	cmp	r3, #4
 8002556:	d11b      	bne.n	8002590 <HAL_I2C_Master_Transmit+0x188>
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800255c:	2b00      	cmp	r3, #0
 800255e:	d017      	beq.n	8002590 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002564:	781a      	ldrb	r2, [r3, #0]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002570:	1c5a      	adds	r2, r3, #1
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800257a:	b29b      	uxth	r3, r3
 800257c:	3b01      	subs	r3, #1
 800257e:	b29a      	uxth	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002588:	3b01      	subs	r3, #1
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002590:	697a      	ldr	r2, [r7, #20]
 8002592:	6a39      	ldr	r1, [r7, #32]
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f000 fa19 	bl	80029cc <I2C_WaitOnBTFFlagUntilTimeout>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d00d      	beq.n	80025bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a4:	2b04      	cmp	r3, #4
 80025a6:	d107      	bne.n	80025b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e01a      	b.n	80025f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d194      	bne.n	80024ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2220      	movs	r2, #32
 80025d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80025ec:	2300      	movs	r3, #0
 80025ee:	e000      	b.n	80025f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80025f0:	2302      	movs	r3, #2
  }
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	00100002 	.word	0x00100002
 8002600:	ffff0000 	.word	0xffff0000

08002604 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af02      	add	r7, sp, #8
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	607a      	str	r2, [r7, #4]
 800260e:	603b      	str	r3, [r7, #0]
 8002610:	460b      	mov	r3, r1
 8002612:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002618:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	2b08      	cmp	r3, #8
 800261e:	d006      	beq.n	800262e <I2C_MasterRequestWrite+0x2a>
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d003      	beq.n	800262e <I2C_MasterRequestWrite+0x2a>
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800262c:	d108      	bne.n	8002640 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	e00b      	b.n	8002658 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002644:	2b12      	cmp	r3, #18
 8002646:	d107      	bne.n	8002658 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002656:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	9300      	str	r3, [sp, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f84f 	bl	8002708 <I2C_WaitOnFlagUntilTimeout>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00d      	beq.n	800268c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800267e:	d103      	bne.n	8002688 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002686:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e035      	b.n	80026f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002694:	d108      	bne.n	80026a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002696:	897b      	ldrh	r3, [r7, #10]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	461a      	mov	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80026a4:	611a      	str	r2, [r3, #16]
 80026a6:	e01b      	b.n	80026e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026a8:	897b      	ldrh	r3, [r7, #10]
 80026aa:	11db      	asrs	r3, r3, #7
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	f003 0306 	and.w	r3, r3, #6
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	f063 030f 	orn	r3, r3, #15
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	490e      	ldr	r1, [pc, #56]	@ (8002700 <I2C_MasterRequestWrite+0xfc>)
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 f898 	bl	80027fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e010      	b.n	80026f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026d6:	897b      	ldrh	r3, [r7, #10]
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	4907      	ldr	r1, [pc, #28]	@ (8002704 <I2C_MasterRequestWrite+0x100>)
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f888 	bl	80027fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e000      	b.n	80026f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3718      	adds	r7, #24
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	00010008 	.word	0x00010008
 8002704:	00010002 	.word	0x00010002

08002708 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	603b      	str	r3, [r7, #0]
 8002714:	4613      	mov	r3, r2
 8002716:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002718:	e048      	b.n	80027ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d044      	beq.n	80027ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002722:	f7ff fa7f 	bl	8001c24 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	429a      	cmp	r2, r3
 8002730:	d302      	bcc.n	8002738 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d139      	bne.n	80027ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	0c1b      	lsrs	r3, r3, #16
 800273c:	b2db      	uxtb	r3, r3
 800273e:	2b01      	cmp	r3, #1
 8002740:	d10d      	bne.n	800275e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	695b      	ldr	r3, [r3, #20]
 8002748:	43da      	mvns	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	4013      	ands	r3, r2
 800274e:	b29b      	uxth	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	bf0c      	ite	eq
 8002754:	2301      	moveq	r3, #1
 8002756:	2300      	movne	r3, #0
 8002758:	b2db      	uxtb	r3, r3
 800275a:	461a      	mov	r2, r3
 800275c:	e00c      	b.n	8002778 <I2C_WaitOnFlagUntilTimeout+0x70>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	43da      	mvns	r2, r3
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	4013      	ands	r3, r2
 800276a:	b29b      	uxth	r3, r3
 800276c:	2b00      	cmp	r3, #0
 800276e:	bf0c      	ite	eq
 8002770:	2301      	moveq	r3, #1
 8002772:	2300      	movne	r3, #0
 8002774:	b2db      	uxtb	r3, r3
 8002776:	461a      	mov	r2, r3
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	429a      	cmp	r2, r3
 800277c:	d116      	bne.n	80027ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002798:	f043 0220 	orr.w	r2, r3, #32
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e023      	b.n	80027f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	0c1b      	lsrs	r3, r3, #16
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d10d      	bne.n	80027d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	43da      	mvns	r2, r3
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	4013      	ands	r3, r2
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	bf0c      	ite	eq
 80027c8:	2301      	moveq	r3, #1
 80027ca:	2300      	movne	r3, #0
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	461a      	mov	r2, r3
 80027d0:	e00c      	b.n	80027ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	43da      	mvns	r2, r3
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	4013      	ands	r3, r2
 80027de:	b29b      	uxth	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	bf0c      	ite	eq
 80027e4:	2301      	moveq	r3, #1
 80027e6:	2300      	movne	r3, #0
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	461a      	mov	r2, r3
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d093      	beq.n	800271a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
 8002808:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800280a:	e071      	b.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800281a:	d123      	bne.n	8002864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800282a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002834:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2200      	movs	r2, #0
 800283a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2220      	movs	r2, #32
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002850:	f043 0204 	orr.w	r2, r3, #4
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e067      	b.n	8002934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286a:	d041      	beq.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800286c:	f7ff f9da 	bl	8001c24 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	429a      	cmp	r2, r3
 800287a:	d302      	bcc.n	8002882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d136      	bne.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	0c1b      	lsrs	r3, r3, #16
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b01      	cmp	r3, #1
 800288a:	d10c      	bne.n	80028a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	43da      	mvns	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	4013      	ands	r3, r2
 8002898:	b29b      	uxth	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	bf14      	ite	ne
 800289e:	2301      	movne	r3, #1
 80028a0:	2300      	moveq	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	e00b      	b.n	80028be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	43da      	mvns	r2, r3
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	4013      	ands	r3, r2
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	bf14      	ite	ne
 80028b8:	2301      	movne	r3, #1
 80028ba:	2300      	moveq	r3, #0
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d016      	beq.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2220      	movs	r2, #32
 80028cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028dc:	f043 0220 	orr.w	r2, r3, #32
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e021      	b.n	8002934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	0c1b      	lsrs	r3, r3, #16
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d10c      	bne.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	43da      	mvns	r2, r3
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	4013      	ands	r3, r2
 8002906:	b29b      	uxth	r3, r3
 8002908:	2b00      	cmp	r3, #0
 800290a:	bf14      	ite	ne
 800290c:	2301      	movne	r3, #1
 800290e:	2300      	moveq	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	e00b      	b.n	800292c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	43da      	mvns	r2, r3
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	4013      	ands	r3, r2
 8002920:	b29b      	uxth	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	bf14      	ite	ne
 8002926:	2301      	movne	r3, #1
 8002928:	2300      	moveq	r3, #0
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b00      	cmp	r3, #0
 800292e:	f47f af6d 	bne.w	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002948:	e034      	b.n	80029b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 f886 	bl	8002a5c <I2C_IsAcknowledgeFailed>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e034      	b.n	80029c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002960:	d028      	beq.n	80029b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002962:	f7ff f95f 	bl	8001c24 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	429a      	cmp	r2, r3
 8002970:	d302      	bcc.n	8002978 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d11d      	bne.n	80029b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002982:	2b80      	cmp	r3, #128	@ 0x80
 8002984:	d016      	beq.n	80029b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2220      	movs	r2, #32
 8002990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	f043 0220 	orr.w	r2, r3, #32
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e007      	b.n	80029c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029be:	2b80      	cmp	r3, #128	@ 0x80
 80029c0:	d1c3      	bne.n	800294a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029d8:	e034      	b.n	8002a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 f83e 	bl	8002a5c <I2C_IsAcknowledgeFailed>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e034      	b.n	8002a54 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f0:	d028      	beq.n	8002a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029f2:	f7ff f917 	bl	8001c24 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d302      	bcc.n	8002a08 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d11d      	bne.n	8002a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d016      	beq.n	8002a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2220      	movs	r2, #32
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a30:	f043 0220 	orr.w	r2, r3, #32
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e007      	b.n	8002a54 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	2b04      	cmp	r3, #4
 8002a50:	d1c3      	bne.n	80029da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a72:	d11b      	bne.n	8002aac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a98:	f043 0204 	orr.w	r2, r3, #4
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
	...

08002abc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e267      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d075      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ada:	4b88      	ldr	r3, [pc, #544]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d00c      	beq.n	8002b00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ae6:	4b85      	ldr	r3, [pc, #532]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d112      	bne.n	8002b18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002af2:	4b82      	ldr	r3, [pc, #520]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002afa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002afe:	d10b      	bne.n	8002b18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b00:	4b7e      	ldr	r3, [pc, #504]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d05b      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x108>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d157      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e242      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b20:	d106      	bne.n	8002b30 <HAL_RCC_OscConfig+0x74>
 8002b22:	4b76      	ldr	r3, [pc, #472]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a75      	ldr	r2, [pc, #468]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	e01d      	b.n	8002b6c <HAL_RCC_OscConfig+0xb0>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b38:	d10c      	bne.n	8002b54 <HAL_RCC_OscConfig+0x98>
 8002b3a:	4b70      	ldr	r3, [pc, #448]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a6f      	ldr	r2, [pc, #444]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b44:	6013      	str	r3, [r2, #0]
 8002b46:	4b6d      	ldr	r3, [pc, #436]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a6c      	ldr	r2, [pc, #432]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e00b      	b.n	8002b6c <HAL_RCC_OscConfig+0xb0>
 8002b54:	4b69      	ldr	r3, [pc, #420]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a68      	ldr	r2, [pc, #416]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b5e:	6013      	str	r3, [r2, #0]
 8002b60:	4b66      	ldr	r3, [pc, #408]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a65      	ldr	r2, [pc, #404]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d013      	beq.n	8002b9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b74:	f7ff f856 	bl	8001c24 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b7c:	f7ff f852 	bl	8001c24 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b64      	cmp	r3, #100	@ 0x64
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e207      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8e:	4b5b      	ldr	r3, [pc, #364]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0f0      	beq.n	8002b7c <HAL_RCC_OscConfig+0xc0>
 8002b9a:	e014      	b.n	8002bc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7ff f842 	bl	8001c24 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba4:	f7ff f83e 	bl	8001c24 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b64      	cmp	r3, #100	@ 0x64
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e1f3      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb6:	4b51      	ldr	r3, [pc, #324]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0xe8>
 8002bc2:	e000      	b.n	8002bc6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d063      	beq.n	8002c9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bd2:	4b4a      	ldr	r3, [pc, #296]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 030c 	and.w	r3, r3, #12
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bde:	4b47      	ldr	r3, [pc, #284]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	d11c      	bne.n	8002c24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bea:	4b44      	ldr	r3, [pc, #272]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d116      	bne.n	8002c24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf6:	4b41      	ldr	r3, [pc, #260]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d005      	beq.n	8002c0e <HAL_RCC_OscConfig+0x152>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d001      	beq.n	8002c0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e1c7      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	4937      	ldr	r1, [pc, #220]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c22:	e03a      	b.n	8002c9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d020      	beq.n	8002c6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c2c:	4b34      	ldr	r3, [pc, #208]	@ (8002d00 <HAL_RCC_OscConfig+0x244>)
 8002c2e:	2201      	movs	r2, #1
 8002c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c32:	f7fe fff7 	bl	8001c24 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c3a:	f7fe fff3 	bl	8001c24 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e1a8      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0f0      	beq.n	8002c3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c58:	4b28      	ldr	r3, [pc, #160]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	4925      	ldr	r1, [pc, #148]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	600b      	str	r3, [r1, #0]
 8002c6c:	e015      	b.n	8002c9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c6e:	4b24      	ldr	r3, [pc, #144]	@ (8002d00 <HAL_RCC_OscConfig+0x244>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c74:	f7fe ffd6 	bl	8001c24 <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c7c:	f7fe ffd2 	bl	8001c24 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e187      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0308 	and.w	r3, r3, #8
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d036      	beq.n	8002d14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d016      	beq.n	8002cdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cae:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <HAL_RCC_OscConfig+0x248>)
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb4:	f7fe ffb6 	bl	8001c24 <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cbc:	f7fe ffb2 	bl	8001c24 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e167      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cce:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0x200>
 8002cda:	e01b      	b.n	8002d14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cdc:	4b09      	ldr	r3, [pc, #36]	@ (8002d04 <HAL_RCC_OscConfig+0x248>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce2:	f7fe ff9f 	bl	8001c24 <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce8:	e00e      	b.n	8002d08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cea:	f7fe ff9b 	bl	8001c24 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d907      	bls.n	8002d08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e150      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
 8002cfc:	40023800 	.word	0x40023800
 8002d00:	42470000 	.word	0x42470000
 8002d04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d08:	4b88      	ldr	r3, [pc, #544]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1ea      	bne.n	8002cea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 8097 	beq.w	8002e50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d26:	4b81      	ldr	r3, [pc, #516]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10f      	bne.n	8002d52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60bb      	str	r3, [r7, #8]
 8002d36:	4b7d      	ldr	r3, [pc, #500]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3a:	4a7c      	ldr	r2, [pc, #496]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d42:	4b7a      	ldr	r3, [pc, #488]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d4a:	60bb      	str	r3, [r7, #8]
 8002d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d52:	4b77      	ldr	r3, [pc, #476]	@ (8002f30 <HAL_RCC_OscConfig+0x474>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d118      	bne.n	8002d90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d5e:	4b74      	ldr	r3, [pc, #464]	@ (8002f30 <HAL_RCC_OscConfig+0x474>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a73      	ldr	r2, [pc, #460]	@ (8002f30 <HAL_RCC_OscConfig+0x474>)
 8002d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d6a:	f7fe ff5b 	bl	8001c24 <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d70:	e008      	b.n	8002d84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d72:	f7fe ff57 	bl	8001c24 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e10c      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d84:	4b6a      	ldr	r3, [pc, #424]	@ (8002f30 <HAL_RCC_OscConfig+0x474>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0f0      	beq.n	8002d72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d106      	bne.n	8002da6 <HAL_RCC_OscConfig+0x2ea>
 8002d98:	4b64      	ldr	r3, [pc, #400]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d9c:	4a63      	ldr	r2, [pc, #396]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002da4:	e01c      	b.n	8002de0 <HAL_RCC_OscConfig+0x324>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	2b05      	cmp	r3, #5
 8002dac:	d10c      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x30c>
 8002dae:	4b5f      	ldr	r3, [pc, #380]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db2:	4a5e      	ldr	r2, [pc, #376]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002db4:	f043 0304 	orr.w	r3, r3, #4
 8002db8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dba:	4b5c      	ldr	r3, [pc, #368]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbe:	4a5b      	ldr	r2, [pc, #364]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc6:	e00b      	b.n	8002de0 <HAL_RCC_OscConfig+0x324>
 8002dc8:	4b58      	ldr	r3, [pc, #352]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dcc:	4a57      	ldr	r2, [pc, #348]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dce:	f023 0301 	bic.w	r3, r3, #1
 8002dd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd4:	4b55      	ldr	r3, [pc, #340]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd8:	4a54      	ldr	r2, [pc, #336]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dda:	f023 0304 	bic.w	r3, r3, #4
 8002dde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d015      	beq.n	8002e14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de8:	f7fe ff1c 	bl	8001c24 <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df0:	f7fe ff18 	bl	8001c24 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e0cb      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e06:	4b49      	ldr	r3, [pc, #292]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d0ee      	beq.n	8002df0 <HAL_RCC_OscConfig+0x334>
 8002e12:	e014      	b.n	8002e3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e14:	f7fe ff06 	bl	8001c24 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e1a:	e00a      	b.n	8002e32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1c:	f7fe ff02 	bl	8001c24 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e0b5      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e32:	4b3e      	ldr	r3, [pc, #248]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1ee      	bne.n	8002e1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e3e:	7dfb      	ldrb	r3, [r7, #23]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d105      	bne.n	8002e50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e44:	4b39      	ldr	r3, [pc, #228]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	4a38      	ldr	r2, [pc, #224]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f000 80a1 	beq.w	8002f9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e5a:	4b34      	ldr	r3, [pc, #208]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
 8002e62:	2b08      	cmp	r3, #8
 8002e64:	d05c      	beq.n	8002f20 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d141      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e6e:	4b31      	ldr	r3, [pc, #196]	@ (8002f34 <HAL_RCC_OscConfig+0x478>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e74:	f7fe fed6 	bl	8001c24 <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e7c:	f7fe fed2 	bl	8001c24 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e087      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e8e:	4b27      	ldr	r3, [pc, #156]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1f0      	bne.n	8002e7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69da      	ldr	r2, [r3, #28]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	019b      	lsls	r3, r3, #6
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb0:	085b      	lsrs	r3, r3, #1
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	041b      	lsls	r3, r3, #16
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebc:	061b      	lsls	r3, r3, #24
 8002ebe:	491b      	ldr	r1, [pc, #108]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f34 <HAL_RCC_OscConfig+0x478>)
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eca:	f7fe feab 	bl	8001c24 <HAL_GetTick>
 8002ece:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed0:	e008      	b.n	8002ee4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed2:	f7fe fea7 	bl	8001c24 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e05c      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee4:	4b11      	ldr	r3, [pc, #68]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d0f0      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x416>
 8002ef0:	e054      	b.n	8002f9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef2:	4b10      	ldr	r3, [pc, #64]	@ (8002f34 <HAL_RCC_OscConfig+0x478>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef8:	f7fe fe94 	bl	8001c24 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7fe fe90 	bl	8001c24 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e045      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f12:	4b06      	ldr	r3, [pc, #24]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f0      	bne.n	8002f00 <HAL_RCC_OscConfig+0x444>
 8002f1e:	e03d      	b.n	8002f9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d107      	bne.n	8002f38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e038      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	40007000 	.word	0x40007000
 8002f34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f38:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ec>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d028      	beq.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d121      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d11a      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f68:	4013      	ands	r3, r2
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d111      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7e:	085b      	lsrs	r3, r3, #1
 8002f80:	3b01      	subs	r3, #1
 8002f82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d107      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d001      	beq.n	8002f9c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e000      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800

08002fac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0cc      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fc0:	4b68      	ldr	r3, [pc, #416]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d90c      	bls.n	8002fe8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fce:	4b65      	ldr	r3, [pc, #404]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd0:	683a      	ldr	r2, [r7, #0]
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd6:	4b63      	ldr	r3, [pc, #396]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d001      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0b8      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d020      	beq.n	8003036 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d005      	beq.n	800300c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003000:	4b59      	ldr	r3, [pc, #356]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	4a58      	ldr	r2, [pc, #352]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800300a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0308 	and.w	r3, r3, #8
 8003014:	2b00      	cmp	r3, #0
 8003016:	d005      	beq.n	8003024 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003018:	4b53      	ldr	r3, [pc, #332]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	4a52      	ldr	r2, [pc, #328]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003022:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003024:	4b50      	ldr	r3, [pc, #320]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	494d      	ldr	r1, [pc, #308]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	4313      	orrs	r3, r2
 8003034:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d044      	beq.n	80030cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d107      	bne.n	800305a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304a:	4b47      	ldr	r3, [pc, #284]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d119      	bne.n	800308a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e07f      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d003      	beq.n	800306a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003066:	2b03      	cmp	r3, #3
 8003068:	d107      	bne.n	800307a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800306a:	4b3f      	ldr	r3, [pc, #252]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d109      	bne.n	800308a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e06f      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800307a:	4b3b      	ldr	r3, [pc, #236]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e067      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800308a:	4b37      	ldr	r3, [pc, #220]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f023 0203 	bic.w	r2, r3, #3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	4934      	ldr	r1, [pc, #208]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003098:	4313      	orrs	r3, r2
 800309a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800309c:	f7fe fdc2 	bl	8001c24 <HAL_GetTick>
 80030a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a2:	e00a      	b.n	80030ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030a4:	f7fe fdbe 	bl	8001c24 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e04f      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 020c 	and.w	r2, r3, #12
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d1eb      	bne.n	80030a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030cc:	4b25      	ldr	r3, [pc, #148]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d20c      	bcs.n	80030f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030da:	4b22      	ldr	r3, [pc, #136]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030e2:	4b20      	ldr	r3, [pc, #128]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d001      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e032      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d008      	beq.n	8003112 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003100:	4b19      	ldr	r3, [pc, #100]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	4916      	ldr	r1, [pc, #88]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	4313      	orrs	r3, r2
 8003110:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0308 	and.w	r3, r3, #8
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800311e:	4b12      	ldr	r3, [pc, #72]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	490e      	ldr	r1, [pc, #56]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800312e:	4313      	orrs	r3, r2
 8003130:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003132:	f000 f821 	bl	8003178 <HAL_RCC_GetSysClockFreq>
 8003136:	4602      	mov	r2, r0
 8003138:	4b0b      	ldr	r3, [pc, #44]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	490a      	ldr	r1, [pc, #40]	@ (800316c <HAL_RCC_ClockConfig+0x1c0>)
 8003144:	5ccb      	ldrb	r3, [r1, r3]
 8003146:	fa22 f303 	lsr.w	r3, r2, r3
 800314a:	4a09      	ldr	r2, [pc, #36]	@ (8003170 <HAL_RCC_ClockConfig+0x1c4>)
 800314c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800314e:	4b09      	ldr	r3, [pc, #36]	@ (8003174 <HAL_RCC_ClockConfig+0x1c8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f7fd fcea 	bl	8000b2c <HAL_InitTick>

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40023c00 	.word	0x40023c00
 8003168:	40023800 	.word	0x40023800
 800316c:	08007be8 	.word	0x08007be8
 8003170:	20000000 	.word	0x20000000
 8003174:	20000004 	.word	0x20000004

08003178 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003178:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800317c:	b094      	sub	sp, #80	@ 0x50
 800317e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003184:	2300      	movs	r3, #0
 8003186:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003188:	2300      	movs	r3, #0
 800318a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003190:	4b79      	ldr	r3, [pc, #484]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f003 030c 	and.w	r3, r3, #12
 8003198:	2b08      	cmp	r3, #8
 800319a:	d00d      	beq.n	80031b8 <HAL_RCC_GetSysClockFreq+0x40>
 800319c:	2b08      	cmp	r3, #8
 800319e:	f200 80e1 	bhi.w	8003364 <HAL_RCC_GetSysClockFreq+0x1ec>
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <HAL_RCC_GetSysClockFreq+0x34>
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	d003      	beq.n	80031b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80031aa:	e0db      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031ac:	4b73      	ldr	r3, [pc, #460]	@ (800337c <HAL_RCC_GetSysClockFreq+0x204>)
 80031ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031b0:	e0db      	b.n	800336a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031b2:	4b73      	ldr	r3, [pc, #460]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x208>)
 80031b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031b6:	e0d8      	b.n	800336a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d063      	beq.n	8003296 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	099b      	lsrs	r3, r3, #6
 80031d4:	2200      	movs	r2, #0
 80031d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80031da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80031e2:	2300      	movs	r3, #0
 80031e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80031e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80031ea:	4622      	mov	r2, r4
 80031ec:	462b      	mov	r3, r5
 80031ee:	f04f 0000 	mov.w	r0, #0
 80031f2:	f04f 0100 	mov.w	r1, #0
 80031f6:	0159      	lsls	r1, r3, #5
 80031f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031fc:	0150      	lsls	r0, r2, #5
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	4621      	mov	r1, r4
 8003204:	1a51      	subs	r1, r2, r1
 8003206:	6139      	str	r1, [r7, #16]
 8003208:	4629      	mov	r1, r5
 800320a:	eb63 0301 	sbc.w	r3, r3, r1
 800320e:	617b      	str	r3, [r7, #20]
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800321c:	4659      	mov	r1, fp
 800321e:	018b      	lsls	r3, r1, #6
 8003220:	4651      	mov	r1, sl
 8003222:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003226:	4651      	mov	r1, sl
 8003228:	018a      	lsls	r2, r1, #6
 800322a:	4651      	mov	r1, sl
 800322c:	ebb2 0801 	subs.w	r8, r2, r1
 8003230:	4659      	mov	r1, fp
 8003232:	eb63 0901 	sbc.w	r9, r3, r1
 8003236:	f04f 0200 	mov.w	r2, #0
 800323a:	f04f 0300 	mov.w	r3, #0
 800323e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003242:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003246:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800324a:	4690      	mov	r8, r2
 800324c:	4699      	mov	r9, r3
 800324e:	4623      	mov	r3, r4
 8003250:	eb18 0303 	adds.w	r3, r8, r3
 8003254:	60bb      	str	r3, [r7, #8]
 8003256:	462b      	mov	r3, r5
 8003258:	eb49 0303 	adc.w	r3, r9, r3
 800325c:	60fb      	str	r3, [r7, #12]
 800325e:	f04f 0200 	mov.w	r2, #0
 8003262:	f04f 0300 	mov.w	r3, #0
 8003266:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800326a:	4629      	mov	r1, r5
 800326c:	024b      	lsls	r3, r1, #9
 800326e:	4621      	mov	r1, r4
 8003270:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003274:	4621      	mov	r1, r4
 8003276:	024a      	lsls	r2, r1, #9
 8003278:	4610      	mov	r0, r2
 800327a:	4619      	mov	r1, r3
 800327c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800327e:	2200      	movs	r2, #0
 8003280:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003282:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003284:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003288:	f7fc fffa 	bl	8000280 <__aeabi_uldivmod>
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	4613      	mov	r3, r2
 8003292:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003294:	e058      	b.n	8003348 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003296:	4b38      	ldr	r3, [pc, #224]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	099b      	lsrs	r3, r3, #6
 800329c:	2200      	movs	r2, #0
 800329e:	4618      	mov	r0, r3
 80032a0:	4611      	mov	r1, r2
 80032a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032a6:	623b      	str	r3, [r7, #32]
 80032a8:	2300      	movs	r3, #0
 80032aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80032ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032b0:	4642      	mov	r2, r8
 80032b2:	464b      	mov	r3, r9
 80032b4:	f04f 0000 	mov.w	r0, #0
 80032b8:	f04f 0100 	mov.w	r1, #0
 80032bc:	0159      	lsls	r1, r3, #5
 80032be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032c2:	0150      	lsls	r0, r2, #5
 80032c4:	4602      	mov	r2, r0
 80032c6:	460b      	mov	r3, r1
 80032c8:	4641      	mov	r1, r8
 80032ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80032ce:	4649      	mov	r1, r9
 80032d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032e8:	ebb2 040a 	subs.w	r4, r2, sl
 80032ec:	eb63 050b 	sbc.w	r5, r3, fp
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	00eb      	lsls	r3, r5, #3
 80032fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032fe:	00e2      	lsls	r2, r4, #3
 8003300:	4614      	mov	r4, r2
 8003302:	461d      	mov	r5, r3
 8003304:	4643      	mov	r3, r8
 8003306:	18e3      	adds	r3, r4, r3
 8003308:	603b      	str	r3, [r7, #0]
 800330a:	464b      	mov	r3, r9
 800330c:	eb45 0303 	adc.w	r3, r5, r3
 8003310:	607b      	str	r3, [r7, #4]
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	f04f 0300 	mov.w	r3, #0
 800331a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800331e:	4629      	mov	r1, r5
 8003320:	028b      	lsls	r3, r1, #10
 8003322:	4621      	mov	r1, r4
 8003324:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003328:	4621      	mov	r1, r4
 800332a:	028a      	lsls	r2, r1, #10
 800332c:	4610      	mov	r0, r2
 800332e:	4619      	mov	r1, r3
 8003330:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003332:	2200      	movs	r2, #0
 8003334:	61bb      	str	r3, [r7, #24]
 8003336:	61fa      	str	r2, [r7, #28]
 8003338:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800333c:	f7fc ffa0 	bl	8000280 <__aeabi_uldivmod>
 8003340:	4602      	mov	r2, r0
 8003342:	460b      	mov	r3, r1
 8003344:	4613      	mov	r3, r2
 8003346:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003348:	4b0b      	ldr	r3, [pc, #44]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	0c1b      	lsrs	r3, r3, #16
 800334e:	f003 0303 	and.w	r3, r3, #3
 8003352:	3301      	adds	r3, #1
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003358:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800335a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003360:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003362:	e002      	b.n	800336a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003364:	4b05      	ldr	r3, [pc, #20]	@ (800337c <HAL_RCC_GetSysClockFreq+0x204>)
 8003366:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003368:	bf00      	nop
    }
  }
  return sysclockfreq;
 800336a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800336c:	4618      	mov	r0, r3
 800336e:	3750      	adds	r7, #80	@ 0x50
 8003370:	46bd      	mov	sp, r7
 8003372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003376:	bf00      	nop
 8003378:	40023800 	.word	0x40023800
 800337c:	00f42400 	.word	0x00f42400
 8003380:	007a1200 	.word	0x007a1200

08003384 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003388:	4b03      	ldr	r3, [pc, #12]	@ (8003398 <HAL_RCC_GetHCLKFreq+0x14>)
 800338a:	681b      	ldr	r3, [r3, #0]
}
 800338c:	4618      	mov	r0, r3
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	20000000 	.word	0x20000000

0800339c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033a0:	f7ff fff0 	bl	8003384 <HAL_RCC_GetHCLKFreq>
 80033a4:	4602      	mov	r2, r0
 80033a6:	4b05      	ldr	r3, [pc, #20]	@ (80033bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	0a9b      	lsrs	r3, r3, #10
 80033ac:	f003 0307 	and.w	r3, r3, #7
 80033b0:	4903      	ldr	r1, [pc, #12]	@ (80033c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033b2:	5ccb      	ldrb	r3, [r1, r3]
 80033b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	40023800 	.word	0x40023800
 80033c0:	08007bf8 	.word	0x08007bf8

080033c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033c8:	f7ff ffdc 	bl	8003384 <HAL_RCC_GetHCLKFreq>
 80033cc:	4602      	mov	r2, r0
 80033ce:	4b05      	ldr	r3, [pc, #20]	@ (80033e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	0b5b      	lsrs	r3, r3, #13
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	4903      	ldr	r1, [pc, #12]	@ (80033e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033da:	5ccb      	ldrb	r3, [r1, r3]
 80033dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40023800 	.word	0x40023800
 80033e8:	08007bf8 	.word	0x08007bf8

080033ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	220f      	movs	r2, #15
 80033fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80033fc:	4b12      	ldr	r3, [pc, #72]	@ (8003448 <HAL_RCC_GetClockConfig+0x5c>)
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f003 0203 	and.w	r2, r3, #3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003408:	4b0f      	ldr	r3, [pc, #60]	@ (8003448 <HAL_RCC_GetClockConfig+0x5c>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003414:	4b0c      	ldr	r3, [pc, #48]	@ (8003448 <HAL_RCC_GetClockConfig+0x5c>)
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003420:	4b09      	ldr	r3, [pc, #36]	@ (8003448 <HAL_RCC_GetClockConfig+0x5c>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	08db      	lsrs	r3, r3, #3
 8003426:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800342e:	4b07      	ldr	r3, [pc, #28]	@ (800344c <HAL_RCC_GetClockConfig+0x60>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0207 	and.w	r2, r3, #7
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	601a      	str	r2, [r3, #0]
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	40023800 	.word	0x40023800
 800344c:	40023c00 	.word	0x40023c00

08003450 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e07b      	b.n	800355a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	2b00      	cmp	r3, #0
 8003468:	d108      	bne.n	800347c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003472:	d009      	beq.n	8003488 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	61da      	str	r2, [r3, #28]
 800347a:	e005      	b.n	8003488 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d106      	bne.n	80034a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7fd face 	bl	8000a44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2202      	movs	r2, #2
 80034ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80034d0:	431a      	orrs	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	431a      	orrs	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034f8:	431a      	orrs	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a1b      	ldr	r3, [r3, #32]
 8003508:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800350c:	ea42 0103 	orr.w	r1, r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003514:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	0c1b      	lsrs	r3, r3, #16
 8003526:	f003 0104 	and.w	r1, r3, #4
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	f003 0210 	and.w	r2, r3, #16
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	69da      	ldr	r2, [r3, #28]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003548:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e041      	b.n	80035f8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d106      	bne.n	800358e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7fd fd2f 	bl	8000fec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2202      	movs	r2, #2
 8003592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	3304      	adds	r3, #4
 800359e:	4619      	mov	r1, r3
 80035a0:	4610      	mov	r0, r2
 80035a2:	f000 fc3b 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800360e:	b2db      	uxtb	r3, r3
 8003610:	2b01      	cmp	r3, #1
 8003612:	d001      	beq.n	8003618 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e044      	b.n	80036a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2202      	movs	r2, #2
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0201 	orr.w	r2, r2, #1
 800362e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a1e      	ldr	r2, [pc, #120]	@ (80036b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d018      	beq.n	800366c <HAL_TIM_Base_Start_IT+0x6c>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003642:	d013      	beq.n	800366c <HAL_TIM_Base_Start_IT+0x6c>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a1a      	ldr	r2, [pc, #104]	@ (80036b4 <HAL_TIM_Base_Start_IT+0xb4>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d00e      	beq.n	800366c <HAL_TIM_Base_Start_IT+0x6c>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a19      	ldr	r2, [pc, #100]	@ (80036b8 <HAL_TIM_Base_Start_IT+0xb8>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d009      	beq.n	800366c <HAL_TIM_Base_Start_IT+0x6c>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a17      	ldr	r2, [pc, #92]	@ (80036bc <HAL_TIM_Base_Start_IT+0xbc>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d004      	beq.n	800366c <HAL_TIM_Base_Start_IT+0x6c>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a16      	ldr	r2, [pc, #88]	@ (80036c0 <HAL_TIM_Base_Start_IT+0xc0>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d111      	bne.n	8003690 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 0307 	and.w	r3, r3, #7
 8003676:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2b06      	cmp	r3, #6
 800367c:	d010      	beq.n	80036a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f042 0201 	orr.w	r2, r2, #1
 800368c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800368e:	e007      	b.n	80036a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0201 	orr.w	r2, r2, #1
 800369e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3714      	adds	r7, #20
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	40010000 	.word	0x40010000
 80036b4:	40000400 	.word	0x40000400
 80036b8:	40000800 	.word	0x40000800
 80036bc:	40000c00 	.word	0x40000c00
 80036c0:	40014000 	.word	0x40014000

080036c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e041      	b.n	800375a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d106      	bne.n	80036f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f839 	bl	8003762 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2202      	movs	r2, #2
 80036f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	3304      	adds	r3, #4
 8003700:	4619      	mov	r1, r3
 8003702:	4610      	mov	r0, r2
 8003704:	f000 fb8a 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003762:	b480      	push	{r7}
 8003764:	b083      	sub	sp, #12
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
	...

08003778 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d109      	bne.n	800379c <HAL_TIM_PWM_Start+0x24>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b01      	cmp	r3, #1
 8003792:	bf14      	ite	ne
 8003794:	2301      	movne	r3, #1
 8003796:	2300      	moveq	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	e022      	b.n	80037e2 <HAL_TIM_PWM_Start+0x6a>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	2b04      	cmp	r3, #4
 80037a0:	d109      	bne.n	80037b6 <HAL_TIM_PWM_Start+0x3e>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	bf14      	ite	ne
 80037ae:	2301      	movne	r3, #1
 80037b0:	2300      	moveq	r3, #0
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	e015      	b.n	80037e2 <HAL_TIM_PWM_Start+0x6a>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d109      	bne.n	80037d0 <HAL_TIM_PWM_Start+0x58>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	bf14      	ite	ne
 80037c8:	2301      	movne	r3, #1
 80037ca:	2300      	moveq	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	e008      	b.n	80037e2 <HAL_TIM_PWM_Start+0x6a>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b01      	cmp	r3, #1
 80037da:	bf14      	ite	ne
 80037dc:	2301      	movne	r3, #1
 80037de:	2300      	moveq	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e068      	b.n	80038bc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d104      	bne.n	80037fa <HAL_TIM_PWM_Start+0x82>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037f8:	e013      	b.n	8003822 <HAL_TIM_PWM_Start+0xaa>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d104      	bne.n	800380a <HAL_TIM_PWM_Start+0x92>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2202      	movs	r2, #2
 8003804:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003808:	e00b      	b.n	8003822 <HAL_TIM_PWM_Start+0xaa>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b08      	cmp	r3, #8
 800380e:	d104      	bne.n	800381a <HAL_TIM_PWM_Start+0xa2>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2202      	movs	r2, #2
 8003814:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003818:	e003      	b.n	8003822 <HAL_TIM_PWM_Start+0xaa>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2202      	movs	r2, #2
 800381e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2201      	movs	r2, #1
 8003828:	6839      	ldr	r1, [r7, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f000 fda2 	bl	8004374 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a23      	ldr	r2, [pc, #140]	@ (80038c4 <HAL_TIM_PWM_Start+0x14c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d107      	bne.n	800384a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003848:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a1d      	ldr	r2, [pc, #116]	@ (80038c4 <HAL_TIM_PWM_Start+0x14c>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d018      	beq.n	8003886 <HAL_TIM_PWM_Start+0x10e>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800385c:	d013      	beq.n	8003886 <HAL_TIM_PWM_Start+0x10e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a19      	ldr	r2, [pc, #100]	@ (80038c8 <HAL_TIM_PWM_Start+0x150>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d00e      	beq.n	8003886 <HAL_TIM_PWM_Start+0x10e>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a17      	ldr	r2, [pc, #92]	@ (80038cc <HAL_TIM_PWM_Start+0x154>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d009      	beq.n	8003886 <HAL_TIM_PWM_Start+0x10e>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a16      	ldr	r2, [pc, #88]	@ (80038d0 <HAL_TIM_PWM_Start+0x158>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d004      	beq.n	8003886 <HAL_TIM_PWM_Start+0x10e>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a14      	ldr	r2, [pc, #80]	@ (80038d4 <HAL_TIM_PWM_Start+0x15c>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d111      	bne.n	80038aa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2b06      	cmp	r3, #6
 8003896:	d010      	beq.n	80038ba <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f042 0201 	orr.w	r2, r2, #1
 80038a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038a8:	e007      	b.n	80038ba <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f042 0201 	orr.w	r2, r2, #1
 80038b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40010000 	.word	0x40010000
 80038c8:	40000400 	.word	0x40000400
 80038cc:	40000800 	.word	0x40000800
 80038d0:	40000c00 	.word	0x40000c00
 80038d4:	40014000 	.word	0x40014000

080038d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d020      	beq.n	800393c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d01b      	beq.n	800393c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f06f 0202 	mvn.w	r2, #2
 800390c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	f003 0303 	and.w	r3, r3, #3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 fa5b 	bl	8003dde <HAL_TIM_IC_CaptureCallback>
 8003928:	e005      	b.n	8003936 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 fa4d 	bl	8003dca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 fa5e 	bl	8003df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	f003 0304 	and.w	r3, r3, #4
 8003942:	2b00      	cmp	r3, #0
 8003944:	d020      	beq.n	8003988 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b00      	cmp	r3, #0
 800394e:	d01b      	beq.n	8003988 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f06f 0204 	mvn.w	r2, #4
 8003958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2202      	movs	r2, #2
 800395e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 fa35 	bl	8003dde <HAL_TIM_IC_CaptureCallback>
 8003974:	e005      	b.n	8003982 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 fa27 	bl	8003dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 fa38 	bl	8003df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	f003 0308 	and.w	r3, r3, #8
 800398e:	2b00      	cmp	r3, #0
 8003990:	d020      	beq.n	80039d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d01b      	beq.n	80039d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f06f 0208 	mvn.w	r2, #8
 80039a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2204      	movs	r2, #4
 80039aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	69db      	ldr	r3, [r3, #28]
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 fa0f 	bl	8003dde <HAL_TIM_IC_CaptureCallback>
 80039c0:	e005      	b.n	80039ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 fa01 	bl	8003dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 fa12 	bl	8003df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	f003 0310 	and.w	r3, r3, #16
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d020      	beq.n	8003a20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f003 0310 	and.w	r3, r3, #16
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d01b      	beq.n	8003a20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f06f 0210 	mvn.w	r2, #16
 80039f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2208      	movs	r2, #8
 80039f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	69db      	ldr	r3, [r3, #28]
 80039fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 f9e9 	bl	8003dde <HAL_TIM_IC_CaptureCallback>
 8003a0c:	e005      	b.n	8003a1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 f9db 	bl	8003dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 f9ec 	bl	8003df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00c      	beq.n	8003a44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d007      	beq.n	8003a44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f06f 0201 	mvn.w	r2, #1
 8003a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7fc ffb2 	bl	80009a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00c      	beq.n	8003a68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d007      	beq.n	8003a68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 fd24 	bl	80044b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00c      	beq.n	8003a8c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d007      	beq.n	8003a8c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 f9bd 	bl	8003e06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	f003 0320 	and.w	r3, r3, #32
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00c      	beq.n	8003ab0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d007      	beq.n	8003ab0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f06f 0220 	mvn.w	r2, #32
 8003aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f000 fcf6 	bl	800449c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ab0:	bf00      	nop
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d101      	bne.n	8003ad6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	e0ae      	b.n	8003c34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2b0c      	cmp	r3, #12
 8003ae2:	f200 809f 	bhi.w	8003c24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8003aec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aec:	08003b21 	.word	0x08003b21
 8003af0:	08003c25 	.word	0x08003c25
 8003af4:	08003c25 	.word	0x08003c25
 8003af8:	08003c25 	.word	0x08003c25
 8003afc:	08003b61 	.word	0x08003b61
 8003b00:	08003c25 	.word	0x08003c25
 8003b04:	08003c25 	.word	0x08003c25
 8003b08:	08003c25 	.word	0x08003c25
 8003b0c:	08003ba3 	.word	0x08003ba3
 8003b10:	08003c25 	.word	0x08003c25
 8003b14:	08003c25 	.word	0x08003c25
 8003b18:	08003c25 	.word	0x08003c25
 8003b1c:	08003be3 	.word	0x08003be3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68b9      	ldr	r1, [r7, #8]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 f9fe 	bl	8003f28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699a      	ldr	r2, [r3, #24]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f042 0208 	orr.w	r2, r2, #8
 8003b3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	699a      	ldr	r2, [r3, #24]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f022 0204 	bic.w	r2, r2, #4
 8003b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6999      	ldr	r1, [r3, #24]
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	691a      	ldr	r2, [r3, #16]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	619a      	str	r2, [r3, #24]
      break;
 8003b5e:	e064      	b.n	8003c2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	68b9      	ldr	r1, [r7, #8]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 fa44 	bl	8003ff4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699a      	ldr	r2, [r3, #24]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	699a      	ldr	r2, [r3, #24]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6999      	ldr	r1, [r3, #24]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	021a      	lsls	r2, r3, #8
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	619a      	str	r2, [r3, #24]
      break;
 8003ba0:	e043      	b.n	8003c2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68b9      	ldr	r1, [r7, #8]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 fa8f 	bl	80040cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	69da      	ldr	r2, [r3, #28]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f042 0208 	orr.w	r2, r2, #8
 8003bbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	69da      	ldr	r2, [r3, #28]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 0204 	bic.w	r2, r2, #4
 8003bcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	69d9      	ldr	r1, [r3, #28]
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	691a      	ldr	r2, [r3, #16]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	61da      	str	r2, [r3, #28]
      break;
 8003be0:	e023      	b.n	8003c2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68b9      	ldr	r1, [r7, #8]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 fad9 	bl	80041a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	69da      	ldr	r2, [r3, #28]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	69da      	ldr	r2, [r3, #28]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	69d9      	ldr	r1, [r3, #28]
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	021a      	lsls	r2, r3, #8
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	61da      	str	r2, [r3, #28]
      break;
 8003c22:	e002      	b.n	8003c2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	75fb      	strb	r3, [r7, #23]
      break;
 8003c28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3718      	adds	r7, #24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c46:	2300      	movs	r3, #0
 8003c48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d101      	bne.n	8003c58 <HAL_TIM_ConfigClockSource+0x1c>
 8003c54:	2302      	movs	r3, #2
 8003c56:	e0b4      	b.n	8003dc2 <HAL_TIM_ConfigClockSource+0x186>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2202      	movs	r2, #2
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c90:	d03e      	beq.n	8003d10 <HAL_TIM_ConfigClockSource+0xd4>
 8003c92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c96:	f200 8087 	bhi.w	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003c9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c9e:	f000 8086 	beq.w	8003dae <HAL_TIM_ConfigClockSource+0x172>
 8003ca2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ca6:	d87f      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ca8:	2b70      	cmp	r3, #112	@ 0x70
 8003caa:	d01a      	beq.n	8003ce2 <HAL_TIM_ConfigClockSource+0xa6>
 8003cac:	2b70      	cmp	r3, #112	@ 0x70
 8003cae:	d87b      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cb0:	2b60      	cmp	r3, #96	@ 0x60
 8003cb2:	d050      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0x11a>
 8003cb4:	2b60      	cmp	r3, #96	@ 0x60
 8003cb6:	d877      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cb8:	2b50      	cmp	r3, #80	@ 0x50
 8003cba:	d03c      	beq.n	8003d36 <HAL_TIM_ConfigClockSource+0xfa>
 8003cbc:	2b50      	cmp	r3, #80	@ 0x50
 8003cbe:	d873      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cc0:	2b40      	cmp	r3, #64	@ 0x40
 8003cc2:	d058      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x13a>
 8003cc4:	2b40      	cmp	r3, #64	@ 0x40
 8003cc6:	d86f      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cc8:	2b30      	cmp	r3, #48	@ 0x30
 8003cca:	d064      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x15a>
 8003ccc:	2b30      	cmp	r3, #48	@ 0x30
 8003cce:	d86b      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd0:	2b20      	cmp	r3, #32
 8003cd2:	d060      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x15a>
 8003cd4:	2b20      	cmp	r3, #32
 8003cd6:	d867      	bhi.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d05c      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x15a>
 8003cdc:	2b10      	cmp	r3, #16
 8003cde:	d05a      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x15a>
 8003ce0:	e062      	b.n	8003da8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cf2:	f000 fb1f 	bl	8004334 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	609a      	str	r2, [r3, #8]
      break;
 8003d0e:	e04f      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d20:	f000 fb08 	bl	8004334 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d32:	609a      	str	r2, [r3, #8]
      break;
 8003d34:	e03c      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d42:	461a      	mov	r2, r3
 8003d44:	f000 fa7c 	bl	8004240 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2150      	movs	r1, #80	@ 0x50
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fad5 	bl	80042fe <TIM_ITRx_SetConfig>
      break;
 8003d54:	e02c      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d62:	461a      	mov	r2, r3
 8003d64:	f000 fa9b 	bl	800429e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2160      	movs	r1, #96	@ 0x60
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 fac5 	bl	80042fe <TIM_ITRx_SetConfig>
      break;
 8003d74:	e01c      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d82:	461a      	mov	r2, r3
 8003d84:	f000 fa5c 	bl	8004240 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2140      	movs	r1, #64	@ 0x40
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 fab5 	bl	80042fe <TIM_ITRx_SetConfig>
      break;
 8003d94:	e00c      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4610      	mov	r0, r2
 8003da2:	f000 faac 	bl	80042fe <TIM_ITRx_SetConfig>
      break;
 8003da6:	e003      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	73fb      	strb	r3, [r7, #15]
      break;
 8003dac:	e000      	b.n	8003db0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b083      	sub	sp, #12
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003dd2:	bf00      	nop
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
	...

08003e1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a37      	ldr	r2, [pc, #220]	@ (8003f0c <TIM_Base_SetConfig+0xf0>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d00f      	beq.n	8003e54 <TIM_Base_SetConfig+0x38>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e3a:	d00b      	beq.n	8003e54 <TIM_Base_SetConfig+0x38>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a34      	ldr	r2, [pc, #208]	@ (8003f10 <TIM_Base_SetConfig+0xf4>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d007      	beq.n	8003e54 <TIM_Base_SetConfig+0x38>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a33      	ldr	r2, [pc, #204]	@ (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d003      	beq.n	8003e54 <TIM_Base_SetConfig+0x38>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a32      	ldr	r2, [pc, #200]	@ (8003f18 <TIM_Base_SetConfig+0xfc>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d108      	bne.n	8003e66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	68fa      	ldr	r2, [r7, #12]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a28      	ldr	r2, [pc, #160]	@ (8003f0c <TIM_Base_SetConfig+0xf0>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d01b      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e74:	d017      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a25      	ldr	r2, [pc, #148]	@ (8003f10 <TIM_Base_SetConfig+0xf4>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d013      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a24      	ldr	r2, [pc, #144]	@ (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d00f      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a23      	ldr	r2, [pc, #140]	@ (8003f18 <TIM_Base_SetConfig+0xfc>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d00b      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a22      	ldr	r2, [pc, #136]	@ (8003f1c <TIM_Base_SetConfig+0x100>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d007      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a21      	ldr	r2, [pc, #132]	@ (8003f20 <TIM_Base_SetConfig+0x104>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d003      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a20      	ldr	r2, [pc, #128]	@ (8003f24 <TIM_Base_SetConfig+0x108>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d108      	bne.n	8003eb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	689a      	ldr	r2, [r3, #8]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8003f0c <TIM_Base_SetConfig+0xf0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d103      	bne.n	8003ee6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	691a      	ldr	r2, [r3, #16]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f043 0204 	orr.w	r2, r3, #4
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	601a      	str	r2, [r3, #0]
}
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	40010000 	.word	0x40010000
 8003f10:	40000400 	.word	0x40000400
 8003f14:	40000800 	.word	0x40000800
 8003f18:	40000c00 	.word	0x40000c00
 8003f1c:	40014000 	.word	0x40014000
 8003f20:	40014400 	.word	0x40014400
 8003f24:	40014800 	.word	0x40014800

08003f28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a1b      	ldr	r3, [r3, #32]
 8003f3c:	f023 0201 	bic.w	r2, r3, #1
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f023 0303 	bic.w	r3, r3, #3
 8003f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f023 0302 	bic.w	r3, r3, #2
 8003f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ff0 <TIM_OC1_SetConfig+0xc8>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d10c      	bne.n	8003f9e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	f023 0308 	bic.w	r3, r3, #8
 8003f8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f023 0304 	bic.w	r3, r3, #4
 8003f9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a13      	ldr	r2, [pc, #76]	@ (8003ff0 <TIM_OC1_SetConfig+0xc8>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d111      	bne.n	8003fca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	699b      	ldr	r3, [r3, #24]
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	697a      	ldr	r2, [r7, #20]
 8003fe2:	621a      	str	r2, [r3, #32]
}
 8003fe4:	bf00      	nop
 8003fe6:	371c      	adds	r7, #28
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr
 8003ff0:	40010000 	.word	0x40010000

08003ff4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b087      	sub	sp, #28
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	f023 0210 	bic.w	r2, r3, #16
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800402a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	021b      	lsls	r3, r3, #8
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	4313      	orrs	r3, r2
 8004036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	f023 0320 	bic.w	r3, r3, #32
 800403e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a1e      	ldr	r2, [pc, #120]	@ (80040c8 <TIM_OC2_SetConfig+0xd4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d10d      	bne.n	8004070 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800405a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	011b      	lsls	r3, r3, #4
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	4313      	orrs	r3, r2
 8004066:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800406e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a15      	ldr	r2, [pc, #84]	@ (80040c8 <TIM_OC2_SetConfig+0xd4>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d113      	bne.n	80040a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800407e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004086:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	4313      	orrs	r3, r2
 8004092:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	621a      	str	r2, [r3, #32]
}
 80040ba:	bf00      	nop
 80040bc:	371c      	adds	r7, #28
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40010000 	.word	0x40010000

080040cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b087      	sub	sp, #28
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	69db      	ldr	r3, [r3, #28]
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f023 0303 	bic.w	r3, r3, #3
 8004102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	4313      	orrs	r3, r2
 800410c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004114:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	021b      	lsls	r3, r3, #8
 800411c:	697a      	ldr	r2, [r7, #20]
 800411e:	4313      	orrs	r3, r2
 8004120:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a1d      	ldr	r2, [pc, #116]	@ (800419c <TIM_OC3_SetConfig+0xd0>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d10d      	bne.n	8004146 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004130:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	021b      	lsls	r3, r3, #8
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	4313      	orrs	r3, r2
 800413c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004144:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a14      	ldr	r2, [pc, #80]	@ (800419c <TIM_OC3_SetConfig+0xd0>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d113      	bne.n	8004176 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800415c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	4313      	orrs	r3, r2
 8004174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	685a      	ldr	r2, [r3, #4]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	621a      	str	r2, [r3, #32]
}
 8004190:	bf00      	nop
 8004192:	371c      	adds	r7, #28
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	40010000 	.word	0x40010000

080041a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b087      	sub	sp, #28
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	69db      	ldr	r3, [r3, #28]
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	021b      	lsls	r3, r3, #8
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	031b      	lsls	r3, r3, #12
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a10      	ldr	r2, [pc, #64]	@ (800423c <TIM_OC4_SetConfig+0x9c>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d109      	bne.n	8004214 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004206:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	019b      	lsls	r3, r3, #6
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	4313      	orrs	r3, r2
 8004212:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685a      	ldr	r2, [r3, #4]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	621a      	str	r2, [r3, #32]
}
 800422e:	bf00      	nop
 8004230:	371c      	adds	r7, #28
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40010000 	.word	0x40010000

08004240 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004240:	b480      	push	{r7}
 8004242:	b087      	sub	sp, #28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	f023 0201 	bic.w	r2, r3, #1
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800426a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	011b      	lsls	r3, r3, #4
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	4313      	orrs	r3, r2
 8004274:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f023 030a 	bic.w	r3, r3, #10
 800427c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	4313      	orrs	r3, r2
 8004284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	621a      	str	r2, [r3, #32]
}
 8004292:	bf00      	nop
 8004294:	371c      	adds	r7, #28
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr

0800429e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800429e:	b480      	push	{r7}
 80042a0:	b087      	sub	sp, #28
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	60f8      	str	r0, [r7, #12]
 80042a6:	60b9      	str	r1, [r7, #8]
 80042a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	f023 0210 	bic.w	r2, r3, #16
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	031b      	lsls	r3, r3, #12
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80042da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	621a      	str	r2, [r3, #32]
}
 80042f2:	bf00      	nop
 80042f4:	371c      	adds	r7, #28
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
 8004306:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004314:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004316:	683a      	ldr	r2, [r7, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4313      	orrs	r3, r2
 800431c:	f043 0307 	orr.w	r3, r3, #7
 8004320:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	609a      	str	r2, [r3, #8]
}
 8004328:	bf00      	nop
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004334:	b480      	push	{r7}
 8004336:	b087      	sub	sp, #28
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
 8004340:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800434e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	021a      	lsls	r2, r3, #8
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	431a      	orrs	r2, r3
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	4313      	orrs	r3, r2
 800435c:	697a      	ldr	r2, [r7, #20]
 800435e:	4313      	orrs	r3, r2
 8004360:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	609a      	str	r2, [r3, #8]
}
 8004368:	bf00      	nop
 800436a:	371c      	adds	r7, #28
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	f003 031f 	and.w	r3, r3, #31
 8004386:	2201      	movs	r2, #1
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6a1a      	ldr	r2, [r3, #32]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	43db      	mvns	r3, r3
 8004396:	401a      	ands	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6a1a      	ldr	r2, [r3, #32]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f003 031f 	and.w	r3, r3, #31
 80043a6:	6879      	ldr	r1, [r7, #4]
 80043a8:	fa01 f303 	lsl.w	r3, r1, r3
 80043ac:	431a      	orrs	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	621a      	str	r2, [r3, #32]
}
 80043b2:	bf00      	nop
 80043b4:	371c      	adds	r7, #28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
	...

080043c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d101      	bne.n	80043d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043d4:	2302      	movs	r3, #2
 80043d6:	e050      	b.n	800447a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2202      	movs	r2, #2
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a1c      	ldr	r2, [pc, #112]	@ (8004488 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d018      	beq.n	800444e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004424:	d013      	beq.n	800444e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a18      	ldr	r2, [pc, #96]	@ (800448c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d00e      	beq.n	800444e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a16      	ldr	r2, [pc, #88]	@ (8004490 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d009      	beq.n	800444e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a15      	ldr	r2, [pc, #84]	@ (8004494 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d004      	beq.n	800444e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a13      	ldr	r2, [pc, #76]	@ (8004498 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d10c      	bne.n	8004468 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004454:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	4313      	orrs	r3, r2
 800445e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68ba      	ldr	r2, [r7, #8]
 8004466:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3714      	adds	r7, #20
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	40010000 	.word	0x40010000
 800448c:	40000400 	.word	0x40000400
 8004490:	40000800 	.word	0x40000800
 8004494:	40000c00 	.word	0x40000c00
 8004498:	40014000 	.word	0x40014000

0800449c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e042      	b.n	800455c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d106      	bne.n	80044f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7fc fe6a 	bl	80011c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2224      	movs	r2, #36	@ 0x24
 80044f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004506:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 f82b 	bl	8004564 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	691a      	ldr	r2, [r3, #16]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800451c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	695a      	ldr	r2, [r3, #20]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800452c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68da      	ldr	r2, [r3, #12]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800453c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2220      	movs	r2, #32
 8004548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2220      	movs	r2, #32
 8004550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004568:	b0c0      	sub	sp, #256	@ 0x100
 800456a:	af00      	add	r7, sp, #0
 800456c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800457c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004580:	68d9      	ldr	r1, [r3, #12]
 8004582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	ea40 0301 	orr.w	r3, r0, r1
 800458c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800458e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	431a      	orrs	r2, r3
 800459c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80045b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80045bc:	f021 010c 	bic.w	r1, r1, #12
 80045c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80045ca:	430b      	orrs	r3, r1
 80045cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80045da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045de:	6999      	ldr	r1, [r3, #24]
 80045e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	ea40 0301 	orr.w	r3, r0, r1
 80045ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	4b8f      	ldr	r3, [pc, #572]	@ (8004830 <UART_SetConfig+0x2cc>)
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d005      	beq.n	8004604 <UART_SetConfig+0xa0>
 80045f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	4b8d      	ldr	r3, [pc, #564]	@ (8004834 <UART_SetConfig+0x2d0>)
 8004600:	429a      	cmp	r2, r3
 8004602:	d104      	bne.n	800460e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004604:	f7fe fede 	bl	80033c4 <HAL_RCC_GetPCLK2Freq>
 8004608:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800460c:	e003      	b.n	8004616 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800460e:	f7fe fec5 	bl	800339c <HAL_RCC_GetPCLK1Freq>
 8004612:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800461a:	69db      	ldr	r3, [r3, #28]
 800461c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004620:	f040 810c 	bne.w	800483c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004624:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004628:	2200      	movs	r2, #0
 800462a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800462e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004632:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004636:	4622      	mov	r2, r4
 8004638:	462b      	mov	r3, r5
 800463a:	1891      	adds	r1, r2, r2
 800463c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800463e:	415b      	adcs	r3, r3
 8004640:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004642:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004646:	4621      	mov	r1, r4
 8004648:	eb12 0801 	adds.w	r8, r2, r1
 800464c:	4629      	mov	r1, r5
 800464e:	eb43 0901 	adc.w	r9, r3, r1
 8004652:	f04f 0200 	mov.w	r2, #0
 8004656:	f04f 0300 	mov.w	r3, #0
 800465a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800465e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004662:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004666:	4690      	mov	r8, r2
 8004668:	4699      	mov	r9, r3
 800466a:	4623      	mov	r3, r4
 800466c:	eb18 0303 	adds.w	r3, r8, r3
 8004670:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004674:	462b      	mov	r3, r5
 8004676:	eb49 0303 	adc.w	r3, r9, r3
 800467a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800467e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800468a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800468e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004692:	460b      	mov	r3, r1
 8004694:	18db      	adds	r3, r3, r3
 8004696:	653b      	str	r3, [r7, #80]	@ 0x50
 8004698:	4613      	mov	r3, r2
 800469a:	eb42 0303 	adc.w	r3, r2, r3
 800469e:	657b      	str	r3, [r7, #84]	@ 0x54
 80046a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80046a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80046a8:	f7fb fdea 	bl	8000280 <__aeabi_uldivmod>
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4b61      	ldr	r3, [pc, #388]	@ (8004838 <UART_SetConfig+0x2d4>)
 80046b2:	fba3 2302 	umull	r2, r3, r3, r2
 80046b6:	095b      	lsrs	r3, r3, #5
 80046b8:	011c      	lsls	r4, r3, #4
 80046ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046be:	2200      	movs	r2, #0
 80046c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80046c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80046c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80046cc:	4642      	mov	r2, r8
 80046ce:	464b      	mov	r3, r9
 80046d0:	1891      	adds	r1, r2, r2
 80046d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80046d4:	415b      	adcs	r3, r3
 80046d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80046dc:	4641      	mov	r1, r8
 80046de:	eb12 0a01 	adds.w	sl, r2, r1
 80046e2:	4649      	mov	r1, r9
 80046e4:	eb43 0b01 	adc.w	fp, r3, r1
 80046e8:	f04f 0200 	mov.w	r2, #0
 80046ec:	f04f 0300 	mov.w	r3, #0
 80046f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80046f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80046f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046fc:	4692      	mov	sl, r2
 80046fe:	469b      	mov	fp, r3
 8004700:	4643      	mov	r3, r8
 8004702:	eb1a 0303 	adds.w	r3, sl, r3
 8004706:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800470a:	464b      	mov	r3, r9
 800470c:	eb4b 0303 	adc.w	r3, fp, r3
 8004710:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004720:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004724:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004728:	460b      	mov	r3, r1
 800472a:	18db      	adds	r3, r3, r3
 800472c:	643b      	str	r3, [r7, #64]	@ 0x40
 800472e:	4613      	mov	r3, r2
 8004730:	eb42 0303 	adc.w	r3, r2, r3
 8004734:	647b      	str	r3, [r7, #68]	@ 0x44
 8004736:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800473a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800473e:	f7fb fd9f 	bl	8000280 <__aeabi_uldivmod>
 8004742:	4602      	mov	r2, r0
 8004744:	460b      	mov	r3, r1
 8004746:	4611      	mov	r1, r2
 8004748:	4b3b      	ldr	r3, [pc, #236]	@ (8004838 <UART_SetConfig+0x2d4>)
 800474a:	fba3 2301 	umull	r2, r3, r3, r1
 800474e:	095b      	lsrs	r3, r3, #5
 8004750:	2264      	movs	r2, #100	@ 0x64
 8004752:	fb02 f303 	mul.w	r3, r2, r3
 8004756:	1acb      	subs	r3, r1, r3
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800475e:	4b36      	ldr	r3, [pc, #216]	@ (8004838 <UART_SetConfig+0x2d4>)
 8004760:	fba3 2302 	umull	r2, r3, r3, r2
 8004764:	095b      	lsrs	r3, r3, #5
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800476c:	441c      	add	r4, r3
 800476e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004772:	2200      	movs	r2, #0
 8004774:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004778:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800477c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004780:	4642      	mov	r2, r8
 8004782:	464b      	mov	r3, r9
 8004784:	1891      	adds	r1, r2, r2
 8004786:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004788:	415b      	adcs	r3, r3
 800478a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800478c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004790:	4641      	mov	r1, r8
 8004792:	1851      	adds	r1, r2, r1
 8004794:	6339      	str	r1, [r7, #48]	@ 0x30
 8004796:	4649      	mov	r1, r9
 8004798:	414b      	adcs	r3, r1
 800479a:	637b      	str	r3, [r7, #52]	@ 0x34
 800479c:	f04f 0200 	mov.w	r2, #0
 80047a0:	f04f 0300 	mov.w	r3, #0
 80047a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80047a8:	4659      	mov	r1, fp
 80047aa:	00cb      	lsls	r3, r1, #3
 80047ac:	4651      	mov	r1, sl
 80047ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047b2:	4651      	mov	r1, sl
 80047b4:	00ca      	lsls	r2, r1, #3
 80047b6:	4610      	mov	r0, r2
 80047b8:	4619      	mov	r1, r3
 80047ba:	4603      	mov	r3, r0
 80047bc:	4642      	mov	r2, r8
 80047be:	189b      	adds	r3, r3, r2
 80047c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047c4:	464b      	mov	r3, r9
 80047c6:	460a      	mov	r2, r1
 80047c8:	eb42 0303 	adc.w	r3, r2, r3
 80047cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80047e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80047e4:	460b      	mov	r3, r1
 80047e6:	18db      	adds	r3, r3, r3
 80047e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047ea:	4613      	mov	r3, r2
 80047ec:	eb42 0303 	adc.w	r3, r2, r3
 80047f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80047fa:	f7fb fd41 	bl	8000280 <__aeabi_uldivmod>
 80047fe:	4602      	mov	r2, r0
 8004800:	460b      	mov	r3, r1
 8004802:	4b0d      	ldr	r3, [pc, #52]	@ (8004838 <UART_SetConfig+0x2d4>)
 8004804:	fba3 1302 	umull	r1, r3, r3, r2
 8004808:	095b      	lsrs	r3, r3, #5
 800480a:	2164      	movs	r1, #100	@ 0x64
 800480c:	fb01 f303 	mul.w	r3, r1, r3
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	00db      	lsls	r3, r3, #3
 8004814:	3332      	adds	r3, #50	@ 0x32
 8004816:	4a08      	ldr	r2, [pc, #32]	@ (8004838 <UART_SetConfig+0x2d4>)
 8004818:	fba2 2303 	umull	r2, r3, r2, r3
 800481c:	095b      	lsrs	r3, r3, #5
 800481e:	f003 0207 	and.w	r2, r3, #7
 8004822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4422      	add	r2, r4
 800482a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800482c:	e106      	b.n	8004a3c <UART_SetConfig+0x4d8>
 800482e:	bf00      	nop
 8004830:	40011000 	.word	0x40011000
 8004834:	40011400 	.word	0x40011400
 8004838:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800483c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004840:	2200      	movs	r2, #0
 8004842:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004846:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800484a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800484e:	4642      	mov	r2, r8
 8004850:	464b      	mov	r3, r9
 8004852:	1891      	adds	r1, r2, r2
 8004854:	6239      	str	r1, [r7, #32]
 8004856:	415b      	adcs	r3, r3
 8004858:	627b      	str	r3, [r7, #36]	@ 0x24
 800485a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800485e:	4641      	mov	r1, r8
 8004860:	1854      	adds	r4, r2, r1
 8004862:	4649      	mov	r1, r9
 8004864:	eb43 0501 	adc.w	r5, r3, r1
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	f04f 0300 	mov.w	r3, #0
 8004870:	00eb      	lsls	r3, r5, #3
 8004872:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004876:	00e2      	lsls	r2, r4, #3
 8004878:	4614      	mov	r4, r2
 800487a:	461d      	mov	r5, r3
 800487c:	4643      	mov	r3, r8
 800487e:	18e3      	adds	r3, r4, r3
 8004880:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004884:	464b      	mov	r3, r9
 8004886:	eb45 0303 	adc.w	r3, r5, r3
 800488a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800488e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800489a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800489e:	f04f 0200 	mov.w	r2, #0
 80048a2:	f04f 0300 	mov.w	r3, #0
 80048a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80048aa:	4629      	mov	r1, r5
 80048ac:	008b      	lsls	r3, r1, #2
 80048ae:	4621      	mov	r1, r4
 80048b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048b4:	4621      	mov	r1, r4
 80048b6:	008a      	lsls	r2, r1, #2
 80048b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80048bc:	f7fb fce0 	bl	8000280 <__aeabi_uldivmod>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4b60      	ldr	r3, [pc, #384]	@ (8004a48 <UART_SetConfig+0x4e4>)
 80048c6:	fba3 2302 	umull	r2, r3, r3, r2
 80048ca:	095b      	lsrs	r3, r3, #5
 80048cc:	011c      	lsls	r4, r3, #4
 80048ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048d2:	2200      	movs	r2, #0
 80048d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80048d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80048dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80048e0:	4642      	mov	r2, r8
 80048e2:	464b      	mov	r3, r9
 80048e4:	1891      	adds	r1, r2, r2
 80048e6:	61b9      	str	r1, [r7, #24]
 80048e8:	415b      	adcs	r3, r3
 80048ea:	61fb      	str	r3, [r7, #28]
 80048ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048f0:	4641      	mov	r1, r8
 80048f2:	1851      	adds	r1, r2, r1
 80048f4:	6139      	str	r1, [r7, #16]
 80048f6:	4649      	mov	r1, r9
 80048f8:	414b      	adcs	r3, r1
 80048fa:	617b      	str	r3, [r7, #20]
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004908:	4659      	mov	r1, fp
 800490a:	00cb      	lsls	r3, r1, #3
 800490c:	4651      	mov	r1, sl
 800490e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004912:	4651      	mov	r1, sl
 8004914:	00ca      	lsls	r2, r1, #3
 8004916:	4610      	mov	r0, r2
 8004918:	4619      	mov	r1, r3
 800491a:	4603      	mov	r3, r0
 800491c:	4642      	mov	r2, r8
 800491e:	189b      	adds	r3, r3, r2
 8004920:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004924:	464b      	mov	r3, r9
 8004926:	460a      	mov	r2, r1
 8004928:	eb42 0303 	adc.w	r3, r2, r3
 800492c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	67bb      	str	r3, [r7, #120]	@ 0x78
 800493a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	f04f 0300 	mov.w	r3, #0
 8004944:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004948:	4649      	mov	r1, r9
 800494a:	008b      	lsls	r3, r1, #2
 800494c:	4641      	mov	r1, r8
 800494e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004952:	4641      	mov	r1, r8
 8004954:	008a      	lsls	r2, r1, #2
 8004956:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800495a:	f7fb fc91 	bl	8000280 <__aeabi_uldivmod>
 800495e:	4602      	mov	r2, r0
 8004960:	460b      	mov	r3, r1
 8004962:	4611      	mov	r1, r2
 8004964:	4b38      	ldr	r3, [pc, #224]	@ (8004a48 <UART_SetConfig+0x4e4>)
 8004966:	fba3 2301 	umull	r2, r3, r3, r1
 800496a:	095b      	lsrs	r3, r3, #5
 800496c:	2264      	movs	r2, #100	@ 0x64
 800496e:	fb02 f303 	mul.w	r3, r2, r3
 8004972:	1acb      	subs	r3, r1, r3
 8004974:	011b      	lsls	r3, r3, #4
 8004976:	3332      	adds	r3, #50	@ 0x32
 8004978:	4a33      	ldr	r2, [pc, #204]	@ (8004a48 <UART_SetConfig+0x4e4>)
 800497a:	fba2 2303 	umull	r2, r3, r2, r3
 800497e:	095b      	lsrs	r3, r3, #5
 8004980:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004984:	441c      	add	r4, r3
 8004986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800498a:	2200      	movs	r2, #0
 800498c:	673b      	str	r3, [r7, #112]	@ 0x70
 800498e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004990:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004994:	4642      	mov	r2, r8
 8004996:	464b      	mov	r3, r9
 8004998:	1891      	adds	r1, r2, r2
 800499a:	60b9      	str	r1, [r7, #8]
 800499c:	415b      	adcs	r3, r3
 800499e:	60fb      	str	r3, [r7, #12]
 80049a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049a4:	4641      	mov	r1, r8
 80049a6:	1851      	adds	r1, r2, r1
 80049a8:	6039      	str	r1, [r7, #0]
 80049aa:	4649      	mov	r1, r9
 80049ac:	414b      	adcs	r3, r1
 80049ae:	607b      	str	r3, [r7, #4]
 80049b0:	f04f 0200 	mov.w	r2, #0
 80049b4:	f04f 0300 	mov.w	r3, #0
 80049b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80049bc:	4659      	mov	r1, fp
 80049be:	00cb      	lsls	r3, r1, #3
 80049c0:	4651      	mov	r1, sl
 80049c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049c6:	4651      	mov	r1, sl
 80049c8:	00ca      	lsls	r2, r1, #3
 80049ca:	4610      	mov	r0, r2
 80049cc:	4619      	mov	r1, r3
 80049ce:	4603      	mov	r3, r0
 80049d0:	4642      	mov	r2, r8
 80049d2:	189b      	adds	r3, r3, r2
 80049d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80049d6:	464b      	mov	r3, r9
 80049d8:	460a      	mov	r2, r1
 80049da:	eb42 0303 	adc.w	r3, r2, r3
 80049de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80049e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80049ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	f04f 0300 	mov.w	r3, #0
 80049f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80049f8:	4649      	mov	r1, r9
 80049fa:	008b      	lsls	r3, r1, #2
 80049fc:	4641      	mov	r1, r8
 80049fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a02:	4641      	mov	r1, r8
 8004a04:	008a      	lsls	r2, r1, #2
 8004a06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004a0a:	f7fb fc39 	bl	8000280 <__aeabi_uldivmod>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	460b      	mov	r3, r1
 8004a12:	4b0d      	ldr	r3, [pc, #52]	@ (8004a48 <UART_SetConfig+0x4e4>)
 8004a14:	fba3 1302 	umull	r1, r3, r3, r2
 8004a18:	095b      	lsrs	r3, r3, #5
 8004a1a:	2164      	movs	r1, #100	@ 0x64
 8004a1c:	fb01 f303 	mul.w	r3, r1, r3
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	3332      	adds	r3, #50	@ 0x32
 8004a26:	4a08      	ldr	r2, [pc, #32]	@ (8004a48 <UART_SetConfig+0x4e4>)
 8004a28:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2c:	095b      	lsrs	r3, r3, #5
 8004a2e:	f003 020f 	and.w	r2, r3, #15
 8004a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4422      	add	r2, r4
 8004a3a:	609a      	str	r2, [r3, #8]
}
 8004a3c:	bf00      	nop
 8004a3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004a42:	46bd      	mov	sp, r7
 8004a44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a48:	51eb851f 	.word	0x51eb851f

08004a4c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	4603      	mov	r3, r0
 8004a54:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004a5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a5e:	2b84      	cmp	r3, #132	@ 0x84
 8004a60:	d005      	beq.n	8004a6e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004a62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	4413      	add	r3, r2
 8004a6a:	3303      	adds	r3, #3
 8004a6c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a82:	f3ef 8305 	mrs	r3, IPSR
 8004a86:	607b      	str	r3, [r7, #4]
  return(result);
 8004a88:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	bf14      	ite	ne
 8004a8e:	2301      	movne	r3, #1
 8004a90:	2300      	moveq	r3, #0
 8004a92:	b2db      	uxtb	r3, r3
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004aa4:	f001 f9ce 	bl	8005e44 <vTaskStartScheduler>
  
  return osOK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	bd80      	pop	{r7, pc}

08004aae <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004aae:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ab0:	b089      	sub	sp, #36	@ 0x24
 8004ab2:	af04      	add	r7, sp, #16
 8004ab4:	6078      	str	r0, [r7, #4]
 8004ab6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d020      	beq.n	8004b02 <osThreadCreate+0x54>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d01c      	beq.n	8004b02 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685c      	ldr	r4, [r3, #4]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691e      	ldr	r6, [r3, #16]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7ff ffb6 	bl	8004a4c <makeFreeRtosPriority>
 8004ae0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004aea:	9202      	str	r2, [sp, #8]
 8004aec:	9301      	str	r3, [sp, #4]
 8004aee:	9100      	str	r1, [sp, #0]
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	4632      	mov	r2, r6
 8004af4:	4629      	mov	r1, r5
 8004af6:	4620      	mov	r0, r4
 8004af8:	f000 ffbe 	bl	8005a78 <xTaskCreateStatic>
 8004afc:	4603      	mov	r3, r0
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	e01c      	b.n	8004b3c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685c      	ldr	r4, [r3, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b0e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7ff ff98 	bl	8004a4c <makeFreeRtosPriority>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	f107 030c 	add.w	r3, r7, #12
 8004b22:	9301      	str	r3, [sp, #4]
 8004b24:	9200      	str	r2, [sp, #0]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	4632      	mov	r2, r6
 8004b2a:	4629      	mov	r1, r5
 8004b2c:	4620      	mov	r0, r4
 8004b2e:	f001 f803 	bl	8005b38 <xTaskCreate>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d001      	beq.n	8004b3c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	e000      	b.n	8004b3e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b46 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004b46:	b580      	push	{r7, lr}
 8004b48:	b084      	sub	sp, #16
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d001      	beq.n	8004b5c <osDelay+0x16>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	e000      	b.n	8004b5e <osDelay+0x18>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f001 f93a 	bl	8005dd8 <vTaskDelay>
  
  return osOK;
 8004b64:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}

08004b6e <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8004b6e:	b580      	push	{r7, lr}
 8004b70:	b086      	sub	sp, #24
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	3303      	adds	r3, #3
 8004b7c:	f023 0303 	bic.w	r3, r3, #3
 8004b80:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8004b82:	2014      	movs	r0, #20
 8004b84:	f002 f8da 	bl	8006d3c <pvPortMalloc>
 8004b88:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d046      	beq.n	8004c1e <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f002 f8c7 	bl	8006d3c <pvPortMalloc>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d02b      	beq.n	8004c14 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	fb02 f303 	mul.w	r3, r2, r3
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f002 f8b8 	bl	8006d3c <pvPortMalloc>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d011      	beq.n	8004bfe <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8004bda:	2300      	movs	r3, #0
 8004bdc:	613b      	str	r3, [r7, #16]
 8004bde:	e008      	b.n	8004bf2 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	4413      	add	r3, r2
 8004be8:	2200      	movs	r2, #0
 8004bea:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	3301      	adds	r3, #1
 8004bf0:	613b      	str	r3, [r7, #16]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d3f1      	bcc.n	8004be0 <osPoolCreate+0x72>
 8004bfc:	e00f      	b.n	8004c1e <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f002 f968 	bl	8006ed8 <vPortFree>
        vPortFree(thePool);
 8004c08:	6978      	ldr	r0, [r7, #20]
 8004c0a:	f002 f965 	bl	8006ed8 <vPortFree>
        thePool = NULL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	617b      	str	r3, [r7, #20]
 8004c12:	e004      	b.n	8004c1e <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8004c14:	6978      	ldr	r0, [r7, #20]
 8004c16:	f002 f95f 	bl	8006ed8 <vPortFree>
      thePool = NULL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3718      	adds	r7, #24
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d101      	bne.n	8004c3c <osPoolFree+0x14>
    return osErrorParameter;
 8004c38:	2380      	movs	r3, #128	@ 0x80
 8004c3a:	e030      	b.n	8004c9e <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d101      	bne.n	8004c46 <osPoolFree+0x1e>
    return osErrorParameter;
 8004c42:	2380      	movs	r3, #128	@ 0x80
 8004c44:	e02b      	b.n	8004c9e <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	683a      	ldr	r2, [r7, #0]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d201      	bcs.n	8004c54 <osPoolFree+0x2c>
    return osErrorParameter;
 8004c50:	2380      	movs	r3, #128	@ 0x80
 8004c52:	e024      	b.n	8004c9e <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	6812      	ldr	r2, [r2, #0]
 8004c5a:	1a9b      	subs	r3, r3, r2
 8004c5c:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c68:	fb01 f202 	mul.w	r2, r1, r2
 8004c6c:	1a9b      	subs	r3, r3, r2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <osPoolFree+0x4e>
    return osErrorParameter;
 8004c72:	2380      	movs	r3, #128	@ 0x80
 8004c74:	e013      	b.n	8004c9e <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c80:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d301      	bcc.n	8004c90 <osPoolFree+0x68>
    return osErrorParameter;
 8004c8c:	2380      	movs	r3, #128	@ 0x80
 8004c8e:	e006      	b.n	8004c9e <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	4413      	add	r3, r2
 8004c98:	2200      	movs	r2, #0
 8004c9a:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004caa:	b590      	push	{r4, r7, lr}
 8004cac:	b085      	sub	sp, #20
 8004cae:	af02      	add	r7, sp, #8
 8004cb0:	6078      	str	r0, [r7, #4]
 8004cb2:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d011      	beq.n	8004ce0 <osMessageCreate+0x36>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00d      	beq.n	8004ce0 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6818      	ldr	r0, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6859      	ldr	r1, [r3, #4]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	2400      	movs	r4, #0
 8004cd6:	9400      	str	r4, [sp, #0]
 8004cd8:	f000 f9e2 	bl	80050a0 <xQueueGenericCreateStatic>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	e008      	b.n	8004cf2 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6818      	ldr	r0, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	4619      	mov	r1, r3
 8004cec:	f000 fa55 	bl	800519a <xQueueGenericCreate>
 8004cf0:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd90      	pop	{r4, r7, pc}
	...

08004cfc <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d101      	bne.n	8004d1a <osMessagePut+0x1e>
    ticks = 1;
 8004d16:	2301      	movs	r3, #1
 8004d18:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8004d1a:	f7ff feaf 	bl	8004a7c <inHandlerMode>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d018      	beq.n	8004d56 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8004d24:	f107 0210 	add.w	r2, r7, #16
 8004d28:	f107 0108 	add.w	r1, r7, #8
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fb90 	bl	8005454 <xQueueGenericSendFromISR>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d001      	beq.n	8004d3e <osMessagePut+0x42>
      return osErrorOS;
 8004d3a:	23ff      	movs	r3, #255	@ 0xff
 8004d3c:	e018      	b.n	8004d70 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d014      	beq.n	8004d6e <osMessagePut+0x72>
 8004d44:	4b0c      	ldr	r3, [pc, #48]	@ (8004d78 <osMessagePut+0x7c>)
 8004d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	f3bf 8f4f 	dsb	sy
 8004d50:	f3bf 8f6f 	isb	sy
 8004d54:	e00b      	b.n	8004d6e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8004d56:	f107 0108 	add.w	r1, r7, #8
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f000 fa76 	bl	8005250 <xQueueGenericSend>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d001      	beq.n	8004d6e <osMessagePut+0x72>
      return osErrorOS;
 8004d6a:	23ff      	movs	r3, #255	@ 0xff
 8004d6c:	e000      	b.n	8004d70 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3718      	adds	r7, #24
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	e000ed04 	.word	0xe000ed04

08004d7c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8004d7c:	b590      	push	{r4, r7, lr}
 8004d7e:	b08b      	sub	sp, #44	@ 0x2c
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10a      	bne.n	8004dac <osMessageGet+0x30>
    event.status = osErrorParameter;
 8004d96:	2380      	movs	r3, #128	@ 0x80
 8004d98:	617b      	str	r3, [r7, #20]
    return event;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	461c      	mov	r4, r3
 8004d9e:	f107 0314 	add.w	r3, r7, #20
 8004da2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004da6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004daa:	e054      	b.n	8004e56 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8004dac:	2300      	movs	r3, #0
 8004dae:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8004db0:	2300      	movs	r3, #0
 8004db2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dba:	d103      	bne.n	8004dc4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8004dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004dc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dc2:	e009      	b.n	8004dd8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d006      	beq.n	8004dd8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d101      	bne.n	8004dd8 <osMessageGet+0x5c>
      ticks = 1;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004dd8:	f7ff fe50 	bl	8004a7c <inHandlerMode>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d01c      	beq.n	8004e1c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8004de2:	f107 0220 	add.w	r2, r7, #32
 8004de6:	f107 0314 	add.w	r3, r7, #20
 8004dea:	3304      	adds	r3, #4
 8004dec:	4619      	mov	r1, r3
 8004dee:	68b8      	ldr	r0, [r7, #8]
 8004df0:	f000 fcb0 	bl	8005754 <xQueueReceiveFromISR>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d102      	bne.n	8004e00 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8004dfa:	2310      	movs	r3, #16
 8004dfc:	617b      	str	r3, [r7, #20]
 8004dfe:	e001      	b.n	8004e04 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004e00:	2300      	movs	r3, #0
 8004e02:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004e04:	6a3b      	ldr	r3, [r7, #32]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d01d      	beq.n	8004e46 <osMessageGet+0xca>
 8004e0a:	4b15      	ldr	r3, [pc, #84]	@ (8004e60 <osMessageGet+0xe4>)
 8004e0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	f3bf 8f6f 	isb	sy
 8004e1a:	e014      	b.n	8004e46 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004e1c:	f107 0314 	add.w	r3, r7, #20
 8004e20:	3304      	adds	r3, #4
 8004e22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e24:	4619      	mov	r1, r3
 8004e26:	68b8      	ldr	r0, [r7, #8]
 8004e28:	f000 fbb2 	bl	8005590 <xQueueReceive>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d102      	bne.n	8004e38 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8004e32:	2310      	movs	r3, #16
 8004e34:	617b      	str	r3, [r7, #20]
 8004e36:	e006      	b.n	8004e46 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <osMessageGet+0xc6>
 8004e3e:	2300      	movs	r3, #0
 8004e40:	e000      	b.n	8004e44 <osMessageGet+0xc8>
 8004e42:	2340      	movs	r3, #64	@ 0x40
 8004e44:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	461c      	mov	r4, r3
 8004e4a:	f107 0314 	add.w	r3, r7, #20
 8004e4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004e52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	372c      	adds	r7, #44	@ 0x2c
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd90      	pop	{r4, r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	e000ed04 	.word	0xe000ed04

08004e64 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f103 0208 	add.w	r2, r3, #8
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f04f 32ff 	mov.w	r2, #4294967295
 8004e7c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f103 0208 	add.w	r2, r3, #8
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f103 0208 	add.w	r2, r3, #8
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr

08004ebe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b085      	sub	sp, #20
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
 8004ec6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	683a      	ldr	r2, [r7, #0]
 8004ee2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	601a      	str	r2, [r3, #0]
}
 8004efa:	bf00      	nop
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr

08004f06 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004f06:	b480      	push	{r7}
 8004f08:	b085      	sub	sp, #20
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
 8004f0e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f1c:	d103      	bne.n	8004f26 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	e00c      	b.n	8004f40 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	3308      	adds	r3, #8
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	e002      	b.n	8004f34 <vListInsert+0x2e>
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	60fb      	str	r3, [r7, #12]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68ba      	ldr	r2, [r7, #8]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d2f6      	bcs.n	8004f2e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	683a      	ldr	r2, [r7, #0]
 8004f4e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	601a      	str	r2, [r3, #0]
}
 8004f6c:	bf00      	nop
 8004f6e:	3714      	adds	r7, #20
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6892      	ldr	r2, [r2, #8]
 8004f8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	6852      	ldr	r2, [r2, #4]
 8004f98:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d103      	bne.n	8004fac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	1e5a      	subs	r2, r3, #1
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10b      	bne.n	8004ff8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe4:	f383 8811 	msr	BASEPRI, r3
 8004fe8:	f3bf 8f6f 	isb	sy
 8004fec:	f3bf 8f4f 	dsb	sy
 8004ff0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004ff2:	bf00      	nop
 8004ff4:	bf00      	nop
 8004ff6:	e7fd      	b.n	8004ff4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004ff8:	f001 fd7e 	bl	8006af8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005004:	68f9      	ldr	r1, [r7, #12]
 8005006:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005008:	fb01 f303 	mul.w	r3, r1, r3
 800500c:	441a      	add	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005028:	3b01      	subs	r3, #1
 800502a:	68f9      	ldr	r1, [r7, #12]
 800502c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800502e:	fb01 f303 	mul.w	r3, r1, r3
 8005032:	441a      	add	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	22ff      	movs	r2, #255	@ 0xff
 800503c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	22ff      	movs	r2, #255	@ 0xff
 8005044:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d114      	bne.n	8005078 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d01a      	beq.n	800508c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	3310      	adds	r3, #16
 800505a:	4618      	mov	r0, r3
 800505c:	f001 f94c 	bl	80062f8 <xTaskRemoveFromEventList>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d012      	beq.n	800508c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005066:	4b0d      	ldr	r3, [pc, #52]	@ (800509c <xQueueGenericReset+0xd0>)
 8005068:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800506c:	601a      	str	r2, [r3, #0]
 800506e:	f3bf 8f4f 	dsb	sy
 8005072:	f3bf 8f6f 	isb	sy
 8005076:	e009      	b.n	800508c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	3310      	adds	r3, #16
 800507c:	4618      	mov	r0, r3
 800507e:	f7ff fef1 	bl	8004e64 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	3324      	adds	r3, #36	@ 0x24
 8005086:	4618      	mov	r0, r3
 8005088:	f7ff feec 	bl	8004e64 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800508c:	f001 fd66 	bl	8006b5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005090:	2301      	movs	r3, #1
}
 8005092:	4618      	mov	r0, r3
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	e000ed04 	.word	0xe000ed04

080050a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08e      	sub	sp, #56	@ 0x38
 80050a4:	af02      	add	r7, sp, #8
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
 80050ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d10b      	bne.n	80050cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80050b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b8:	f383 8811 	msr	BASEPRI, r3
 80050bc:	f3bf 8f6f 	isb	sy
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80050c6:	bf00      	nop
 80050c8:	bf00      	nop
 80050ca:	e7fd      	b.n	80050c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10b      	bne.n	80050ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80050d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d6:	f383 8811 	msr	BASEPRI, r3
 80050da:	f3bf 8f6f 	isb	sy
 80050de:	f3bf 8f4f 	dsb	sy
 80050e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80050e4:	bf00      	nop
 80050e6:	bf00      	nop
 80050e8:	e7fd      	b.n	80050e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d002      	beq.n	80050f6 <xQueueGenericCreateStatic+0x56>
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <xQueueGenericCreateStatic+0x5a>
 80050f6:	2301      	movs	r3, #1
 80050f8:	e000      	b.n	80050fc <xQueueGenericCreateStatic+0x5c>
 80050fa:	2300      	movs	r3, #0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10b      	bne.n	8005118 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	623b      	str	r3, [r7, #32]
}
 8005112:	bf00      	nop
 8005114:	bf00      	nop
 8005116:	e7fd      	b.n	8005114 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d102      	bne.n	8005124 <xQueueGenericCreateStatic+0x84>
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <xQueueGenericCreateStatic+0x88>
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <xQueueGenericCreateStatic+0x8a>
 8005128:	2300      	movs	r3, #0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10b      	bne.n	8005146 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	61fb      	str	r3, [r7, #28]
}
 8005140:	bf00      	nop
 8005142:	bf00      	nop
 8005144:	e7fd      	b.n	8005142 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005146:	2348      	movs	r3, #72	@ 0x48
 8005148:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	2b48      	cmp	r3, #72	@ 0x48
 800514e:	d00b      	beq.n	8005168 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005154:	f383 8811 	msr	BASEPRI, r3
 8005158:	f3bf 8f6f 	isb	sy
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	61bb      	str	r3, [r7, #24]
}
 8005162:	bf00      	nop
 8005164:	bf00      	nop
 8005166:	e7fd      	b.n	8005164 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005168:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800516e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005170:	2b00      	cmp	r3, #0
 8005172:	d00d      	beq.n	8005190 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800517c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	4613      	mov	r3, r2
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f840 	bl	8005210 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005192:	4618      	mov	r0, r3
 8005194:	3730      	adds	r7, #48	@ 0x30
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800519a:	b580      	push	{r7, lr}
 800519c:	b08a      	sub	sp, #40	@ 0x28
 800519e:	af02      	add	r7, sp, #8
 80051a0:	60f8      	str	r0, [r7, #12]
 80051a2:	60b9      	str	r1, [r7, #8]
 80051a4:	4613      	mov	r3, r2
 80051a6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10b      	bne.n	80051c6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80051ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b2:	f383 8811 	msr	BASEPRI, r3
 80051b6:	f3bf 8f6f 	isb	sy
 80051ba:	f3bf 8f4f 	dsb	sy
 80051be:	613b      	str	r3, [r7, #16]
}
 80051c0:	bf00      	nop
 80051c2:	bf00      	nop
 80051c4:	e7fd      	b.n	80051c2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	fb02 f303 	mul.w	r3, r2, r3
 80051ce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	3348      	adds	r3, #72	@ 0x48
 80051d4:	4618      	mov	r0, r3
 80051d6:	f001 fdb1 	bl	8006d3c <pvPortMalloc>
 80051da:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d011      	beq.n	8005206 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	3348      	adds	r3, #72	@ 0x48
 80051ea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80051f4:	79fa      	ldrb	r2, [r7, #7]
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	4613      	mov	r3, r2
 80051fc:	697a      	ldr	r2, [r7, #20]
 80051fe:	68b9      	ldr	r1, [r7, #8]
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 f805 	bl	8005210 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005206:	69bb      	ldr	r3, [r7, #24]
	}
 8005208:	4618      	mov	r0, r3
 800520a:	3720      	adds	r7, #32
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
 800521c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d103      	bne.n	800522c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	69ba      	ldr	r2, [r7, #24]
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	e002      	b.n	8005232 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800523e:	2101      	movs	r1, #1
 8005240:	69b8      	ldr	r0, [r7, #24]
 8005242:	f7ff fec3 	bl	8004fcc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005246:	bf00      	nop
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
	...

08005250 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b08e      	sub	sp, #56	@ 0x38
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
 800525c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800525e:	2300      	movs	r3, #0
 8005260:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10b      	bne.n	8005284 <xQueueGenericSend+0x34>
	__asm volatile
 800526c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005270:	f383 8811 	msr	BASEPRI, r3
 8005274:	f3bf 8f6f 	isb	sy
 8005278:	f3bf 8f4f 	dsb	sy
 800527c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800527e:	bf00      	nop
 8005280:	bf00      	nop
 8005282:	e7fd      	b.n	8005280 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d103      	bne.n	8005292 <xQueueGenericSend+0x42>
 800528a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <xQueueGenericSend+0x46>
 8005292:	2301      	movs	r3, #1
 8005294:	e000      	b.n	8005298 <xQueueGenericSend+0x48>
 8005296:	2300      	movs	r3, #0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10b      	bne.n	80052b4 <xQueueGenericSend+0x64>
	__asm volatile
 800529c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a0:	f383 8811 	msr	BASEPRI, r3
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80052ae:	bf00      	nop
 80052b0:	bf00      	nop
 80052b2:	e7fd      	b.n	80052b0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d103      	bne.n	80052c2 <xQueueGenericSend+0x72>
 80052ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d101      	bne.n	80052c6 <xQueueGenericSend+0x76>
 80052c2:	2301      	movs	r3, #1
 80052c4:	e000      	b.n	80052c8 <xQueueGenericSend+0x78>
 80052c6:	2300      	movs	r3, #0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10b      	bne.n	80052e4 <xQueueGenericSend+0x94>
	__asm volatile
 80052cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d0:	f383 8811 	msr	BASEPRI, r3
 80052d4:	f3bf 8f6f 	isb	sy
 80052d8:	f3bf 8f4f 	dsb	sy
 80052dc:	623b      	str	r3, [r7, #32]
}
 80052de:	bf00      	nop
 80052e0:	bf00      	nop
 80052e2:	e7fd      	b.n	80052e0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80052e4:	f001 f9ce 	bl	8006684 <xTaskGetSchedulerState>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d102      	bne.n	80052f4 <xQueueGenericSend+0xa4>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d101      	bne.n	80052f8 <xQueueGenericSend+0xa8>
 80052f4:	2301      	movs	r3, #1
 80052f6:	e000      	b.n	80052fa <xQueueGenericSend+0xaa>
 80052f8:	2300      	movs	r3, #0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10b      	bne.n	8005316 <xQueueGenericSend+0xc6>
	__asm volatile
 80052fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005302:	f383 8811 	msr	BASEPRI, r3
 8005306:	f3bf 8f6f 	isb	sy
 800530a:	f3bf 8f4f 	dsb	sy
 800530e:	61fb      	str	r3, [r7, #28]
}
 8005310:	bf00      	nop
 8005312:	bf00      	nop
 8005314:	e7fd      	b.n	8005312 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005316:	f001 fbef 	bl	8006af8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800531a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800531c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800531e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005322:	429a      	cmp	r2, r3
 8005324:	d302      	bcc.n	800532c <xQueueGenericSend+0xdc>
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b02      	cmp	r3, #2
 800532a:	d129      	bne.n	8005380 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	68b9      	ldr	r1, [r7, #8]
 8005330:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005332:	f000 fa91 	bl	8005858 <prvCopyDataToQueue>
 8005336:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533c:	2b00      	cmp	r3, #0
 800533e:	d010      	beq.n	8005362 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005342:	3324      	adds	r3, #36	@ 0x24
 8005344:	4618      	mov	r0, r3
 8005346:	f000 ffd7 	bl	80062f8 <xTaskRemoveFromEventList>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d013      	beq.n	8005378 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005350:	4b3f      	ldr	r3, [pc, #252]	@ (8005450 <xQueueGenericSend+0x200>)
 8005352:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005356:	601a      	str	r2, [r3, #0]
 8005358:	f3bf 8f4f 	dsb	sy
 800535c:	f3bf 8f6f 	isb	sy
 8005360:	e00a      	b.n	8005378 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005364:	2b00      	cmp	r3, #0
 8005366:	d007      	beq.n	8005378 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005368:	4b39      	ldr	r3, [pc, #228]	@ (8005450 <xQueueGenericSend+0x200>)
 800536a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800536e:	601a      	str	r2, [r3, #0]
 8005370:	f3bf 8f4f 	dsb	sy
 8005374:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005378:	f001 fbf0 	bl	8006b5c <vPortExitCritical>
				return pdPASS;
 800537c:	2301      	movs	r3, #1
 800537e:	e063      	b.n	8005448 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d103      	bne.n	800538e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005386:	f001 fbe9 	bl	8006b5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800538a:	2300      	movs	r3, #0
 800538c:	e05c      	b.n	8005448 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800538e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005390:	2b00      	cmp	r3, #0
 8005392:	d106      	bne.n	80053a2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005394:	f107 0314 	add.w	r3, r7, #20
 8005398:	4618      	mov	r0, r3
 800539a:	f001 f811 	bl	80063c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800539e:	2301      	movs	r3, #1
 80053a0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053a2:	f001 fbdb 	bl	8006b5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053a6:	f000 fdb7 	bl	8005f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053aa:	f001 fba5 	bl	8006af8 <vPortEnterCritical>
 80053ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053b4:	b25b      	sxtb	r3, r3
 80053b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ba:	d103      	bne.n	80053c4 <xQueueGenericSend+0x174>
 80053bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053ca:	b25b      	sxtb	r3, r3
 80053cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d0:	d103      	bne.n	80053da <xQueueGenericSend+0x18a>
 80053d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053da:	f001 fbbf 	bl	8006b5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80053de:	1d3a      	adds	r2, r7, #4
 80053e0:	f107 0314 	add.w	r3, r7, #20
 80053e4:	4611      	mov	r1, r2
 80053e6:	4618      	mov	r0, r3
 80053e8:	f001 f800 	bl	80063ec <xTaskCheckForTimeOut>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d124      	bne.n	800543c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80053f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053f4:	f000 fb28 	bl	8005a48 <prvIsQueueFull>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d018      	beq.n	8005430 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80053fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005400:	3310      	adds	r3, #16
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	4611      	mov	r1, r2
 8005406:	4618      	mov	r0, r3
 8005408:	f000 ff50 	bl	80062ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800540c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800540e:	f000 fab3 	bl	8005978 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005412:	f000 fd8f 	bl	8005f34 <xTaskResumeAll>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	f47f af7c 	bne.w	8005316 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800541e:	4b0c      	ldr	r3, [pc, #48]	@ (8005450 <xQueueGenericSend+0x200>)
 8005420:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	f3bf 8f4f 	dsb	sy
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	e772      	b.n	8005316 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005430:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005432:	f000 faa1 	bl	8005978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005436:	f000 fd7d 	bl	8005f34 <xTaskResumeAll>
 800543a:	e76c      	b.n	8005316 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800543c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800543e:	f000 fa9b 	bl	8005978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005442:	f000 fd77 	bl	8005f34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005446:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005448:	4618      	mov	r0, r3
 800544a:	3738      	adds	r7, #56	@ 0x38
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	e000ed04 	.word	0xe000ed04

08005454 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b090      	sub	sp, #64	@ 0x40
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	607a      	str	r2, [r7, #4]
 8005460:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005468:	2b00      	cmp	r3, #0
 800546a:	d10b      	bne.n	8005484 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800546c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005470:	f383 8811 	msr	BASEPRI, r3
 8005474:	f3bf 8f6f 	isb	sy
 8005478:	f3bf 8f4f 	dsb	sy
 800547c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800547e:	bf00      	nop
 8005480:	bf00      	nop
 8005482:	e7fd      	b.n	8005480 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d103      	bne.n	8005492 <xQueueGenericSendFromISR+0x3e>
 800548a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800548c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <xQueueGenericSendFromISR+0x42>
 8005492:	2301      	movs	r3, #1
 8005494:	e000      	b.n	8005498 <xQueueGenericSendFromISR+0x44>
 8005496:	2300      	movs	r3, #0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10b      	bne.n	80054b4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800549c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a0:	f383 8811 	msr	BASEPRI, r3
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d103      	bne.n	80054c2 <xQueueGenericSendFromISR+0x6e>
 80054ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d101      	bne.n	80054c6 <xQueueGenericSendFromISR+0x72>
 80054c2:	2301      	movs	r3, #1
 80054c4:	e000      	b.n	80054c8 <xQueueGenericSendFromISR+0x74>
 80054c6:	2300      	movs	r3, #0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d10b      	bne.n	80054e4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80054cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	623b      	str	r3, [r7, #32]
}
 80054de:	bf00      	nop
 80054e0:	bf00      	nop
 80054e2:	e7fd      	b.n	80054e0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054e4:	f001 fbe8 	bl	8006cb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80054e8:	f3ef 8211 	mrs	r2, BASEPRI
 80054ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	61fa      	str	r2, [r7, #28]
 80054fe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005500:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005502:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005506:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800550a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550c:	429a      	cmp	r2, r3
 800550e:	d302      	bcc.n	8005516 <xQueueGenericSendFromISR+0xc2>
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d12f      	bne.n	8005576 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005518:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800551c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005524:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005526:	683a      	ldr	r2, [r7, #0]
 8005528:	68b9      	ldr	r1, [r7, #8]
 800552a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800552c:	f000 f994 	bl	8005858 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005530:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005538:	d112      	bne.n	8005560 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800553a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800553c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553e:	2b00      	cmp	r3, #0
 8005540:	d016      	beq.n	8005570 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005544:	3324      	adds	r3, #36	@ 0x24
 8005546:	4618      	mov	r0, r3
 8005548:	f000 fed6 	bl	80062f8 <xTaskRemoveFromEventList>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00e      	beq.n	8005570 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00b      	beq.n	8005570 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	e007      	b.n	8005570 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005560:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005564:	3301      	adds	r3, #1
 8005566:	b2db      	uxtb	r3, r3
 8005568:	b25a      	sxtb	r2, r3
 800556a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005570:	2301      	movs	r3, #1
 8005572:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005574:	e001      	b.n	800557a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005576:	2300      	movs	r3, #0
 8005578:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800557a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800557c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005584:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005588:	4618      	mov	r0, r3
 800558a:	3740      	adds	r7, #64	@ 0x40
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b08c      	sub	sp, #48	@ 0x30
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800559c:	2300      	movs	r3, #0
 800559e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10b      	bne.n	80055c2 <xQueueReceive+0x32>
	__asm volatile
 80055aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ae:	f383 8811 	msr	BASEPRI, r3
 80055b2:	f3bf 8f6f 	isb	sy
 80055b6:	f3bf 8f4f 	dsb	sy
 80055ba:	623b      	str	r3, [r7, #32]
}
 80055bc:	bf00      	nop
 80055be:	bf00      	nop
 80055c0:	e7fd      	b.n	80055be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d103      	bne.n	80055d0 <xQueueReceive+0x40>
 80055c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <xQueueReceive+0x44>
 80055d0:	2301      	movs	r3, #1
 80055d2:	e000      	b.n	80055d6 <xQueueReceive+0x46>
 80055d4:	2300      	movs	r3, #0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10b      	bne.n	80055f2 <xQueueReceive+0x62>
	__asm volatile
 80055da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055de:	f383 8811 	msr	BASEPRI, r3
 80055e2:	f3bf 8f6f 	isb	sy
 80055e6:	f3bf 8f4f 	dsb	sy
 80055ea:	61fb      	str	r3, [r7, #28]
}
 80055ec:	bf00      	nop
 80055ee:	bf00      	nop
 80055f0:	e7fd      	b.n	80055ee <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055f2:	f001 f847 	bl	8006684 <xTaskGetSchedulerState>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d102      	bne.n	8005602 <xQueueReceive+0x72>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <xQueueReceive+0x76>
 8005602:	2301      	movs	r3, #1
 8005604:	e000      	b.n	8005608 <xQueueReceive+0x78>
 8005606:	2300      	movs	r3, #0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d10b      	bne.n	8005624 <xQueueReceive+0x94>
	__asm volatile
 800560c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005610:	f383 8811 	msr	BASEPRI, r3
 8005614:	f3bf 8f6f 	isb	sy
 8005618:	f3bf 8f4f 	dsb	sy
 800561c:	61bb      	str	r3, [r7, #24]
}
 800561e:	bf00      	nop
 8005620:	bf00      	nop
 8005622:	e7fd      	b.n	8005620 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005624:	f001 fa68 	bl	8006af8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800562a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800562e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005630:	2b00      	cmp	r3, #0
 8005632:	d01f      	beq.n	8005674 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005634:	68b9      	ldr	r1, [r7, #8]
 8005636:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005638:	f000 f978 	bl	800592c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800563c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563e:	1e5a      	subs	r2, r3, #1
 8005640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005642:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00f      	beq.n	800566c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800564c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564e:	3310      	adds	r3, #16
 8005650:	4618      	mov	r0, r3
 8005652:	f000 fe51 	bl	80062f8 <xTaskRemoveFromEventList>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d007      	beq.n	800566c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800565c:	4b3c      	ldr	r3, [pc, #240]	@ (8005750 <xQueueReceive+0x1c0>)
 800565e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	f3bf 8f4f 	dsb	sy
 8005668:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800566c:	f001 fa76 	bl	8006b5c <vPortExitCritical>
				return pdPASS;
 8005670:	2301      	movs	r3, #1
 8005672:	e069      	b.n	8005748 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d103      	bne.n	8005682 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800567a:	f001 fa6f 	bl	8006b5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800567e:	2300      	movs	r3, #0
 8005680:	e062      	b.n	8005748 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005684:	2b00      	cmp	r3, #0
 8005686:	d106      	bne.n	8005696 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005688:	f107 0310 	add.w	r3, r7, #16
 800568c:	4618      	mov	r0, r3
 800568e:	f000 fe97 	bl	80063c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005692:	2301      	movs	r3, #1
 8005694:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005696:	f001 fa61 	bl	8006b5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800569a:	f000 fc3d 	bl	8005f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800569e:	f001 fa2b 	bl	8006af8 <vPortEnterCritical>
 80056a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056a8:	b25b      	sxtb	r3, r3
 80056aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ae:	d103      	bne.n	80056b8 <xQueueReceive+0x128>
 80056b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056be:	b25b      	sxtb	r3, r3
 80056c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c4:	d103      	bne.n	80056ce <xQueueReceive+0x13e>
 80056c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056ce:	f001 fa45 	bl	8006b5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056d2:	1d3a      	adds	r2, r7, #4
 80056d4:	f107 0310 	add.w	r3, r7, #16
 80056d8:	4611      	mov	r1, r2
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 fe86 	bl	80063ec <xTaskCheckForTimeOut>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d123      	bne.n	800572e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056e8:	f000 f998 	bl	8005a1c <prvIsQueueEmpty>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d017      	beq.n	8005722 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80056f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f4:	3324      	adds	r3, #36	@ 0x24
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	4611      	mov	r1, r2
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 fdd6 	bl	80062ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005700:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005702:	f000 f939 	bl	8005978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005706:	f000 fc15 	bl	8005f34 <xTaskResumeAll>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d189      	bne.n	8005624 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005710:	4b0f      	ldr	r3, [pc, #60]	@ (8005750 <xQueueReceive+0x1c0>)
 8005712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005716:	601a      	str	r2, [r3, #0]
 8005718:	f3bf 8f4f 	dsb	sy
 800571c:	f3bf 8f6f 	isb	sy
 8005720:	e780      	b.n	8005624 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005722:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005724:	f000 f928 	bl	8005978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005728:	f000 fc04 	bl	8005f34 <xTaskResumeAll>
 800572c:	e77a      	b.n	8005624 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800572e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005730:	f000 f922 	bl	8005978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005734:	f000 fbfe 	bl	8005f34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005738:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800573a:	f000 f96f 	bl	8005a1c <prvIsQueueEmpty>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	f43f af6f 	beq.w	8005624 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005746:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005748:	4618      	mov	r0, r3
 800574a:	3730      	adds	r7, #48	@ 0x30
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	e000ed04 	.word	0xe000ed04

08005754 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08e      	sub	sp, #56	@ 0x38
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10b      	bne.n	8005782 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800576a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800576e:	f383 8811 	msr	BASEPRI, r3
 8005772:	f3bf 8f6f 	isb	sy
 8005776:	f3bf 8f4f 	dsb	sy
 800577a:	623b      	str	r3, [r7, #32]
}
 800577c:	bf00      	nop
 800577e:	bf00      	nop
 8005780:	e7fd      	b.n	800577e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d103      	bne.n	8005790 <xQueueReceiveFromISR+0x3c>
 8005788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578c:	2b00      	cmp	r3, #0
 800578e:	d101      	bne.n	8005794 <xQueueReceiveFromISR+0x40>
 8005790:	2301      	movs	r3, #1
 8005792:	e000      	b.n	8005796 <xQueueReceiveFromISR+0x42>
 8005794:	2300      	movs	r3, #0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10b      	bne.n	80057b2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800579a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579e:	f383 8811 	msr	BASEPRI, r3
 80057a2:	f3bf 8f6f 	isb	sy
 80057a6:	f3bf 8f4f 	dsb	sy
 80057aa:	61fb      	str	r3, [r7, #28]
}
 80057ac:	bf00      	nop
 80057ae:	bf00      	nop
 80057b0:	e7fd      	b.n	80057ae <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057b2:	f001 fa81 	bl	8006cb8 <vPortValidateInterruptPriority>
	__asm volatile
 80057b6:	f3ef 8211 	mrs	r2, BASEPRI
 80057ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057be:	f383 8811 	msr	BASEPRI, r3
 80057c2:	f3bf 8f6f 	isb	sy
 80057c6:	f3bf 8f4f 	dsb	sy
 80057ca:	61ba      	str	r2, [r7, #24]
 80057cc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80057ce:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d02f      	beq.n	800583e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80057de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80057e8:	68b9      	ldr	r1, [r7, #8]
 80057ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057ec:	f000 f89e 	bl	800592c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80057f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f2:	1e5a      	subs	r2, r3, #1
 80057f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80057f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80057fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005800:	d112      	bne.n	8005828 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d016      	beq.n	8005838 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	3310      	adds	r3, #16
 800580e:	4618      	mov	r0, r3
 8005810:	f000 fd72 	bl	80062f8 <xTaskRemoveFromEventList>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00e      	beq.n	8005838 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00b      	beq.n	8005838 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	e007      	b.n	8005838 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005828:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800582c:	3301      	adds	r3, #1
 800582e:	b2db      	uxtb	r3, r3
 8005830:	b25a      	sxtb	r2, r3
 8005832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005834:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005838:	2301      	movs	r3, #1
 800583a:	637b      	str	r3, [r7, #52]	@ 0x34
 800583c:	e001      	b.n	8005842 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800583e:	2300      	movs	r3, #0
 8005840:	637b      	str	r3, [r7, #52]	@ 0x34
 8005842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005844:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	f383 8811 	msr	BASEPRI, r3
}
 800584c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800584e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005850:	4618      	mov	r0, r3
 8005852:	3738      	adds	r7, #56	@ 0x38
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b086      	sub	sp, #24
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005864:	2300      	movs	r3, #0
 8005866:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10d      	bne.n	8005892 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d14d      	bne.n	800591a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	4618      	mov	r0, r3
 8005884:	f000 ff1c 	bl	80066c0 <xTaskPriorityDisinherit>
 8005888:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2200      	movs	r2, #0
 800588e:	609a      	str	r2, [r3, #8]
 8005890:	e043      	b.n	800591a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d119      	bne.n	80058cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6858      	ldr	r0, [r3, #4]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a0:	461a      	mov	r2, r3
 80058a2:	68b9      	ldr	r1, [r7, #8]
 80058a4:	f001 fcec 	bl	8007280 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b0:	441a      	add	r2, r3
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	685a      	ldr	r2, [r3, #4]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d32b      	bcc.n	800591a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	605a      	str	r2, [r3, #4]
 80058ca:	e026      	b.n	800591a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	68d8      	ldr	r0, [r3, #12]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d4:	461a      	mov	r2, r3
 80058d6:	68b9      	ldr	r1, [r7, #8]
 80058d8:	f001 fcd2 	bl	8007280 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e4:	425b      	negs	r3, r3
 80058e6:	441a      	add	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d207      	bcs.n	8005908 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005900:	425b      	negs	r3, r3
 8005902:	441a      	add	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2b02      	cmp	r3, #2
 800590c:	d105      	bne.n	800591a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	3b01      	subs	r3, #1
 8005918:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	1c5a      	adds	r2, r3, #1
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005922:	697b      	ldr	r3, [r7, #20]
}
 8005924:	4618      	mov	r0, r3
 8005926:	3718      	adds	r7, #24
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593a:	2b00      	cmp	r3, #0
 800593c:	d018      	beq.n	8005970 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005946:	441a      	add	r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	429a      	cmp	r2, r3
 8005956:	d303      	bcc.n	8005960 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	68d9      	ldr	r1, [r3, #12]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005968:	461a      	mov	r2, r3
 800596a:	6838      	ldr	r0, [r7, #0]
 800596c:	f001 fc88 	bl	8007280 <memcpy>
	}
}
 8005970:	bf00      	nop
 8005972:	3708      	adds	r7, #8
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005980:	f001 f8ba 	bl	8006af8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800598a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800598c:	e011      	b.n	80059b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005992:	2b00      	cmp	r3, #0
 8005994:	d012      	beq.n	80059bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	3324      	adds	r3, #36	@ 0x24
 800599a:	4618      	mov	r0, r3
 800599c:	f000 fcac 	bl	80062f8 <xTaskRemoveFromEventList>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80059a6:	f000 fd85 	bl	80064b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	3b01      	subs	r3, #1
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	dce9      	bgt.n	800598e <prvUnlockQueue+0x16>
 80059ba:	e000      	b.n	80059be <prvUnlockQueue+0x46>
					break;
 80059bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	22ff      	movs	r2, #255	@ 0xff
 80059c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80059c6:	f001 f8c9 	bl	8006b5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059ca:	f001 f895 	bl	8006af8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059d6:	e011      	b.n	80059fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d012      	beq.n	8005a06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	3310      	adds	r3, #16
 80059e4:	4618      	mov	r0, r3
 80059e6:	f000 fc87 	bl	80062f8 <xTaskRemoveFromEventList>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d001      	beq.n	80059f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80059f0:	f000 fd60 	bl	80064b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80059f4:	7bbb      	ldrb	r3, [r7, #14]
 80059f6:	3b01      	subs	r3, #1
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	dce9      	bgt.n	80059d8 <prvUnlockQueue+0x60>
 8005a04:	e000      	b.n	8005a08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	22ff      	movs	r2, #255	@ 0xff
 8005a0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005a10:	f001 f8a4 	bl	8006b5c <vPortExitCritical>
}
 8005a14:	bf00      	nop
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a24:	f001 f868 	bl	8006af8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d102      	bne.n	8005a36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a30:	2301      	movs	r3, #1
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	e001      	b.n	8005a3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a36:	2300      	movs	r3, #0
 8005a38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a3a:	f001 f88f 	bl	8006b5c <vPortExitCritical>

	return xReturn;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a50:	f001 f852 	bl	8006af8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d102      	bne.n	8005a66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a60:	2301      	movs	r3, #1
 8005a62:	60fb      	str	r3, [r7, #12]
 8005a64:	e001      	b.n	8005a6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a6a:	f001 f877 	bl	8006b5c <vPortExitCritical>

	return xReturn;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3710      	adds	r7, #16
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b08e      	sub	sp, #56	@ 0x38
 8005a7c:	af04      	add	r7, sp, #16
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
 8005a84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d10b      	bne.n	8005aa4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a90:	f383 8811 	msr	BASEPRI, r3
 8005a94:	f3bf 8f6f 	isb	sy
 8005a98:	f3bf 8f4f 	dsb	sy
 8005a9c:	623b      	str	r3, [r7, #32]
}
 8005a9e:	bf00      	nop
 8005aa0:	bf00      	nop
 8005aa2:	e7fd      	b.n	8005aa0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10b      	bne.n	8005ac2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	61fb      	str	r3, [r7, #28]
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	e7fd      	b.n	8005abe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ac2:	23a0      	movs	r3, #160	@ 0xa0
 8005ac4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	2ba0      	cmp	r3, #160	@ 0xa0
 8005aca:	d00b      	beq.n	8005ae4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad0:	f383 8811 	msr	BASEPRI, r3
 8005ad4:	f3bf 8f6f 	isb	sy
 8005ad8:	f3bf 8f4f 	dsb	sy
 8005adc:	61bb      	str	r3, [r7, #24]
}
 8005ade:	bf00      	nop
 8005ae0:	bf00      	nop
 8005ae2:	e7fd      	b.n	8005ae0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ae4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d01e      	beq.n	8005b2a <xTaskCreateStatic+0xb2>
 8005aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d01b      	beq.n	8005b2a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005afa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afe:	2202      	movs	r2, #2
 8005b00:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b04:	2300      	movs	r3, #0
 8005b06:	9303      	str	r3, [sp, #12]
 8005b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0a:	9302      	str	r3, [sp, #8]
 8005b0c:	f107 0314 	add.w	r3, r7, #20
 8005b10:	9301      	str	r3, [sp, #4]
 8005b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	68b9      	ldr	r1, [r7, #8]
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 f851 	bl	8005bc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b24:	f000 f8ee 	bl	8005d04 <prvAddNewTaskToReadyList>
 8005b28:	e001      	b.n	8005b2e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b2e:	697b      	ldr	r3, [r7, #20]
	}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3728      	adds	r7, #40	@ 0x28
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b08c      	sub	sp, #48	@ 0x30
 8005b3c:	af04      	add	r7, sp, #16
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	603b      	str	r3, [r7, #0]
 8005b44:	4613      	mov	r3, r2
 8005b46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b48:	88fb      	ldrh	r3, [r7, #6]
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f001 f8f5 	bl	8006d3c <pvPortMalloc>
 8005b52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00e      	beq.n	8005b78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b5a:	20a0      	movs	r0, #160	@ 0xa0
 8005b5c:	f001 f8ee 	bl	8006d3c <pvPortMalloc>
 8005b60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d003      	beq.n	8005b70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b6e:	e005      	b.n	8005b7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b70:	6978      	ldr	r0, [r7, #20]
 8005b72:	f001 f9b1 	bl	8006ed8 <vPortFree>
 8005b76:	e001      	b.n	8005b7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d017      	beq.n	8005bb2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b8a:	88fa      	ldrh	r2, [r7, #6]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	9303      	str	r3, [sp, #12]
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	9302      	str	r3, [sp, #8]
 8005b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b96:	9301      	str	r3, [sp, #4]
 8005b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	68b9      	ldr	r1, [r7, #8]
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 f80f 	bl	8005bc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ba6:	69f8      	ldr	r0, [r7, #28]
 8005ba8:	f000 f8ac 	bl	8005d04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005bac:	2301      	movs	r3, #1
 8005bae:	61bb      	str	r3, [r7, #24]
 8005bb0:	e002      	b.n	8005bb8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bb6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005bb8:	69bb      	ldr	r3, [r7, #24]
	}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3720      	adds	r7, #32
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
	...

08005bc4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b088      	sub	sp, #32
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
 8005bd0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	4413      	add	r3, r2
 8005be2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	f023 0307 	bic.w	r3, r3, #7
 8005bea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	f003 0307 	and.w	r3, r3, #7
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00b      	beq.n	8005c0e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	617b      	str	r3, [r7, #20]
}
 8005c08:	bf00      	nop
 8005c0a:	bf00      	nop
 8005c0c:	e7fd      	b.n	8005c0a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d01f      	beq.n	8005c54 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c14:	2300      	movs	r3, #0
 8005c16:	61fb      	str	r3, [r7, #28]
 8005c18:	e012      	b.n	8005c40 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	4413      	add	r3, r2
 8005c20:	7819      	ldrb	r1, [r3, #0]
 8005c22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	4413      	add	r3, r2
 8005c28:	3334      	adds	r3, #52	@ 0x34
 8005c2a:	460a      	mov	r2, r1
 8005c2c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	69fb      	ldr	r3, [r7, #28]
 8005c32:	4413      	add	r3, r2
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d006      	beq.n	8005c48 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	61fb      	str	r3, [r7, #28]
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	2b0f      	cmp	r3, #15
 8005c44:	d9e9      	bls.n	8005c1a <prvInitialiseNewTask+0x56>
 8005c46:	e000      	b.n	8005c4a <prvInitialiseNewTask+0x86>
			{
				break;
 8005c48:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c52:	e003      	b.n	8005c5c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c5e:	2b06      	cmp	r3, #6
 8005c60:	d901      	bls.n	8005c66 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c62:	2306      	movs	r3, #6
 8005c64:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c70:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c74:	2200      	movs	r2, #0
 8005c76:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7a:	3304      	adds	r3, #4
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7ff f911 	bl	8004ea4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c84:	3318      	adds	r3, #24
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7ff f90c 	bl	8004ea4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c90:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c94:	f1c3 0207 	rsb	r2, r3, #7
 8005c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	334c      	adds	r3, #76	@ 0x4c
 8005cb6:	224c      	movs	r2, #76	@ 0x4c
 8005cb8:	2100      	movs	r1, #0
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f001 fa4e 	bl	800715c <memset>
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc2:	4a0d      	ldr	r2, [pc, #52]	@ (8005cf8 <prvInitialiseNewTask+0x134>)
 8005cc4:	651a      	str	r2, [r3, #80]	@ 0x50
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc8:	4a0c      	ldr	r2, [pc, #48]	@ (8005cfc <prvInitialiseNewTask+0x138>)
 8005cca:	655a      	str	r2, [r3, #84]	@ 0x54
 8005ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cce:	4a0c      	ldr	r2, [pc, #48]	@ (8005d00 <prvInitialiseNewTask+0x13c>)
 8005cd0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	68f9      	ldr	r1, [r7, #12]
 8005cd6:	69b8      	ldr	r0, [r7, #24]
 8005cd8:	f000 fde0 	bl	800689c <pxPortInitialiseStack>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d002      	beq.n	8005cee <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cee:	bf00      	nop
 8005cf0:	3720      	adds	r7, #32
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20004320 	.word	0x20004320
 8005cfc:	20004388 	.word	0x20004388
 8005d00:	200043f0 	.word	0x200043f0

08005d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d0c:	f000 fef4 	bl	8006af8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d10:	4b2a      	ldr	r3, [pc, #168]	@ (8005dbc <prvAddNewTaskToReadyList+0xb8>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3301      	adds	r3, #1
 8005d16:	4a29      	ldr	r2, [pc, #164]	@ (8005dbc <prvAddNewTaskToReadyList+0xb8>)
 8005d18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d1a:	4b29      	ldr	r3, [pc, #164]	@ (8005dc0 <prvAddNewTaskToReadyList+0xbc>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d109      	bne.n	8005d36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d22:	4a27      	ldr	r2, [pc, #156]	@ (8005dc0 <prvAddNewTaskToReadyList+0xbc>)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d28:	4b24      	ldr	r3, [pc, #144]	@ (8005dbc <prvAddNewTaskToReadyList+0xb8>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d110      	bne.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d30:	f000 fbe4 	bl	80064fc <prvInitialiseTaskLists>
 8005d34:	e00d      	b.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d36:	4b23      	ldr	r3, [pc, #140]	@ (8005dc4 <prvAddNewTaskToReadyList+0xc0>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d109      	bne.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d3e:	4b20      	ldr	r3, [pc, #128]	@ (8005dc0 <prvAddNewTaskToReadyList+0xbc>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d802      	bhi.n	8005d52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d4c:	4a1c      	ldr	r2, [pc, #112]	@ (8005dc0 <prvAddNewTaskToReadyList+0xbc>)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d52:	4b1d      	ldr	r3, [pc, #116]	@ (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	3301      	adds	r3, #1
 8005d58:	4a1b      	ldr	r2, [pc, #108]	@ (8005dc8 <prvAddNewTaskToReadyList+0xc4>)
 8005d5a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d60:	2201      	movs	r2, #1
 8005d62:	409a      	lsls	r2, r3
 8005d64:	4b19      	ldr	r3, [pc, #100]	@ (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	4a18      	ldr	r2, [pc, #96]	@ (8005dcc <prvAddNewTaskToReadyList+0xc8>)
 8005d6c:	6013      	str	r3, [r2, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d72:	4613      	mov	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4413      	add	r3, r2
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4a15      	ldr	r2, [pc, #84]	@ (8005dd0 <prvAddNewTaskToReadyList+0xcc>)
 8005d7c:	441a      	add	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	3304      	adds	r3, #4
 8005d82:	4619      	mov	r1, r3
 8005d84:	4610      	mov	r0, r2
 8005d86:	f7ff f89a 	bl	8004ebe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d8a:	f000 fee7 	bl	8006b5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc4 <prvAddNewTaskToReadyList+0xc0>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00e      	beq.n	8005db4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d96:	4b0a      	ldr	r3, [pc, #40]	@ (8005dc0 <prvAddNewTaskToReadyList+0xbc>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d207      	bcs.n	8005db4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005da4:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd4 <prvAddNewTaskToReadyList+0xd0>)
 8005da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005db4:	bf00      	nop
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}
 8005dbc:	200006cc 	.word	0x200006cc
 8005dc0:	200005cc 	.word	0x200005cc
 8005dc4:	200006d8 	.word	0x200006d8
 8005dc8:	200006e8 	.word	0x200006e8
 8005dcc:	200006d4 	.word	0x200006d4
 8005dd0:	200005d0 	.word	0x200005d0
 8005dd4:	e000ed04 	.word	0xe000ed04

08005dd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005de0:	2300      	movs	r3, #0
 8005de2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d018      	beq.n	8005e1c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005dea:	4b14      	ldr	r3, [pc, #80]	@ (8005e3c <vTaskDelay+0x64>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00b      	beq.n	8005e0a <vTaskDelay+0x32>
	__asm volatile
 8005df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df6:	f383 8811 	msr	BASEPRI, r3
 8005dfa:	f3bf 8f6f 	isb	sy
 8005dfe:	f3bf 8f4f 	dsb	sy
 8005e02:	60bb      	str	r3, [r7, #8]
}
 8005e04:	bf00      	nop
 8005e06:	bf00      	nop
 8005e08:	e7fd      	b.n	8005e06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e0a:	f000 f885 	bl	8005f18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e0e:	2100      	movs	r1, #0
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 fcdd 	bl	80067d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e16:	f000 f88d 	bl	8005f34 <xTaskResumeAll>
 8005e1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d107      	bne.n	8005e32 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e22:	4b07      	ldr	r3, [pc, #28]	@ (8005e40 <vTaskDelay+0x68>)
 8005e24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e28:	601a      	str	r2, [r3, #0]
 8005e2a:	f3bf 8f4f 	dsb	sy
 8005e2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e32:	bf00      	nop
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	200006f4 	.word	0x200006f4
 8005e40:	e000ed04 	.word	0xe000ed04

08005e44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b08a      	sub	sp, #40	@ 0x28
 8005e48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e52:	463a      	mov	r2, r7
 8005e54:	1d39      	adds	r1, r7, #4
 8005e56:	f107 0308 	add.w	r3, r7, #8
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7fa fba6 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e60:	6839      	ldr	r1, [r7, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	9202      	str	r2, [sp, #8]
 8005e68:	9301      	str	r3, [sp, #4]
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	2300      	movs	r3, #0
 8005e70:	460a      	mov	r2, r1
 8005e72:	4921      	ldr	r1, [pc, #132]	@ (8005ef8 <vTaskStartScheduler+0xb4>)
 8005e74:	4821      	ldr	r0, [pc, #132]	@ (8005efc <vTaskStartScheduler+0xb8>)
 8005e76:	f7ff fdff 	bl	8005a78 <xTaskCreateStatic>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	4a20      	ldr	r2, [pc, #128]	@ (8005f00 <vTaskStartScheduler+0xbc>)
 8005e7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e80:	4b1f      	ldr	r3, [pc, #124]	@ (8005f00 <vTaskStartScheduler+0xbc>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d002      	beq.n	8005e8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	617b      	str	r3, [r7, #20]
 8005e8c:	e001      	b.n	8005e92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d11b      	bne.n	8005ed0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e9c:	f383 8811 	msr	BASEPRI, r3
 8005ea0:	f3bf 8f6f 	isb	sy
 8005ea4:	f3bf 8f4f 	dsb	sy
 8005ea8:	613b      	str	r3, [r7, #16]
}
 8005eaa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005eac:	4b15      	ldr	r3, [pc, #84]	@ (8005f04 <vTaskStartScheduler+0xc0>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	334c      	adds	r3, #76	@ 0x4c
 8005eb2:	4a15      	ldr	r2, [pc, #84]	@ (8005f08 <vTaskStartScheduler+0xc4>)
 8005eb4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005eb6:	4b15      	ldr	r3, [pc, #84]	@ (8005f0c <vTaskStartScheduler+0xc8>)
 8005eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8005ebc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ebe:	4b14      	ldr	r3, [pc, #80]	@ (8005f10 <vTaskStartScheduler+0xcc>)
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ec4:	4b13      	ldr	r3, [pc, #76]	@ (8005f14 <vTaskStartScheduler+0xd0>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005eca:	f000 fd71 	bl	80069b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ece:	e00f      	b.n	8005ef0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed6:	d10b      	bne.n	8005ef0 <vTaskStartScheduler+0xac>
	__asm volatile
 8005ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005edc:	f383 8811 	msr	BASEPRI, r3
 8005ee0:	f3bf 8f6f 	isb	sy
 8005ee4:	f3bf 8f4f 	dsb	sy
 8005ee8:	60fb      	str	r3, [r7, #12]
}
 8005eea:	bf00      	nop
 8005eec:	bf00      	nop
 8005eee:	e7fd      	b.n	8005eec <vTaskStartScheduler+0xa8>
}
 8005ef0:	bf00      	nop
 8005ef2:	3718      	adds	r7, #24
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	08007be0 	.word	0x08007be0
 8005efc:	080064cd 	.word	0x080064cd
 8005f00:	200006f0 	.word	0x200006f0
 8005f04:	200005cc 	.word	0x200005cc
 8005f08:	20000010 	.word	0x20000010
 8005f0c:	200006ec 	.word	0x200006ec
 8005f10:	200006d8 	.word	0x200006d8
 8005f14:	200006d0 	.word	0x200006d0

08005f18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f18:	b480      	push	{r7}
 8005f1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f1c:	4b04      	ldr	r3, [pc, #16]	@ (8005f30 <vTaskSuspendAll+0x18>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	3301      	adds	r3, #1
 8005f22:	4a03      	ldr	r2, [pc, #12]	@ (8005f30 <vTaskSuspendAll+0x18>)
 8005f24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f26:	bf00      	nop
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr
 8005f30:	200006f4 	.word	0x200006f4

08005f34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f42:	4b42      	ldr	r3, [pc, #264]	@ (800604c <xTaskResumeAll+0x118>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10b      	bne.n	8005f62 <xTaskResumeAll+0x2e>
	__asm volatile
 8005f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4e:	f383 8811 	msr	BASEPRI, r3
 8005f52:	f3bf 8f6f 	isb	sy
 8005f56:	f3bf 8f4f 	dsb	sy
 8005f5a:	603b      	str	r3, [r7, #0]
}
 8005f5c:	bf00      	nop
 8005f5e:	bf00      	nop
 8005f60:	e7fd      	b.n	8005f5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f62:	f000 fdc9 	bl	8006af8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f66:	4b39      	ldr	r3, [pc, #228]	@ (800604c <xTaskResumeAll+0x118>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	4a37      	ldr	r2, [pc, #220]	@ (800604c <xTaskResumeAll+0x118>)
 8005f6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f70:	4b36      	ldr	r3, [pc, #216]	@ (800604c <xTaskResumeAll+0x118>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d161      	bne.n	800603c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f78:	4b35      	ldr	r3, [pc, #212]	@ (8006050 <xTaskResumeAll+0x11c>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d05d      	beq.n	800603c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f80:	e02e      	b.n	8005fe0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f82:	4b34      	ldr	r3, [pc, #208]	@ (8006054 <xTaskResumeAll+0x120>)
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	3318      	adds	r3, #24
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fe fff2 	bl	8004f78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	3304      	adds	r3, #4
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7fe ffed 	bl	8004f78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	409a      	lsls	r2, r3
 8005fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8006058 <xTaskResumeAll+0x124>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	4a2a      	ldr	r2, [pc, #168]	@ (8006058 <xTaskResumeAll+0x124>)
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4413      	add	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	4a27      	ldr	r2, [pc, #156]	@ (800605c <xTaskResumeAll+0x128>)
 8005fbe:	441a      	add	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	f7fe ff79 	bl	8004ebe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd0:	4b23      	ldr	r3, [pc, #140]	@ (8006060 <xTaskResumeAll+0x12c>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d302      	bcc.n	8005fe0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005fda:	4b22      	ldr	r3, [pc, #136]	@ (8006064 <xTaskResumeAll+0x130>)
 8005fdc:	2201      	movs	r2, #1
 8005fde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8006054 <xTaskResumeAll+0x120>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1cc      	bne.n	8005f82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d001      	beq.n	8005ff2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005fee:	f000 fb29 	bl	8006644 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8006068 <xTaskResumeAll+0x134>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d010      	beq.n	8006020 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ffe:	f000 f837 	bl	8006070 <xTaskIncrementTick>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d002      	beq.n	800600e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006008:	4b16      	ldr	r3, [pc, #88]	@ (8006064 <xTaskResumeAll+0x130>)
 800600a:	2201      	movs	r2, #1
 800600c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	3b01      	subs	r3, #1
 8006012:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d1f1      	bne.n	8005ffe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800601a:	4b13      	ldr	r3, [pc, #76]	@ (8006068 <xTaskResumeAll+0x134>)
 800601c:	2200      	movs	r2, #0
 800601e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006020:	4b10      	ldr	r3, [pc, #64]	@ (8006064 <xTaskResumeAll+0x130>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d009      	beq.n	800603c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006028:	2301      	movs	r3, #1
 800602a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800602c:	4b0f      	ldr	r3, [pc, #60]	@ (800606c <xTaskResumeAll+0x138>)
 800602e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006032:	601a      	str	r2, [r3, #0]
 8006034:	f3bf 8f4f 	dsb	sy
 8006038:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800603c:	f000 fd8e 	bl	8006b5c <vPortExitCritical>

	return xAlreadyYielded;
 8006040:	68bb      	ldr	r3, [r7, #8]
}
 8006042:	4618      	mov	r0, r3
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	200006f4 	.word	0x200006f4
 8006050:	200006cc 	.word	0x200006cc
 8006054:	2000068c 	.word	0x2000068c
 8006058:	200006d4 	.word	0x200006d4
 800605c:	200005d0 	.word	0x200005d0
 8006060:	200005cc 	.word	0x200005cc
 8006064:	200006e0 	.word	0x200006e0
 8006068:	200006dc 	.word	0x200006dc
 800606c:	e000ed04 	.word	0xe000ed04

08006070 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006076:	2300      	movs	r3, #0
 8006078:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800607a:	4b4f      	ldr	r3, [pc, #316]	@ (80061b8 <xTaskIncrementTick+0x148>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	f040 808f 	bne.w	80061a2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006084:	4b4d      	ldr	r3, [pc, #308]	@ (80061bc <xTaskIncrementTick+0x14c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	3301      	adds	r3, #1
 800608a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800608c:	4a4b      	ldr	r2, [pc, #300]	@ (80061bc <xTaskIncrementTick+0x14c>)
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d121      	bne.n	80060dc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006098:	4b49      	ldr	r3, [pc, #292]	@ (80061c0 <xTaskIncrementTick+0x150>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00b      	beq.n	80060ba <xTaskIncrementTick+0x4a>
	__asm volatile
 80060a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a6:	f383 8811 	msr	BASEPRI, r3
 80060aa:	f3bf 8f6f 	isb	sy
 80060ae:	f3bf 8f4f 	dsb	sy
 80060b2:	603b      	str	r3, [r7, #0]
}
 80060b4:	bf00      	nop
 80060b6:	bf00      	nop
 80060b8:	e7fd      	b.n	80060b6 <xTaskIncrementTick+0x46>
 80060ba:	4b41      	ldr	r3, [pc, #260]	@ (80061c0 <xTaskIncrementTick+0x150>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	4b40      	ldr	r3, [pc, #256]	@ (80061c4 <xTaskIncrementTick+0x154>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a3e      	ldr	r2, [pc, #248]	@ (80061c0 <xTaskIncrementTick+0x150>)
 80060c6:	6013      	str	r3, [r2, #0]
 80060c8:	4a3e      	ldr	r2, [pc, #248]	@ (80061c4 <xTaskIncrementTick+0x154>)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6013      	str	r3, [r2, #0]
 80060ce:	4b3e      	ldr	r3, [pc, #248]	@ (80061c8 <xTaskIncrementTick+0x158>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	3301      	adds	r3, #1
 80060d4:	4a3c      	ldr	r2, [pc, #240]	@ (80061c8 <xTaskIncrementTick+0x158>)
 80060d6:	6013      	str	r3, [r2, #0]
 80060d8:	f000 fab4 	bl	8006644 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060dc:	4b3b      	ldr	r3, [pc, #236]	@ (80061cc <xTaskIncrementTick+0x15c>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d348      	bcc.n	8006178 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060e6:	4b36      	ldr	r3, [pc, #216]	@ (80061c0 <xTaskIncrementTick+0x150>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d104      	bne.n	80060fa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060f0:	4b36      	ldr	r3, [pc, #216]	@ (80061cc <xTaskIncrementTick+0x15c>)
 80060f2:	f04f 32ff 	mov.w	r2, #4294967295
 80060f6:	601a      	str	r2, [r3, #0]
					break;
 80060f8:	e03e      	b.n	8006178 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060fa:	4b31      	ldr	r3, [pc, #196]	@ (80061c0 <xTaskIncrementTick+0x150>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	429a      	cmp	r2, r3
 8006110:	d203      	bcs.n	800611a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006112:	4a2e      	ldr	r2, [pc, #184]	@ (80061cc <xTaskIncrementTick+0x15c>)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006118:	e02e      	b.n	8006178 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	3304      	adds	r3, #4
 800611e:	4618      	mov	r0, r3
 8006120:	f7fe ff2a 	bl	8004f78 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006128:	2b00      	cmp	r3, #0
 800612a:	d004      	beq.n	8006136 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	3318      	adds	r3, #24
 8006130:	4618      	mov	r0, r3
 8006132:	f7fe ff21 	bl	8004f78 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800613a:	2201      	movs	r2, #1
 800613c:	409a      	lsls	r2, r3
 800613e:	4b24      	ldr	r3, [pc, #144]	@ (80061d0 <xTaskIncrementTick+0x160>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4313      	orrs	r3, r2
 8006144:	4a22      	ldr	r2, [pc, #136]	@ (80061d0 <xTaskIncrementTick+0x160>)
 8006146:	6013      	str	r3, [r2, #0]
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800614c:	4613      	mov	r3, r2
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	4413      	add	r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4a1f      	ldr	r2, [pc, #124]	@ (80061d4 <xTaskIncrementTick+0x164>)
 8006156:	441a      	add	r2, r3
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	3304      	adds	r3, #4
 800615c:	4619      	mov	r1, r3
 800615e:	4610      	mov	r0, r2
 8006160:	f7fe fead 	bl	8004ebe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006168:	4b1b      	ldr	r3, [pc, #108]	@ (80061d8 <xTaskIncrementTick+0x168>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800616e:	429a      	cmp	r2, r3
 8006170:	d3b9      	bcc.n	80060e6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006172:	2301      	movs	r3, #1
 8006174:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006176:	e7b6      	b.n	80060e6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006178:	4b17      	ldr	r3, [pc, #92]	@ (80061d8 <xTaskIncrementTick+0x168>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800617e:	4915      	ldr	r1, [pc, #84]	@ (80061d4 <xTaskIncrementTick+0x164>)
 8006180:	4613      	mov	r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	4413      	add	r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	440b      	add	r3, r1
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d901      	bls.n	8006194 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006190:	2301      	movs	r3, #1
 8006192:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006194:	4b11      	ldr	r3, [pc, #68]	@ (80061dc <xTaskIncrementTick+0x16c>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d007      	beq.n	80061ac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800619c:	2301      	movs	r3, #1
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	e004      	b.n	80061ac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80061a2:	4b0f      	ldr	r3, [pc, #60]	@ (80061e0 <xTaskIncrementTick+0x170>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	3301      	adds	r3, #1
 80061a8:	4a0d      	ldr	r2, [pc, #52]	@ (80061e0 <xTaskIncrementTick+0x170>)
 80061aa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061ac:	697b      	ldr	r3, [r7, #20]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3718      	adds	r7, #24
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	200006f4 	.word	0x200006f4
 80061bc:	200006d0 	.word	0x200006d0
 80061c0:	20000684 	.word	0x20000684
 80061c4:	20000688 	.word	0x20000688
 80061c8:	200006e4 	.word	0x200006e4
 80061cc:	200006ec 	.word	0x200006ec
 80061d0:	200006d4 	.word	0x200006d4
 80061d4:	200005d0 	.word	0x200005d0
 80061d8:	200005cc 	.word	0x200005cc
 80061dc:	200006e0 	.word	0x200006e0
 80061e0:	200006dc 	.word	0x200006dc

080061e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061e4:	b480      	push	{r7}
 80061e6:	b087      	sub	sp, #28
 80061e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061ea:	4b2a      	ldr	r3, [pc, #168]	@ (8006294 <vTaskSwitchContext+0xb0>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d003      	beq.n	80061fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80061f2:	4b29      	ldr	r3, [pc, #164]	@ (8006298 <vTaskSwitchContext+0xb4>)
 80061f4:	2201      	movs	r2, #1
 80061f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80061f8:	e045      	b.n	8006286 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80061fa:	4b27      	ldr	r3, [pc, #156]	@ (8006298 <vTaskSwitchContext+0xb4>)
 80061fc:	2200      	movs	r2, #0
 80061fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006200:	4b26      	ldr	r3, [pc, #152]	@ (800629c <vTaskSwitchContext+0xb8>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	fab3 f383 	clz	r3, r3
 800620c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800620e:	7afb      	ldrb	r3, [r7, #11]
 8006210:	f1c3 031f 	rsb	r3, r3, #31
 8006214:	617b      	str	r3, [r7, #20]
 8006216:	4922      	ldr	r1, [pc, #136]	@ (80062a0 <vTaskSwitchContext+0xbc>)
 8006218:	697a      	ldr	r2, [r7, #20]
 800621a:	4613      	mov	r3, r2
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	4413      	add	r3, r2
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	440b      	add	r3, r1
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10b      	bne.n	8006242 <vTaskSwitchContext+0x5e>
	__asm volatile
 800622a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	607b      	str	r3, [r7, #4]
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	e7fd      	b.n	800623e <vTaskSwitchContext+0x5a>
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	4613      	mov	r3, r2
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	4413      	add	r3, r2
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	4a14      	ldr	r2, [pc, #80]	@ (80062a0 <vTaskSwitchContext+0xbc>)
 800624e:	4413      	add	r3, r2
 8006250:	613b      	str	r3, [r7, #16]
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	605a      	str	r2, [r3, #4]
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	685a      	ldr	r2, [r3, #4]
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	3308      	adds	r3, #8
 8006264:	429a      	cmp	r2, r3
 8006266:	d104      	bne.n	8006272 <vTaskSwitchContext+0x8e>
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	685a      	ldr	r2, [r3, #4]
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	605a      	str	r2, [r3, #4]
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	4a0a      	ldr	r2, [pc, #40]	@ (80062a4 <vTaskSwitchContext+0xc0>)
 800627a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800627c:	4b09      	ldr	r3, [pc, #36]	@ (80062a4 <vTaskSwitchContext+0xc0>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	334c      	adds	r3, #76	@ 0x4c
 8006282:	4a09      	ldr	r2, [pc, #36]	@ (80062a8 <vTaskSwitchContext+0xc4>)
 8006284:	6013      	str	r3, [r2, #0]
}
 8006286:	bf00      	nop
 8006288:	371c      	adds	r7, #28
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	200006f4 	.word	0x200006f4
 8006298:	200006e0 	.word	0x200006e0
 800629c:	200006d4 	.word	0x200006d4
 80062a0:	200005d0 	.word	0x200005d0
 80062a4:	200005cc 	.word	0x200005cc
 80062a8:	20000010 	.word	0x20000010

080062ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10b      	bne.n	80062d4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80062bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c0:	f383 8811 	msr	BASEPRI, r3
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	f3bf 8f4f 	dsb	sy
 80062cc:	60fb      	str	r3, [r7, #12]
}
 80062ce:	bf00      	nop
 80062d0:	bf00      	nop
 80062d2:	e7fd      	b.n	80062d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062d4:	4b07      	ldr	r3, [pc, #28]	@ (80062f4 <vTaskPlaceOnEventList+0x48>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	3318      	adds	r3, #24
 80062da:	4619      	mov	r1, r3
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f7fe fe12 	bl	8004f06 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062e2:	2101      	movs	r1, #1
 80062e4:	6838      	ldr	r0, [r7, #0]
 80062e6:	f000 fa73 	bl	80067d0 <prvAddCurrentTaskToDelayedList>
}
 80062ea:	bf00      	nop
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	200005cc 	.word	0x200005cc

080062f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10b      	bne.n	8006326 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800630e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006312:	f383 8811 	msr	BASEPRI, r3
 8006316:	f3bf 8f6f 	isb	sy
 800631a:	f3bf 8f4f 	dsb	sy
 800631e:	60fb      	str	r3, [r7, #12]
}
 8006320:	bf00      	nop
 8006322:	bf00      	nop
 8006324:	e7fd      	b.n	8006322 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	3318      	adds	r3, #24
 800632a:	4618      	mov	r0, r3
 800632c:	f7fe fe24 	bl	8004f78 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006330:	4b1d      	ldr	r3, [pc, #116]	@ (80063a8 <xTaskRemoveFromEventList+0xb0>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d11c      	bne.n	8006372 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	3304      	adds	r3, #4
 800633c:	4618      	mov	r0, r3
 800633e:	f7fe fe1b 	bl	8004f78 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006346:	2201      	movs	r2, #1
 8006348:	409a      	lsls	r2, r3
 800634a:	4b18      	ldr	r3, [pc, #96]	@ (80063ac <xTaskRemoveFromEventList+0xb4>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4313      	orrs	r3, r2
 8006350:	4a16      	ldr	r2, [pc, #88]	@ (80063ac <xTaskRemoveFromEventList+0xb4>)
 8006352:	6013      	str	r3, [r2, #0]
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006358:	4613      	mov	r3, r2
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	4413      	add	r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4a13      	ldr	r2, [pc, #76]	@ (80063b0 <xTaskRemoveFromEventList+0xb8>)
 8006362:	441a      	add	r2, r3
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	3304      	adds	r3, #4
 8006368:	4619      	mov	r1, r3
 800636a:	4610      	mov	r0, r2
 800636c:	f7fe fda7 	bl	8004ebe <vListInsertEnd>
 8006370:	e005      	b.n	800637e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	3318      	adds	r3, #24
 8006376:	4619      	mov	r1, r3
 8006378:	480e      	ldr	r0, [pc, #56]	@ (80063b4 <xTaskRemoveFromEventList+0xbc>)
 800637a:	f7fe fda0 	bl	8004ebe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006382:	4b0d      	ldr	r3, [pc, #52]	@ (80063b8 <xTaskRemoveFromEventList+0xc0>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006388:	429a      	cmp	r2, r3
 800638a:	d905      	bls.n	8006398 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800638c:	2301      	movs	r3, #1
 800638e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006390:	4b0a      	ldr	r3, [pc, #40]	@ (80063bc <xTaskRemoveFromEventList+0xc4>)
 8006392:	2201      	movs	r2, #1
 8006394:	601a      	str	r2, [r3, #0]
 8006396:	e001      	b.n	800639c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006398:	2300      	movs	r3, #0
 800639a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800639c:	697b      	ldr	r3, [r7, #20]
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3718      	adds	r7, #24
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	200006f4 	.word	0x200006f4
 80063ac:	200006d4 	.word	0x200006d4
 80063b0:	200005d0 	.word	0x200005d0
 80063b4:	2000068c 	.word	0x2000068c
 80063b8:	200005cc 	.word	0x200005cc
 80063bc:	200006e0 	.word	0x200006e0

080063c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063c8:	4b06      	ldr	r3, [pc, #24]	@ (80063e4 <vTaskInternalSetTimeOutState+0x24>)
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063d0:	4b05      	ldr	r3, [pc, #20]	@ (80063e8 <vTaskInternalSetTimeOutState+0x28>)
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	605a      	str	r2, [r3, #4]
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr
 80063e4:	200006e4 	.word	0x200006e4
 80063e8:	200006d0 	.word	0x200006d0

080063ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b088      	sub	sp, #32
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d10b      	bne.n	8006414 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80063fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006400:	f383 8811 	msr	BASEPRI, r3
 8006404:	f3bf 8f6f 	isb	sy
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	613b      	str	r3, [r7, #16]
}
 800640e:	bf00      	nop
 8006410:	bf00      	nop
 8006412:	e7fd      	b.n	8006410 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10b      	bne.n	8006432 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800641a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800641e:	f383 8811 	msr	BASEPRI, r3
 8006422:	f3bf 8f6f 	isb	sy
 8006426:	f3bf 8f4f 	dsb	sy
 800642a:	60fb      	str	r3, [r7, #12]
}
 800642c:	bf00      	nop
 800642e:	bf00      	nop
 8006430:	e7fd      	b.n	800642e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006432:	f000 fb61 	bl	8006af8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006436:	4b1d      	ldr	r3, [pc, #116]	@ (80064ac <xTaskCheckForTimeOut+0xc0>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	69ba      	ldr	r2, [r7, #24]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800644e:	d102      	bne.n	8006456 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006450:	2300      	movs	r3, #0
 8006452:	61fb      	str	r3, [r7, #28]
 8006454:	e023      	b.n	800649e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	4b15      	ldr	r3, [pc, #84]	@ (80064b0 <xTaskCheckForTimeOut+0xc4>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	429a      	cmp	r2, r3
 8006460:	d007      	beq.n	8006472 <xTaskCheckForTimeOut+0x86>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	429a      	cmp	r2, r3
 800646a:	d302      	bcc.n	8006472 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800646c:	2301      	movs	r3, #1
 800646e:	61fb      	str	r3, [r7, #28]
 8006470:	e015      	b.n	800649e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	429a      	cmp	r2, r3
 800647a:	d20b      	bcs.n	8006494 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	1ad2      	subs	r2, r2, r3
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f7ff ff99 	bl	80063c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800648e:	2300      	movs	r3, #0
 8006490:	61fb      	str	r3, [r7, #28]
 8006492:	e004      	b.n	800649e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	2200      	movs	r2, #0
 8006498:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800649a:	2301      	movs	r3, #1
 800649c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800649e:	f000 fb5d 	bl	8006b5c <vPortExitCritical>

	return xReturn;
 80064a2:	69fb      	ldr	r3, [r7, #28]
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3720      	adds	r7, #32
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	200006d0 	.word	0x200006d0
 80064b0:	200006e4 	.word	0x200006e4

080064b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80064b4:	b480      	push	{r7}
 80064b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80064b8:	4b03      	ldr	r3, [pc, #12]	@ (80064c8 <vTaskMissedYield+0x14>)
 80064ba:	2201      	movs	r2, #1
 80064bc:	601a      	str	r2, [r3, #0]
}
 80064be:	bf00      	nop
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr
 80064c8:	200006e0 	.word	0x200006e0

080064cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064d4:	f000 f852 	bl	800657c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064d8:	4b06      	ldr	r3, [pc, #24]	@ (80064f4 <prvIdleTask+0x28>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d9f9      	bls.n	80064d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064e0:	4b05      	ldr	r3, [pc, #20]	@ (80064f8 <prvIdleTask+0x2c>)
 80064e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064e6:	601a      	str	r2, [r3, #0]
 80064e8:	f3bf 8f4f 	dsb	sy
 80064ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064f0:	e7f0      	b.n	80064d4 <prvIdleTask+0x8>
 80064f2:	bf00      	nop
 80064f4:	200005d0 	.word	0x200005d0
 80064f8:	e000ed04 	.word	0xe000ed04

080064fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006502:	2300      	movs	r3, #0
 8006504:	607b      	str	r3, [r7, #4]
 8006506:	e00c      	b.n	8006522 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4a12      	ldr	r2, [pc, #72]	@ (800655c <prvInitialiseTaskLists+0x60>)
 8006514:	4413      	add	r3, r2
 8006516:	4618      	mov	r0, r3
 8006518:	f7fe fca4 	bl	8004e64 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	3301      	adds	r3, #1
 8006520:	607b      	str	r3, [r7, #4]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2b06      	cmp	r3, #6
 8006526:	d9ef      	bls.n	8006508 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006528:	480d      	ldr	r0, [pc, #52]	@ (8006560 <prvInitialiseTaskLists+0x64>)
 800652a:	f7fe fc9b 	bl	8004e64 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800652e:	480d      	ldr	r0, [pc, #52]	@ (8006564 <prvInitialiseTaskLists+0x68>)
 8006530:	f7fe fc98 	bl	8004e64 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006534:	480c      	ldr	r0, [pc, #48]	@ (8006568 <prvInitialiseTaskLists+0x6c>)
 8006536:	f7fe fc95 	bl	8004e64 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800653a:	480c      	ldr	r0, [pc, #48]	@ (800656c <prvInitialiseTaskLists+0x70>)
 800653c:	f7fe fc92 	bl	8004e64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006540:	480b      	ldr	r0, [pc, #44]	@ (8006570 <prvInitialiseTaskLists+0x74>)
 8006542:	f7fe fc8f 	bl	8004e64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006546:	4b0b      	ldr	r3, [pc, #44]	@ (8006574 <prvInitialiseTaskLists+0x78>)
 8006548:	4a05      	ldr	r2, [pc, #20]	@ (8006560 <prvInitialiseTaskLists+0x64>)
 800654a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800654c:	4b0a      	ldr	r3, [pc, #40]	@ (8006578 <prvInitialiseTaskLists+0x7c>)
 800654e:	4a05      	ldr	r2, [pc, #20]	@ (8006564 <prvInitialiseTaskLists+0x68>)
 8006550:	601a      	str	r2, [r3, #0]
}
 8006552:	bf00      	nop
 8006554:	3708      	adds	r7, #8
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	200005d0 	.word	0x200005d0
 8006560:	2000065c 	.word	0x2000065c
 8006564:	20000670 	.word	0x20000670
 8006568:	2000068c 	.word	0x2000068c
 800656c:	200006a0 	.word	0x200006a0
 8006570:	200006b8 	.word	0x200006b8
 8006574:	20000684 	.word	0x20000684
 8006578:	20000688 	.word	0x20000688

0800657c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006582:	e019      	b.n	80065b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006584:	f000 fab8 	bl	8006af8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006588:	4b10      	ldr	r3, [pc, #64]	@ (80065cc <prvCheckTasksWaitingTermination+0x50>)
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	3304      	adds	r3, #4
 8006594:	4618      	mov	r0, r3
 8006596:	f7fe fcef 	bl	8004f78 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800659a:	4b0d      	ldr	r3, [pc, #52]	@ (80065d0 <prvCheckTasksWaitingTermination+0x54>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	3b01      	subs	r3, #1
 80065a0:	4a0b      	ldr	r2, [pc, #44]	@ (80065d0 <prvCheckTasksWaitingTermination+0x54>)
 80065a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80065a4:	4b0b      	ldr	r3, [pc, #44]	@ (80065d4 <prvCheckTasksWaitingTermination+0x58>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	3b01      	subs	r3, #1
 80065aa:	4a0a      	ldr	r2, [pc, #40]	@ (80065d4 <prvCheckTasksWaitingTermination+0x58>)
 80065ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80065ae:	f000 fad5 	bl	8006b5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 f810 	bl	80065d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065b8:	4b06      	ldr	r3, [pc, #24]	@ (80065d4 <prvCheckTasksWaitingTermination+0x58>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1e1      	bne.n	8006584 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065c0:	bf00      	nop
 80065c2:	bf00      	nop
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	200006a0 	.word	0x200006a0
 80065d0:	200006cc 	.word	0x200006cc
 80065d4:	200006b4 	.word	0x200006b4

080065d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	334c      	adds	r3, #76	@ 0x4c
 80065e4:	4618      	mov	r0, r3
 80065e6:	f000 fdc1 	bl	800716c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d108      	bne.n	8006606 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f8:	4618      	mov	r0, r3
 80065fa:	f000 fc6d 	bl	8006ed8 <vPortFree>
				vPortFree( pxTCB );
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fc6a 	bl	8006ed8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006604:	e019      	b.n	800663a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800660c:	2b01      	cmp	r3, #1
 800660e:	d103      	bne.n	8006618 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f000 fc61 	bl	8006ed8 <vPortFree>
	}
 8006616:	e010      	b.n	800663a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800661e:	2b02      	cmp	r3, #2
 8006620:	d00b      	beq.n	800663a <prvDeleteTCB+0x62>
	__asm volatile
 8006622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006626:	f383 8811 	msr	BASEPRI, r3
 800662a:	f3bf 8f6f 	isb	sy
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	60fb      	str	r3, [r7, #12]
}
 8006634:	bf00      	nop
 8006636:	bf00      	nop
 8006638:	e7fd      	b.n	8006636 <prvDeleteTCB+0x5e>
	}
 800663a:	bf00      	nop
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
	...

08006644 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800664a:	4b0c      	ldr	r3, [pc, #48]	@ (800667c <prvResetNextTaskUnblockTime+0x38>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d104      	bne.n	800665e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006654:	4b0a      	ldr	r3, [pc, #40]	@ (8006680 <prvResetNextTaskUnblockTime+0x3c>)
 8006656:	f04f 32ff 	mov.w	r2, #4294967295
 800665a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800665c:	e008      	b.n	8006670 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800665e:	4b07      	ldr	r3, [pc, #28]	@ (800667c <prvResetNextTaskUnblockTime+0x38>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	4a04      	ldr	r2, [pc, #16]	@ (8006680 <prvResetNextTaskUnblockTime+0x3c>)
 800666e:	6013      	str	r3, [r2, #0]
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr
 800667c:	20000684 	.word	0x20000684
 8006680:	200006ec 	.word	0x200006ec

08006684 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800668a:	4b0b      	ldr	r3, [pc, #44]	@ (80066b8 <xTaskGetSchedulerState+0x34>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d102      	bne.n	8006698 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006692:	2301      	movs	r3, #1
 8006694:	607b      	str	r3, [r7, #4]
 8006696:	e008      	b.n	80066aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006698:	4b08      	ldr	r3, [pc, #32]	@ (80066bc <xTaskGetSchedulerState+0x38>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d102      	bne.n	80066a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80066a0:	2302      	movs	r3, #2
 80066a2:	607b      	str	r3, [r7, #4]
 80066a4:	e001      	b.n	80066aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80066a6:	2300      	movs	r3, #0
 80066a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80066aa:	687b      	ldr	r3, [r7, #4]
	}
 80066ac:	4618      	mov	r0, r3
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	200006d8 	.word	0x200006d8
 80066bc:	200006f4 	.word	0x200006f4

080066c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b086      	sub	sp, #24
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066cc:	2300      	movs	r3, #0
 80066ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d070      	beq.n	80067b8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066d6:	4b3b      	ldr	r3, [pc, #236]	@ (80067c4 <xTaskPriorityDisinherit+0x104>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d00b      	beq.n	80066f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80066e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e4:	f383 8811 	msr	BASEPRI, r3
 80066e8:	f3bf 8f6f 	isb	sy
 80066ec:	f3bf 8f4f 	dsb	sy
 80066f0:	60fb      	str	r3, [r7, #12]
}
 80066f2:	bf00      	nop
 80066f4:	bf00      	nop
 80066f6:	e7fd      	b.n	80066f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10b      	bne.n	8006718 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	60bb      	str	r3, [r7, #8]
}
 8006712:	bf00      	nop
 8006714:	bf00      	nop
 8006716:	e7fd      	b.n	8006714 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800671c:	1e5a      	subs	r2, r3, #1
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800672a:	429a      	cmp	r2, r3
 800672c:	d044      	beq.n	80067b8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006732:	2b00      	cmp	r3, #0
 8006734:	d140      	bne.n	80067b8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	3304      	adds	r3, #4
 800673a:	4618      	mov	r0, r3
 800673c:	f7fe fc1c 	bl	8004f78 <uxListRemove>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d115      	bne.n	8006772 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800674a:	491f      	ldr	r1, [pc, #124]	@ (80067c8 <xTaskPriorityDisinherit+0x108>)
 800674c:	4613      	mov	r3, r2
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4413      	add	r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	440b      	add	r3, r1
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d10a      	bne.n	8006772 <xTaskPriorityDisinherit+0xb2>
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	2201      	movs	r2, #1
 8006762:	fa02 f303 	lsl.w	r3, r2, r3
 8006766:	43da      	mvns	r2, r3
 8006768:	4b18      	ldr	r3, [pc, #96]	@ (80067cc <xTaskPriorityDisinherit+0x10c>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4013      	ands	r3, r2
 800676e:	4a17      	ldr	r2, [pc, #92]	@ (80067cc <xTaskPriorityDisinherit+0x10c>)
 8006770:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677e:	f1c3 0207 	rsb	r2, r3, #7
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	2201      	movs	r2, #1
 800678c:	409a      	lsls	r2, r3
 800678e:	4b0f      	ldr	r3, [pc, #60]	@ (80067cc <xTaskPriorityDisinherit+0x10c>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4313      	orrs	r3, r2
 8006794:	4a0d      	ldr	r2, [pc, #52]	@ (80067cc <xTaskPriorityDisinherit+0x10c>)
 8006796:	6013      	str	r3, [r2, #0]
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800679c:	4613      	mov	r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4413      	add	r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4a08      	ldr	r2, [pc, #32]	@ (80067c8 <xTaskPriorityDisinherit+0x108>)
 80067a6:	441a      	add	r2, r3
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	3304      	adds	r3, #4
 80067ac:	4619      	mov	r1, r3
 80067ae:	4610      	mov	r0, r2
 80067b0:	f7fe fb85 	bl	8004ebe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80067b4:	2301      	movs	r3, #1
 80067b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80067b8:	697b      	ldr	r3, [r7, #20]
	}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3718      	adds	r7, #24
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	200005cc 	.word	0x200005cc
 80067c8:	200005d0 	.word	0x200005d0
 80067cc:	200006d4 	.word	0x200006d4

080067d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067da:	4b29      	ldr	r3, [pc, #164]	@ (8006880 <prvAddCurrentTaskToDelayedList+0xb0>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067e0:	4b28      	ldr	r3, [pc, #160]	@ (8006884 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3304      	adds	r3, #4
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7fe fbc6 	bl	8004f78 <uxListRemove>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10b      	bne.n	800680a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80067f2:	4b24      	ldr	r3, [pc, #144]	@ (8006884 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f8:	2201      	movs	r2, #1
 80067fa:	fa02 f303 	lsl.w	r3, r2, r3
 80067fe:	43da      	mvns	r2, r3
 8006800:	4b21      	ldr	r3, [pc, #132]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4013      	ands	r3, r2
 8006806:	4a20      	ldr	r2, [pc, #128]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006808:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006810:	d10a      	bne.n	8006828 <prvAddCurrentTaskToDelayedList+0x58>
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d007      	beq.n	8006828 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006818:	4b1a      	ldr	r3, [pc, #104]	@ (8006884 <prvAddCurrentTaskToDelayedList+0xb4>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3304      	adds	r3, #4
 800681e:	4619      	mov	r1, r3
 8006820:	481a      	ldr	r0, [pc, #104]	@ (800688c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006822:	f7fe fb4c 	bl	8004ebe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006826:	e026      	b.n	8006876 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4413      	add	r3, r2
 800682e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006830:	4b14      	ldr	r3, [pc, #80]	@ (8006884 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	429a      	cmp	r2, r3
 800683e:	d209      	bcs.n	8006854 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006840:	4b13      	ldr	r3, [pc, #76]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	4b0f      	ldr	r3, [pc, #60]	@ (8006884 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	3304      	adds	r3, #4
 800684a:	4619      	mov	r1, r3
 800684c:	4610      	mov	r0, r2
 800684e:	f7fe fb5a 	bl	8004f06 <vListInsert>
}
 8006852:	e010      	b.n	8006876 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006854:	4b0f      	ldr	r3, [pc, #60]	@ (8006894 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	4b0a      	ldr	r3, [pc, #40]	@ (8006884 <prvAddCurrentTaskToDelayedList+0xb4>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3304      	adds	r3, #4
 800685e:	4619      	mov	r1, r3
 8006860:	4610      	mov	r0, r2
 8006862:	f7fe fb50 	bl	8004f06 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006866:	4b0c      	ldr	r3, [pc, #48]	@ (8006898 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	429a      	cmp	r2, r3
 800686e:	d202      	bcs.n	8006876 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006870:	4a09      	ldr	r2, [pc, #36]	@ (8006898 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	6013      	str	r3, [r2, #0]
}
 8006876:	bf00      	nop
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	200006d0 	.word	0x200006d0
 8006884:	200005cc 	.word	0x200005cc
 8006888:	200006d4 	.word	0x200006d4
 800688c:	200006b8 	.word	0x200006b8
 8006890:	20000688 	.word	0x20000688
 8006894:	20000684 	.word	0x20000684
 8006898:	200006ec 	.word	0x200006ec

0800689c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800689c:	b480      	push	{r7}
 800689e:	b085      	sub	sp, #20
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	3b04      	subs	r3, #4
 80068ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80068b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	3b04      	subs	r3, #4
 80068ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	f023 0201 	bic.w	r2, r3, #1
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	3b04      	subs	r3, #4
 80068ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80068cc:	4a0c      	ldr	r2, [pc, #48]	@ (8006900 <pxPortInitialiseStack+0x64>)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	3b14      	subs	r3, #20
 80068d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	3b04      	subs	r3, #4
 80068e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f06f 0202 	mvn.w	r2, #2
 80068ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	3b20      	subs	r3, #32
 80068f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80068f2:	68fb      	ldr	r3, [r7, #12]
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr
 8006900:	08006905 	.word	0x08006905

08006904 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006904:	b480      	push	{r7}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800690a:	2300      	movs	r3, #0
 800690c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800690e:	4b13      	ldr	r3, [pc, #76]	@ (800695c <prvTaskExitError+0x58>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006916:	d00b      	beq.n	8006930 <prvTaskExitError+0x2c>
	__asm volatile
 8006918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691c:	f383 8811 	msr	BASEPRI, r3
 8006920:	f3bf 8f6f 	isb	sy
 8006924:	f3bf 8f4f 	dsb	sy
 8006928:	60fb      	str	r3, [r7, #12]
}
 800692a:	bf00      	nop
 800692c:	bf00      	nop
 800692e:	e7fd      	b.n	800692c <prvTaskExitError+0x28>
	__asm volatile
 8006930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006934:	f383 8811 	msr	BASEPRI, r3
 8006938:	f3bf 8f6f 	isb	sy
 800693c:	f3bf 8f4f 	dsb	sy
 8006940:	60bb      	str	r3, [r7, #8]
}
 8006942:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006944:	bf00      	nop
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d0fc      	beq.n	8006946 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800694c:	bf00      	nop
 800694e:	bf00      	nop
 8006950:	3714      	adds	r7, #20
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	2000000c 	.word	0x2000000c

08006960 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006960:	4b07      	ldr	r3, [pc, #28]	@ (8006980 <pxCurrentTCBConst2>)
 8006962:	6819      	ldr	r1, [r3, #0]
 8006964:	6808      	ldr	r0, [r1, #0]
 8006966:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800696a:	f380 8809 	msr	PSP, r0
 800696e:	f3bf 8f6f 	isb	sy
 8006972:	f04f 0000 	mov.w	r0, #0
 8006976:	f380 8811 	msr	BASEPRI, r0
 800697a:	4770      	bx	lr
 800697c:	f3af 8000 	nop.w

08006980 <pxCurrentTCBConst2>:
 8006980:	200005cc 	.word	0x200005cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop

08006988 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006988:	4808      	ldr	r0, [pc, #32]	@ (80069ac <prvPortStartFirstTask+0x24>)
 800698a:	6800      	ldr	r0, [r0, #0]
 800698c:	6800      	ldr	r0, [r0, #0]
 800698e:	f380 8808 	msr	MSP, r0
 8006992:	f04f 0000 	mov.w	r0, #0
 8006996:	f380 8814 	msr	CONTROL, r0
 800699a:	b662      	cpsie	i
 800699c:	b661      	cpsie	f
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	df00      	svc	0
 80069a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80069aa:	bf00      	nop
 80069ac:	e000ed08 	.word	0xe000ed08

080069b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80069b6:	4b47      	ldr	r3, [pc, #284]	@ (8006ad4 <xPortStartScheduler+0x124>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a47      	ldr	r2, [pc, #284]	@ (8006ad8 <xPortStartScheduler+0x128>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d10b      	bne.n	80069d8 <xPortStartScheduler+0x28>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	60fb      	str	r3, [r7, #12]
}
 80069d2:	bf00      	nop
 80069d4:	bf00      	nop
 80069d6:	e7fd      	b.n	80069d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80069d8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ad4 <xPortStartScheduler+0x124>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a3f      	ldr	r2, [pc, #252]	@ (8006adc <xPortStartScheduler+0x12c>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d10b      	bne.n	80069fa <xPortStartScheduler+0x4a>
	__asm volatile
 80069e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e6:	f383 8811 	msr	BASEPRI, r3
 80069ea:	f3bf 8f6f 	isb	sy
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	613b      	str	r3, [r7, #16]
}
 80069f4:	bf00      	nop
 80069f6:	bf00      	nop
 80069f8:	e7fd      	b.n	80069f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80069fa:	4b39      	ldr	r3, [pc, #228]	@ (8006ae0 <xPortStartScheduler+0x130>)
 80069fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	22ff      	movs	r2, #255	@ 0xff
 8006a0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a14:	78fb      	ldrb	r3, [r7, #3]
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	4b31      	ldr	r3, [pc, #196]	@ (8006ae4 <xPortStartScheduler+0x134>)
 8006a20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a22:	4b31      	ldr	r3, [pc, #196]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a24:	2207      	movs	r2, #7
 8006a26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a28:	e009      	b.n	8006a3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	4a2d      	ldr	r2, [pc, #180]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a34:	78fb      	ldrb	r3, [r7, #3]
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	005b      	lsls	r3, r3, #1
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a3e:	78fb      	ldrb	r3, [r7, #3]
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a46:	2b80      	cmp	r3, #128	@ 0x80
 8006a48:	d0ef      	beq.n	8006a2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006a4a:	4b27      	ldr	r3, [pc, #156]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f1c3 0307 	rsb	r3, r3, #7
 8006a52:	2b04      	cmp	r3, #4
 8006a54:	d00b      	beq.n	8006a6e <xPortStartScheduler+0xbe>
	__asm volatile
 8006a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	60bb      	str	r3, [r7, #8]
}
 8006a68:	bf00      	nop
 8006a6a:	bf00      	nop
 8006a6c:	e7fd      	b.n	8006a6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	021b      	lsls	r3, r3, #8
 8006a74:	4a1c      	ldr	r2, [pc, #112]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a78:	4b1b      	ldr	r3, [pc, #108]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a80:	4a19      	ldr	r2, [pc, #100]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	b2da      	uxtb	r2, r3
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a8c:	4b17      	ldr	r3, [pc, #92]	@ (8006aec <xPortStartScheduler+0x13c>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a16      	ldr	r2, [pc, #88]	@ (8006aec <xPortStartScheduler+0x13c>)
 8006a92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a98:	4b14      	ldr	r3, [pc, #80]	@ (8006aec <xPortStartScheduler+0x13c>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a13      	ldr	r2, [pc, #76]	@ (8006aec <xPortStartScheduler+0x13c>)
 8006a9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006aa2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006aa4:	f000 f8da 	bl	8006c5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006aa8:	4b11      	ldr	r3, [pc, #68]	@ (8006af0 <xPortStartScheduler+0x140>)
 8006aaa:	2200      	movs	r2, #0
 8006aac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006aae:	f000 f8f9 	bl	8006ca4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006ab2:	4b10      	ldr	r3, [pc, #64]	@ (8006af4 <xPortStartScheduler+0x144>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a0f      	ldr	r2, [pc, #60]	@ (8006af4 <xPortStartScheduler+0x144>)
 8006ab8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006abc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006abe:	f7ff ff63 	bl	8006988 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ac2:	f7ff fb8f 	bl	80061e4 <vTaskSwitchContext>
	prvTaskExitError();
 8006ac6:	f7ff ff1d 	bl	8006904 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3718      	adds	r7, #24
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	e000ed00 	.word	0xe000ed00
 8006ad8:	410fc271 	.word	0x410fc271
 8006adc:	410fc270 	.word	0x410fc270
 8006ae0:	e000e400 	.word	0xe000e400
 8006ae4:	200006f8 	.word	0x200006f8
 8006ae8:	200006fc 	.word	0x200006fc
 8006aec:	e000ed20 	.word	0xe000ed20
 8006af0:	2000000c 	.word	0x2000000c
 8006af4:	e000ef34 	.word	0xe000ef34

08006af8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
	__asm volatile
 8006afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	607b      	str	r3, [r7, #4]
}
 8006b10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006b12:	4b10      	ldr	r3, [pc, #64]	@ (8006b54 <vPortEnterCritical+0x5c>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	3301      	adds	r3, #1
 8006b18:	4a0e      	ldr	r2, [pc, #56]	@ (8006b54 <vPortEnterCritical+0x5c>)
 8006b1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8006b54 <vPortEnterCritical+0x5c>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d110      	bne.n	8006b46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b24:	4b0c      	ldr	r3, [pc, #48]	@ (8006b58 <vPortEnterCritical+0x60>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00b      	beq.n	8006b46 <vPortEnterCritical+0x4e>
	__asm volatile
 8006b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	603b      	str	r3, [r7, #0]
}
 8006b40:	bf00      	nop
 8006b42:	bf00      	nop
 8006b44:	e7fd      	b.n	8006b42 <vPortEnterCritical+0x4a>
	}
}
 8006b46:	bf00      	nop
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	2000000c 	.word	0x2000000c
 8006b58:	e000ed04 	.word	0xe000ed04

08006b5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006b62:	4b12      	ldr	r3, [pc, #72]	@ (8006bac <vPortExitCritical+0x50>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10b      	bne.n	8006b82 <vPortExitCritical+0x26>
	__asm volatile
 8006b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6e:	f383 8811 	msr	BASEPRI, r3
 8006b72:	f3bf 8f6f 	isb	sy
 8006b76:	f3bf 8f4f 	dsb	sy
 8006b7a:	607b      	str	r3, [r7, #4]
}
 8006b7c:	bf00      	nop
 8006b7e:	bf00      	nop
 8006b80:	e7fd      	b.n	8006b7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b82:	4b0a      	ldr	r3, [pc, #40]	@ (8006bac <vPortExitCritical+0x50>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	3b01      	subs	r3, #1
 8006b88:	4a08      	ldr	r2, [pc, #32]	@ (8006bac <vPortExitCritical+0x50>)
 8006b8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b8c:	4b07      	ldr	r3, [pc, #28]	@ (8006bac <vPortExitCritical+0x50>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d105      	bne.n	8006ba0 <vPortExitCritical+0x44>
 8006b94:	2300      	movs	r3, #0
 8006b96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	f383 8811 	msr	BASEPRI, r3
}
 8006b9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr
 8006bac:	2000000c 	.word	0x2000000c

08006bb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006bb0:	f3ef 8009 	mrs	r0, PSP
 8006bb4:	f3bf 8f6f 	isb	sy
 8006bb8:	4b15      	ldr	r3, [pc, #84]	@ (8006c10 <pxCurrentTCBConst>)
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	f01e 0f10 	tst.w	lr, #16
 8006bc0:	bf08      	it	eq
 8006bc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006bc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bca:	6010      	str	r0, [r2, #0]
 8006bcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006bd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006bd4:	f380 8811 	msr	BASEPRI, r0
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	f3bf 8f6f 	isb	sy
 8006be0:	f7ff fb00 	bl	80061e4 <vTaskSwitchContext>
 8006be4:	f04f 0000 	mov.w	r0, #0
 8006be8:	f380 8811 	msr	BASEPRI, r0
 8006bec:	bc09      	pop	{r0, r3}
 8006bee:	6819      	ldr	r1, [r3, #0]
 8006bf0:	6808      	ldr	r0, [r1, #0]
 8006bf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bf6:	f01e 0f10 	tst.w	lr, #16
 8006bfa:	bf08      	it	eq
 8006bfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c00:	f380 8809 	msr	PSP, r0
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	f3af 8000 	nop.w

08006c10 <pxCurrentTCBConst>:
 8006c10:	200005cc 	.word	0x200005cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c14:	bf00      	nop
 8006c16:	bf00      	nop

08006c18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	607b      	str	r3, [r7, #4]
}
 8006c30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c32:	f7ff fa1d 	bl	8006070 <xTaskIncrementTick>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d003      	beq.n	8006c44 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c3c:	4b06      	ldr	r3, [pc, #24]	@ (8006c58 <SysTick_Handler+0x40>)
 8006c3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c42:	601a      	str	r2, [r3, #0]
 8006c44:	2300      	movs	r3, #0
 8006c46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	f383 8811 	msr	BASEPRI, r3
}
 8006c4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c50:	bf00      	nop
 8006c52:	3708      	adds	r7, #8
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}
 8006c58:	e000ed04 	.word	0xe000ed04

08006c5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c60:	4b0b      	ldr	r3, [pc, #44]	@ (8006c90 <vPortSetupTimerInterrupt+0x34>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c66:	4b0b      	ldr	r3, [pc, #44]	@ (8006c94 <vPortSetupTimerInterrupt+0x38>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c98 <vPortSetupTimerInterrupt+0x3c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a0a      	ldr	r2, [pc, #40]	@ (8006c9c <vPortSetupTimerInterrupt+0x40>)
 8006c72:	fba2 2303 	umull	r2, r3, r2, r3
 8006c76:	099b      	lsrs	r3, r3, #6
 8006c78:	4a09      	ldr	r2, [pc, #36]	@ (8006ca0 <vPortSetupTimerInterrupt+0x44>)
 8006c7a:	3b01      	subs	r3, #1
 8006c7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c7e:	4b04      	ldr	r3, [pc, #16]	@ (8006c90 <vPortSetupTimerInterrupt+0x34>)
 8006c80:	2207      	movs	r2, #7
 8006c82:	601a      	str	r2, [r3, #0]
}
 8006c84:	bf00      	nop
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	e000e010 	.word	0xe000e010
 8006c94:	e000e018 	.word	0xe000e018
 8006c98:	20000000 	.word	0x20000000
 8006c9c:	10624dd3 	.word	0x10624dd3
 8006ca0:	e000e014 	.word	0xe000e014

08006ca4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006ca4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006cb4 <vPortEnableVFP+0x10>
 8006ca8:	6801      	ldr	r1, [r0, #0]
 8006caa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006cae:	6001      	str	r1, [r0, #0]
 8006cb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006cb2:	bf00      	nop
 8006cb4:	e000ed88 	.word	0xe000ed88

08006cb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006cb8:	b480      	push	{r7}
 8006cba:	b085      	sub	sp, #20
 8006cbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006cbe:	f3ef 8305 	mrs	r3, IPSR
 8006cc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2b0f      	cmp	r3, #15
 8006cc8:	d915      	bls.n	8006cf6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006cca:	4a18      	ldr	r2, [pc, #96]	@ (8006d2c <vPortValidateInterruptPriority+0x74>)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	4413      	add	r3, r2
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006cd4:	4b16      	ldr	r3, [pc, #88]	@ (8006d30 <vPortValidateInterruptPriority+0x78>)
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	7afa      	ldrb	r2, [r7, #11]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d20b      	bcs.n	8006cf6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	607b      	str	r3, [r7, #4]
}
 8006cf0:	bf00      	nop
 8006cf2:	bf00      	nop
 8006cf4:	e7fd      	b.n	8006cf2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8006d34 <vPortValidateInterruptPriority+0x7c>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8006d38 <vPortValidateInterruptPriority+0x80>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d90b      	bls.n	8006d1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0a:	f383 8811 	msr	BASEPRI, r3
 8006d0e:	f3bf 8f6f 	isb	sy
 8006d12:	f3bf 8f4f 	dsb	sy
 8006d16:	603b      	str	r3, [r7, #0]
}
 8006d18:	bf00      	nop
 8006d1a:	bf00      	nop
 8006d1c:	e7fd      	b.n	8006d1a <vPortValidateInterruptPriority+0x62>
	}
 8006d1e:	bf00      	nop
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	e000e3f0 	.word	0xe000e3f0
 8006d30:	200006f8 	.word	0x200006f8
 8006d34:	e000ed0c 	.word	0xe000ed0c
 8006d38:	200006fc 	.word	0x200006fc

08006d3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b08a      	sub	sp, #40	@ 0x28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d44:	2300      	movs	r3, #0
 8006d46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d48:	f7ff f8e6 	bl	8005f18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d4c:	4b5c      	ldr	r3, [pc, #368]	@ (8006ec0 <pvPortMalloc+0x184>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d54:	f000 f924 	bl	8006fa0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d58:	4b5a      	ldr	r3, [pc, #360]	@ (8006ec4 <pvPortMalloc+0x188>)
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4013      	ands	r3, r2
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f040 8095 	bne.w	8006e90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d01e      	beq.n	8006daa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006d6c:	2208      	movs	r2, #8
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4413      	add	r3, r2
 8006d72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f003 0307 	and.w	r3, r3, #7
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d015      	beq.n	8006daa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f023 0307 	bic.w	r3, r3, #7
 8006d84:	3308      	adds	r3, #8
 8006d86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f003 0307 	and.w	r3, r3, #7
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00b      	beq.n	8006daa <pvPortMalloc+0x6e>
	__asm volatile
 8006d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d96:	f383 8811 	msr	BASEPRI, r3
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	617b      	str	r3, [r7, #20]
}
 8006da4:	bf00      	nop
 8006da6:	bf00      	nop
 8006da8:	e7fd      	b.n	8006da6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d06f      	beq.n	8006e90 <pvPortMalloc+0x154>
 8006db0:	4b45      	ldr	r3, [pc, #276]	@ (8006ec8 <pvPortMalloc+0x18c>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d86a      	bhi.n	8006e90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006dba:	4b44      	ldr	r3, [pc, #272]	@ (8006ecc <pvPortMalloc+0x190>)
 8006dbc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006dbe:	4b43      	ldr	r3, [pc, #268]	@ (8006ecc <pvPortMalloc+0x190>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006dc4:	e004      	b.n	8006dd0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d903      	bls.n	8006de2 <pvPortMalloc+0xa6>
 8006dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d1f1      	bne.n	8006dc6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006de2:	4b37      	ldr	r3, [pc, #220]	@ (8006ec0 <pvPortMalloc+0x184>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d051      	beq.n	8006e90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2208      	movs	r2, #8
 8006df2:	4413      	add	r3, r2
 8006df4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	1ad2      	subs	r2, r2, r3
 8006e06:	2308      	movs	r3, #8
 8006e08:	005b      	lsls	r3, r3, #1
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d920      	bls.n	8006e50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4413      	add	r3, r2
 8006e14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	f003 0307 	and.w	r3, r3, #7
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00b      	beq.n	8006e38 <pvPortMalloc+0xfc>
	__asm volatile
 8006e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e24:	f383 8811 	msr	BASEPRI, r3
 8006e28:	f3bf 8f6f 	isb	sy
 8006e2c:	f3bf 8f4f 	dsb	sy
 8006e30:	613b      	str	r3, [r7, #16]
}
 8006e32:	bf00      	nop
 8006e34:	bf00      	nop
 8006e36:	e7fd      	b.n	8006e34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	1ad2      	subs	r2, r2, r3
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e4a:	69b8      	ldr	r0, [r7, #24]
 8006e4c:	f000 f90a 	bl	8007064 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e50:	4b1d      	ldr	r3, [pc, #116]	@ (8006ec8 <pvPortMalloc+0x18c>)
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ec8 <pvPortMalloc+0x18c>)
 8006e5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8006ec8 <pvPortMalloc+0x18c>)
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	4b1b      	ldr	r3, [pc, #108]	@ (8006ed0 <pvPortMalloc+0x194>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d203      	bcs.n	8006e72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e6a:	4b17      	ldr	r3, [pc, #92]	@ (8006ec8 <pvPortMalloc+0x18c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a18      	ldr	r2, [pc, #96]	@ (8006ed0 <pvPortMalloc+0x194>)
 8006e70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e74:	685a      	ldr	r2, [r3, #4]
 8006e76:	4b13      	ldr	r3, [pc, #76]	@ (8006ec4 <pvPortMalloc+0x188>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	431a      	orrs	r2, r3
 8006e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e82:	2200      	movs	r2, #0
 8006e84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e86:	4b13      	ldr	r3, [pc, #76]	@ (8006ed4 <pvPortMalloc+0x198>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	4a11      	ldr	r2, [pc, #68]	@ (8006ed4 <pvPortMalloc+0x198>)
 8006e8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e90:	f7ff f850 	bl	8005f34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	f003 0307 	and.w	r3, r3, #7
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00b      	beq.n	8006eb6 <pvPortMalloc+0x17a>
	__asm volatile
 8006e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea2:	f383 8811 	msr	BASEPRI, r3
 8006ea6:	f3bf 8f6f 	isb	sy
 8006eaa:	f3bf 8f4f 	dsb	sy
 8006eae:	60fb      	str	r3, [r7, #12]
}
 8006eb0:	bf00      	nop
 8006eb2:	bf00      	nop
 8006eb4:	e7fd      	b.n	8006eb2 <pvPortMalloc+0x176>
	return pvReturn;
 8006eb6:	69fb      	ldr	r3, [r7, #28]
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3728      	adds	r7, #40	@ 0x28
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	20004308 	.word	0x20004308
 8006ec4:	2000431c 	.word	0x2000431c
 8006ec8:	2000430c 	.word	0x2000430c
 8006ecc:	20004300 	.word	0x20004300
 8006ed0:	20004310 	.word	0x20004310
 8006ed4:	20004314 	.word	0x20004314

08006ed8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b086      	sub	sp, #24
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d04f      	beq.n	8006f8a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006eea:	2308      	movs	r3, #8
 8006eec:	425b      	negs	r3, r3
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	685a      	ldr	r2, [r3, #4]
 8006efc:	4b25      	ldr	r3, [pc, #148]	@ (8006f94 <vPortFree+0xbc>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4013      	ands	r3, r2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10b      	bne.n	8006f1e <vPortFree+0x46>
	__asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	60fb      	str	r3, [r7, #12]
}
 8006f18:	bf00      	nop
 8006f1a:	bf00      	nop
 8006f1c:	e7fd      	b.n	8006f1a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00b      	beq.n	8006f3e <vPortFree+0x66>
	__asm volatile
 8006f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2a:	f383 8811 	msr	BASEPRI, r3
 8006f2e:	f3bf 8f6f 	isb	sy
 8006f32:	f3bf 8f4f 	dsb	sy
 8006f36:	60bb      	str	r3, [r7, #8]
}
 8006f38:	bf00      	nop
 8006f3a:	bf00      	nop
 8006f3c:	e7fd      	b.n	8006f3a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	685a      	ldr	r2, [r3, #4]
 8006f42:	4b14      	ldr	r3, [pc, #80]	@ (8006f94 <vPortFree+0xbc>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4013      	ands	r3, r2
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d01e      	beq.n	8006f8a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d11a      	bne.n	8006f8a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	4b0e      	ldr	r3, [pc, #56]	@ (8006f94 <vPortFree+0xbc>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	43db      	mvns	r3, r3
 8006f5e:	401a      	ands	r2, r3
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f64:	f7fe ffd8 	bl	8005f18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	685a      	ldr	r2, [r3, #4]
 8006f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f98 <vPortFree+0xc0>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4413      	add	r3, r2
 8006f72:	4a09      	ldr	r2, [pc, #36]	@ (8006f98 <vPortFree+0xc0>)
 8006f74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f76:	6938      	ldr	r0, [r7, #16]
 8006f78:	f000 f874 	bl	8007064 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f7c:	4b07      	ldr	r3, [pc, #28]	@ (8006f9c <vPortFree+0xc4>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	3301      	adds	r3, #1
 8006f82:	4a06      	ldr	r2, [pc, #24]	@ (8006f9c <vPortFree+0xc4>)
 8006f84:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f86:	f7fe ffd5 	bl	8005f34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f8a:	bf00      	nop
 8006f8c:	3718      	adds	r7, #24
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	2000431c 	.word	0x2000431c
 8006f98:	2000430c 	.word	0x2000430c
 8006f9c:	20004318 	.word	0x20004318

08006fa0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006fa6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006faa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006fac:	4b27      	ldr	r3, [pc, #156]	@ (800704c <prvHeapInit+0xac>)
 8006fae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f003 0307 	and.w	r3, r3, #7
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00c      	beq.n	8006fd4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	3307      	adds	r3, #7
 8006fbe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f023 0307 	bic.w	r3, r3, #7
 8006fc6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006fc8:	68ba      	ldr	r2, [r7, #8]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	4a1f      	ldr	r2, [pc, #124]	@ (800704c <prvHeapInit+0xac>)
 8006fd0:	4413      	add	r3, r2
 8006fd2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006fd8:	4a1d      	ldr	r2, [pc, #116]	@ (8007050 <prvHeapInit+0xb0>)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006fde:	4b1c      	ldr	r3, [pc, #112]	@ (8007050 <prvHeapInit+0xb0>)
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	68ba      	ldr	r2, [r7, #8]
 8006fe8:	4413      	add	r3, r2
 8006fea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006fec:	2208      	movs	r2, #8
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	1a9b      	subs	r3, r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f023 0307 	bic.w	r3, r3, #7
 8006ffa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	4a15      	ldr	r2, [pc, #84]	@ (8007054 <prvHeapInit+0xb4>)
 8007000:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007002:	4b14      	ldr	r3, [pc, #80]	@ (8007054 <prvHeapInit+0xb4>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2200      	movs	r2, #0
 8007008:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800700a:	4b12      	ldr	r3, [pc, #72]	@ (8007054 <prvHeapInit+0xb4>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2200      	movs	r2, #0
 8007010:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	1ad2      	subs	r2, r2, r3
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007020:	4b0c      	ldr	r3, [pc, #48]	@ (8007054 <prvHeapInit+0xb4>)
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	4a0a      	ldr	r2, [pc, #40]	@ (8007058 <prvHeapInit+0xb8>)
 800702e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	4a09      	ldr	r2, [pc, #36]	@ (800705c <prvHeapInit+0xbc>)
 8007036:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007038:	4b09      	ldr	r3, [pc, #36]	@ (8007060 <prvHeapInit+0xc0>)
 800703a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800703e:	601a      	str	r2, [r3, #0]
}
 8007040:	bf00      	nop
 8007042:	3714      	adds	r7, #20
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr
 800704c:	20000700 	.word	0x20000700
 8007050:	20004300 	.word	0x20004300
 8007054:	20004308 	.word	0x20004308
 8007058:	20004310 	.word	0x20004310
 800705c:	2000430c 	.word	0x2000430c
 8007060:	2000431c 	.word	0x2000431c

08007064 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007064:	b480      	push	{r7}
 8007066:	b085      	sub	sp, #20
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800706c:	4b28      	ldr	r3, [pc, #160]	@ (8007110 <prvInsertBlockIntoFreeList+0xac>)
 800706e:	60fb      	str	r3, [r7, #12]
 8007070:	e002      	b.n	8007078 <prvInsertBlockIntoFreeList+0x14>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	60fb      	str	r3, [r7, #12]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	429a      	cmp	r2, r3
 8007080:	d8f7      	bhi.n	8007072 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	68ba      	ldr	r2, [r7, #8]
 800708c:	4413      	add	r3, r2
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	429a      	cmp	r2, r3
 8007092:	d108      	bne.n	80070a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	685a      	ldr	r2, [r3, #4]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	441a      	add	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	441a      	add	r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d118      	bne.n	80070ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	4b15      	ldr	r3, [pc, #84]	@ (8007114 <prvInsertBlockIntoFreeList+0xb0>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d00d      	beq.n	80070e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	441a      	add	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	e008      	b.n	80070f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007114 <prvInsertBlockIntoFreeList+0xb0>)
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	601a      	str	r2, [r3, #0]
 80070ea:	e003      	b.n	80070f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d002      	beq.n	8007102 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007102:	bf00      	nop
 8007104:	3714      	adds	r7, #20
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	20004300 	.word	0x20004300
 8007114:	20004308 	.word	0x20004308

08007118 <siprintf>:
 8007118:	b40e      	push	{r1, r2, r3}
 800711a:	b510      	push	{r4, lr}
 800711c:	b09d      	sub	sp, #116	@ 0x74
 800711e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007120:	9002      	str	r0, [sp, #8]
 8007122:	9006      	str	r0, [sp, #24]
 8007124:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007128:	480a      	ldr	r0, [pc, #40]	@ (8007154 <siprintf+0x3c>)
 800712a:	9107      	str	r1, [sp, #28]
 800712c:	9104      	str	r1, [sp, #16]
 800712e:	490a      	ldr	r1, [pc, #40]	@ (8007158 <siprintf+0x40>)
 8007130:	f853 2b04 	ldr.w	r2, [r3], #4
 8007134:	9105      	str	r1, [sp, #20]
 8007136:	2400      	movs	r4, #0
 8007138:	a902      	add	r1, sp, #8
 800713a:	6800      	ldr	r0, [r0, #0]
 800713c:	9301      	str	r3, [sp, #4]
 800713e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007140:	f000 fa00 	bl	8007544 <_svfiprintf_r>
 8007144:	9b02      	ldr	r3, [sp, #8]
 8007146:	701c      	strb	r4, [r3, #0]
 8007148:	b01d      	add	sp, #116	@ 0x74
 800714a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800714e:	b003      	add	sp, #12
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	20000010 	.word	0x20000010
 8007158:	ffff0208 	.word	0xffff0208

0800715c <memset>:
 800715c:	4402      	add	r2, r0
 800715e:	4603      	mov	r3, r0
 8007160:	4293      	cmp	r3, r2
 8007162:	d100      	bne.n	8007166 <memset+0xa>
 8007164:	4770      	bx	lr
 8007166:	f803 1b01 	strb.w	r1, [r3], #1
 800716a:	e7f9      	b.n	8007160 <memset+0x4>

0800716c <_reclaim_reent>:
 800716c:	4b2d      	ldr	r3, [pc, #180]	@ (8007224 <_reclaim_reent+0xb8>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4283      	cmp	r3, r0
 8007172:	b570      	push	{r4, r5, r6, lr}
 8007174:	4604      	mov	r4, r0
 8007176:	d053      	beq.n	8007220 <_reclaim_reent+0xb4>
 8007178:	69c3      	ldr	r3, [r0, #28]
 800717a:	b31b      	cbz	r3, 80071c4 <_reclaim_reent+0x58>
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	b163      	cbz	r3, 800719a <_reclaim_reent+0x2e>
 8007180:	2500      	movs	r5, #0
 8007182:	69e3      	ldr	r3, [r4, #28]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	5959      	ldr	r1, [r3, r5]
 8007188:	b9b1      	cbnz	r1, 80071b8 <_reclaim_reent+0x4c>
 800718a:	3504      	adds	r5, #4
 800718c:	2d80      	cmp	r5, #128	@ 0x80
 800718e:	d1f8      	bne.n	8007182 <_reclaim_reent+0x16>
 8007190:	69e3      	ldr	r3, [r4, #28]
 8007192:	4620      	mov	r0, r4
 8007194:	68d9      	ldr	r1, [r3, #12]
 8007196:	f000 f881 	bl	800729c <_free_r>
 800719a:	69e3      	ldr	r3, [r4, #28]
 800719c:	6819      	ldr	r1, [r3, #0]
 800719e:	b111      	cbz	r1, 80071a6 <_reclaim_reent+0x3a>
 80071a0:	4620      	mov	r0, r4
 80071a2:	f000 f87b 	bl	800729c <_free_r>
 80071a6:	69e3      	ldr	r3, [r4, #28]
 80071a8:	689d      	ldr	r5, [r3, #8]
 80071aa:	b15d      	cbz	r5, 80071c4 <_reclaim_reent+0x58>
 80071ac:	4629      	mov	r1, r5
 80071ae:	4620      	mov	r0, r4
 80071b0:	682d      	ldr	r5, [r5, #0]
 80071b2:	f000 f873 	bl	800729c <_free_r>
 80071b6:	e7f8      	b.n	80071aa <_reclaim_reent+0x3e>
 80071b8:	680e      	ldr	r6, [r1, #0]
 80071ba:	4620      	mov	r0, r4
 80071bc:	f000 f86e 	bl	800729c <_free_r>
 80071c0:	4631      	mov	r1, r6
 80071c2:	e7e1      	b.n	8007188 <_reclaim_reent+0x1c>
 80071c4:	6961      	ldr	r1, [r4, #20]
 80071c6:	b111      	cbz	r1, 80071ce <_reclaim_reent+0x62>
 80071c8:	4620      	mov	r0, r4
 80071ca:	f000 f867 	bl	800729c <_free_r>
 80071ce:	69e1      	ldr	r1, [r4, #28]
 80071d0:	b111      	cbz	r1, 80071d8 <_reclaim_reent+0x6c>
 80071d2:	4620      	mov	r0, r4
 80071d4:	f000 f862 	bl	800729c <_free_r>
 80071d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80071da:	b111      	cbz	r1, 80071e2 <_reclaim_reent+0x76>
 80071dc:	4620      	mov	r0, r4
 80071de:	f000 f85d 	bl	800729c <_free_r>
 80071e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071e4:	b111      	cbz	r1, 80071ec <_reclaim_reent+0x80>
 80071e6:	4620      	mov	r0, r4
 80071e8:	f000 f858 	bl	800729c <_free_r>
 80071ec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80071ee:	b111      	cbz	r1, 80071f6 <_reclaim_reent+0x8a>
 80071f0:	4620      	mov	r0, r4
 80071f2:	f000 f853 	bl	800729c <_free_r>
 80071f6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80071f8:	b111      	cbz	r1, 8007200 <_reclaim_reent+0x94>
 80071fa:	4620      	mov	r0, r4
 80071fc:	f000 f84e 	bl	800729c <_free_r>
 8007200:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007202:	b111      	cbz	r1, 800720a <_reclaim_reent+0x9e>
 8007204:	4620      	mov	r0, r4
 8007206:	f000 f849 	bl	800729c <_free_r>
 800720a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800720c:	b111      	cbz	r1, 8007214 <_reclaim_reent+0xa8>
 800720e:	4620      	mov	r0, r4
 8007210:	f000 f844 	bl	800729c <_free_r>
 8007214:	6a23      	ldr	r3, [r4, #32]
 8007216:	b11b      	cbz	r3, 8007220 <_reclaim_reent+0xb4>
 8007218:	4620      	mov	r0, r4
 800721a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800721e:	4718      	bx	r3
 8007220:	bd70      	pop	{r4, r5, r6, pc}
 8007222:	bf00      	nop
 8007224:	20000010 	.word	0x20000010

08007228 <__errno>:
 8007228:	4b01      	ldr	r3, [pc, #4]	@ (8007230 <__errno+0x8>)
 800722a:	6818      	ldr	r0, [r3, #0]
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	20000010 	.word	0x20000010

08007234 <__libc_init_array>:
 8007234:	b570      	push	{r4, r5, r6, lr}
 8007236:	4d0d      	ldr	r5, [pc, #52]	@ (800726c <__libc_init_array+0x38>)
 8007238:	4c0d      	ldr	r4, [pc, #52]	@ (8007270 <__libc_init_array+0x3c>)
 800723a:	1b64      	subs	r4, r4, r5
 800723c:	10a4      	asrs	r4, r4, #2
 800723e:	2600      	movs	r6, #0
 8007240:	42a6      	cmp	r6, r4
 8007242:	d109      	bne.n	8007258 <__libc_init_array+0x24>
 8007244:	4d0b      	ldr	r5, [pc, #44]	@ (8007274 <__libc_init_array+0x40>)
 8007246:	4c0c      	ldr	r4, [pc, #48]	@ (8007278 <__libc_init_array+0x44>)
 8007248:	f000 fc64 	bl	8007b14 <_init>
 800724c:	1b64      	subs	r4, r4, r5
 800724e:	10a4      	asrs	r4, r4, #2
 8007250:	2600      	movs	r6, #0
 8007252:	42a6      	cmp	r6, r4
 8007254:	d105      	bne.n	8007262 <__libc_init_array+0x2e>
 8007256:	bd70      	pop	{r4, r5, r6, pc}
 8007258:	f855 3b04 	ldr.w	r3, [r5], #4
 800725c:	4798      	blx	r3
 800725e:	3601      	adds	r6, #1
 8007260:	e7ee      	b.n	8007240 <__libc_init_array+0xc>
 8007262:	f855 3b04 	ldr.w	r3, [r5], #4
 8007266:	4798      	blx	r3
 8007268:	3601      	adds	r6, #1
 800726a:	e7f2      	b.n	8007252 <__libc_init_array+0x1e>
 800726c:	08007c74 	.word	0x08007c74
 8007270:	08007c74 	.word	0x08007c74
 8007274:	08007c74 	.word	0x08007c74
 8007278:	08007c78 	.word	0x08007c78

0800727c <__retarget_lock_acquire_recursive>:
 800727c:	4770      	bx	lr

0800727e <__retarget_lock_release_recursive>:
 800727e:	4770      	bx	lr

08007280 <memcpy>:
 8007280:	440a      	add	r2, r1
 8007282:	4291      	cmp	r1, r2
 8007284:	f100 33ff 	add.w	r3, r0, #4294967295
 8007288:	d100      	bne.n	800728c <memcpy+0xc>
 800728a:	4770      	bx	lr
 800728c:	b510      	push	{r4, lr}
 800728e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007292:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007296:	4291      	cmp	r1, r2
 8007298:	d1f9      	bne.n	800728e <memcpy+0xe>
 800729a:	bd10      	pop	{r4, pc}

0800729c <_free_r>:
 800729c:	b538      	push	{r3, r4, r5, lr}
 800729e:	4605      	mov	r5, r0
 80072a0:	2900      	cmp	r1, #0
 80072a2:	d041      	beq.n	8007328 <_free_r+0x8c>
 80072a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072a8:	1f0c      	subs	r4, r1, #4
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	bfb8      	it	lt
 80072ae:	18e4      	addlt	r4, r4, r3
 80072b0:	f000 f8e0 	bl	8007474 <__malloc_lock>
 80072b4:	4a1d      	ldr	r2, [pc, #116]	@ (800732c <_free_r+0x90>)
 80072b6:	6813      	ldr	r3, [r2, #0]
 80072b8:	b933      	cbnz	r3, 80072c8 <_free_r+0x2c>
 80072ba:	6063      	str	r3, [r4, #4]
 80072bc:	6014      	str	r4, [r2, #0]
 80072be:	4628      	mov	r0, r5
 80072c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072c4:	f000 b8dc 	b.w	8007480 <__malloc_unlock>
 80072c8:	42a3      	cmp	r3, r4
 80072ca:	d908      	bls.n	80072de <_free_r+0x42>
 80072cc:	6820      	ldr	r0, [r4, #0]
 80072ce:	1821      	adds	r1, r4, r0
 80072d0:	428b      	cmp	r3, r1
 80072d2:	bf01      	itttt	eq
 80072d4:	6819      	ldreq	r1, [r3, #0]
 80072d6:	685b      	ldreq	r3, [r3, #4]
 80072d8:	1809      	addeq	r1, r1, r0
 80072da:	6021      	streq	r1, [r4, #0]
 80072dc:	e7ed      	b.n	80072ba <_free_r+0x1e>
 80072de:	461a      	mov	r2, r3
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	b10b      	cbz	r3, 80072e8 <_free_r+0x4c>
 80072e4:	42a3      	cmp	r3, r4
 80072e6:	d9fa      	bls.n	80072de <_free_r+0x42>
 80072e8:	6811      	ldr	r1, [r2, #0]
 80072ea:	1850      	adds	r0, r2, r1
 80072ec:	42a0      	cmp	r0, r4
 80072ee:	d10b      	bne.n	8007308 <_free_r+0x6c>
 80072f0:	6820      	ldr	r0, [r4, #0]
 80072f2:	4401      	add	r1, r0
 80072f4:	1850      	adds	r0, r2, r1
 80072f6:	4283      	cmp	r3, r0
 80072f8:	6011      	str	r1, [r2, #0]
 80072fa:	d1e0      	bne.n	80072be <_free_r+0x22>
 80072fc:	6818      	ldr	r0, [r3, #0]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	6053      	str	r3, [r2, #4]
 8007302:	4408      	add	r0, r1
 8007304:	6010      	str	r0, [r2, #0]
 8007306:	e7da      	b.n	80072be <_free_r+0x22>
 8007308:	d902      	bls.n	8007310 <_free_r+0x74>
 800730a:	230c      	movs	r3, #12
 800730c:	602b      	str	r3, [r5, #0]
 800730e:	e7d6      	b.n	80072be <_free_r+0x22>
 8007310:	6820      	ldr	r0, [r4, #0]
 8007312:	1821      	adds	r1, r4, r0
 8007314:	428b      	cmp	r3, r1
 8007316:	bf04      	itt	eq
 8007318:	6819      	ldreq	r1, [r3, #0]
 800731a:	685b      	ldreq	r3, [r3, #4]
 800731c:	6063      	str	r3, [r4, #4]
 800731e:	bf04      	itt	eq
 8007320:	1809      	addeq	r1, r1, r0
 8007322:	6021      	streq	r1, [r4, #0]
 8007324:	6054      	str	r4, [r2, #4]
 8007326:	e7ca      	b.n	80072be <_free_r+0x22>
 8007328:	bd38      	pop	{r3, r4, r5, pc}
 800732a:	bf00      	nop
 800732c:	20004464 	.word	0x20004464

08007330 <sbrk_aligned>:
 8007330:	b570      	push	{r4, r5, r6, lr}
 8007332:	4e0f      	ldr	r6, [pc, #60]	@ (8007370 <sbrk_aligned+0x40>)
 8007334:	460c      	mov	r4, r1
 8007336:	6831      	ldr	r1, [r6, #0]
 8007338:	4605      	mov	r5, r0
 800733a:	b911      	cbnz	r1, 8007342 <sbrk_aligned+0x12>
 800733c:	f000 fba4 	bl	8007a88 <_sbrk_r>
 8007340:	6030      	str	r0, [r6, #0]
 8007342:	4621      	mov	r1, r4
 8007344:	4628      	mov	r0, r5
 8007346:	f000 fb9f 	bl	8007a88 <_sbrk_r>
 800734a:	1c43      	adds	r3, r0, #1
 800734c:	d103      	bne.n	8007356 <sbrk_aligned+0x26>
 800734e:	f04f 34ff 	mov.w	r4, #4294967295
 8007352:	4620      	mov	r0, r4
 8007354:	bd70      	pop	{r4, r5, r6, pc}
 8007356:	1cc4      	adds	r4, r0, #3
 8007358:	f024 0403 	bic.w	r4, r4, #3
 800735c:	42a0      	cmp	r0, r4
 800735e:	d0f8      	beq.n	8007352 <sbrk_aligned+0x22>
 8007360:	1a21      	subs	r1, r4, r0
 8007362:	4628      	mov	r0, r5
 8007364:	f000 fb90 	bl	8007a88 <_sbrk_r>
 8007368:	3001      	adds	r0, #1
 800736a:	d1f2      	bne.n	8007352 <sbrk_aligned+0x22>
 800736c:	e7ef      	b.n	800734e <sbrk_aligned+0x1e>
 800736e:	bf00      	nop
 8007370:	20004460 	.word	0x20004460

08007374 <_malloc_r>:
 8007374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007378:	1ccd      	adds	r5, r1, #3
 800737a:	f025 0503 	bic.w	r5, r5, #3
 800737e:	3508      	adds	r5, #8
 8007380:	2d0c      	cmp	r5, #12
 8007382:	bf38      	it	cc
 8007384:	250c      	movcc	r5, #12
 8007386:	2d00      	cmp	r5, #0
 8007388:	4606      	mov	r6, r0
 800738a:	db01      	blt.n	8007390 <_malloc_r+0x1c>
 800738c:	42a9      	cmp	r1, r5
 800738e:	d904      	bls.n	800739a <_malloc_r+0x26>
 8007390:	230c      	movs	r3, #12
 8007392:	6033      	str	r3, [r6, #0]
 8007394:	2000      	movs	r0, #0
 8007396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800739a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007470 <_malloc_r+0xfc>
 800739e:	f000 f869 	bl	8007474 <__malloc_lock>
 80073a2:	f8d8 3000 	ldr.w	r3, [r8]
 80073a6:	461c      	mov	r4, r3
 80073a8:	bb44      	cbnz	r4, 80073fc <_malloc_r+0x88>
 80073aa:	4629      	mov	r1, r5
 80073ac:	4630      	mov	r0, r6
 80073ae:	f7ff ffbf 	bl	8007330 <sbrk_aligned>
 80073b2:	1c43      	adds	r3, r0, #1
 80073b4:	4604      	mov	r4, r0
 80073b6:	d158      	bne.n	800746a <_malloc_r+0xf6>
 80073b8:	f8d8 4000 	ldr.w	r4, [r8]
 80073bc:	4627      	mov	r7, r4
 80073be:	2f00      	cmp	r7, #0
 80073c0:	d143      	bne.n	800744a <_malloc_r+0xd6>
 80073c2:	2c00      	cmp	r4, #0
 80073c4:	d04b      	beq.n	800745e <_malloc_r+0xea>
 80073c6:	6823      	ldr	r3, [r4, #0]
 80073c8:	4639      	mov	r1, r7
 80073ca:	4630      	mov	r0, r6
 80073cc:	eb04 0903 	add.w	r9, r4, r3
 80073d0:	f000 fb5a 	bl	8007a88 <_sbrk_r>
 80073d4:	4581      	cmp	r9, r0
 80073d6:	d142      	bne.n	800745e <_malloc_r+0xea>
 80073d8:	6821      	ldr	r1, [r4, #0]
 80073da:	1a6d      	subs	r5, r5, r1
 80073dc:	4629      	mov	r1, r5
 80073de:	4630      	mov	r0, r6
 80073e0:	f7ff ffa6 	bl	8007330 <sbrk_aligned>
 80073e4:	3001      	adds	r0, #1
 80073e6:	d03a      	beq.n	800745e <_malloc_r+0xea>
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	442b      	add	r3, r5
 80073ec:	6023      	str	r3, [r4, #0]
 80073ee:	f8d8 3000 	ldr.w	r3, [r8]
 80073f2:	685a      	ldr	r2, [r3, #4]
 80073f4:	bb62      	cbnz	r2, 8007450 <_malloc_r+0xdc>
 80073f6:	f8c8 7000 	str.w	r7, [r8]
 80073fa:	e00f      	b.n	800741c <_malloc_r+0xa8>
 80073fc:	6822      	ldr	r2, [r4, #0]
 80073fe:	1b52      	subs	r2, r2, r5
 8007400:	d420      	bmi.n	8007444 <_malloc_r+0xd0>
 8007402:	2a0b      	cmp	r2, #11
 8007404:	d917      	bls.n	8007436 <_malloc_r+0xc2>
 8007406:	1961      	adds	r1, r4, r5
 8007408:	42a3      	cmp	r3, r4
 800740a:	6025      	str	r5, [r4, #0]
 800740c:	bf18      	it	ne
 800740e:	6059      	strne	r1, [r3, #4]
 8007410:	6863      	ldr	r3, [r4, #4]
 8007412:	bf08      	it	eq
 8007414:	f8c8 1000 	streq.w	r1, [r8]
 8007418:	5162      	str	r2, [r4, r5]
 800741a:	604b      	str	r3, [r1, #4]
 800741c:	4630      	mov	r0, r6
 800741e:	f000 f82f 	bl	8007480 <__malloc_unlock>
 8007422:	f104 000b 	add.w	r0, r4, #11
 8007426:	1d23      	adds	r3, r4, #4
 8007428:	f020 0007 	bic.w	r0, r0, #7
 800742c:	1ac2      	subs	r2, r0, r3
 800742e:	bf1c      	itt	ne
 8007430:	1a1b      	subne	r3, r3, r0
 8007432:	50a3      	strne	r3, [r4, r2]
 8007434:	e7af      	b.n	8007396 <_malloc_r+0x22>
 8007436:	6862      	ldr	r2, [r4, #4]
 8007438:	42a3      	cmp	r3, r4
 800743a:	bf0c      	ite	eq
 800743c:	f8c8 2000 	streq.w	r2, [r8]
 8007440:	605a      	strne	r2, [r3, #4]
 8007442:	e7eb      	b.n	800741c <_malloc_r+0xa8>
 8007444:	4623      	mov	r3, r4
 8007446:	6864      	ldr	r4, [r4, #4]
 8007448:	e7ae      	b.n	80073a8 <_malloc_r+0x34>
 800744a:	463c      	mov	r4, r7
 800744c:	687f      	ldr	r7, [r7, #4]
 800744e:	e7b6      	b.n	80073be <_malloc_r+0x4a>
 8007450:	461a      	mov	r2, r3
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	42a3      	cmp	r3, r4
 8007456:	d1fb      	bne.n	8007450 <_malloc_r+0xdc>
 8007458:	2300      	movs	r3, #0
 800745a:	6053      	str	r3, [r2, #4]
 800745c:	e7de      	b.n	800741c <_malloc_r+0xa8>
 800745e:	230c      	movs	r3, #12
 8007460:	6033      	str	r3, [r6, #0]
 8007462:	4630      	mov	r0, r6
 8007464:	f000 f80c 	bl	8007480 <__malloc_unlock>
 8007468:	e794      	b.n	8007394 <_malloc_r+0x20>
 800746a:	6005      	str	r5, [r0, #0]
 800746c:	e7d6      	b.n	800741c <_malloc_r+0xa8>
 800746e:	bf00      	nop
 8007470:	20004464 	.word	0x20004464

08007474 <__malloc_lock>:
 8007474:	4801      	ldr	r0, [pc, #4]	@ (800747c <__malloc_lock+0x8>)
 8007476:	f7ff bf01 	b.w	800727c <__retarget_lock_acquire_recursive>
 800747a:	bf00      	nop
 800747c:	2000445c 	.word	0x2000445c

08007480 <__malloc_unlock>:
 8007480:	4801      	ldr	r0, [pc, #4]	@ (8007488 <__malloc_unlock+0x8>)
 8007482:	f7ff befc 	b.w	800727e <__retarget_lock_release_recursive>
 8007486:	bf00      	nop
 8007488:	2000445c 	.word	0x2000445c

0800748c <__ssputs_r>:
 800748c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007490:	688e      	ldr	r6, [r1, #8]
 8007492:	461f      	mov	r7, r3
 8007494:	42be      	cmp	r6, r7
 8007496:	680b      	ldr	r3, [r1, #0]
 8007498:	4682      	mov	sl, r0
 800749a:	460c      	mov	r4, r1
 800749c:	4690      	mov	r8, r2
 800749e:	d82d      	bhi.n	80074fc <__ssputs_r+0x70>
 80074a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80074a8:	d026      	beq.n	80074f8 <__ssputs_r+0x6c>
 80074aa:	6965      	ldr	r5, [r4, #20]
 80074ac:	6909      	ldr	r1, [r1, #16]
 80074ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074b2:	eba3 0901 	sub.w	r9, r3, r1
 80074b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074ba:	1c7b      	adds	r3, r7, #1
 80074bc:	444b      	add	r3, r9
 80074be:	106d      	asrs	r5, r5, #1
 80074c0:	429d      	cmp	r5, r3
 80074c2:	bf38      	it	cc
 80074c4:	461d      	movcc	r5, r3
 80074c6:	0553      	lsls	r3, r2, #21
 80074c8:	d527      	bpl.n	800751a <__ssputs_r+0x8e>
 80074ca:	4629      	mov	r1, r5
 80074cc:	f7ff ff52 	bl	8007374 <_malloc_r>
 80074d0:	4606      	mov	r6, r0
 80074d2:	b360      	cbz	r0, 800752e <__ssputs_r+0xa2>
 80074d4:	6921      	ldr	r1, [r4, #16]
 80074d6:	464a      	mov	r2, r9
 80074d8:	f7ff fed2 	bl	8007280 <memcpy>
 80074dc:	89a3      	ldrh	r3, [r4, #12]
 80074de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074e6:	81a3      	strh	r3, [r4, #12]
 80074e8:	6126      	str	r6, [r4, #16]
 80074ea:	6165      	str	r5, [r4, #20]
 80074ec:	444e      	add	r6, r9
 80074ee:	eba5 0509 	sub.w	r5, r5, r9
 80074f2:	6026      	str	r6, [r4, #0]
 80074f4:	60a5      	str	r5, [r4, #8]
 80074f6:	463e      	mov	r6, r7
 80074f8:	42be      	cmp	r6, r7
 80074fa:	d900      	bls.n	80074fe <__ssputs_r+0x72>
 80074fc:	463e      	mov	r6, r7
 80074fe:	6820      	ldr	r0, [r4, #0]
 8007500:	4632      	mov	r2, r6
 8007502:	4641      	mov	r1, r8
 8007504:	f000 faa6 	bl	8007a54 <memmove>
 8007508:	68a3      	ldr	r3, [r4, #8]
 800750a:	1b9b      	subs	r3, r3, r6
 800750c:	60a3      	str	r3, [r4, #8]
 800750e:	6823      	ldr	r3, [r4, #0]
 8007510:	4433      	add	r3, r6
 8007512:	6023      	str	r3, [r4, #0]
 8007514:	2000      	movs	r0, #0
 8007516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800751a:	462a      	mov	r2, r5
 800751c:	f000 fac4 	bl	8007aa8 <_realloc_r>
 8007520:	4606      	mov	r6, r0
 8007522:	2800      	cmp	r0, #0
 8007524:	d1e0      	bne.n	80074e8 <__ssputs_r+0x5c>
 8007526:	6921      	ldr	r1, [r4, #16]
 8007528:	4650      	mov	r0, sl
 800752a:	f7ff feb7 	bl	800729c <_free_r>
 800752e:	230c      	movs	r3, #12
 8007530:	f8ca 3000 	str.w	r3, [sl]
 8007534:	89a3      	ldrh	r3, [r4, #12]
 8007536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800753a:	81a3      	strh	r3, [r4, #12]
 800753c:	f04f 30ff 	mov.w	r0, #4294967295
 8007540:	e7e9      	b.n	8007516 <__ssputs_r+0x8a>
	...

08007544 <_svfiprintf_r>:
 8007544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007548:	4698      	mov	r8, r3
 800754a:	898b      	ldrh	r3, [r1, #12]
 800754c:	061b      	lsls	r3, r3, #24
 800754e:	b09d      	sub	sp, #116	@ 0x74
 8007550:	4607      	mov	r7, r0
 8007552:	460d      	mov	r5, r1
 8007554:	4614      	mov	r4, r2
 8007556:	d510      	bpl.n	800757a <_svfiprintf_r+0x36>
 8007558:	690b      	ldr	r3, [r1, #16]
 800755a:	b973      	cbnz	r3, 800757a <_svfiprintf_r+0x36>
 800755c:	2140      	movs	r1, #64	@ 0x40
 800755e:	f7ff ff09 	bl	8007374 <_malloc_r>
 8007562:	6028      	str	r0, [r5, #0]
 8007564:	6128      	str	r0, [r5, #16]
 8007566:	b930      	cbnz	r0, 8007576 <_svfiprintf_r+0x32>
 8007568:	230c      	movs	r3, #12
 800756a:	603b      	str	r3, [r7, #0]
 800756c:	f04f 30ff 	mov.w	r0, #4294967295
 8007570:	b01d      	add	sp, #116	@ 0x74
 8007572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007576:	2340      	movs	r3, #64	@ 0x40
 8007578:	616b      	str	r3, [r5, #20]
 800757a:	2300      	movs	r3, #0
 800757c:	9309      	str	r3, [sp, #36]	@ 0x24
 800757e:	2320      	movs	r3, #32
 8007580:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007584:	f8cd 800c 	str.w	r8, [sp, #12]
 8007588:	2330      	movs	r3, #48	@ 0x30
 800758a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007728 <_svfiprintf_r+0x1e4>
 800758e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007592:	f04f 0901 	mov.w	r9, #1
 8007596:	4623      	mov	r3, r4
 8007598:	469a      	mov	sl, r3
 800759a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800759e:	b10a      	cbz	r2, 80075a4 <_svfiprintf_r+0x60>
 80075a0:	2a25      	cmp	r2, #37	@ 0x25
 80075a2:	d1f9      	bne.n	8007598 <_svfiprintf_r+0x54>
 80075a4:	ebba 0b04 	subs.w	fp, sl, r4
 80075a8:	d00b      	beq.n	80075c2 <_svfiprintf_r+0x7e>
 80075aa:	465b      	mov	r3, fp
 80075ac:	4622      	mov	r2, r4
 80075ae:	4629      	mov	r1, r5
 80075b0:	4638      	mov	r0, r7
 80075b2:	f7ff ff6b 	bl	800748c <__ssputs_r>
 80075b6:	3001      	adds	r0, #1
 80075b8:	f000 80a7 	beq.w	800770a <_svfiprintf_r+0x1c6>
 80075bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075be:	445a      	add	r2, fp
 80075c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80075c2:	f89a 3000 	ldrb.w	r3, [sl]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 809f 	beq.w	800770a <_svfiprintf_r+0x1c6>
 80075cc:	2300      	movs	r3, #0
 80075ce:	f04f 32ff 	mov.w	r2, #4294967295
 80075d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075d6:	f10a 0a01 	add.w	sl, sl, #1
 80075da:	9304      	str	r3, [sp, #16]
 80075dc:	9307      	str	r3, [sp, #28]
 80075de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80075e4:	4654      	mov	r4, sl
 80075e6:	2205      	movs	r2, #5
 80075e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075ec:	484e      	ldr	r0, [pc, #312]	@ (8007728 <_svfiprintf_r+0x1e4>)
 80075ee:	f7f8 fdf7 	bl	80001e0 <memchr>
 80075f2:	9a04      	ldr	r2, [sp, #16]
 80075f4:	b9d8      	cbnz	r0, 800762e <_svfiprintf_r+0xea>
 80075f6:	06d0      	lsls	r0, r2, #27
 80075f8:	bf44      	itt	mi
 80075fa:	2320      	movmi	r3, #32
 80075fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007600:	0711      	lsls	r1, r2, #28
 8007602:	bf44      	itt	mi
 8007604:	232b      	movmi	r3, #43	@ 0x2b
 8007606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800760a:	f89a 3000 	ldrb.w	r3, [sl]
 800760e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007610:	d015      	beq.n	800763e <_svfiprintf_r+0xfa>
 8007612:	9a07      	ldr	r2, [sp, #28]
 8007614:	4654      	mov	r4, sl
 8007616:	2000      	movs	r0, #0
 8007618:	f04f 0c0a 	mov.w	ip, #10
 800761c:	4621      	mov	r1, r4
 800761e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007622:	3b30      	subs	r3, #48	@ 0x30
 8007624:	2b09      	cmp	r3, #9
 8007626:	d94b      	bls.n	80076c0 <_svfiprintf_r+0x17c>
 8007628:	b1b0      	cbz	r0, 8007658 <_svfiprintf_r+0x114>
 800762a:	9207      	str	r2, [sp, #28]
 800762c:	e014      	b.n	8007658 <_svfiprintf_r+0x114>
 800762e:	eba0 0308 	sub.w	r3, r0, r8
 8007632:	fa09 f303 	lsl.w	r3, r9, r3
 8007636:	4313      	orrs	r3, r2
 8007638:	9304      	str	r3, [sp, #16]
 800763a:	46a2      	mov	sl, r4
 800763c:	e7d2      	b.n	80075e4 <_svfiprintf_r+0xa0>
 800763e:	9b03      	ldr	r3, [sp, #12]
 8007640:	1d19      	adds	r1, r3, #4
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	9103      	str	r1, [sp, #12]
 8007646:	2b00      	cmp	r3, #0
 8007648:	bfbb      	ittet	lt
 800764a:	425b      	neglt	r3, r3
 800764c:	f042 0202 	orrlt.w	r2, r2, #2
 8007650:	9307      	strge	r3, [sp, #28]
 8007652:	9307      	strlt	r3, [sp, #28]
 8007654:	bfb8      	it	lt
 8007656:	9204      	strlt	r2, [sp, #16]
 8007658:	7823      	ldrb	r3, [r4, #0]
 800765a:	2b2e      	cmp	r3, #46	@ 0x2e
 800765c:	d10a      	bne.n	8007674 <_svfiprintf_r+0x130>
 800765e:	7863      	ldrb	r3, [r4, #1]
 8007660:	2b2a      	cmp	r3, #42	@ 0x2a
 8007662:	d132      	bne.n	80076ca <_svfiprintf_r+0x186>
 8007664:	9b03      	ldr	r3, [sp, #12]
 8007666:	1d1a      	adds	r2, r3, #4
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	9203      	str	r2, [sp, #12]
 800766c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007670:	3402      	adds	r4, #2
 8007672:	9305      	str	r3, [sp, #20]
 8007674:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007738 <_svfiprintf_r+0x1f4>
 8007678:	7821      	ldrb	r1, [r4, #0]
 800767a:	2203      	movs	r2, #3
 800767c:	4650      	mov	r0, sl
 800767e:	f7f8 fdaf 	bl	80001e0 <memchr>
 8007682:	b138      	cbz	r0, 8007694 <_svfiprintf_r+0x150>
 8007684:	9b04      	ldr	r3, [sp, #16]
 8007686:	eba0 000a 	sub.w	r0, r0, sl
 800768a:	2240      	movs	r2, #64	@ 0x40
 800768c:	4082      	lsls	r2, r0
 800768e:	4313      	orrs	r3, r2
 8007690:	3401      	adds	r4, #1
 8007692:	9304      	str	r3, [sp, #16]
 8007694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007698:	4824      	ldr	r0, [pc, #144]	@ (800772c <_svfiprintf_r+0x1e8>)
 800769a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800769e:	2206      	movs	r2, #6
 80076a0:	f7f8 fd9e 	bl	80001e0 <memchr>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	d036      	beq.n	8007716 <_svfiprintf_r+0x1d2>
 80076a8:	4b21      	ldr	r3, [pc, #132]	@ (8007730 <_svfiprintf_r+0x1ec>)
 80076aa:	bb1b      	cbnz	r3, 80076f4 <_svfiprintf_r+0x1b0>
 80076ac:	9b03      	ldr	r3, [sp, #12]
 80076ae:	3307      	adds	r3, #7
 80076b0:	f023 0307 	bic.w	r3, r3, #7
 80076b4:	3308      	adds	r3, #8
 80076b6:	9303      	str	r3, [sp, #12]
 80076b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076ba:	4433      	add	r3, r6
 80076bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80076be:	e76a      	b.n	8007596 <_svfiprintf_r+0x52>
 80076c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80076c4:	460c      	mov	r4, r1
 80076c6:	2001      	movs	r0, #1
 80076c8:	e7a8      	b.n	800761c <_svfiprintf_r+0xd8>
 80076ca:	2300      	movs	r3, #0
 80076cc:	3401      	adds	r4, #1
 80076ce:	9305      	str	r3, [sp, #20]
 80076d0:	4619      	mov	r1, r3
 80076d2:	f04f 0c0a 	mov.w	ip, #10
 80076d6:	4620      	mov	r0, r4
 80076d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076dc:	3a30      	subs	r2, #48	@ 0x30
 80076de:	2a09      	cmp	r2, #9
 80076e0:	d903      	bls.n	80076ea <_svfiprintf_r+0x1a6>
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d0c6      	beq.n	8007674 <_svfiprintf_r+0x130>
 80076e6:	9105      	str	r1, [sp, #20]
 80076e8:	e7c4      	b.n	8007674 <_svfiprintf_r+0x130>
 80076ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80076ee:	4604      	mov	r4, r0
 80076f0:	2301      	movs	r3, #1
 80076f2:	e7f0      	b.n	80076d6 <_svfiprintf_r+0x192>
 80076f4:	ab03      	add	r3, sp, #12
 80076f6:	9300      	str	r3, [sp, #0]
 80076f8:	462a      	mov	r2, r5
 80076fa:	4b0e      	ldr	r3, [pc, #56]	@ (8007734 <_svfiprintf_r+0x1f0>)
 80076fc:	a904      	add	r1, sp, #16
 80076fe:	4638      	mov	r0, r7
 8007700:	f3af 8000 	nop.w
 8007704:	1c42      	adds	r2, r0, #1
 8007706:	4606      	mov	r6, r0
 8007708:	d1d6      	bne.n	80076b8 <_svfiprintf_r+0x174>
 800770a:	89ab      	ldrh	r3, [r5, #12]
 800770c:	065b      	lsls	r3, r3, #25
 800770e:	f53f af2d 	bmi.w	800756c <_svfiprintf_r+0x28>
 8007712:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007714:	e72c      	b.n	8007570 <_svfiprintf_r+0x2c>
 8007716:	ab03      	add	r3, sp, #12
 8007718:	9300      	str	r3, [sp, #0]
 800771a:	462a      	mov	r2, r5
 800771c:	4b05      	ldr	r3, [pc, #20]	@ (8007734 <_svfiprintf_r+0x1f0>)
 800771e:	a904      	add	r1, sp, #16
 8007720:	4638      	mov	r0, r7
 8007722:	f000 f879 	bl	8007818 <_printf_i>
 8007726:	e7ed      	b.n	8007704 <_svfiprintf_r+0x1c0>
 8007728:	08007c38 	.word	0x08007c38
 800772c:	08007c42 	.word	0x08007c42
 8007730:	00000000 	.word	0x00000000
 8007734:	0800748d 	.word	0x0800748d
 8007738:	08007c3e 	.word	0x08007c3e

0800773c <_printf_common>:
 800773c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007740:	4616      	mov	r6, r2
 8007742:	4698      	mov	r8, r3
 8007744:	688a      	ldr	r2, [r1, #8]
 8007746:	690b      	ldr	r3, [r1, #16]
 8007748:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800774c:	4293      	cmp	r3, r2
 800774e:	bfb8      	it	lt
 8007750:	4613      	movlt	r3, r2
 8007752:	6033      	str	r3, [r6, #0]
 8007754:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007758:	4607      	mov	r7, r0
 800775a:	460c      	mov	r4, r1
 800775c:	b10a      	cbz	r2, 8007762 <_printf_common+0x26>
 800775e:	3301      	adds	r3, #1
 8007760:	6033      	str	r3, [r6, #0]
 8007762:	6823      	ldr	r3, [r4, #0]
 8007764:	0699      	lsls	r1, r3, #26
 8007766:	bf42      	ittt	mi
 8007768:	6833      	ldrmi	r3, [r6, #0]
 800776a:	3302      	addmi	r3, #2
 800776c:	6033      	strmi	r3, [r6, #0]
 800776e:	6825      	ldr	r5, [r4, #0]
 8007770:	f015 0506 	ands.w	r5, r5, #6
 8007774:	d106      	bne.n	8007784 <_printf_common+0x48>
 8007776:	f104 0a19 	add.w	sl, r4, #25
 800777a:	68e3      	ldr	r3, [r4, #12]
 800777c:	6832      	ldr	r2, [r6, #0]
 800777e:	1a9b      	subs	r3, r3, r2
 8007780:	42ab      	cmp	r3, r5
 8007782:	dc26      	bgt.n	80077d2 <_printf_common+0x96>
 8007784:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007788:	6822      	ldr	r2, [r4, #0]
 800778a:	3b00      	subs	r3, #0
 800778c:	bf18      	it	ne
 800778e:	2301      	movne	r3, #1
 8007790:	0692      	lsls	r2, r2, #26
 8007792:	d42b      	bmi.n	80077ec <_printf_common+0xb0>
 8007794:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007798:	4641      	mov	r1, r8
 800779a:	4638      	mov	r0, r7
 800779c:	47c8      	blx	r9
 800779e:	3001      	adds	r0, #1
 80077a0:	d01e      	beq.n	80077e0 <_printf_common+0xa4>
 80077a2:	6823      	ldr	r3, [r4, #0]
 80077a4:	6922      	ldr	r2, [r4, #16]
 80077a6:	f003 0306 	and.w	r3, r3, #6
 80077aa:	2b04      	cmp	r3, #4
 80077ac:	bf02      	ittt	eq
 80077ae:	68e5      	ldreq	r5, [r4, #12]
 80077b0:	6833      	ldreq	r3, [r6, #0]
 80077b2:	1aed      	subeq	r5, r5, r3
 80077b4:	68a3      	ldr	r3, [r4, #8]
 80077b6:	bf0c      	ite	eq
 80077b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077bc:	2500      	movne	r5, #0
 80077be:	4293      	cmp	r3, r2
 80077c0:	bfc4      	itt	gt
 80077c2:	1a9b      	subgt	r3, r3, r2
 80077c4:	18ed      	addgt	r5, r5, r3
 80077c6:	2600      	movs	r6, #0
 80077c8:	341a      	adds	r4, #26
 80077ca:	42b5      	cmp	r5, r6
 80077cc:	d11a      	bne.n	8007804 <_printf_common+0xc8>
 80077ce:	2000      	movs	r0, #0
 80077d0:	e008      	b.n	80077e4 <_printf_common+0xa8>
 80077d2:	2301      	movs	r3, #1
 80077d4:	4652      	mov	r2, sl
 80077d6:	4641      	mov	r1, r8
 80077d8:	4638      	mov	r0, r7
 80077da:	47c8      	blx	r9
 80077dc:	3001      	adds	r0, #1
 80077de:	d103      	bne.n	80077e8 <_printf_common+0xac>
 80077e0:	f04f 30ff 	mov.w	r0, #4294967295
 80077e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e8:	3501      	adds	r5, #1
 80077ea:	e7c6      	b.n	800777a <_printf_common+0x3e>
 80077ec:	18e1      	adds	r1, r4, r3
 80077ee:	1c5a      	adds	r2, r3, #1
 80077f0:	2030      	movs	r0, #48	@ 0x30
 80077f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077f6:	4422      	add	r2, r4
 80077f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80077fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007800:	3302      	adds	r3, #2
 8007802:	e7c7      	b.n	8007794 <_printf_common+0x58>
 8007804:	2301      	movs	r3, #1
 8007806:	4622      	mov	r2, r4
 8007808:	4641      	mov	r1, r8
 800780a:	4638      	mov	r0, r7
 800780c:	47c8      	blx	r9
 800780e:	3001      	adds	r0, #1
 8007810:	d0e6      	beq.n	80077e0 <_printf_common+0xa4>
 8007812:	3601      	adds	r6, #1
 8007814:	e7d9      	b.n	80077ca <_printf_common+0x8e>
	...

08007818 <_printf_i>:
 8007818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800781c:	7e0f      	ldrb	r7, [r1, #24]
 800781e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007820:	2f78      	cmp	r7, #120	@ 0x78
 8007822:	4691      	mov	r9, r2
 8007824:	4680      	mov	r8, r0
 8007826:	460c      	mov	r4, r1
 8007828:	469a      	mov	sl, r3
 800782a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800782e:	d807      	bhi.n	8007840 <_printf_i+0x28>
 8007830:	2f62      	cmp	r7, #98	@ 0x62
 8007832:	d80a      	bhi.n	800784a <_printf_i+0x32>
 8007834:	2f00      	cmp	r7, #0
 8007836:	f000 80d1 	beq.w	80079dc <_printf_i+0x1c4>
 800783a:	2f58      	cmp	r7, #88	@ 0x58
 800783c:	f000 80b8 	beq.w	80079b0 <_printf_i+0x198>
 8007840:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007844:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007848:	e03a      	b.n	80078c0 <_printf_i+0xa8>
 800784a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800784e:	2b15      	cmp	r3, #21
 8007850:	d8f6      	bhi.n	8007840 <_printf_i+0x28>
 8007852:	a101      	add	r1, pc, #4	@ (adr r1, 8007858 <_printf_i+0x40>)
 8007854:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007858:	080078b1 	.word	0x080078b1
 800785c:	080078c5 	.word	0x080078c5
 8007860:	08007841 	.word	0x08007841
 8007864:	08007841 	.word	0x08007841
 8007868:	08007841 	.word	0x08007841
 800786c:	08007841 	.word	0x08007841
 8007870:	080078c5 	.word	0x080078c5
 8007874:	08007841 	.word	0x08007841
 8007878:	08007841 	.word	0x08007841
 800787c:	08007841 	.word	0x08007841
 8007880:	08007841 	.word	0x08007841
 8007884:	080079c3 	.word	0x080079c3
 8007888:	080078ef 	.word	0x080078ef
 800788c:	0800797d 	.word	0x0800797d
 8007890:	08007841 	.word	0x08007841
 8007894:	08007841 	.word	0x08007841
 8007898:	080079e5 	.word	0x080079e5
 800789c:	08007841 	.word	0x08007841
 80078a0:	080078ef 	.word	0x080078ef
 80078a4:	08007841 	.word	0x08007841
 80078a8:	08007841 	.word	0x08007841
 80078ac:	08007985 	.word	0x08007985
 80078b0:	6833      	ldr	r3, [r6, #0]
 80078b2:	1d1a      	adds	r2, r3, #4
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	6032      	str	r2, [r6, #0]
 80078b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80078c0:	2301      	movs	r3, #1
 80078c2:	e09c      	b.n	80079fe <_printf_i+0x1e6>
 80078c4:	6833      	ldr	r3, [r6, #0]
 80078c6:	6820      	ldr	r0, [r4, #0]
 80078c8:	1d19      	adds	r1, r3, #4
 80078ca:	6031      	str	r1, [r6, #0]
 80078cc:	0606      	lsls	r6, r0, #24
 80078ce:	d501      	bpl.n	80078d4 <_printf_i+0xbc>
 80078d0:	681d      	ldr	r5, [r3, #0]
 80078d2:	e003      	b.n	80078dc <_printf_i+0xc4>
 80078d4:	0645      	lsls	r5, r0, #25
 80078d6:	d5fb      	bpl.n	80078d0 <_printf_i+0xb8>
 80078d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078dc:	2d00      	cmp	r5, #0
 80078de:	da03      	bge.n	80078e8 <_printf_i+0xd0>
 80078e0:	232d      	movs	r3, #45	@ 0x2d
 80078e2:	426d      	negs	r5, r5
 80078e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078e8:	4858      	ldr	r0, [pc, #352]	@ (8007a4c <_printf_i+0x234>)
 80078ea:	230a      	movs	r3, #10
 80078ec:	e011      	b.n	8007912 <_printf_i+0xfa>
 80078ee:	6821      	ldr	r1, [r4, #0]
 80078f0:	6833      	ldr	r3, [r6, #0]
 80078f2:	0608      	lsls	r0, r1, #24
 80078f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80078f8:	d402      	bmi.n	8007900 <_printf_i+0xe8>
 80078fa:	0649      	lsls	r1, r1, #25
 80078fc:	bf48      	it	mi
 80078fe:	b2ad      	uxthmi	r5, r5
 8007900:	2f6f      	cmp	r7, #111	@ 0x6f
 8007902:	4852      	ldr	r0, [pc, #328]	@ (8007a4c <_printf_i+0x234>)
 8007904:	6033      	str	r3, [r6, #0]
 8007906:	bf14      	ite	ne
 8007908:	230a      	movne	r3, #10
 800790a:	2308      	moveq	r3, #8
 800790c:	2100      	movs	r1, #0
 800790e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007912:	6866      	ldr	r6, [r4, #4]
 8007914:	60a6      	str	r6, [r4, #8]
 8007916:	2e00      	cmp	r6, #0
 8007918:	db05      	blt.n	8007926 <_printf_i+0x10e>
 800791a:	6821      	ldr	r1, [r4, #0]
 800791c:	432e      	orrs	r6, r5
 800791e:	f021 0104 	bic.w	r1, r1, #4
 8007922:	6021      	str	r1, [r4, #0]
 8007924:	d04b      	beq.n	80079be <_printf_i+0x1a6>
 8007926:	4616      	mov	r6, r2
 8007928:	fbb5 f1f3 	udiv	r1, r5, r3
 800792c:	fb03 5711 	mls	r7, r3, r1, r5
 8007930:	5dc7      	ldrb	r7, [r0, r7]
 8007932:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007936:	462f      	mov	r7, r5
 8007938:	42bb      	cmp	r3, r7
 800793a:	460d      	mov	r5, r1
 800793c:	d9f4      	bls.n	8007928 <_printf_i+0x110>
 800793e:	2b08      	cmp	r3, #8
 8007940:	d10b      	bne.n	800795a <_printf_i+0x142>
 8007942:	6823      	ldr	r3, [r4, #0]
 8007944:	07df      	lsls	r7, r3, #31
 8007946:	d508      	bpl.n	800795a <_printf_i+0x142>
 8007948:	6923      	ldr	r3, [r4, #16]
 800794a:	6861      	ldr	r1, [r4, #4]
 800794c:	4299      	cmp	r1, r3
 800794e:	bfde      	ittt	le
 8007950:	2330      	movle	r3, #48	@ 0x30
 8007952:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007956:	f106 36ff 	addle.w	r6, r6, #4294967295
 800795a:	1b92      	subs	r2, r2, r6
 800795c:	6122      	str	r2, [r4, #16]
 800795e:	f8cd a000 	str.w	sl, [sp]
 8007962:	464b      	mov	r3, r9
 8007964:	aa03      	add	r2, sp, #12
 8007966:	4621      	mov	r1, r4
 8007968:	4640      	mov	r0, r8
 800796a:	f7ff fee7 	bl	800773c <_printf_common>
 800796e:	3001      	adds	r0, #1
 8007970:	d14a      	bne.n	8007a08 <_printf_i+0x1f0>
 8007972:	f04f 30ff 	mov.w	r0, #4294967295
 8007976:	b004      	add	sp, #16
 8007978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800797c:	6823      	ldr	r3, [r4, #0]
 800797e:	f043 0320 	orr.w	r3, r3, #32
 8007982:	6023      	str	r3, [r4, #0]
 8007984:	4832      	ldr	r0, [pc, #200]	@ (8007a50 <_printf_i+0x238>)
 8007986:	2778      	movs	r7, #120	@ 0x78
 8007988:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800798c:	6823      	ldr	r3, [r4, #0]
 800798e:	6831      	ldr	r1, [r6, #0]
 8007990:	061f      	lsls	r7, r3, #24
 8007992:	f851 5b04 	ldr.w	r5, [r1], #4
 8007996:	d402      	bmi.n	800799e <_printf_i+0x186>
 8007998:	065f      	lsls	r7, r3, #25
 800799a:	bf48      	it	mi
 800799c:	b2ad      	uxthmi	r5, r5
 800799e:	6031      	str	r1, [r6, #0]
 80079a0:	07d9      	lsls	r1, r3, #31
 80079a2:	bf44      	itt	mi
 80079a4:	f043 0320 	orrmi.w	r3, r3, #32
 80079a8:	6023      	strmi	r3, [r4, #0]
 80079aa:	b11d      	cbz	r5, 80079b4 <_printf_i+0x19c>
 80079ac:	2310      	movs	r3, #16
 80079ae:	e7ad      	b.n	800790c <_printf_i+0xf4>
 80079b0:	4826      	ldr	r0, [pc, #152]	@ (8007a4c <_printf_i+0x234>)
 80079b2:	e7e9      	b.n	8007988 <_printf_i+0x170>
 80079b4:	6823      	ldr	r3, [r4, #0]
 80079b6:	f023 0320 	bic.w	r3, r3, #32
 80079ba:	6023      	str	r3, [r4, #0]
 80079bc:	e7f6      	b.n	80079ac <_printf_i+0x194>
 80079be:	4616      	mov	r6, r2
 80079c0:	e7bd      	b.n	800793e <_printf_i+0x126>
 80079c2:	6833      	ldr	r3, [r6, #0]
 80079c4:	6825      	ldr	r5, [r4, #0]
 80079c6:	6961      	ldr	r1, [r4, #20]
 80079c8:	1d18      	adds	r0, r3, #4
 80079ca:	6030      	str	r0, [r6, #0]
 80079cc:	062e      	lsls	r6, r5, #24
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	d501      	bpl.n	80079d6 <_printf_i+0x1be>
 80079d2:	6019      	str	r1, [r3, #0]
 80079d4:	e002      	b.n	80079dc <_printf_i+0x1c4>
 80079d6:	0668      	lsls	r0, r5, #25
 80079d8:	d5fb      	bpl.n	80079d2 <_printf_i+0x1ba>
 80079da:	8019      	strh	r1, [r3, #0]
 80079dc:	2300      	movs	r3, #0
 80079de:	6123      	str	r3, [r4, #16]
 80079e0:	4616      	mov	r6, r2
 80079e2:	e7bc      	b.n	800795e <_printf_i+0x146>
 80079e4:	6833      	ldr	r3, [r6, #0]
 80079e6:	1d1a      	adds	r2, r3, #4
 80079e8:	6032      	str	r2, [r6, #0]
 80079ea:	681e      	ldr	r6, [r3, #0]
 80079ec:	6862      	ldr	r2, [r4, #4]
 80079ee:	2100      	movs	r1, #0
 80079f0:	4630      	mov	r0, r6
 80079f2:	f7f8 fbf5 	bl	80001e0 <memchr>
 80079f6:	b108      	cbz	r0, 80079fc <_printf_i+0x1e4>
 80079f8:	1b80      	subs	r0, r0, r6
 80079fa:	6060      	str	r0, [r4, #4]
 80079fc:	6863      	ldr	r3, [r4, #4]
 80079fe:	6123      	str	r3, [r4, #16]
 8007a00:	2300      	movs	r3, #0
 8007a02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a06:	e7aa      	b.n	800795e <_printf_i+0x146>
 8007a08:	6923      	ldr	r3, [r4, #16]
 8007a0a:	4632      	mov	r2, r6
 8007a0c:	4649      	mov	r1, r9
 8007a0e:	4640      	mov	r0, r8
 8007a10:	47d0      	blx	sl
 8007a12:	3001      	adds	r0, #1
 8007a14:	d0ad      	beq.n	8007972 <_printf_i+0x15a>
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	079b      	lsls	r3, r3, #30
 8007a1a:	d413      	bmi.n	8007a44 <_printf_i+0x22c>
 8007a1c:	68e0      	ldr	r0, [r4, #12]
 8007a1e:	9b03      	ldr	r3, [sp, #12]
 8007a20:	4298      	cmp	r0, r3
 8007a22:	bfb8      	it	lt
 8007a24:	4618      	movlt	r0, r3
 8007a26:	e7a6      	b.n	8007976 <_printf_i+0x15e>
 8007a28:	2301      	movs	r3, #1
 8007a2a:	4632      	mov	r2, r6
 8007a2c:	4649      	mov	r1, r9
 8007a2e:	4640      	mov	r0, r8
 8007a30:	47d0      	blx	sl
 8007a32:	3001      	adds	r0, #1
 8007a34:	d09d      	beq.n	8007972 <_printf_i+0x15a>
 8007a36:	3501      	adds	r5, #1
 8007a38:	68e3      	ldr	r3, [r4, #12]
 8007a3a:	9903      	ldr	r1, [sp, #12]
 8007a3c:	1a5b      	subs	r3, r3, r1
 8007a3e:	42ab      	cmp	r3, r5
 8007a40:	dcf2      	bgt.n	8007a28 <_printf_i+0x210>
 8007a42:	e7eb      	b.n	8007a1c <_printf_i+0x204>
 8007a44:	2500      	movs	r5, #0
 8007a46:	f104 0619 	add.w	r6, r4, #25
 8007a4a:	e7f5      	b.n	8007a38 <_printf_i+0x220>
 8007a4c:	08007c49 	.word	0x08007c49
 8007a50:	08007c5a 	.word	0x08007c5a

08007a54 <memmove>:
 8007a54:	4288      	cmp	r0, r1
 8007a56:	b510      	push	{r4, lr}
 8007a58:	eb01 0402 	add.w	r4, r1, r2
 8007a5c:	d902      	bls.n	8007a64 <memmove+0x10>
 8007a5e:	4284      	cmp	r4, r0
 8007a60:	4623      	mov	r3, r4
 8007a62:	d807      	bhi.n	8007a74 <memmove+0x20>
 8007a64:	1e43      	subs	r3, r0, #1
 8007a66:	42a1      	cmp	r1, r4
 8007a68:	d008      	beq.n	8007a7c <memmove+0x28>
 8007a6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a72:	e7f8      	b.n	8007a66 <memmove+0x12>
 8007a74:	4402      	add	r2, r0
 8007a76:	4601      	mov	r1, r0
 8007a78:	428a      	cmp	r2, r1
 8007a7a:	d100      	bne.n	8007a7e <memmove+0x2a>
 8007a7c:	bd10      	pop	{r4, pc}
 8007a7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a86:	e7f7      	b.n	8007a78 <memmove+0x24>

08007a88 <_sbrk_r>:
 8007a88:	b538      	push	{r3, r4, r5, lr}
 8007a8a:	4d06      	ldr	r5, [pc, #24]	@ (8007aa4 <_sbrk_r+0x1c>)
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	4604      	mov	r4, r0
 8007a90:	4608      	mov	r0, r1
 8007a92:	602b      	str	r3, [r5, #0]
 8007a94:	f7f9 f8fa 	bl	8000c8c <_sbrk>
 8007a98:	1c43      	adds	r3, r0, #1
 8007a9a:	d102      	bne.n	8007aa2 <_sbrk_r+0x1a>
 8007a9c:	682b      	ldr	r3, [r5, #0]
 8007a9e:	b103      	cbz	r3, 8007aa2 <_sbrk_r+0x1a>
 8007aa0:	6023      	str	r3, [r4, #0]
 8007aa2:	bd38      	pop	{r3, r4, r5, pc}
 8007aa4:	20004458 	.word	0x20004458

08007aa8 <_realloc_r>:
 8007aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aac:	4607      	mov	r7, r0
 8007aae:	4614      	mov	r4, r2
 8007ab0:	460d      	mov	r5, r1
 8007ab2:	b921      	cbnz	r1, 8007abe <_realloc_r+0x16>
 8007ab4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab8:	4611      	mov	r1, r2
 8007aba:	f7ff bc5b 	b.w	8007374 <_malloc_r>
 8007abe:	b92a      	cbnz	r2, 8007acc <_realloc_r+0x24>
 8007ac0:	f7ff fbec 	bl	800729c <_free_r>
 8007ac4:	4625      	mov	r5, r4
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007acc:	f000 f81a 	bl	8007b04 <_malloc_usable_size_r>
 8007ad0:	4284      	cmp	r4, r0
 8007ad2:	4606      	mov	r6, r0
 8007ad4:	d802      	bhi.n	8007adc <_realloc_r+0x34>
 8007ad6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ada:	d8f4      	bhi.n	8007ac6 <_realloc_r+0x1e>
 8007adc:	4621      	mov	r1, r4
 8007ade:	4638      	mov	r0, r7
 8007ae0:	f7ff fc48 	bl	8007374 <_malloc_r>
 8007ae4:	4680      	mov	r8, r0
 8007ae6:	b908      	cbnz	r0, 8007aec <_realloc_r+0x44>
 8007ae8:	4645      	mov	r5, r8
 8007aea:	e7ec      	b.n	8007ac6 <_realloc_r+0x1e>
 8007aec:	42b4      	cmp	r4, r6
 8007aee:	4622      	mov	r2, r4
 8007af0:	4629      	mov	r1, r5
 8007af2:	bf28      	it	cs
 8007af4:	4632      	movcs	r2, r6
 8007af6:	f7ff fbc3 	bl	8007280 <memcpy>
 8007afa:	4629      	mov	r1, r5
 8007afc:	4638      	mov	r0, r7
 8007afe:	f7ff fbcd 	bl	800729c <_free_r>
 8007b02:	e7f1      	b.n	8007ae8 <_realloc_r+0x40>

08007b04 <_malloc_usable_size_r>:
 8007b04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b08:	1f18      	subs	r0, r3, #4
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	bfbc      	itt	lt
 8007b0e:	580b      	ldrlt	r3, [r1, r0]
 8007b10:	18c0      	addlt	r0, r0, r3
 8007b12:	4770      	bx	lr

08007b14 <_init>:
 8007b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b16:	bf00      	nop
 8007b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b1a:	bc08      	pop	{r3}
 8007b1c:	469e      	mov	lr, r3
 8007b1e:	4770      	bx	lr

08007b20 <_fini>:
 8007b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b22:	bf00      	nop
 8007b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b26:	bc08      	pop	{r3}
 8007b28:	469e      	mov	lr, r3
 8007b2a:	4770      	bx	lr
