#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f9836c7fe0 .scope module, "tb_ripple_counter_4bit_JK" "tb_ripple_counter_4bit_JK" 2 2;
 .timescale -9 -12;
v000001f983719f70_0 .var "clk", 0 0;
v000001f98371b0f0_0 .net "q", 3 0, L_000001f98371baf0;  1 drivers
v000001f98371a8d0_0 .var "rst", 0 0;
S_000001f9836c8170 .scope module, "uut" "ripple_counter_4bit_JK" 2 6, 3 1 0, S_000001f9836c7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 4 "q";
L_000001f9837874e0 .functor NOT 1, L_000001f98371b230, C4<0>, C4<0>, C4<0>;
L_000001f9837870a0 .functor NOT 1, L_000001f98371a1f0, C4<0>, C4<0>, C4<0>;
L_000001f9837872c0 .functor NOT 1, L_000001f98371ac90, C4<0>, C4<0>, C4<0>;
v000001f98371b9b0_0 .net *"_ivl_17", 0 0, L_000001f98371a1f0;  1 drivers
v000001f98371afb0_0 .net *"_ivl_27", 0 0, L_000001f98371ac90;  1 drivers
v000001f98371b730_0 .net *"_ivl_7", 0 0, L_000001f98371b230;  1 drivers
v000001f98371a0b0_0 .net "clk", 0 0, v000001f983719f70_0;  1 drivers
v000001f98371ad30_0 .net "q", 3 0, L_000001f98371baf0;  alias, 1 drivers
v000001f98371ba50_0 .net "rst", 0 0, v000001f98371a8d0_0;  1 drivers
L_000001f98371b230 .part L_000001f98371baf0, 0, 1;
L_000001f98371a1f0 .part L_000001f98371baf0, 1, 1;
L_000001f98371ac90 .part L_000001f98371baf0, 2, 1;
L_000001f98371baf0 .concat8 [ 1 1 1 1], v000001f9836bbaa0_0, v000001f9836bb640_0, v000001f9836bb500_0, v000001f9836bb5a0_0;
S_000001f98378bfb0 .scope module, "jk0" "JK_FF" 3 6, 4 1 0, S_000001f9836c8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "J";
    .port_info 3 /INPUT 1 "K";
    .port_info 4 /OUTPUT 1 "Q";
L_000001f98371bcb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9836bb8c0_0 .net "J", 0 0, L_000001f98371bcb8;  1 drivers
L_000001f98371bd00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9836bb3c0_0 .net "K", 0 0, L_000001f98371bd00;  1 drivers
v000001f9836bbaa0_0 .var "Q", 0 0;
v000001f9836bbb40_0 .net "clk", 0 0, v000001f983719f70_0;  alias, 1 drivers
v000001f9836bbbe0_0 .net "rst", 0 0, v000001f98371a8d0_0;  alias, 1 drivers
E_000001f9836b6700 .event posedge, v000001f9836bbbe0_0, v000001f9836bbb40_0;
S_000001f98378c140 .scope module, "jk1" "JK_FF" 3 7, 4 1 0, S_000001f9836c8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "J";
    .port_info 3 /INPUT 1 "K";
    .port_info 4 /OUTPUT 1 "Q";
L_000001f98371bd48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9836bbc80_0 .net "J", 0 0, L_000001f98371bd48;  1 drivers
L_000001f98371bd90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9836baf60_0 .net "K", 0 0, L_000001f98371bd90;  1 drivers
v000001f9836bb640_0 .var "Q", 0 0;
v000001f9836bb460_0 .net "clk", 0 0, L_000001f9837874e0;  1 drivers
v000001f9836bb280_0 .net "rst", 0 0, v000001f98371a8d0_0;  alias, 1 drivers
E_000001f9836b5f40 .event posedge, v000001f9836bbbe0_0, v000001f9836bb460_0;
S_000001f9836c3a40 .scope module, "jk2" "JK_FF" 3 8, 4 1 0, S_000001f9836c8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "J";
    .port_info 3 /INPUT 1 "K";
    .port_info 4 /OUTPUT 1 "Q";
L_000001f98371bdd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9836bb320_0 .net "J", 0 0, L_000001f98371bdd8;  1 drivers
L_000001f98371be20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9836bb1e0_0 .net "K", 0 0, L_000001f98371be20;  1 drivers
v000001f9836bb500_0 .var "Q", 0 0;
v000001f9836bb6e0_0 .net "clk", 0 0, L_000001f9837870a0;  1 drivers
v000001f9836bb820_0 .net "rst", 0 0, v000001f98371a8d0_0;  alias, 1 drivers
E_000001f9836b5c80 .event posedge, v000001f9836bbbe0_0, v000001f9836bb6e0_0;
S_000001f9836c3bd0 .scope module, "jk3" "JK_FF" 3 9, 4 1 0, S_000001f9836c8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "J";
    .port_info 3 /INPUT 1 "K";
    .port_info 4 /OUTPUT 1 "Q";
L_000001f98371be68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9836bb000_0 .net "J", 0 0, L_000001f98371be68;  1 drivers
L_000001f98371beb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9836bb140_0 .net "K", 0 0, L_000001f98371beb0;  1 drivers
v000001f9836bb5a0_0 .var "Q", 0 0;
v000001f98371a470_0 .net "clk", 0 0, L_000001f9837872c0;  1 drivers
v000001f98371add0_0 .net "rst", 0 0, v000001f98371a8d0_0;  alias, 1 drivers
E_000001f9836b5fc0 .event posedge, v000001f9836bbbe0_0, v000001f98371a470_0;
    .scope S_000001f98378bfb0;
T_0 ;
    %wait E_000001f9836b6700;
    %load/vec4 v000001f9836bbbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9836bbaa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f9836bb8c0_0;
    %load/vec4 v000001f9836bb3c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000001f9836bbaa0_0;
    %assign/vec4 v000001f9836bbaa0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9836bbaa0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9836bbaa0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000001f9836bbaa0_0;
    %inv;
    %assign/vec4 v000001f9836bbaa0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f98378c140;
T_1 ;
    %wait E_000001f9836b5f40;
    %load/vec4 v000001f9836bb280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9836bb640_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f9836bbc80_0;
    %load/vec4 v000001f9836baf60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001f9836bb640_0;
    %assign/vec4 v000001f9836bb640_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9836bb640_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9836bb640_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001f9836bb640_0;
    %inv;
    %assign/vec4 v000001f9836bb640_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f9836c3a40;
T_2 ;
    %wait E_000001f9836b5c80;
    %load/vec4 v000001f9836bb820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9836bb500_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f9836bb320_0;
    %load/vec4 v000001f9836bb1e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001f9836bb500_0;
    %assign/vec4 v000001f9836bb500_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9836bb500_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9836bb500_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001f9836bb500_0;
    %inv;
    %assign/vec4 v000001f9836bb500_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f9836c3bd0;
T_3 ;
    %wait E_000001f9836b5fc0;
    %load/vec4 v000001f98371add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9836bb5a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f9836bb000_0;
    %load/vec4 v000001f9836bb140_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000001f9836bb5a0_0;
    %assign/vec4 v000001f9836bb5a0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9836bb5a0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9836bb5a0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001f9836bb5a0_0;
    %inv;
    %assign/vec4 v000001f9836bb5a0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f9836c7fe0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001f983719f70_0;
    %inv;
    %store/vec4 v000001f983719f70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f9836c7fe0;
T_5 ;
    %vpi_call 2 12 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001f9836c7fe0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f983719f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f98371a8d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f98371a8d0_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_JK_4Bit_ripple.v";
    "JK_4Bit_ripple.v";
    "JK_FF.v";
