/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z[9] | in_data[150]);
  assign celloutsig_1_9z = ~celloutsig_1_5z;
  assign celloutsig_1_12z = celloutsig_1_1z[3] | celloutsig_1_5z;
  assign celloutsig_1_19z = celloutsig_1_17z | celloutsig_1_18z[0];
  assign celloutsig_1_5z = ~(celloutsig_1_3z ^ celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z ^ celloutsig_1_3z);
  assign celloutsig_1_1z = { in_data[135:129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + in_data[112:103];
  assign celloutsig_1_4z = celloutsig_1_1z[3:0] + { in_data[184:183], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_4z >= { in_data[183:182], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_10z = in_data[156:154] >= { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_11z = { in_data[155:145], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z } > { in_data[153:138], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[105] & ~(in_data[103]);
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_5z);
  assign celloutsig_0_3z = celloutsig_0_2z[3:0] % { 1'h1, in_data[30:28] };
  assign celloutsig_1_16z = { celloutsig_1_13z[0], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[4:1], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z } * { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_2z = | { celloutsig_1_1z[8:3], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_16z[8], celloutsig_1_2z, celloutsig_1_7z } >>> { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_10z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[23:19];
  assign celloutsig_1_17z = ~((celloutsig_1_6z & celloutsig_1_3z) | (celloutsig_1_16z[2] & celloutsig_1_0z));
  assign { out_data[130:128], out_data[96], out_data[36:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
