09:57:23 INFO  : Registering command handlers for SDK TCF services
09:57:24 INFO  : Launching XSCT server: xsct.bat -interactive E:\ov5640_single\ov5640_single.sdk\temp_xsdb_launch_script.tcl
09:57:26 INFO  : XSCT server has started successfully.
09:57:26 INFO  : Successfully done setting XSCT server connection channel  
09:57:27 INFO  : Successfully done setting SDK workspace  
09:57:27 INFO  : Processing command line option -hwspec E:/ov5640_single/ov5640_single.sdk/system_wrapper.hdf.
10:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:00:44 INFO  : 'jtag frequency' command is executed.
10:00:44 INFO  : Sourcing of 'E:/ov5640_single/ov5640_single.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:00:45 INFO  : Context for 'APU' is selected.
10:00:45 INFO  : System reset is completed.
10:00:48 INFO  : 'after 3000' command is executed.
10:00:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
10:00:50 INFO  : FPGA configured successfully with bitstream "E:/ov5640_single/ov5640_single.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:00:50 INFO  : Context for 'APU' is selected.
10:00:50 INFO  : Hardware design information is loaded from 'E:/ov5640_single/ov5640_single.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:50 INFO  : Context for 'APU' is selected.
10:00:51 INFO  : 'ps7_init' command is executed.
10:00:51 INFO  : 'ps7_post_config' command is executed.
10:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:52 INFO  : The application 'E:/ov5640_single/ov5640_single.sdk/an5640_test/Debug/an5640_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ov5640_single/ov5640_single.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/ov5640_single/ov5640_single.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/ov5640_single/ov5640_single.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/ov5640_single/ov5640_single.sdk/an5640_test/Debug/an5640_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:52 INFO  : Memory regions updated for context APU
10:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:52 INFO  : 'con' command is executed.
10:00:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

10:00:52 INFO  : Launch script is exported to file 'E:\ov5640_single\ov5640_single.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_an5640_test.elf_on_local.tcl'
10:01:26 INFO  : Disconnected from the channel tcfchan#1.
15:48:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_4\OV_VDMA.sdk\temp_xsdb_launch_script.tcl
15:48:36 INFO  : XSCT server has started successfully.
15:48:36 INFO  : Successfully done setting XSCT server connection channel  
15:48:36 INFO  : Successfully done setting SDK workspace  
15:48:44 INFO  : Registering command handlers for SDK TCF services
15:48:44 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper.hdf.
15:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:48 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:18:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545725492228,  Project:1545723996788
16:18:49 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:18:53 INFO  : Copied contents of C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
16:18:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:19:02 INFO  : 
16:19:02 INFO  : Updating hardware inferred compiler options for an5640_test.
16:19:02 INFO  : Clearing existing target manager status.
16:19:02 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:19:03 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
16:19:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:19:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:15 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:27 INFO  : 'fpga -state' command is executed.
16:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:34:28 INFO  : 'jtag frequency' command is executed.
16:34:28 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:34:28 INFO  : Context for 'APU' is selected.
16:34:28 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:28 INFO  : Context for 'APU' is selected.
16:34:28 INFO  : 'stop' command is executed.
16:34:28 INFO  : 'ps7_init' command is executed.
16:34:28 INFO  : 'ps7_post_config' command is executed.
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:29 INFO  : Memory regions updated for context APU
16:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:29 INFO  : 'con' command is executed.
16:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:34:29 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_4\OV_VDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_an5640_test.elf_on_local_(1).tcl'
16:43:36 INFO  : Disconnected from the channel tcfchan#1.
16:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:37 INFO  : 'fpga -state' command is executed.
16:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:37 INFO  : 'jtag frequency' command is executed.
16:43:37 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:43:37 INFO  : Context for 'APU' is selected.
16:43:37 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:43:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:37 INFO  : Context for 'APU' is selected.
16:43:37 INFO  : 'stop' command is executed.
16:43:37 INFO  : 'ps7_init' command is executed.
16:43:37 INFO  : 'ps7_post_config' command is executed.
16:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:38 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:38 INFO  : Memory regions updated for context APU
16:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:38 INFO  : 'con' command is executed.
16:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:38 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_4\OV_VDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_an5640_test.elf_on_local_(1).tcl'
16:58:36 INFO  : Disconnected from the channel tcfchan#2.
16:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:58:37 INFO  : 'fpga -state' command is executed.
16:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:38 INFO  : 'jtag frequency' command is executed.
16:58:38 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:58:38 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:38 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : 'stop' command is executed.
16:58:38 INFO  : 'ps7_init' command is executed.
16:58:38 INFO  : 'ps7_post_config' command is executed.
16:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:38 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:38 INFO  : Memory regions updated for context APU
16:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:39 INFO  : 'con' command is executed.
16:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:58:39 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_4\OV_VDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_an5640_test.elf_on_local_(1).tcl'
17:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:20 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
17:09:32 INFO  : Disconnected from the channel tcfchan#3.
17:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:33 INFO  : 'fpga -state' command is executed.
17:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:33 INFO  : 'jtag frequency' command is executed.
17:09:33 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:09:33 INFO  : Context for 'APU' is selected.
17:09:33 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf'.
17:09:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:33 INFO  : Context for 'APU' is selected.
17:09:33 INFO  : 'stop' command is executed.
17:09:34 INFO  : 'ps7_init' command is executed.
17:09:34 INFO  : 'ps7_post_config' command is executed.
17:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:34 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:34 INFO  : Memory regions updated for context APU
17:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:34 INFO  : 'con' command is executed.
17:09:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:34 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_4\OV_VDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_an5640_test.elf_on_local_(1).tcl'
17:38:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545730498273,  Project:1545725492228
17:38:03 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:38:05 INFO  : Copied contents of C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
17:38:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:38:15 INFO  : 
17:38:16 INFO  : Updating hardware inferred compiler options for an5640_test.
17:38:16 INFO  : Clearing existing target manager status.
17:38:16 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
17:38:17 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
17:38:17 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
17:38:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:38:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:09 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
17:40:18 INFO  : Disconnected from the channel tcfchan#4.
17:40:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:20 INFO  : 'fpga -state' command is executed.
17:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:20 INFO  : 'jtag frequency' command is executed.
17:40:20 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:40:20 INFO  : Context for 'APU' is selected.
17:40:20 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf'.
17:40:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:20 INFO  : Context for 'APU' is selected.
17:40:20 INFO  : 'stop' command is executed.
17:40:20 INFO  : 'ps7_init' command is executed.
17:40:20 INFO  : 'ps7_post_config' command is executed.
17:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:21 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:21 INFO  : Memory regions updated for context APU
17:40:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:21 INFO  : 'con' command is executed.
17:40:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:40:21 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_4\OV_VDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_an5640_test.elf_on_local_(1).tcl'
18:24:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545733075334,  Project:1545730498273
18:24:32 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:24:33 INFO  : Copied contents of C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
18:24:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:24:44 INFO  : 
18:24:45 INFO  : Updating hardware inferred compiler options for an5640_test.
18:24:45 INFO  : Clearing existing target manager status.
18:24:45 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
18:24:45 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
18:24:46 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
18:24:46 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
18:24:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:24:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:25:59 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
18:26:05 INFO  : Disconnected from the channel tcfchan#5.
18:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:26:06 INFO  : 'fpga -state' command is executed.
18:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:26:07 INFO  : 'jtag frequency' command is executed.
18:26:07 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:26:07 INFO  : Context for 'APU' is selected.
18:26:07 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf'.
18:26:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:07 INFO  : Context for 'APU' is selected.
18:26:07 INFO  : 'stop' command is executed.
18:26:07 INFO  : 'ps7_init' command is executed.
18:26:07 INFO  : 'ps7_post_config' command is executed.
18:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:07 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:08 INFO  : Memory regions updated for context APU
18:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:08 INFO  : 'con' command is executed.
18:26:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:26:08 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_4\OV_VDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_an5640_test.elf_on_local_(1).tcl'
19:21:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:21:28 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
19:21:38 INFO  : Disconnected from the channel tcfchan#6.
19:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:21:39 INFO  : 'fpga -state' command is executed.
19:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:21:39 INFO  : 'jtag frequency' command is executed.
19:21:39 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:21:39 INFO  : Context for 'APU' is selected.
19:21:39 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf'.
19:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:39 INFO  : Context for 'APU' is selected.
19:21:39 INFO  : 'stop' command is executed.
19:21:40 INFO  : 'ps7_init' command is executed.
19:21:40 INFO  : 'ps7_post_config' command is executed.
19:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:40 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_4/OV_VDMA.sdk/an5640_test/Debug/an5640_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:40 INFO  : Memory regions updated for context APU
19:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:40 INFO  : 'con' command is executed.
19:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:21:40 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_4\OV_VDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_an5640_test.elf_on_local_(1).tcl'
20:12:19 INFO  : Disconnected from the channel tcfchan#7.
