Command: /home/runner/./simv +TEST=spi_random_host_mode_test +ntb_random_seed=1234 +vcs+lic+wait -cm line+tgl+cond+fsm+branch+assert -cm_dir cov_runs/spi_random_host_mode_test_iter1_seed1234.vdb -l sim_spi_random_host_mode_test_iter1_seed1234.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Dec  5 03:31 2025
[2476000][SB] Read data mismatch @0 exp=c0 got=df addr=0x00063f
[2476000][SB] Read data mismatch @1 exp=bf got=de addr=0x00063f
[6226000][SB] Flash select mismatch: expected 0 got 1 ( READ cmd=0x03 addr=0x000d20 len=2 from=secondary)
[6226000][SB] Read data mismatch @0 exp=20 got=10 addr=0x000d20
[6226000][SB] Read data mismatch @1 exp=21 got=0f addr=0x000d20
==== TEST spi_random_host_mode_test FAILED: 5 errors (SB=5, TEST=0) ====
$finish called from file "testbench.sv", line 104.
$finish at simulation time              7231000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 7231000 ps
CPU Time:      0.550 seconds;       Data structure size:   0.1Mb
Fri Dec  5 03:31:36 2025
