Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/CS120A Labs/ee120a_LSP1_sprinkler_valve_controller/sprinkler_circuit_sprinkler_circuit_sch_tb_isim_beh.exe -prj D:/CS120A Labs/ee120a_LSP1_sprinkler_valve_controller/sprinkler_circuit_sprinkler_circuit_sch_tb_beh.prj work.sprinkler_circuit_sprinkler_circuit_sch_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CS120A Labs/ee120a_LSP1_sprinkler_valve_controller/sprinkler_circuit.vf" into library work
Analyzing Verilog file "D:/CS120A Labs/ee120a_LSP1_sprinkler_valve_controller/sprinkler_circuit_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 180332 KB
Fuse CPU Usage: 483 ms
Compiling module AND4
Compiling module INV
Compiling module sprinkler_circuit
Compiling module sprinkler_circuit_sprinkler_circ...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/CS120A Labs/ee120a_LSP1_sprinkler_valve_controller/sprinkler_circuit_sprinkler_circuit_sch_tb_isim_beh.exe
Fuse Memory Usage: 186940 KB
Fuse CPU Usage: 609 ms
