use super::super::{
  GeometryOverflow, InsufficientBuffer, MixedSinker, MixedSinkerError, RowIndexOutOfRange,
  RowShapeMismatch, RowSlice, WidthAlignment, check_dimensions_match,
  packed_yuv422_triple_filter_resample, packed_yuv422_triple_resample, reset_high_bit_yuv_streams,
  rgb_row_buf_or_scratch, rgba_plane_row_slice, rgba_u16_plane_row_slice,
};
use crate::{PixelSink, row::*, source::*};

// `NativeRouteChanged` is raised only by the native fast tier's route-flip
// guard, which exists only when the reused planar join is compiled in.
#[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
use super::super::{FrozenOutputs, HsvFrameMut, NativeRouteChanged};
#[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
use super::native::{NativeYuv420U16, yuv420p16_native_preflight, yuv420p16_process_native};
// The RFC #238 insertion-point selector decides the native-vs-row-stage
// splice; it is consulted in the `yuv-planar` dispatch block, so its import
// matches that gate exactly.
#[cfg(feature = "yuv-planar")]
use crate::resample::{AveragingDomain, InsertionContext, InsertionPoint, select_insertion_point};
#[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
use crate::{
  ColorMatrix,
  resample::{PlanGeometry, ResampleError, ResamplePlan},
};

// The native fast tier de-interleaves + DE-PACKS each wire plane into
// wrapper-owned host-native LOGICAL u16 scratch BEFORE handing it to the
// planar delegate, so the delegate's own `from_le` / `from_be` decode must
// be a no-op load on every host: pass `BE = HOST_NATIVE_BE` (= `from_ne`).
// Passing the source wire `BE` here would byte-swap the already-native
// scratch on a big-endian target — the exact bug `native.rs` warns about.
// Mirrors `native.rs` / `planar_gbr_f16`.
#[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
const HOST_NATIVE_BE: bool = cfg!(target_endian = "big");

// Test-only allocation failpoint for the wrapper-owned Y / U / V de-pack
// scratch grow in `p0xx_process_native`. Armed, the FIRST (Y) scratch grow
// of an output-bearing row returns the crate's recoverable
// `AllocationFailed` WITHOUT growing — so the atomicity regressions can
// prove the join's pre-feed preflight (out-of-sequence / frozen-output)
// runs BEFORE this fallible grow. Mirrors `native.rs`'s
// `FORCE_NATIVE_U16_ALLOC_FAILURE` and the semi-planar 8-bit
// `FORCE_DEINTERLEAVE_ALLOC_FAILURE`. Strictly test-only — the non-test
// build compiles this away entirely.
#[cfg(all(
  test,
  feature = "std",
  feature = "yuv-semi-planar",
  feature = "yuv-planar"
))]
std::thread_local! {
  static FORCE_P0XX_ALLOC_FAILURE: core::cell::Cell<bool> =
    const { core::cell::Cell::new(false) };
}

/// Arms the wrapper de-pack scratch allocation failpoint for the **next**
/// output-bearing high-bit semi-planar native row on the current thread.
/// The flag is consumed (take-on-read) by the first fallible scratch grow
/// that row reaches, so it fires exactly once and cannot leak into a later
/// test. Test-only.
#[cfg(all(
  test,
  feature = "std",
  feature = "yuv-semi-planar",
  feature = "yuv-planar"
))]
pub(crate) fn arm_p0xx_alloc_failure() {
  FORCE_P0XX_ALLOC_FAILURE.with(|f| f.set(true));
}

/// Grows a wrapper-owned de-pack scratch to `len` `u16` under the planner's
/// recoverable-allocation contract, optionally firing the test-only
/// failpoint (`fail = true` only on the FIRST grow of an output-bearing
/// row). Runs after the join's preflight clears, so a rejected row never
/// reaches it.
#[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
#[cfg_attr(not(tarpaulin), inline(always))]
fn grow_depack_scratch(
  scratch: &mut std::vec::Vec<u16>,
  len: usize,
  fail: bool,
  w: usize,
  h: usize,
  plan: &ResamplePlan,
) -> Result<(), MixedSinkerError> {
  // `fail` is consumed by the caller; on the non-test build it is `false`
  // and the whole branch compiles away.
  let _ = fail;
  if scratch.len() < len {
    #[cfg(all(
      test,
      feature = "std",
      feature = "yuv-semi-planar",
      feature = "yuv-planar"
    ))]
    if fail && FORCE_P0XX_ALLOC_FAILURE.with(|f| f.take()) {
      return Err(MixedSinkerError::Resample(ResampleError::AllocationFailed(
        PlanGeometry::new(w, h, plan.out_w(), plan.out_h()),
      )));
    }
    scratch
      .try_reserve_exact(len - scratch.len())
      .map_err(|_| {
        MixedSinkerError::Resample(ResampleError::AllocationFailed(PlanGeometry::new(
          w,
          h,
          plan.out_w(),
          plan.out_h(),
        )))
      })?;
    scratch.resize(len, 0);
  }
  Ok(())
}

/// Native fast-tier 4:2:0 decimator for the **high-bit semi-planar**
/// P-format family ([`P010`](crate::source::P010) /
/// [`P012`](crate::source::P012) / [`P016`](crate::source::P016)): bins the
/// native Y / U / V planes straight to the output grid and converts once
/// per output row at output resolution. The `u16` semi-planar twin of the
/// 8-bit [`semi_planar_process_native`](crate::sinker::mixed::semi_planar_8bit),
/// reusing the high-bit PLANAR join verbatim
/// ([`yuv420p16_process_native`]) after de-interleaving + DE-PACKING the
/// wire row into wrapper-owned host-native LOGICAL u16 scratch.
///
/// THE SEAM: [`yuv420p16_process_native`] treats its `y_row` / `u_half` /
/// `v_half` input as **low-packed LOGICAL** u16 — it decodes the wire
/// endianness via `from_le` / `from_be` but applies **no** high-bit shift.
/// P-format Y is HIGH-BIT-PACKED (`logical << (16 - BITS)`) and the UV
/// plane is INTERLEAVED + high-packed. So this wrapper must, per row,
/// decode the wire AND de-pack (`>> (16 - BITS)`) the Y, and decode +
/// de-interleave (`U,V` order) + de-pack EACH of U and V, into the
/// wrapper's host-native logical scratch — then delegate with
/// `BE = HOST_NATIVE_BE` so the delegate's internal decode is a no-op load
/// on every host. The de-pack MUST hit Y AND U AND V; at `BITS = 16` the
/// shift is `>> 0` (a harmless no-op — the per-format tests guard the
/// 10/12 shift the 16-bit no-op would mask).
///
/// Atomicity (the nv12 / high-bit lesson): the join's COMPLETE pre-feed
/// preflight runs FIRST — `Ok(false)` no-op short-circuit, first-row
/// out-of-sequence, frozen-output — BEFORE any fallible scratch grow, so a
/// rejected row returns its deterministic typed error
/// (OutOfSequenceRow / ResampleOutputsChanged), never AllocationFailed,
/// and touches no caller output. The de-pack into scratch is infallible
/// and happens only after the preflight clears; the delegate re-runs the
/// identical preflight (idempotent) and owns the binning + conversion.
#[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
#[allow(clippy::too_many_arguments)]
fn p0xx_process_native<const BITS: u32, const BE: bool>(
  plan: &ResamplePlan,
  native_420_u16: &mut Option<std::boxed::Box<NativeYuv420U16>>,
  y_scratch: &mut std::vec::Vec<u16>,
  u_scratch: &mut std::vec::Vec<u16>,
  v_scratch: &mut std::vec::Vec<u16>,
  resample_outputs: &mut Option<FrozenOutputs>,
  rgb: &mut Option<&mut [u8]>,
  rgba: &mut Option<&mut [u8]>,
  rgb_u16: &mut Option<&mut [u16]>,
  rgba_u16: &mut Option<&mut [u16]>,
  luma: &mut Option<&mut [u8]>,
  hsv: &mut Option<HsvFrameMut<'_>>,
  rgb_scratch: &mut std::vec::Vec<u8>,
  rgb_scratch_u16: &mut std::vec::Vec<u16>,
  y_row: &[u16],
  uv_half: &[u16],
  matrix: ColorMatrix,
  full_range: bool,
  idx: usize,
  w: usize,
  h: usize,
  use_simd: bool,
) -> Result<(), MixedSinkerError> {
  const {
    assert!(
      BITS > 8 && BITS <= 16,
      "BITS must be in (8, 16] for high-bit semi-planar 4:2:0 P-format"
    )
  };
  let need_luma = luma.is_some();
  let need_color =
    rgb.is_some() || rgba.is_some() || hsv.is_some() || rgb_u16.is_some() || rgba_u16.is_some();
  let cw = w / 2;

  // Run the planar join's COMPLETE pre-feed rejection preflight FIRST —
  // no-output short-circuit, first-row out-of-sequence, AND frozen-output
  // (mid-frame output change) — BEFORE any fallible scratch grow below, so
  // every rejection returns its deterministic typed error and leaves the
  // wrapper scratch untouched (the crate's preflight-atomicity contract).
  // The delegate re-runs this identical preflight harmlessly.
  if !yuv420p16_native_preflight(
    native_420_u16,
    resample_outputs,
    rgb,
    rgba,
    rgb_u16,
    rgba_u16,
    luma,
    hsv,
    idx,
    need_luma,
    need_color,
  )? {
    return Ok(());
  }

  // Grow the wrapper de-pack scratch under the planner's recoverable
  // contract — Y always, U / V only on a chroma-bearing row (exactly where
  // the delegate reads chroma). All grows precede the infallible de-pack
  // and the delegate call. The failpoint fires on the FIRST (Y) grow only.
  grow_depack_scratch(y_scratch, w, true, w, h, plan)?;
  let chroma_row = need_color && idx.is_multiple_of(2);
  if chroma_row {
    grow_depack_scratch(u_scratch, cw, false, w, h, plan)?;
    grow_depack_scratch(v_scratch, cw, false, w, h, plan)?;
  }

  // De-pack the wire planes into host-native LOGICAL scratch. Decode the
  // wire endianness, then shift the active high `BITS` down to the low
  // `BITS` (`>> (16 - BITS)`; `>> 0` at BITS = 16). Everything past here is
  // infallible.
  for (d, &s) in y_scratch[..w].iter_mut().zip(y_row.iter()) {
    let logical = if BE { u16::from_be(s) } else { u16::from_le(s) };
    *d = logical >> (16 - BITS);
  }
  if chroma_row {
    // P-format chroma is interleaved `U,V,U,V…` (U at even element); each
    // of U and V is independently high-bit-packed and must be de-packed.
    for (i, pair) in uv_half.chunks_exact(2).enumerate() {
      let u = if BE {
        u16::from_be(pair[0])
      } else {
        u16::from_le(pair[0])
      };
      let v = if BE {
        u16::from_be(pair[1])
      } else {
        u16::from_le(pair[1])
      };
      u_scratch[i] = u >> (16 - BITS);
      v_scratch[i] = v >> (16 - BITS);
    }
  }

  // Delegate to the planar high-bit join with `BE = HOST_NATIVE_BE` so its
  // internal decode is a no-op on the already-native scratch. Empty U / V
  // on non-chroma rows (the join reads chroma only on even rows).
  let (u_half, v_half): (&[u16], &[u16]) = if chroma_row {
    (&u_scratch[..cw], &v_scratch[..cw])
  } else {
    (&[], &[])
  };
  yuv420p16_process_native::<BITS, HOST_NATIVE_BE>(
    plan,
    native_420_u16,
    resample_outputs,
    rgb,
    rgba,
    rgb_u16,
    rgba_u16,
    luma,
    hsv,
    rgb_scratch,
    rgb_scratch_u16,
    &y_scratch[..w],
    u_half,
    v_half,
    matrix,
    full_range,
    idx,
    w,
    h,
    use_simd,
  )
}

// ---- P010 impl ---------------------------------------------------------

impl<'a, R, const BE: bool> MixedSinker<'a, P010<BE>, R> {
  /// Attaches a packed **`u16`** RGB output buffer. Mirrors
  /// [`MixedSinker<Yuv420p10>::with_rgb_u16`] — compile‑time gated to
  /// sinkers whose source format populates native‑depth RGB.
  ///
  /// Length is measured in `u16` **elements** (not bytes): minimum
  /// `width x height x 3`. Output is **low‑bit‑packed** (10‑bit
  /// values in the low 10 of each `u16`, upper 6 zero) — matches
  /// FFmpeg `yuv420p10le` convention. This is **not** P010 packing
  /// (which puts the 10 bits in the high 10); callers feeding a P010
  /// consumer must shift the output left by 6.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgb_u16(mut self, buf: &'a mut [u16]) -> Result<Self, MixedSinkerError> {
    self.set_rgb_u16(buf)?;
    Ok(self)
  }

  /// In-place variant of [`with_rgb_u16`](Self::with_rgb_u16). The
  /// required length is measured in `u16` **elements**, not bytes.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgb_u16(&mut self, buf: &'a mut [u16]) -> Result<&mut Self, MixedSinkerError> {
    let expected_elements = self.frame_elems(3)?;
    if buf.len() < expected_elements {
      return Err(MixedSinkerError::InsufficientRgbU16Buffer(
        InsufficientBuffer::new(expected_elements, buf.len()),
      ));
    }
    self.rgb_u16 = Some(buf);
    Ok(self)
  }

  /// Attaches a packed **8‑bit** RGBA output buffer. The 10‑bit P010
  /// source (semi‑planar, high‑bit‑packed) is converted to 8‑bit RGBA
  /// via the `BITS = 10` Q15 kernel family; alpha = `0xFF` (P010 has
  /// no alpha plane).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgba(mut self, buf: &'a mut [u8]) -> Result<Self, MixedSinkerError> {
    self.set_rgba(buf)?;
    Ok(self)
  }
  /// In-place variant of [`with_rgba`](Self::with_rgba).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgba(&mut self, buf: &'a mut [u8]) -> Result<&mut Self, MixedSinkerError> {
    let expected = self.frame_elems(4)?;
    if buf.len() < expected {
      return Err(MixedSinkerError::InsufficientRgbaBuffer(
        InsufficientBuffer::new(expected, buf.len()),
      ));
    }
    self.rgba = Some(buf);
    Ok(self)
  }

  /// Attaches a packed **`u16`** RGBA output buffer. Output is
  /// **low‑bit‑packed** 10‑bit values (`yuv420p10le` convention) — not
  /// P010 high‑bit packing. Length is measured in `u16` **elements**
  /// (`width x height x 4`). Alpha element is `(1 << 10) - 1`.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgba_u16(mut self, buf: &'a mut [u16]) -> Result<Self, MixedSinkerError> {
    self.set_rgba_u16(buf)?;
    Ok(self)
  }
  /// In-place variant of [`with_rgba_u16`](Self::with_rgba_u16).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgba_u16(&mut self, buf: &'a mut [u16]) -> Result<&mut Self, MixedSinkerError> {
    let expected = self.frame_elems(4)?;
    if buf.len() < expected {
      return Err(MixedSinkerError::InsufficientRgbaU16Buffer(
        InsufficientBuffer::new(expected, buf.len()),
      ));
    }
    self.rgba_u16 = Some(buf);
    Ok(self)
  }
}

impl<R, const BE: bool> P010Sink<BE> for MixedSinker<'_, P010<BE>, R> {}

impl<R, const BE: bool> PixelSink for MixedSinker<'_, P010<BE>, R> {
  type Input<'r> = P010Row<'r>;
  type Error = MixedSinkerError;

  fn begin_frame(&mut self, width: u32, height: u32) -> Result<(), Self::Error> {
    if self.width & 1 != 0 {
      return Err(MixedSinkerError::WidthAlignment(WidthAlignment::odd(
        self.width,
      )));
    }
    check_dimensions_match(self.width, self.height, width, height)?;
    reset_high_bit_yuv_streams(self);
    Ok(())
  }

  fn process(&mut self, row: P010Row<'_>) -> Result<(), Self::Error> {
    // P010 stores 10‑bit samples high‑bit‑packed; bit depth is fixed
    // by the format. Used for the u16 RGBA expand path's alpha pad.
    const BITS: u32 = 10;

    let w = self.width;
    let h = self.height;
    let idx = row.row();
    let use_simd = self.simd;

    if w & 1 != 0 {
      return Err(MixedSinkerError::WidthAlignment(WidthAlignment::odd(w)));
    }
    if row.y().len() != w {
      return Err(MixedSinkerError::RowShapeMismatch(RowShapeMismatch::new(
        RowSlice::Y10,
        idx,
        w,
        row.y().len(),
      )));
    }
    // Semi-planar UV: `width` u16 elements total (`width / 2` pairs).
    if row.uv_half().len() != w {
      return Err(MixedSinkerError::RowShapeMismatch(RowShapeMismatch::new(
        RowSlice::UvHalf10,
        idx,
        w,
        row.uv_half().len(),
      )));
    }
    if idx >= self.height {
      return Err(MixedSinkerError::RowIndexOutOfRange(
        RowIndexOutOfRange::new(idx, self.height),
      ));
    }

    let Self {
      rgb,
      rgb_u16,
      rgba,
      rgba_u16,
      luma,
      hsv,
      rgb_scratch,
      rgb_scratch_u16,
      luma_scratch_u16,
      rgb_stream,
      rgb_stream_u16,
      luma_stream_u16,
      rgb_filter_stream,
      rgb_filter_stream_u16,
      luma_filter_stream_u16,
      resample_outputs,
      plan,
      #[cfg(feature = "yuv-planar")]
      native,
      #[cfg(feature = "yuv-planar")]
      native_420_u16,
      #[cfg(feature = "yuv-planar")]
      p0xx_y_half,
      #[cfg(feature = "yuv-planar")]
      p0xx_u_half,
      #[cfg(feature = "yuv-planar")]
      p0xx_v_half,
      #[cfg(feature = "yuv-planar")]
      frozen_native_route,
      ..
    } = self;

    // Non-identity plan. When the native tier is enabled (and the planar
    // join it reuses is compiled in), bin the native Y / U / V planes at
    // output resolution and convert once per output row, de-interleaving +
    // de-packing the P010 chroma + Y into wrapper-owned logical scratch
    // first. Otherwise (or under `with_native(false)`) feed the shared
    // high-bit 4:2:2 triple-resample tail (u8 color, independent native-u16
    // color, native Y). P010 is semi-planar 4:2:0: the interleaved
    // half-width UV plane is de-interleaved + horizontally upsampled
    // in-register by the `p010_to_rgb*` row kernels, and 4:2:0's vertical
    // chroma sharing is resolved by the walker (each luma row gets its
    // shared `uv_half`), so the per-row chroma contract matches 4:2:2's and
    // the same tail binds. The Y de-pack closure shifts each
    // high-bit-packed sample right by `16 - BITS` so the binned native Y is
    // the logical value (matching the low-packed planar Yuv420p10 luma
    // contract): `luma = binned_Y >> (BITS - 8)`. P010 exposes no
    // `luma_u16`, so it is `&mut None`.
    if let Some(plan) = plan.as_ref() {
      let matrix = row.matrix();
      let full_range = row.full_range();
      let (y, uv_half) = (row.y(), row.uv_half());

      // FILTER FIRST. A `Filter` plan routes to the signed-coefficient
      // filter resampler (the same `p010_to_rgb*` convert closures the area
      // path uses, then resampled in RGB space) — and there is NO native
      // fast tier for the filter path, so it must branch BEFORE the
      // native-route machinery (`frozen_native_route` / `*native`) below,
      // which is area-only. The filter tail clamps a signed-kernel
      // overshoot to the native max for this sub-16-bit source (both colour
      // and native-Y luma), matching the in-range area path.
      if plan.kind().is_filter() {
        return packed_yuv422_triple_filter_resample::<BITS>(
          luma_filter_stream_u16,
          rgb_filter_stream,
          rgb_filter_stream_u16,
          resample_outputs,
          rgb,
          rgba,
          rgb_u16,
          rgba_u16,
          luma,
          &mut None,
          hsv,
          luma_scratch_u16,
          rgb_scratch,
          rgb_scratch_u16,
          w,
          plan,
          idx,
          use_simd,
          matrix,
          full_range,
          |scratch| {
            for (dst, &s) in scratch[..w].iter_mut().zip(y.iter()) {
              let logical = if BE { u16::from_be(s) } else { u16::from_le(s) };
              *dst = logical >> (16 - BITS);
            }
          },
          |scratch| {
            p010_to_rgb_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
          },
          |scratch| {
            p010_to_rgb_u16_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
          },
        );
      }
      // Whether this call carries any output — the EXACT set the tier
      // preflight (`yuv420p16_native_preflight`'s `need_luma || need_color`)
      // tests. The route freezes only on an output-bearing row a tier
      // ACCEPTS; a no-output call consumes no stream state, so it must not
      // freeze.
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      let need_output = luma.is_some()
        || rgb.is_some()
        || rgba.is_some()
        || rgb_u16.is_some()
        || rgba_u16.is_some()
        || hsv.is_some();
      // Reject a mid-frame native/row-stage route flip BEFORE either tier's
      // dispatch. The two tiers carry independent, in-order, once-only
      // stream state, so splitting a frame across them yields a
      // mixed/partial frame rather than a deterministic rejection. The route
      // is both CHECKED here and frozen below (the SET) ONLY on an
      // output-bearing row a tier ACCEPTS — both gate on `need_output`. A
      // no-output call therefore neither checks nor freezes the route: it is
      // a true no-op, fully route-invisible regardless of row index, so it
      // can never spuriously trip `NativeRouteChanged` after the route is
      // frozen. A preflight-rejected (out-of-sequence / frozen)
      // output-bearing call returns Err before the SET, so it leaves
      // `frozen_native_route` untouched and a later same-or-other-route
      // retry is not falsely rejected. (Issue #186 tracks the same gap in
      // the other native families.)
      // The RFC #238 splice stage. A filter plan already returned above, so
      // `area_plan` is true and the selector reproduces the former `*native`
      // boolean bit-for-bit (`cfg!` is true wherever this block compiles).
      #[cfg(feature = "yuv-planar")]
      let take_native = matches!(
        select_insertion_point(
          AveragingDomain::Encoded,
          InsertionContext {
            native_eligible: cfg!(feature = "yuv-planar"),
            with_native: *native,
            area_plan: true,
          },
        ),
        InsertionPoint::NativeCodes
      );
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      if need_output
        && let Some(frozen) = *frozen_native_route
        && frozen != take_native
      {
        return Err(MixedSinkerError::NativeRouteChanged(
          NativeRouteChanged::new(idx),
        ));
      }
      #[cfg(feature = "yuv-planar")]
      if take_native {
        // Dispatch first; freeze the route to native ONLY after the call
        // returns Ok on an output-bearing row. A no-output call returns
        // Ok(()) with `need_output` false (no freeze); an out-of-sequence /
        // frozen row returns Err via `?` (no freeze) — so only an accepted
        // output-bearing row commits the route.
        p0xx_process_native::<BITS, BE>(
          plan,
          native_420_u16,
          p0xx_y_half,
          p0xx_u_half,
          p0xx_v_half,
          resample_outputs,
          rgb,
          rgba,
          rgb_u16,
          rgba_u16,
          luma,
          hsv,
          rgb_scratch,
          rgb_scratch_u16,
          y,
          uv_half,
          matrix,
          full_range,
          idx,
          w,
          h,
          use_simd,
        )?;
        #[cfg(feature = "yuv-semi-planar")]
        if frozen_native_route.is_none() && need_output {
          *frozen_native_route = Some(true);
        }
        return Ok(());
      }
      // Row-stage tail. Same CHECK-before / SET-after split: dispatch, then
      // freeze the route to row-stage only when the call accepts an
      // output-bearing row (a no-output call returns Ok with `need_output`
      // false; an out-of-sequence / frozen row returns Err via `?`).
      packed_yuv422_triple_resample::<BITS>(
        luma_stream_u16,
        rgb_stream,
        rgb_stream_u16,
        resample_outputs,
        rgb,
        rgba,
        rgb_u16,
        rgba_u16,
        luma,
        &mut None,
        hsv,
        luma_scratch_u16,
        rgb_scratch,
        rgb_scratch_u16,
        w,
        plan,
        idx,
        use_simd,
        matrix,
        full_range,
        |scratch| {
          for (dst, &s) in scratch[..w].iter_mut().zip(y.iter()) {
            let logical = if BE { u16::from_be(s) } else { u16::from_le(s) };
            *dst = logical >> (16 - BITS);
          }
        },
        |scratch| p010_to_rgb_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE),
        |scratch| {
          p010_to_rgb_u16_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
        },
      )?;
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      if frozen_native_route.is_none() && need_output {
        *frozen_native_route = Some(false);
      }
      return Ok(());
    }

    let one_plane_start = idx * w;
    let one_plane_end = one_plane_start + w;

    // Resolve the output set up front so the atomicity preflight below runs
    // before any output row is written.
    let want_rgb = rgb.is_some();
    let want_rgba = rgba.is_some();
    let want_hsv = hsv.is_some();

    // Atomicity preflight (#308, cf. the crate's #180 resample fix and the
    // planar_8bit / semi_planar_8bit 8-bit siblings): reserve the only growable
    // row scratch this identity row can touch — the u8 RGB row buffer — BEFORE
    // any output row is written (the luma plane below, then the u16 RGB / RGBA
    // fan-out), so an allocator refusal returns a typed `AllocationFailed`
    // leaving the output frame untouched rather than partially mutated. The u16
    // RGB / RGBA outputs need no preflight: they write straight into their
    // caller buffers (the rgb_u16 plane itself stages the rgba_u16 expand) and
    // never grow a scratch. `rgb_row_buf_or_scratch`'s allocating (rgb=None) arm
    // is reached exactly when a colour decode needs an RGB row but no caller RGB
    // buffer is borrowable — `want_hsv && want_rgba && !want_rgb`. The later
    // decode reuses the already-sized buffer, so the default path is
    // byte-identical; only the failure-path ordering changes.
    if want_hsv && want_rgba && !want_rgb {
      rgb_row_buf_or_scratch(
        rgb.as_deref_mut(),
        rgb_scratch,
        one_plane_start,
        one_plane_end,
        w,
        h,
      )?;
    }

    // Luma: P010 samples are high-bit-packed (`value << 6`). Taking the
    // high byte via `>> 8` gives the top 8 bits of the 10-bit value —
    // functionally equivalent to `(value >> 2)` for the yuv420p10 path.
    // Routed through the native-Y kernel (bit-identical to the former
    // inline `>> 8` loop, including the BE-wire normalization).
    if let Some(luma) = luma.as_deref_mut() {
      p010_to_luma_row_endian(row.y(), &mut luma[one_plane_start..one_plane_end], w, BE);
    }

    // ===== u16 RGB / RGBA path (Strategy A) — see Yuv420p10 for rationale.
    // u16 outputs are low-bit-packed (yuv420p10le convention), not
    // P010's high-bit packing.
    let want_rgb_u16 = rgb_u16.is_some();
    let want_rgba_u16 = rgba_u16.is_some();

    if want_rgba_u16 && !want_rgb_u16 {
      let rgba_u16_buf = rgba_u16.as_deref_mut().unwrap();
      let rgba_u16_row =
        rgba_u16_plane_row_slice(rgba_u16_buf, one_plane_start, one_plane_end, w, h)?;
      p010_to_rgba_u16_row_endian(
        row.y(),
        row.uv_half(),
        rgba_u16_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
    } else if want_rgb_u16 {
      let rgb_u16_buf = rgb_u16.as_deref_mut().unwrap();
      let rgb_plane_end =
        one_plane_end
          .checked_mul(3)
          .ok_or(MixedSinkerError::GeometryOverflow(GeometryOverflow::new(
            w, h, 3,
          )))?;
      let rgb_plane_start = one_plane_start * 3;
      let rgb_u16_row = &mut rgb_u16_buf[rgb_plane_start..rgb_plane_end];
      p010_to_rgb_u16_row_endian(
        row.y(),
        row.uv_half(),
        rgb_u16_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      if want_rgba_u16 {
        let rgba_u16_buf = rgba_u16.as_deref_mut().unwrap();
        let rgba_u16_row =
          rgba_u16_plane_row_slice(rgba_u16_buf, one_plane_start, one_plane_end, w, h)?;
        expand_rgb_u16_to_rgba_u16_row::<BITS>(rgb_u16_row, rgba_u16_row, w);
      }
    }

    // ===== u8 RGB / RGBA / HSV path (Strategy A) =====
    // HSV-without-RGB-or-RGBA goes through the direct `p010_to_hsv_row`
    // kernel (no source-width RGB scratch). When RGB or RGBA is *also*
    // attached the RGB kernel runs anyway, so HSV derives off that buffer
    // for free (the cheap path) and `need_rgb_kernel` keeps it alive.
    // (Resample row-stage HSV-only is a #263 follow-up — see the row-
    // stage block above; HSV stays correct via the convert-once path.)
    let want_hsv_direct = want_hsv && !want_rgb && !want_rgba;
    let need_rgb_kernel = want_rgb || (want_hsv && want_rgba);

    if want_hsv_direct {
      let hsv = hsv.as_mut().expect("want_hsv_direct implies hsv attached");
      let (h, s, v) = hsv.hsv();
      p010_to_hsv_row_endian(
        row.y(),
        row.uv_half(),
        &mut h[one_plane_start..one_plane_end],
        &mut s[one_plane_start..one_plane_end],
        &mut v[one_plane_start..one_plane_end],
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      return Ok(());
    }

    if want_rgba && !need_rgb_kernel {
      let rgba_buf = rgba.as_deref_mut().unwrap();
      let rgba_row = rgba_plane_row_slice(rgba_buf, one_plane_start, one_plane_end, w, h)?;
      p010_to_rgba_row_endian(
        row.y(),
        row.uv_half(),
        rgba_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      return Ok(());
    }

    if !need_rgb_kernel {
      return Ok(());
    }

    let rgb_row = rgb_row_buf_or_scratch(
      rgb.as_deref_mut(),
      rgb_scratch,
      one_plane_start,
      one_plane_end,
      w,
      h,
    )?;

    p010_to_rgb_row_endian(
      row.y(),
      row.uv_half(),
      rgb_row,
      w,
      row.matrix(),
      row.full_range(),
      use_simd,
      BE,
    );

    if let Some(hsv) = hsv.as_mut() {
      let (h, s, v) = hsv.hsv();
      rgb_to_hsv_row(
        rgb_row,
        &mut h[one_plane_start..one_plane_end],
        &mut s[one_plane_start..one_plane_end],
        &mut v[one_plane_start..one_plane_end],
        w,
        use_simd,
      );
    }

    if let Some(buf) = rgba.as_deref_mut() {
      let rgba_row = rgba_plane_row_slice(buf, one_plane_start, one_plane_end, w, h)?;
      expand_rgb_to_rgba_row(rgb_row, rgba_row, w);
    }

    Ok(())
  }
}

// ---- P012 impl ---------------------------------------------------------

impl<'a, R, const BE: bool> MixedSinker<'a, P012<BE>, R> {
  /// Attaches a packed **`u16`** RGB output buffer. Produces 12‑bit
  /// output in **low‑bit‑packed** `yuv420p12le` convention (values in
  /// `[0, 4095]` in the low 12 of each `u16`, upper 4 zero) —
  /// **not** P012's high‑bit packing. Callers feeding a P012 consumer
  /// must shift the output left by 4.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgb_u16(mut self, buf: &'a mut [u16]) -> Result<Self, MixedSinkerError> {
    self.set_rgb_u16(buf)?;
    Ok(self)
  }

  /// In-place variant of [`with_rgb_u16`](Self::with_rgb_u16).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgb_u16(&mut self, buf: &'a mut [u16]) -> Result<&mut Self, MixedSinkerError> {
    let expected_elements = self.frame_elems(3)?;
    if buf.len() < expected_elements {
      return Err(MixedSinkerError::InsufficientRgbU16Buffer(
        InsufficientBuffer::new(expected_elements, buf.len()),
      ));
    }
    self.rgb_u16 = Some(buf);
    Ok(self)
  }

  /// Attaches a packed **8‑bit** RGBA output buffer. The 12‑bit P012
  /// source (semi‑planar, high‑bit‑packed) is converted to 8‑bit RGBA
  /// via the `BITS = 12` Q15 kernel family; alpha = `0xFF`.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgba(mut self, buf: &'a mut [u8]) -> Result<Self, MixedSinkerError> {
    self.set_rgba(buf)?;
    Ok(self)
  }
  /// In-place variant of [`with_rgba`](Self::with_rgba).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgba(&mut self, buf: &'a mut [u8]) -> Result<&mut Self, MixedSinkerError> {
    let expected = self.frame_elems(4)?;
    if buf.len() < expected {
      return Err(MixedSinkerError::InsufficientRgbaBuffer(
        InsufficientBuffer::new(expected, buf.len()),
      ));
    }
    self.rgba = Some(buf);
    Ok(self)
  }

  /// Attaches a packed **`u16`** RGBA output buffer. Output is
  /// **low‑bit‑packed** 12‑bit values (`yuv420p12le` convention) —
  /// not P012 high‑bit packing. Length is measured in `u16`
  /// **elements** (`width x height x 4`). Alpha element is
  /// `(1 << 12) - 1`.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgba_u16(mut self, buf: &'a mut [u16]) -> Result<Self, MixedSinkerError> {
    self.set_rgba_u16(buf)?;
    Ok(self)
  }
  /// In-place variant of [`with_rgba_u16`](Self::with_rgba_u16).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgba_u16(&mut self, buf: &'a mut [u16]) -> Result<&mut Self, MixedSinkerError> {
    let expected = self.frame_elems(4)?;
    if buf.len() < expected {
      return Err(MixedSinkerError::InsufficientRgbaU16Buffer(
        InsufficientBuffer::new(expected, buf.len()),
      ));
    }
    self.rgba_u16 = Some(buf);
    Ok(self)
  }
}

impl<R, const BE: bool> P012Sink<BE> for MixedSinker<'_, P012<BE>, R> {}

impl<R, const BE: bool> PixelSink for MixedSinker<'_, P012<BE>, R> {
  type Input<'r> = P012Row<'r>;
  type Error = MixedSinkerError;

  fn begin_frame(&mut self, width: u32, height: u32) -> Result<(), Self::Error> {
    if self.width & 1 != 0 {
      return Err(MixedSinkerError::WidthAlignment(WidthAlignment::odd(
        self.width,
      )));
    }
    check_dimensions_match(self.width, self.height, width, height)?;
    reset_high_bit_yuv_streams(self);
    Ok(())
  }

  fn process(&mut self, row: P012Row<'_>) -> Result<(), Self::Error> {
    // P012 stores 12‑bit samples high‑bit‑packed; bit depth is fixed
    // by the format. Used for the u16 RGBA expand path's alpha pad.
    const BITS: u32 = 12;

    let w = self.width;
    let h = self.height;
    let idx = row.row();
    let use_simd = self.simd;

    if w & 1 != 0 {
      return Err(MixedSinkerError::WidthAlignment(WidthAlignment::odd(w)));
    }
    if row.y().len() != w {
      return Err(MixedSinkerError::RowShapeMismatch(RowShapeMismatch::new(
        RowSlice::Y12,
        idx,
        w,
        row.y().len(),
      )));
    }
    if row.uv_half().len() != w {
      return Err(MixedSinkerError::RowShapeMismatch(RowShapeMismatch::new(
        RowSlice::UvHalf12,
        idx,
        w,
        row.uv_half().len(),
      )));
    }
    if idx >= self.height {
      return Err(MixedSinkerError::RowIndexOutOfRange(
        RowIndexOutOfRange::new(idx, self.height),
      ));
    }

    let Self {
      rgb,
      rgb_u16,
      rgba,
      rgba_u16,
      luma,
      hsv,
      rgb_scratch,
      rgb_scratch_u16,
      luma_scratch_u16,
      rgb_stream,
      rgb_stream_u16,
      luma_stream_u16,
      rgb_filter_stream,
      rgb_filter_stream_u16,
      luma_filter_stream_u16,
      resample_outputs,
      plan,
      #[cfg(feature = "yuv-planar")]
      native,
      #[cfg(feature = "yuv-planar")]
      native_420_u16,
      #[cfg(feature = "yuv-planar")]
      p0xx_y_half,
      #[cfg(feature = "yuv-planar")]
      p0xx_u_half,
      #[cfg(feature = "yuv-planar")]
      p0xx_v_half,
      #[cfg(feature = "yuv-planar")]
      frozen_native_route,
      ..
    } = self;

    // Non-identity plan. When the native tier is enabled, bin the native
    // planes at output resolution and convert once per output row (de-pack
    // into wrapper scratch first); otherwise feed the shared high-bit 4:2:2
    // triple-resample tail. See the P010 impl for the full rationale —
    // P012 is identical bar the 12-bit kernel family and the `16 - BITS` Y
    // de-pack shift.
    if let Some(plan) = plan.as_ref() {
      let matrix = row.matrix();
      let full_range = row.full_range();
      let (y, uv_half) = (row.y(), row.uv_half());

      // FILTER FIRST — the filter path has no native fast tier, so it must
      // branch before the area-only native-route machinery below. See the
      // P010 impl for the full rationale; P012 differs only in the 12-bit
      // kernel family.
      if plan.kind().is_filter() {
        return packed_yuv422_triple_filter_resample::<BITS>(
          luma_filter_stream_u16,
          rgb_filter_stream,
          rgb_filter_stream_u16,
          resample_outputs,
          rgb,
          rgba,
          rgb_u16,
          rgba_u16,
          luma,
          &mut None,
          hsv,
          luma_scratch_u16,
          rgb_scratch,
          rgb_scratch_u16,
          w,
          plan,
          idx,
          use_simd,
          matrix,
          full_range,
          |scratch| {
            for (dst, &s) in scratch[..w].iter_mut().zip(y.iter()) {
              let logical = if BE { u16::from_be(s) } else { u16::from_le(s) };
              *dst = logical >> (16 - BITS);
            }
          },
          |scratch| {
            p012_to_rgb_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
          },
          |scratch| {
            p012_to_rgb_u16_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
          },
        );
      }
      // Whether this call carries any output — the EXACT set the tier
      // preflight (`yuv420p16_native_preflight`'s `need_luma || need_color`)
      // tests. The route freezes only on an output-bearing row a tier
      // ACCEPTS; a no-output call consumes no stream state, so it must not
      // freeze.
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      let need_output = luma.is_some()
        || rgb.is_some()
        || rgba.is_some()
        || rgb_u16.is_some()
        || rgba_u16.is_some()
        || hsv.is_some();
      // Reject a mid-frame native/row-stage route flip BEFORE either tier's
      // dispatch. The two tiers carry independent, in-order, once-only
      // stream state, so splitting a frame across them yields a
      // mixed/partial frame rather than a deterministic rejection. The route
      // is both CHECKED here and frozen below (the SET) ONLY on an
      // output-bearing row a tier ACCEPTS — both gate on `need_output`. A
      // no-output call therefore neither checks nor freezes the route: it is
      // a true no-op, fully route-invisible regardless of row index, so it
      // can never spuriously trip `NativeRouteChanged` after the route is
      // frozen. A preflight-rejected (out-of-sequence / frozen)
      // output-bearing call returns Err before the SET, so it leaves
      // `frozen_native_route` untouched and a later same-or-other-route
      // retry is not falsely rejected. (Issue #186 tracks the same gap in
      // the other native families.)
      // The RFC #238 splice stage. A filter plan already returned above, so
      // `area_plan` is true and the selector reproduces the former `*native`
      // boolean bit-for-bit (`cfg!` is true wherever this block compiles).
      #[cfg(feature = "yuv-planar")]
      let take_native = matches!(
        select_insertion_point(
          AveragingDomain::Encoded,
          InsertionContext {
            native_eligible: cfg!(feature = "yuv-planar"),
            with_native: *native,
            area_plan: true,
          },
        ),
        InsertionPoint::NativeCodes
      );
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      if need_output
        && let Some(frozen) = *frozen_native_route
        && frozen != take_native
      {
        return Err(MixedSinkerError::NativeRouteChanged(
          NativeRouteChanged::new(idx),
        ));
      }
      #[cfg(feature = "yuv-planar")]
      if take_native {
        // Dispatch first; freeze the route to native ONLY after the call
        // returns Ok on an output-bearing row. A no-output call returns
        // Ok(()) with `need_output` false (no freeze); an out-of-sequence /
        // frozen row returns Err via `?` (no freeze) — so only an accepted
        // output-bearing row commits the route.
        p0xx_process_native::<BITS, BE>(
          plan,
          native_420_u16,
          p0xx_y_half,
          p0xx_u_half,
          p0xx_v_half,
          resample_outputs,
          rgb,
          rgba,
          rgb_u16,
          rgba_u16,
          luma,
          hsv,
          rgb_scratch,
          rgb_scratch_u16,
          y,
          uv_half,
          matrix,
          full_range,
          idx,
          w,
          h,
          use_simd,
        )?;
        #[cfg(feature = "yuv-semi-planar")]
        if frozen_native_route.is_none() && need_output {
          *frozen_native_route = Some(true);
        }
        return Ok(());
      }
      // Row-stage tail. Same CHECK-before / SET-after split: dispatch, then
      // freeze the route to row-stage only when the call accepts an
      // output-bearing row (a no-output call returns Ok with `need_output`
      // false; an out-of-sequence / frozen row returns Err via `?`).
      packed_yuv422_triple_resample::<BITS>(
        luma_stream_u16,
        rgb_stream,
        rgb_stream_u16,
        resample_outputs,
        rgb,
        rgba,
        rgb_u16,
        rgba_u16,
        luma,
        &mut None,
        hsv,
        luma_scratch_u16,
        rgb_scratch,
        rgb_scratch_u16,
        w,
        plan,
        idx,
        use_simd,
        matrix,
        full_range,
        |scratch| {
          for (dst, &s) in scratch[..w].iter_mut().zip(y.iter()) {
            let logical = if BE { u16::from_be(s) } else { u16::from_le(s) };
            *dst = logical >> (16 - BITS);
          }
        },
        |scratch| p012_to_rgb_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE),
        |scratch| {
          p012_to_rgb_u16_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
        },
      )?;
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      if frozen_native_route.is_none() && need_output {
        *frozen_native_route = Some(false);
      }
      return Ok(());
    }

    let one_plane_start = idx * w;
    let one_plane_end = one_plane_start + w;

    // Resolve the output set up front so the atomicity preflight below runs
    // before any output row is written.
    let want_rgb = rgb.is_some();
    let want_rgba = rgba.is_some();
    let want_hsv = hsv.is_some();

    // Atomicity preflight (#308, cf. the crate's #180 resample fix and the
    // planar_8bit / semi_planar_8bit 8-bit siblings): reserve the only growable
    // row scratch this identity row can touch — the u8 RGB row buffer — BEFORE
    // any output row is written (the luma plane below, then the u16 RGB / RGBA
    // fan-out), so an allocator refusal returns a typed `AllocationFailed`
    // leaving the output frame untouched rather than partially mutated. The u16
    // RGB / RGBA outputs need no preflight: they write straight into their
    // caller buffers (the rgb_u16 plane itself stages the rgba_u16 expand) and
    // never grow a scratch. `rgb_row_buf_or_scratch`'s allocating (rgb=None) arm
    // is reached exactly when a colour decode needs an RGB row but no caller RGB
    // buffer is borrowable — `want_hsv && want_rgba && !want_rgb`. The later
    // decode reuses the already-sized buffer, so the default path is
    // byte-identical; only the failure-path ordering changes.
    if want_hsv && want_rgba && !want_rgb {
      rgb_row_buf_or_scratch(
        rgb.as_deref_mut(),
        rgb_scratch,
        one_plane_start,
        one_plane_end,
        w,
        h,
      )?;
    }

    // Luma: P012 samples are high‑bit‑packed (`value << 4`). Taking the
    // high byte via `>> 8` gives the top 8 bits of the 12‑bit value —
    // identical accessor to P010 (both put active bits in the high
    // `BITS` positions of the `u16`). Routed through the native-Y kernel
    // (bit-identical to the former inline `>> 8` loop, including the
    // BE-wire normalization).
    if let Some(luma) = luma.as_deref_mut() {
      p012_to_luma_row_endian(row.y(), &mut luma[one_plane_start..one_plane_end], w, BE);
    }

    // ===== u16 RGB / RGBA path (Strategy A) — see Yuv420p10 for rationale.
    // u16 outputs are low-bit-packed (yuv420p12le convention), not
    // P012's high-bit packing.
    let want_rgb_u16 = rgb_u16.is_some();
    let want_rgba_u16 = rgba_u16.is_some();

    if want_rgba_u16 && !want_rgb_u16 {
      let rgba_u16_buf = rgba_u16.as_deref_mut().unwrap();
      let rgba_u16_row =
        rgba_u16_plane_row_slice(rgba_u16_buf, one_plane_start, one_plane_end, w, h)?;
      p012_to_rgba_u16_row_endian(
        row.y(),
        row.uv_half(),
        rgba_u16_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
    } else if want_rgb_u16 {
      let rgb_u16_buf = rgb_u16.as_deref_mut().unwrap();
      let rgb_plane_end =
        one_plane_end
          .checked_mul(3)
          .ok_or(MixedSinkerError::GeometryOverflow(GeometryOverflow::new(
            w, h, 3,
          )))?;
      let rgb_plane_start = one_plane_start * 3;
      let rgb_u16_row = &mut rgb_u16_buf[rgb_plane_start..rgb_plane_end];
      p012_to_rgb_u16_row_endian(
        row.y(),
        row.uv_half(),
        rgb_u16_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      if want_rgba_u16 {
        let rgba_u16_buf = rgba_u16.as_deref_mut().unwrap();
        let rgba_u16_row =
          rgba_u16_plane_row_slice(rgba_u16_buf, one_plane_start, one_plane_end, w, h)?;
        expand_rgb_u16_to_rgba_u16_row::<BITS>(rgb_u16_row, rgba_u16_row, w);
      }
    }

    // ===== u8 RGB / RGBA / HSV path (Strategy A) =====
    // HSV-only (no RGB / RGBA) goes direct through `p012_to_hsv_row` (no
    // source-width RGB scratch); see the P010 impl for the routing
    // rationale and the #263 row-stage deferral.
    let want_hsv_direct = want_hsv && !want_rgb && !want_rgba;
    let need_rgb_kernel = want_rgb || (want_hsv && want_rgba);

    if want_hsv_direct {
      let hsv = hsv.as_mut().expect("want_hsv_direct implies hsv attached");
      let (h, s, v) = hsv.hsv();
      p012_to_hsv_row_endian(
        row.y(),
        row.uv_half(),
        &mut h[one_plane_start..one_plane_end],
        &mut s[one_plane_start..one_plane_end],
        &mut v[one_plane_start..one_plane_end],
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      return Ok(());
    }

    if want_rgba && !need_rgb_kernel {
      let rgba_buf = rgba.as_deref_mut().unwrap();
      let rgba_row = rgba_plane_row_slice(rgba_buf, one_plane_start, one_plane_end, w, h)?;
      p012_to_rgba_row_endian(
        row.y(),
        row.uv_half(),
        rgba_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      return Ok(());
    }

    if !need_rgb_kernel {
      return Ok(());
    }

    let rgb_row = rgb_row_buf_or_scratch(
      rgb.as_deref_mut(),
      rgb_scratch,
      one_plane_start,
      one_plane_end,
      w,
      h,
    )?;

    p012_to_rgb_row_endian(
      row.y(),
      row.uv_half(),
      rgb_row,
      w,
      row.matrix(),
      row.full_range(),
      use_simd,
      BE,
    );

    if let Some(hsv) = hsv.as_mut() {
      let (h, s, v) = hsv.hsv();
      rgb_to_hsv_row(
        rgb_row,
        &mut h[one_plane_start..one_plane_end],
        &mut s[one_plane_start..one_plane_end],
        &mut v[one_plane_start..one_plane_end],
        w,
        use_simd,
      );
    }

    if let Some(buf) = rgba.as_deref_mut() {
      let rgba_row = rgba_plane_row_slice(buf, one_plane_start, one_plane_end, w, h)?;
      expand_rgb_to_rgba_row(rgb_row, rgba_row, w);
    }

    Ok(())
  }
}

// ---- P016 impl ---------------------------------------------------------

impl<'a, R, const BE: bool> MixedSinker<'a, P016<BE>, R> {
  /// Attaches a packed **`u16`** RGB output buffer. Produces 16‑bit
  /// output in `[0, 65535]` — at 16 bits there is no high‑ vs
  /// low‑packing distinction, so the output matches
  /// [`MixedSinker<Yuv420p16>::with_rgb_u16`] numerically.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgb_u16(mut self, buf: &'a mut [u16]) -> Result<Self, MixedSinkerError> {
    self.set_rgb_u16(buf)?;
    Ok(self)
  }

  /// In-place variant of [`with_rgb_u16`](Self::with_rgb_u16).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgb_u16(&mut self, buf: &'a mut [u16]) -> Result<&mut Self, MixedSinkerError> {
    let expected_elements = self.frame_elems(3)?;
    if buf.len() < expected_elements {
      return Err(MixedSinkerError::InsufficientRgbU16Buffer(
        InsufficientBuffer::new(expected_elements, buf.len()),
      ));
    }
    self.rgb_u16 = Some(buf);
    Ok(self)
  }

  /// Attaches a packed **8‑bit** RGBA output buffer. The 16‑bit P016
  /// source (semi‑planar) is converted to 8‑bit RGBA via the dedicated
  /// `BITS = 16` kernel family; alpha = `0xFF`.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgba(mut self, buf: &'a mut [u8]) -> Result<Self, MixedSinkerError> {
    self.set_rgba(buf)?;
    Ok(self)
  }
  /// In-place variant of [`with_rgba`](Self::with_rgba).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgba(&mut self, buf: &'a mut [u8]) -> Result<&mut Self, MixedSinkerError> {
    let expected = self.frame_elems(4)?;
    if buf.len() < expected {
      return Err(MixedSinkerError::InsufficientRgbaBuffer(
        InsufficientBuffer::new(expected, buf.len()),
      ));
    }
    self.rgba = Some(buf);
    Ok(self)
  }

  /// Attaches a packed **`u16`** RGBA output buffer. 16‑bit output
  /// (full `u16` range). Length is measured in `u16` **elements**
  /// (`width x height x 4`). Alpha element is `u16::MAX`.
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn with_rgba_u16(mut self, buf: &'a mut [u16]) -> Result<Self, MixedSinkerError> {
    self.set_rgba_u16(buf)?;
    Ok(self)
  }
  /// In-place variant of [`with_rgba_u16`](Self::with_rgba_u16).
  #[cfg_attr(not(tarpaulin), inline(always))]
  pub fn set_rgba_u16(&mut self, buf: &'a mut [u16]) -> Result<&mut Self, MixedSinkerError> {
    let expected = self.frame_elems(4)?;
    if buf.len() < expected {
      return Err(MixedSinkerError::InsufficientRgbaU16Buffer(
        InsufficientBuffer::new(expected, buf.len()),
      ));
    }
    self.rgba_u16 = Some(buf);
    Ok(self)
  }
}

impl<R, const BE: bool> P016Sink<BE> for MixedSinker<'_, P016<BE>, R> {}

impl<R, const BE: bool> PixelSink for MixedSinker<'_, P016<BE>, R> {
  type Input<'r> = P016Row<'r>;
  type Error = MixedSinkerError;

  fn begin_frame(&mut self, width: u32, height: u32) -> Result<(), Self::Error> {
    if self.width & 1 != 0 {
      return Err(MixedSinkerError::WidthAlignment(WidthAlignment::odd(
        self.width,
      )));
    }
    check_dimensions_match(self.width, self.height, width, height)?;
    reset_high_bit_yuv_streams(self);
    Ok(())
  }

  fn process(&mut self, row: P016Row<'_>) -> Result<(), Self::Error> {
    // Bit depth is fixed by the format (16). Used for the u16 RGBA
    // expand path's alpha pad (`alpha = u16::MAX` at this depth).
    const BITS: u32 = 16;

    let w = self.width;
    let h = self.height;
    let idx = row.row();
    let use_simd = self.simd;

    if w & 1 != 0 {
      return Err(MixedSinkerError::WidthAlignment(WidthAlignment::odd(w)));
    }
    if row.y().len() != w {
      return Err(MixedSinkerError::RowShapeMismatch(RowShapeMismatch::new(
        RowSlice::Y16,
        idx,
        w,
        row.y().len(),
      )));
    }
    if row.uv_half().len() != w {
      return Err(MixedSinkerError::RowShapeMismatch(RowShapeMismatch::new(
        RowSlice::UvHalf16,
        idx,
        w,
        row.uv_half().len(),
      )));
    }
    if idx >= self.height {
      return Err(MixedSinkerError::RowIndexOutOfRange(
        RowIndexOutOfRange::new(idx, self.height),
      ));
    }

    let Self {
      rgb,
      rgb_u16,
      rgba,
      rgba_u16,
      luma,
      hsv,
      rgb_scratch,
      rgb_scratch_u16,
      luma_scratch_u16,
      rgb_stream,
      rgb_stream_u16,
      luma_stream_u16,
      rgb_filter_stream,
      rgb_filter_stream_u16,
      luma_filter_stream_u16,
      resample_outputs,
      plan,
      #[cfg(feature = "yuv-planar")]
      native,
      #[cfg(feature = "yuv-planar")]
      native_420_u16,
      #[cfg(feature = "yuv-planar")]
      p0xx_y_half,
      #[cfg(feature = "yuv-planar")]
      p0xx_u_half,
      #[cfg(feature = "yuv-planar")]
      p0xx_v_half,
      #[cfg(feature = "yuv-planar")]
      frozen_native_route,
      ..
    } = self;

    // Non-identity plan. When the native tier is enabled, bin the native
    // planes at output resolution and convert once per output row (de-pack
    // into wrapper scratch first); otherwise feed the shared high-bit 4:2:2
    // triple-resample tail. See the P010 impl for the full rationale. At 16
    // bits the Y de-pack shift `>> (16 - BITS)` is `>> 0` (the 16-bit
    // sample already is the logical value), and the 16-bit kernel family is
    // dedicated (i32/i64 chroma, no Q15 downshift).
    if let Some(plan) = plan.as_ref() {
      let matrix = row.matrix();
      let full_range = row.full_range();
      let (y, uv_half) = (row.y(), row.uv_half());

      // FILTER FIRST — the filter path has no native fast tier, so it must
      // branch before the area-only native-route machinery below. See the
      // P010 impl for the full rationale. At 16 bits the native max is
      // `u16::MAX`, so the filter tail's clamp is a value no-op.
      if plan.kind().is_filter() {
        return packed_yuv422_triple_filter_resample::<BITS>(
          luma_filter_stream_u16,
          rgb_filter_stream,
          rgb_filter_stream_u16,
          resample_outputs,
          rgb,
          rgba,
          rgb_u16,
          rgba_u16,
          luma,
          &mut None,
          hsv,
          luma_scratch_u16,
          rgb_scratch,
          rgb_scratch_u16,
          w,
          plan,
          idx,
          use_simd,
          matrix,
          full_range,
          |scratch| {
            for (dst, &s) in scratch[..w].iter_mut().zip(y.iter()) {
              let logical = if BE { u16::from_be(s) } else { u16::from_le(s) };
              *dst = logical >> (16 - BITS);
            }
          },
          |scratch| {
            p016_to_rgb_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
          },
          |scratch| {
            p016_to_rgb_u16_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
          },
        );
      }
      // Whether this call carries any output — the EXACT set the tier
      // preflight (`yuv420p16_native_preflight`'s `need_luma || need_color`)
      // tests. The route freezes only on an output-bearing row a tier
      // ACCEPTS; a no-output call consumes no stream state, so it must not
      // freeze.
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      let need_output = luma.is_some()
        || rgb.is_some()
        || rgba.is_some()
        || rgb_u16.is_some()
        || rgba_u16.is_some()
        || hsv.is_some();
      // Reject a mid-frame native/row-stage route flip BEFORE either tier's
      // dispatch. The two tiers carry independent, in-order, once-only
      // stream state, so splitting a frame across them yields a
      // mixed/partial frame rather than a deterministic rejection. The route
      // is both CHECKED here and frozen below (the SET) ONLY on an
      // output-bearing row a tier ACCEPTS — both gate on `need_output`. A
      // no-output call therefore neither checks nor freezes the route: it is
      // a true no-op, fully route-invisible regardless of row index, so it
      // can never spuriously trip `NativeRouteChanged` after the route is
      // frozen. A preflight-rejected (out-of-sequence / frozen)
      // output-bearing call returns Err before the SET, so it leaves
      // `frozen_native_route` untouched and a later same-or-other-route
      // retry is not falsely rejected. (Issue #186 tracks the same gap in
      // the other native families.)
      // The RFC #238 splice stage. A filter plan already returned above, so
      // `area_plan` is true and the selector reproduces the former `*native`
      // boolean bit-for-bit (`cfg!` is true wherever this block compiles).
      #[cfg(feature = "yuv-planar")]
      let take_native = matches!(
        select_insertion_point(
          AveragingDomain::Encoded,
          InsertionContext {
            native_eligible: cfg!(feature = "yuv-planar"),
            with_native: *native,
            area_plan: true,
          },
        ),
        InsertionPoint::NativeCodes
      );
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      if need_output
        && let Some(frozen) = *frozen_native_route
        && frozen != take_native
      {
        return Err(MixedSinkerError::NativeRouteChanged(
          NativeRouteChanged::new(idx),
        ));
      }
      #[cfg(feature = "yuv-planar")]
      if take_native {
        // Dispatch first; freeze the route to native ONLY after the call
        // returns Ok on an output-bearing row. A no-output call returns
        // Ok(()) with `need_output` false (no freeze); an out-of-sequence /
        // frozen row returns Err via `?` (no freeze) — so only an accepted
        // output-bearing row commits the route.
        p0xx_process_native::<BITS, BE>(
          plan,
          native_420_u16,
          p0xx_y_half,
          p0xx_u_half,
          p0xx_v_half,
          resample_outputs,
          rgb,
          rgba,
          rgb_u16,
          rgba_u16,
          luma,
          hsv,
          rgb_scratch,
          rgb_scratch_u16,
          y,
          uv_half,
          matrix,
          full_range,
          idx,
          w,
          h,
          use_simd,
        )?;
        #[cfg(feature = "yuv-semi-planar")]
        if frozen_native_route.is_none() && need_output {
          *frozen_native_route = Some(true);
        }
        return Ok(());
      }
      // Row-stage tail. Same CHECK-before / SET-after split: dispatch, then
      // freeze the route to row-stage only when the call accepts an
      // output-bearing row (a no-output call returns Ok with `need_output`
      // false; an out-of-sequence / frozen row returns Err via `?`).
      packed_yuv422_triple_resample::<BITS>(
        luma_stream_u16,
        rgb_stream,
        rgb_stream_u16,
        resample_outputs,
        rgb,
        rgba,
        rgb_u16,
        rgba_u16,
        luma,
        &mut None,
        hsv,
        luma_scratch_u16,
        rgb_scratch,
        rgb_scratch_u16,
        w,
        plan,
        idx,
        use_simd,
        matrix,
        full_range,
        |scratch| {
          for (dst, &s) in scratch[..w].iter_mut().zip(y.iter()) {
            let logical = if BE { u16::from_be(s) } else { u16::from_le(s) };
            *dst = logical >> (16 - BITS);
          }
        },
        |scratch| p016_to_rgb_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE),
        |scratch| {
          p016_to_rgb_u16_row_endian(y, uv_half, scratch, w, matrix, full_range, use_simd, BE)
        },
      )?;
      #[cfg(all(feature = "yuv-semi-planar", feature = "yuv-planar"))]
      if frozen_native_route.is_none() && need_output {
        *frozen_native_route = Some(false);
      }
      return Ok(());
    }

    let one_plane_start = idx * w;
    let one_plane_end = one_plane_start + w;

    // Resolve the output set up front so the atomicity preflight below runs
    // before any output row is written.
    let want_rgb = rgb.is_some();
    let want_rgba = rgba.is_some();
    let want_hsv = hsv.is_some();

    // Atomicity preflight (#308, cf. the crate's #180 resample fix and the
    // planar_8bit / semi_planar_8bit 8-bit siblings): reserve the only growable
    // row scratch this identity row can touch — the u8 RGB row buffer — BEFORE
    // any output row is written (the luma plane below, then the u16 RGB / RGBA
    // fan-out), so an allocator refusal returns a typed `AllocationFailed`
    // leaving the output frame untouched rather than partially mutated. The u16
    // RGB / RGBA outputs need no preflight: they write straight into their
    // caller buffers (the rgb_u16 plane itself stages the rgba_u16 expand) and
    // never grow a scratch. `rgb_row_buf_or_scratch`'s allocating (rgb=None) arm
    // is reached exactly when a colour decode needs an RGB row but no caller RGB
    // buffer is borrowable — `want_hsv && want_rgba && !want_rgb`. The later
    // decode reuses the already-sized buffer, so the default path is
    // byte-identical; only the failure-path ordering changes.
    if want_hsv && want_rgba && !want_rgb {
      rgb_row_buf_or_scratch(
        rgb.as_deref_mut(),
        rgb_scratch,
        one_plane_start,
        one_plane_end,
        w,
        h,
      )?;
    }

    // Luma: 16‑bit Y value >> 8 is the top byte. Routed through the
    // native-Y kernel (bit-identical to the former inline `>> 8` loop,
    // including the BE-wire normalization).
    if let Some(luma) = luma.as_deref_mut() {
      p016_to_luma_row_endian(row.y(), &mut luma[one_plane_start..one_plane_end], w, BE);
    }

    // ===== u16 RGB / RGBA path (Strategy A) — see Yuv420p10 for rationale.
    let want_rgb_u16 = rgb_u16.is_some();
    let want_rgba_u16 = rgba_u16.is_some();

    if want_rgba_u16 && !want_rgb_u16 {
      let rgba_u16_buf = rgba_u16.as_deref_mut().unwrap();
      let rgba_u16_row =
        rgba_u16_plane_row_slice(rgba_u16_buf, one_plane_start, one_plane_end, w, h)?;
      p016_to_rgba_u16_row_endian(
        row.y(),
        row.uv_half(),
        rgba_u16_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
    } else if want_rgb_u16 {
      let rgb_u16_buf = rgb_u16.as_deref_mut().unwrap();
      let rgb_plane_end =
        one_plane_end
          .checked_mul(3)
          .ok_or(MixedSinkerError::GeometryOverflow(GeometryOverflow::new(
            w, h, 3,
          )))?;
      let rgb_plane_start = one_plane_start * 3;
      let rgb_u16_row = &mut rgb_u16_buf[rgb_plane_start..rgb_plane_end];
      p016_to_rgb_u16_row_endian(
        row.y(),
        row.uv_half(),
        rgb_u16_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      if want_rgba_u16 {
        let rgba_u16_buf = rgba_u16.as_deref_mut().unwrap();
        let rgba_u16_row =
          rgba_u16_plane_row_slice(rgba_u16_buf, one_plane_start, one_plane_end, w, h)?;
        expand_rgb_u16_to_rgba_u16_row::<BITS>(rgb_u16_row, rgba_u16_row, w);
      }
    }

    // ===== u8 RGB / RGBA / HSV path (Strategy A) =====
    // HSV-only (no RGB / RGBA) goes direct through `p016_to_hsv_row` (no
    // source-width RGB scratch); see the P010 impl for the routing
    // rationale and the #263 row-stage deferral.
    let want_hsv_direct = want_hsv && !want_rgb && !want_rgba;
    let need_rgb_kernel = want_rgb || (want_hsv && want_rgba);

    if want_hsv_direct {
      let hsv = hsv.as_mut().expect("want_hsv_direct implies hsv attached");
      let (h, s, v) = hsv.hsv();
      p016_to_hsv_row_endian(
        row.y(),
        row.uv_half(),
        &mut h[one_plane_start..one_plane_end],
        &mut s[one_plane_start..one_plane_end],
        &mut v[one_plane_start..one_plane_end],
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      return Ok(());
    }

    if want_rgba && !need_rgb_kernel {
      let rgba_buf = rgba.as_deref_mut().unwrap();
      let rgba_row = rgba_plane_row_slice(rgba_buf, one_plane_start, one_plane_end, w, h)?;
      p016_to_rgba_row_endian(
        row.y(),
        row.uv_half(),
        rgba_row,
        w,
        row.matrix(),
        row.full_range(),
        use_simd,
        BE,
      );
      return Ok(());
    }

    if !need_rgb_kernel {
      return Ok(());
    }

    let rgb_row = rgb_row_buf_or_scratch(
      rgb.as_deref_mut(),
      rgb_scratch,
      one_plane_start,
      one_plane_end,
      w,
      h,
    )?;

    p016_to_rgb_row_endian(
      row.y(),
      row.uv_half(),
      rgb_row,
      w,
      row.matrix(),
      row.full_range(),
      use_simd,
      BE,
    );

    if let Some(hsv) = hsv.as_mut() {
      let (h, s, v) = hsv.hsv();
      rgb_to_hsv_row(
        rgb_row,
        &mut h[one_plane_start..one_plane_end],
        &mut s[one_plane_start..one_plane_end],
        &mut v[one_plane_start..one_plane_end],
        w,
        use_simd,
      );
    }

    if let Some(buf) = rgba.as_deref_mut() {
      let rgba_row = rgba_plane_row_slice(buf, one_plane_start, one_plane_end, w, h)?;
      expand_rgb_to_rgba_row(rgb_row, rgba_row, w);
    }

    Ok(())
  }
}
