// Seed: 2969581022
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(id_3 * id_2 or posedge 1) begin
    if (id_2) begin
      id_5 <= id_3;
    end else id_3 <= id_3 << 1 ^ (1);
  end
  reg   id_5;
  logic id_6 = 1;
  always @(posedge id_2) begin
    id_3 = id_3;
  end
endmodule
