# Reti Logiche final project

Final project of **Reti Logiche** course held
at Politecnico di Milano. (2022/2023) 
- Exam passed with 30.

**Teacher**: Fabio Salice


## Authors
* [Alessandro Griffanti](https://github.com/AlessandroGriffanti)
* [Tommaso Ferrario ](https://github.com/tommi00)

# Specifica
Descrizione della specifica: [specifica](https://github.com/tommi00/project_reti_logiche/blob/main/PFRL_Specifica_22_23.pdf)

# Relazione
Elaborato realizzato: [relazione](https://github.com/tommi00/project_reti_logiche/blob/main/report.pdf)

# Codice vhdl
Codice vhdl: [vhdl](https://github.com/tommi00/project_reti_logiche/blob/main/project_reti_logiche.srcs/sources_1/new/10680747_10656892.vhd)

# Tools
* Vivado - IDE
* Word - Text editing
* LogiSim - Logic Ports simulation software
