#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* SW */
#define SW__0__DR CYREG_GPIO_PRT2_DR
#define SW__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SW__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SW__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SW__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SW__0__HSIOM_MASK 0xF0000000u
#define SW__0__HSIOM_SHIFT 28u
#define SW__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SW__0__INTR CYREG_GPIO_PRT2_INTR
#define SW__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SW__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SW__0__MASK 0x80u
#define SW__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SW__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SW__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SW__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SW__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SW__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SW__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SW__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SW__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SW__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SW__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SW__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SW__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SW__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SW__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SW__0__PC CYREG_GPIO_PRT2_PC
#define SW__0__PC2 CYREG_GPIO_PRT2_PC2
#define SW__0__PORT 2u
#define SW__0__PS CYREG_GPIO_PRT2_PS
#define SW__0__SHIFT 7
#define SW__DR CYREG_GPIO_PRT2_DR
#define SW__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SW__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SW__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SW__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SW__INTR CYREG_GPIO_PRT2_INTR
#define SW__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SW__INTSTAT CYREG_GPIO_PRT2_INTR
#define SW__MASK 0x80u
#define SW__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SW__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SW__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SW__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SW__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SW__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SW__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SW__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SW__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SW__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SW__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SW__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SW__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SW__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SW__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SW__PC CYREG_GPIO_PRT2_PC
#define SW__PC2 CYREG_GPIO_PRT2_PC2
#define SW__PORT 2u
#define SW__PS CYREG_GPIO_PRT2_PS
#define SW__SHIFT 7
#define SW__SNAP CYREG_GPIO_PRT2_INTR

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_intClock */
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_intClock__DIV_ID 0x00000041u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define ADC_intClock__PA_DIV_ID 0x000000FFu

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x8000u
#define ADC_IRQ__INTC_NUMBER 15u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_rx */
#define UART_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_rx__0__HSIOM_MASK 0x000F0000u
#define UART_rx__0__HSIOM_SHIFT 16u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__0__MASK 0x10u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__0__PORT 1u
#define UART_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_rx__0__SHIFT 4
#define UART_rx__DR CYREG_GPIO_PRT1_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__MASK 0x10u
#define UART_rx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__PC CYREG_GPIO_PRT1_PC
#define UART_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__PORT 1u
#define UART_rx__PS CYREG_GPIO_PRT1_PS
#define UART_rx__SHIFT 4

/* UART_SCB */
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define UART_SCBCLK__DIV_ID 0x00000040u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_tx__0__HSIOM_MASK 0x00F00000u
#define UART_tx__0__HSIOM_SHIFT 20u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__0__MASK 0x20u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 10u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__0__PORT 1u
#define UART_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_tx__0__SHIFT 5
#define UART_tx__DR CYREG_GPIO_PRT1_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__MASK 0x20u
#define UART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__PC CYREG_GPIO_PRT1_PC
#define UART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__PORT 1u
#define UART_tx__PS CYREG_GPIO_PRT1_PS
#define UART_tx__SHIFT 5

/* INV_1 */
#define INV_1__0__DR CYREG_GPIO_PRT2_DR
#define INV_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define INV_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define INV_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define INV_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define INV_1__0__HSIOM_MASK 0x000000F0u
#define INV_1__0__HSIOM_SHIFT 4u
#define INV_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define INV_1__0__INTR CYREG_GPIO_PRT2_INTR
#define INV_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define INV_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define INV_1__0__MASK 0x02u
#define INV_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INV_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INV_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INV_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INV_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INV_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INV_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INV_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INV_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INV_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INV_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INV_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INV_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INV_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INV_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INV_1__0__PC CYREG_GPIO_PRT2_PC
#define INV_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define INV_1__0__PORT 2u
#define INV_1__0__PS CYREG_GPIO_PRT2_PS
#define INV_1__0__SHIFT 1
#define INV_1__DR CYREG_GPIO_PRT2_DR
#define INV_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define INV_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define INV_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define INV_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define INV_1__INTR CYREG_GPIO_PRT2_INTR
#define INV_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define INV_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define INV_1__MASK 0x02u
#define INV_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INV_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INV_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INV_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INV_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INV_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INV_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INV_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INV_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INV_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INV_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INV_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INV_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INV_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INV_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INV_1__PC CYREG_GPIO_PRT2_PC
#define INV_1__PC2 CYREG_GPIO_PRT2_PC2
#define INV_1__PORT 2u
#define INV_1__PS CYREG_GPIO_PRT2_PS
#define INV_1__SHIFT 1

/* INV_2 */
#define INV_2__0__DR CYREG_GPIO_PRT2_DR
#define INV_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define INV_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define INV_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define INV_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define INV_2__0__HSIOM_MASK 0x000F0000u
#define INV_2__0__HSIOM_SHIFT 16u
#define INV_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define INV_2__0__INTR CYREG_GPIO_PRT2_INTR
#define INV_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define INV_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define INV_2__0__MASK 0x10u
#define INV_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INV_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INV_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INV_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INV_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INV_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INV_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INV_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INV_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INV_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INV_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INV_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INV_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INV_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INV_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INV_2__0__PC CYREG_GPIO_PRT2_PC
#define INV_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define INV_2__0__PORT 2u
#define INV_2__0__PS CYREG_GPIO_PRT2_PS
#define INV_2__0__SHIFT 4
#define INV_2__DR CYREG_GPIO_PRT2_DR
#define INV_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define INV_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define INV_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define INV_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define INV_2__INTR CYREG_GPIO_PRT2_INTR
#define INV_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define INV_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define INV_2__MASK 0x10u
#define INV_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INV_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INV_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INV_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INV_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INV_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INV_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INV_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INV_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INV_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INV_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INV_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INV_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INV_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INV_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INV_2__PC CYREG_GPIO_PRT2_PC
#define INV_2__PC2 CYREG_GPIO_PRT2_PC2
#define INV_2__PORT 2u
#define INV_2__PS CYREG_GPIO_PRT2_PS
#define INV_2__SHIFT 4

/* OUT_1 */
#define OUT_1__0__DR CYREG_GPIO_PRT2_DR
#define OUT_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define OUT_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define OUT_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define OUT_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define OUT_1__0__HSIOM_MASK 0x00000F00u
#define OUT_1__0__HSIOM_SHIFT 8u
#define OUT_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define OUT_1__0__INTR CYREG_GPIO_PRT2_INTR
#define OUT_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define OUT_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define OUT_1__0__MASK 0x04u
#define OUT_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define OUT_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define OUT_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define OUT_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define OUT_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define OUT_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define OUT_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define OUT_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define OUT_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define OUT_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define OUT_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define OUT_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define OUT_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define OUT_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define OUT_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define OUT_1__0__PC CYREG_GPIO_PRT2_PC
#define OUT_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define OUT_1__0__PORT 2u
#define OUT_1__0__PS CYREG_GPIO_PRT2_PS
#define OUT_1__0__SHIFT 2
#define OUT_1__DR CYREG_GPIO_PRT2_DR
#define OUT_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define OUT_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define OUT_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define OUT_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define OUT_1__INTR CYREG_GPIO_PRT2_INTR
#define OUT_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define OUT_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define OUT_1__MASK 0x04u
#define OUT_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define OUT_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define OUT_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define OUT_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define OUT_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define OUT_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define OUT_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define OUT_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define OUT_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define OUT_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define OUT_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define OUT_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define OUT_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define OUT_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define OUT_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define OUT_1__PC CYREG_GPIO_PRT2_PC
#define OUT_1__PC2 CYREG_GPIO_PRT2_PC2
#define OUT_1__PORT 2u
#define OUT_1__PS CYREG_GPIO_PRT2_PS
#define OUT_1__SHIFT 2

/* OUT_2 */
#define OUT_2__0__DR CYREG_GPIO_PRT2_DR
#define OUT_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define OUT_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define OUT_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define OUT_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define OUT_2__0__HSIOM_MASK 0x0000F000u
#define OUT_2__0__HSIOM_SHIFT 12u
#define OUT_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define OUT_2__0__INTR CYREG_GPIO_PRT2_INTR
#define OUT_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define OUT_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define OUT_2__0__MASK 0x08u
#define OUT_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define OUT_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define OUT_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define OUT_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define OUT_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define OUT_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define OUT_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define OUT_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define OUT_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define OUT_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define OUT_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define OUT_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define OUT_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define OUT_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define OUT_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define OUT_2__0__PC CYREG_GPIO_PRT2_PC
#define OUT_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define OUT_2__0__PORT 2u
#define OUT_2__0__PS CYREG_GPIO_PRT2_PS
#define OUT_2__0__SHIFT 3
#define OUT_2__DR CYREG_GPIO_PRT2_DR
#define OUT_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define OUT_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define OUT_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define OUT_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define OUT_2__INTR CYREG_GPIO_PRT2_INTR
#define OUT_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define OUT_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define OUT_2__MASK 0x08u
#define OUT_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define OUT_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define OUT_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define OUT_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define OUT_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define OUT_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define OUT_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define OUT_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define OUT_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define OUT_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define OUT_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define OUT_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define OUT_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define OUT_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define OUT_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define OUT_2__PC CYREG_GPIO_PRT2_PC
#define OUT_2__PC2 CYREG_GPIO_PRT2_PC2
#define OUT_2__PORT 2u
#define OUT_2__PS CYREG_GPIO_PRT2_PS
#define OUT_2__SHIFT 3

/* V_LOW */
#define V_LOW__0__DR CYREG_GPIO_PRT3_DR
#define V_LOW__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define V_LOW__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define V_LOW__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define V_LOW__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define V_LOW__0__HSIOM_MASK 0x00000F00u
#define V_LOW__0__HSIOM_SHIFT 8u
#define V_LOW__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define V_LOW__0__INTR CYREG_GPIO_PRT3_INTR
#define V_LOW__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define V_LOW__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define V_LOW__0__MASK 0x04u
#define V_LOW__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define V_LOW__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define V_LOW__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define V_LOW__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define V_LOW__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define V_LOW__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define V_LOW__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define V_LOW__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define V_LOW__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define V_LOW__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define V_LOW__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define V_LOW__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define V_LOW__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define V_LOW__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define V_LOW__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define V_LOW__0__PC CYREG_GPIO_PRT3_PC
#define V_LOW__0__PC2 CYREG_GPIO_PRT3_PC2
#define V_LOW__0__PORT 3u
#define V_LOW__0__PS CYREG_GPIO_PRT3_PS
#define V_LOW__0__SHIFT 2
#define V_LOW__DR CYREG_GPIO_PRT3_DR
#define V_LOW__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define V_LOW__DR_INV CYREG_GPIO_PRT3_DR_INV
#define V_LOW__DR_SET CYREG_GPIO_PRT3_DR_SET
#define V_LOW__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define V_LOW__INTR CYREG_GPIO_PRT3_INTR
#define V_LOW__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define V_LOW__INTSTAT CYREG_GPIO_PRT3_INTR
#define V_LOW__MASK 0x04u
#define V_LOW__PA__CFG0 CYREG_UDB_PA3_CFG0
#define V_LOW__PA__CFG1 CYREG_UDB_PA3_CFG1
#define V_LOW__PA__CFG10 CYREG_UDB_PA3_CFG10
#define V_LOW__PA__CFG11 CYREG_UDB_PA3_CFG11
#define V_LOW__PA__CFG12 CYREG_UDB_PA3_CFG12
#define V_LOW__PA__CFG13 CYREG_UDB_PA3_CFG13
#define V_LOW__PA__CFG14 CYREG_UDB_PA3_CFG14
#define V_LOW__PA__CFG2 CYREG_UDB_PA3_CFG2
#define V_LOW__PA__CFG3 CYREG_UDB_PA3_CFG3
#define V_LOW__PA__CFG4 CYREG_UDB_PA3_CFG4
#define V_LOW__PA__CFG5 CYREG_UDB_PA3_CFG5
#define V_LOW__PA__CFG6 CYREG_UDB_PA3_CFG6
#define V_LOW__PA__CFG7 CYREG_UDB_PA3_CFG7
#define V_LOW__PA__CFG8 CYREG_UDB_PA3_CFG8
#define V_LOW__PA__CFG9 CYREG_UDB_PA3_CFG9
#define V_LOW__PC CYREG_GPIO_PRT3_PC
#define V_LOW__PC2 CYREG_GPIO_PRT3_PC2
#define V_LOW__PORT 3u
#define V_LOW__PS CYREG_GPIO_PRT3_PS
#define V_LOW__SHIFT 2

/* V_HIGH */
#define V_HIGH__0__DR CYREG_GPIO_PRT3_DR
#define V_HIGH__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define V_HIGH__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define V_HIGH__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define V_HIGH__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define V_HIGH__0__HSIOM_MASK 0x0000000Fu
#define V_HIGH__0__HSIOM_SHIFT 0u
#define V_HIGH__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define V_HIGH__0__INTR CYREG_GPIO_PRT3_INTR
#define V_HIGH__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define V_HIGH__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define V_HIGH__0__MASK 0x01u
#define V_HIGH__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define V_HIGH__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define V_HIGH__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define V_HIGH__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define V_HIGH__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define V_HIGH__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define V_HIGH__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define V_HIGH__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define V_HIGH__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define V_HIGH__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define V_HIGH__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define V_HIGH__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define V_HIGH__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define V_HIGH__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define V_HIGH__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define V_HIGH__0__PC CYREG_GPIO_PRT3_PC
#define V_HIGH__0__PC2 CYREG_GPIO_PRT3_PC2
#define V_HIGH__0__PORT 3u
#define V_HIGH__0__PS CYREG_GPIO_PRT3_PS
#define V_HIGH__0__SHIFT 0
#define V_HIGH__DR CYREG_GPIO_PRT3_DR
#define V_HIGH__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define V_HIGH__DR_INV CYREG_GPIO_PRT3_DR_INV
#define V_HIGH__DR_SET CYREG_GPIO_PRT3_DR_SET
#define V_HIGH__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define V_HIGH__INTR CYREG_GPIO_PRT3_INTR
#define V_HIGH__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define V_HIGH__INTSTAT CYREG_GPIO_PRT3_INTR
#define V_HIGH__MASK 0x01u
#define V_HIGH__PA__CFG0 CYREG_UDB_PA3_CFG0
#define V_HIGH__PA__CFG1 CYREG_UDB_PA3_CFG1
#define V_HIGH__PA__CFG10 CYREG_UDB_PA3_CFG10
#define V_HIGH__PA__CFG11 CYREG_UDB_PA3_CFG11
#define V_HIGH__PA__CFG12 CYREG_UDB_PA3_CFG12
#define V_HIGH__PA__CFG13 CYREG_UDB_PA3_CFG13
#define V_HIGH__PA__CFG14 CYREG_UDB_PA3_CFG14
#define V_HIGH__PA__CFG2 CYREG_UDB_PA3_CFG2
#define V_HIGH__PA__CFG3 CYREG_UDB_PA3_CFG3
#define V_HIGH__PA__CFG4 CYREG_UDB_PA3_CFG4
#define V_HIGH__PA__CFG5 CYREG_UDB_PA3_CFG5
#define V_HIGH__PA__CFG6 CYREG_UDB_PA3_CFG6
#define V_HIGH__PA__CFG7 CYREG_UDB_PA3_CFG7
#define V_HIGH__PA__CFG8 CYREG_UDB_PA3_CFG8
#define V_HIGH__PA__CFG9 CYREG_UDB_PA3_CFG9
#define V_HIGH__PC CYREG_GPIO_PRT3_PC
#define V_HIGH__PC2 CYREG_GPIO_PRT3_PC2
#define V_HIGH__PORT 3u
#define V_HIGH__PS CYREG_GPIO_PRT3_PS
#define V_HIGH__SHIFT 0

/* Opamp_1_cy_psoc4_abuf */
#define Opamp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Opamp_1_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Opamp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA0_COMP_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA0_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES0_CTRL
#define Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM

/* Opamp_2_cy_psoc4_abuf */
#define Opamp_2_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT 16
#define Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Opamp_2_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Opamp_2_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT 1
#define Opamp_2_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT 1
#define Opamp_2_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT 1
#define Opamp_2_cy_psoc4_abuf__INTR_SHIFT 1
#define Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA1_COMP_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_NUMBER 1u
#define Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA1_OFFSET_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES1_CTRL
#define Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM

/* Bridge_1 */
#define Bridge_1__0__DR CYREG_GPIO_PRT3_DR
#define Bridge_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Bridge_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Bridge_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Bridge_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Bridge_1__0__HSIOM_MASK 0x0000F000u
#define Bridge_1__0__HSIOM_SHIFT 12u
#define Bridge_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Bridge_1__0__INTR CYREG_GPIO_PRT3_INTR
#define Bridge_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Bridge_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Bridge_1__0__MASK 0x08u
#define Bridge_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Bridge_1__0__OUT_SEL_SHIFT 6u
#define Bridge_1__0__OUT_SEL_VAL 3u
#define Bridge_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Bridge_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Bridge_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Bridge_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Bridge_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Bridge_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Bridge_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Bridge_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Bridge_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Bridge_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Bridge_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Bridge_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Bridge_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Bridge_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Bridge_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Bridge_1__0__PC CYREG_GPIO_PRT3_PC
#define Bridge_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Bridge_1__0__PORT 3u
#define Bridge_1__0__PS CYREG_GPIO_PRT3_PS
#define Bridge_1__0__SHIFT 3
#define Bridge_1__DR CYREG_GPIO_PRT3_DR
#define Bridge_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Bridge_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Bridge_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Bridge_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Bridge_1__INTR CYREG_GPIO_PRT3_INTR
#define Bridge_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Bridge_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Bridge_1__MASK 0x08u
#define Bridge_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Bridge_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Bridge_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Bridge_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Bridge_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Bridge_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Bridge_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Bridge_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Bridge_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Bridge_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Bridge_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Bridge_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Bridge_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Bridge_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Bridge_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Bridge_1__PC CYREG_GPIO_PRT3_PC
#define Bridge_1__PC2 CYREG_GPIO_PRT3_PC2
#define Bridge_1__PORT 3u
#define Bridge_1__PS CYREG_GPIO_PRT3_PS
#define Bridge_1__SHIFT 3

/* Bridge_2 */
#define Bridge_2__0__DR CYREG_GPIO_PRT2_DR
#define Bridge_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Bridge_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Bridge_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Bridge_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Bridge_2__0__HSIOM_MASK 0x00F00000u
#define Bridge_2__0__HSIOM_SHIFT 20u
#define Bridge_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Bridge_2__0__INTR CYREG_GPIO_PRT2_INTR
#define Bridge_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Bridge_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Bridge_2__0__MASK 0x20u
#define Bridge_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Bridge_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Bridge_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Bridge_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Bridge_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Bridge_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Bridge_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Bridge_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Bridge_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Bridge_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Bridge_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Bridge_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Bridge_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Bridge_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Bridge_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Bridge_2__0__PC CYREG_GPIO_PRT2_PC
#define Bridge_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Bridge_2__0__PORT 2u
#define Bridge_2__0__PS CYREG_GPIO_PRT2_PS
#define Bridge_2__0__SHIFT 5
#define Bridge_2__DR CYREG_GPIO_PRT2_DR
#define Bridge_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Bridge_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Bridge_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Bridge_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Bridge_2__INTR CYREG_GPIO_PRT2_INTR
#define Bridge_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Bridge_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Bridge_2__MASK 0x20u
#define Bridge_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Bridge_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Bridge_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Bridge_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Bridge_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Bridge_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Bridge_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Bridge_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Bridge_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Bridge_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Bridge_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Bridge_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Bridge_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Bridge_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Bridge_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Bridge_2__PC CYREG_GPIO_PRT2_PC
#define Bridge_2__PC2 CYREG_GPIO_PRT2_PC2
#define Bridge_2__PORT 2u
#define Bridge_2__PS CYREG_GPIO_PRT2_PS
#define Bridge_2__SHIFT 5

/* VTHERM_1 */
#define VTHERM_1__0__DR CYREG_GPIO_PRT3_DR
#define VTHERM_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VTHERM_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VTHERM_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VTHERM_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define VTHERM_1__0__HSIOM_MASK 0x00F00000u
#define VTHERM_1__0__HSIOM_SHIFT 20u
#define VTHERM_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VTHERM_1__0__INTR CYREG_GPIO_PRT3_INTR
#define VTHERM_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VTHERM_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define VTHERM_1__0__MASK 0x20u
#define VTHERM_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define VTHERM_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define VTHERM_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define VTHERM_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define VTHERM_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define VTHERM_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define VTHERM_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define VTHERM_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define VTHERM_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define VTHERM_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define VTHERM_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define VTHERM_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define VTHERM_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define VTHERM_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define VTHERM_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define VTHERM_1__0__PC CYREG_GPIO_PRT3_PC
#define VTHERM_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define VTHERM_1__0__PORT 3u
#define VTHERM_1__0__PS CYREG_GPIO_PRT3_PS
#define VTHERM_1__0__SHIFT 5
#define VTHERM_1__DR CYREG_GPIO_PRT3_DR
#define VTHERM_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VTHERM_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VTHERM_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VTHERM_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VTHERM_1__INTR CYREG_GPIO_PRT3_INTR
#define VTHERM_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VTHERM_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define VTHERM_1__MASK 0x20u
#define VTHERM_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define VTHERM_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define VTHERM_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define VTHERM_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define VTHERM_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define VTHERM_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define VTHERM_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define VTHERM_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define VTHERM_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define VTHERM_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define VTHERM_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define VTHERM_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define VTHERM_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define VTHERM_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define VTHERM_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define VTHERM_1__PC CYREG_GPIO_PRT3_PC
#define VTHERM_1__PC2 CYREG_GPIO_PRT3_PC2
#define VTHERM_1__PORT 3u
#define VTHERM_1__PS CYREG_GPIO_PRT3_PS
#define VTHERM_1__SHIFT 5

/* VTHERM_2 */
#define VTHERM_2__0__DR CYREG_GPIO_PRT3_DR
#define VTHERM_2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VTHERM_2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VTHERM_2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VTHERM_2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define VTHERM_2__0__HSIOM_MASK 0x000F0000u
#define VTHERM_2__0__HSIOM_SHIFT 16u
#define VTHERM_2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VTHERM_2__0__INTR CYREG_GPIO_PRT3_INTR
#define VTHERM_2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VTHERM_2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define VTHERM_2__0__MASK 0x10u
#define VTHERM_2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define VTHERM_2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define VTHERM_2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define VTHERM_2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define VTHERM_2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define VTHERM_2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define VTHERM_2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define VTHERM_2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define VTHERM_2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define VTHERM_2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define VTHERM_2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define VTHERM_2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define VTHERM_2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define VTHERM_2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define VTHERM_2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define VTHERM_2__0__PC CYREG_GPIO_PRT3_PC
#define VTHERM_2__0__PC2 CYREG_GPIO_PRT3_PC2
#define VTHERM_2__0__PORT 3u
#define VTHERM_2__0__PS CYREG_GPIO_PRT3_PS
#define VTHERM_2__0__SHIFT 4
#define VTHERM_2__DR CYREG_GPIO_PRT3_DR
#define VTHERM_2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define VTHERM_2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define VTHERM_2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define VTHERM_2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define VTHERM_2__INTR CYREG_GPIO_PRT3_INTR
#define VTHERM_2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define VTHERM_2__INTSTAT CYREG_GPIO_PRT3_INTR
#define VTHERM_2__MASK 0x10u
#define VTHERM_2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define VTHERM_2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define VTHERM_2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define VTHERM_2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define VTHERM_2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define VTHERM_2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define VTHERM_2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define VTHERM_2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define VTHERM_2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define VTHERM_2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define VTHERM_2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define VTHERM_2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define VTHERM_2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define VTHERM_2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define VTHERM_2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define VTHERM_2__PC CYREG_GPIO_PRT3_PC
#define VTHERM_2__PC2 CYREG_GPIO_PRT3_PC2
#define VTHERM_2__PORT 3u
#define VTHERM_2__PS CYREG_GPIO_PRT3_PS
#define VTHERM_2__SHIFT 4

/* Wakeup_ISR */
#define Wakeup_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Wakeup_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Wakeup_ISR__INTC_MASK 0x04u
#define Wakeup_ISR__INTC_NUMBER 2u
#define Wakeup_ISR__INTC_PRIOR_MASK 0xC00000u
#define Wakeup_ISR__INTC_PRIOR_NUM 3u
#define Wakeup_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Wakeup_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Wakeup_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "Health Thermometer"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
