# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "+1800-2012ext+sv +1364-2005ext+v -CFLAGS -DMEM_DEPTH=1048576 -CFLAGS -DMEM_PATH=_/home/z23ou/ece320/z23ou-pd5/verif/data/read_rf.x_ --cc /home/z23ou/ece320/z23ou-pd5/design/code/dmemory.v /home/z23ou/ece320/z23ou-pd5/design/code/imemory.v /home/z23ou/ece320/z23ou-pd5/design/code/pd.v /home/z23ou/ece320/z23ou-pd5/design/code/register_file.v /home/z23ou/ece320/z23ou-pd5/design/code/alu.v /home/z23ou/ece320/z23ou-pd5/design/code/branch_comp.v /home/z23ou/ece320/z23ou-pd5/design/code/control.v /home/z23ou/ece320/z23ou-pd5/design/code/imm_gen.v /home/z23ou/ece320/z23ou-pd5/verif/tests/clockgen.sv /home/z23ou/ece320/z23ou-pd5/design/design_wrapper.v /home/z23ou/ece320/z23ou-pd5/verif/tests/test_rf_init.sv --exe /home/z23ou/ece320/z23ou-pd5/verif/tests/test_rf_init.cpp -I/home/z23ou/ece320/z23ou-pd5/design -I/home/z23ou/ece320/z23ou-pd5/verif/tests -top-module top --Mdir /home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init +define+MEM_PATH=_/home/z23ou/ece320/z23ou-pd5/verif/data/read_rf.x_ +define+TEST_VECTOR=_/home/z23ou/ece320/z23ou-pd5/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=1 +define+TRACE_FILE=_read_rf.trace_ +define+LINE_COUNT=42 +define+PATTERN_FILE=_/home/z23ou/ece320/z23ou-pd5/verif/data/read_rf.pattern_ +define+PATTERN_LINE_COUNT=-1 +define+PATTERN_DUMP_FILE=_read_rf.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=0 +define+TIMEOUT=50000"
S      1393 247352840  1700022703   843777555  1700022703   843777555 "/home/z23ou/ece320/z23ou-pd5/design/./signals.h"
S      1434 269203793  1700022776   352464968  1700022776   352464968 "/home/z23ou/ece320/z23ou-pd5/design/code/alu.v"
S       563 269197101  1700022770   860412920  1700022770   856412882 "/home/z23ou/ece320/z23ou-pd5/design/code/branch_comp.v"
S     11802 251731455  1700090477   189889749  1700090477   189889749 "/home/z23ou/ece320/z23ou-pd5/design/code/control.v"
S      1613 247352836  1700022764   744354953  1700022764   744354953 "/home/z23ou/ece320/z23ou-pd5/design/code/dmemory.v"
S      1014 247352837  1700022753   456247959  1700022753   456247959 "/home/z23ou/ece320/z23ou-pd5/design/code/imemory.v"
S      2890 269206612  1700022733   448058281  1700022733   448058281 "/home/z23ou/ece320/z23ou-pd5/design/code/imm_gen.v"
S      4114 247352122  1700090116   742743725  1700090116   742743725 "/home/z23ou/ece320/z23ou-pd5/design/code/pd.v"
S       656 247352838  1700022725   983987511  1700022725   983987511 "/home/z23ou/ece320/z23ou-pd5/design/code/register_file.v"
S       188 247352839  1699930610   160941285  1699930610   160941285 "/home/z23ou/ece320/z23ou-pd5/design/design_wrapper.v"
S      1393 247352840  1700022703   843777555  1700022703   843777555 "/home/z23ou/ece320/z23ou-pd5/design/signals.h"
T      4152 276025869  1700090665   743538148  1700090665   743538148 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop.cpp"
T      2660 276025044  1700090665   743538148  1700090665   743538148 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop.h"
T      2004 276025874  1700090665   755538253  1700090665   755538253 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop.mk"
T       354 276025868  1700090665   743538148  1700090665   743538148 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__ConstPool_0.cpp"
T       669 276025867  1700090665   743538148  1700090665   743538148 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__Dpi.cpp"
T       429 276025866  1700090665   743538148  1700090665   743538148 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__Dpi.h"
T       824 276025864  1700090665   739538114  1700090665   739538114 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__Syms.cpp"
T       953 276025865  1700090665   739538114  1700090665   739538114 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__Syms.h"
T    148161 276025872  1700090665   755538253  1700090665   755538253 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop___024root.cpp"
T      6778 276025870  1700090665   747538184  1700090665   747538184 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop___024root.h"
T    238210 276025871  1700090665   751538219  1700090665   751538219 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop___024root__Slow.cpp"
T      1723 276025875  1700090665   755538253  1700090665   755538253 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__ver.d"
T         0        0  1700090665   759538289  1700090665   759538289 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop__verFiles.dat"
T      1659 276025873  1700090665   755538253  1700090665   755538253 "/home/z23ou/ece320/z23ou-pd5/verif/sim/verilator/test_rf_init/Vtop_classes.mk"
S      1050 247348730  1699930610   172941396  1699930610   172941396 "/home/z23ou/ece320/z23ou-pd5/verif/tests/clockgen.sv"
S       618 247352854  1699930610   184941507  1699930610   184941507 "/home/z23ou/ece320/z23ou-pd5/verif/tests/test_rf_init.sv"
S  10445528 11536165  1694271775   365264862  1694271775   365264862 "/usr/local/bin/verilator_bin"
