

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Sep 18 09:18:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  131307045|  131307045|  0.438 sec|  0.438 sec|  131307046|  131307046|     none|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
        |                                |                     |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline |
        |            Instance            |        Module       |    min    |    max    |    min    |    max    |    min    |    max    |   Type   |
        +--------------------------------+---------------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
        |grp_kernel0_x0_fu_90            |kernel0_x0           |  129123159|  129123159|  0.430 sec|  0.430 sec|  129122850|  129122850|  dataflow|
        |grp_nondf_kernel_cov_x0_fu_99   |nondf_kernel_cov_x0  |    2183882|    2183882|   7.279 ms|   7.279 ms|    2183882|    2183882|      none|
        |grp_nondf_kernel_cov_x1_fu_107  |nondf_kernel_cov_x1  |    2183882|    2183882|   7.279 ms|   7.279 ms|    2183882|    2183882|      none|
        +--------------------------------+---------------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        8|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      234|    208|   386135|   226629|     -|
|Memory               |        0|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      177|     -|
|Register             |        -|      -|      206|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      234|    208|   386341|   226814|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       17|      6|       44|       52|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        4|      1|       11|       13|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+----+--------+--------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP|   FF   |   LUT  | URAM|
    +--------------------------------+---------------------+---------+----+--------+--------+-----+
    |control_s_axi_U                 |control_s_axi        |        0|   0|     246|     424|    0|
    |gmem_A_m_axi_U                  |gmem_A_m_axi         |       30|   0|    1415|    1585|    0|
    |gmem_B_m_axi_U                  |gmem_B_m_axi         |       30|   0|    1415|    1585|    0|
    |gmem_C_m_axi_U                  |gmem_C_m_axi         |       30|   0|    1415|    1585|    0|
    |grp_kernel0_x0_fu_90            |kernel0_x0           |      144|  64|  376606|  217052|    0|
    |grp_nondf_kernel_cov_x0_fu_99   |nondf_kernel_cov_x0  |        0|  72|    2519|    2199|    0|
    |grp_nondf_kernel_cov_x1_fu_107  |nondf_kernel_cov_x1  |        0|  72|    2519|    2199|    0|
    +--------------------------------+---------------------+---------+----+--------+--------+-----+
    |Total                           |                     |      234| 208|  386135|  226629|    0|
    +--------------------------------+---------------------+---------+----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_A1_V_U  |nondf_kernel_cov_x0_cov_V  |        0|  0|   0|    0|  4096|  119|     1|       487424|
    |temp_B1_V_U  |nondf_kernel_cov_x0_cov_V  |        0|  0|   0|    0|  4096|  119|     1|       487424|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                           |        0|  0|   0|    0|  8192|  238|     2|       974848|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x0_fu_90_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x0_fu_90_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|   8|           4|           4|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  31|          6|    1|          6|
    |ap_done             |   9|          2|    1|          2|
    |gmem_A_ARVALID      |   9|          2|    1|          2|
    |gmem_A_RREADY       |   9|          2|    1|          2|
    |gmem_B_ARVALID      |   9|          2|    1|          2|
    |gmem_B_RREADY       |   9|          2|    1|          2|
    |gmem_C_AWVALID      |   9|          2|    1|          2|
    |gmem_C_BREADY       |   9|          2|    1|          2|
    |gmem_C_WVALID       |   9|          2|    1|          2|
    |temp_A1_V_address0  |  14|          3|   12|         36|
    |temp_A1_V_ce0       |  14|          3|    1|          3|
    |temp_A1_V_we0       |   9|          2|    1|          2|
    |temp_B1_V_address0  |  14|          3|   12|         36|
    |temp_B1_V_ce0       |  14|          3|    1|          3|
    |temp_B1_V_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 177|         38|   37|        104|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |A_read_reg_125                               |  64|   0|   64|          0|
    |B_read_reg_120                               |  64|   0|   64|          0|
    |C_read_reg_115                               |  64|   0|   64|          0|
    |ap_CS_fsm                                    |   5|   0|    5|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_rst_n_inv                                 |   1|   0|    1|          0|
    |ap_rst_reg_1                                 |   1|   0|    1|          0|
    |ap_rst_reg_2                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x0_fu_90_ap_done     |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x0_fu_90_ap_ready    |   1|   0|    1|          0|
    |grp_kernel0_x0_fu_90_ap_start_reg            |   1|   0|    1|          0|
    |grp_nondf_kernel_cov_x0_fu_99_ap_start_reg   |   1|   0|    1|          0|
    |grp_nondf_kernel_cov_x1_fu_107_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 206|   0|  206|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           top|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           top|  return value|
|m_axi_gmem_A_AWVALID   |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREADY   |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWADDR    |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWID      |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLEN     |  out|    8|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWBURST   |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK    |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE   |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWPROT    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWQOS     |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREGION  |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWUSER    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WVALID    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WREADY    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WDATA     |  out|  512|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WSTRB     |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WLAST     |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WID       |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WUSER     |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARVALID   |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREADY   |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARADDR    |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARID      |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLEN     |  out|    8|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARBURST   |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK    |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE   |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARPROT    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARQOS     |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREGION  |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARUSER    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RVALID    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RREADY    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RDATA     |   in|  512|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RLAST     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RID       |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RUSER     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RRESP     |   in|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BVALID    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BREADY    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BRESP     |   in|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BID       |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BUSER     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_B_AWVALID   |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREADY   |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWADDR    |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWID      |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLEN     |  out|    8|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWBURST   |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK    |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE   |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWPROT    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWQOS     |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREGION  |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWUSER    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WVALID    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WREADY    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WDATA     |  out|  512|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WSTRB     |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WLAST     |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WID       |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WUSER     |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARVALID   |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREADY   |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARADDR    |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARID      |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLEN     |  out|    8|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARBURST   |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK    |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE   |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARPROT    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARQOS     |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREGION  |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARUSER    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RVALID    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RREADY    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RDATA     |   in|  512|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RLAST     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RID       |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RUSER     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RRESP     |   in|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BVALID    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BREADY    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BRESP     |   in|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BID       |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BUSER     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_C_AWVALID   |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREADY   |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWADDR    |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWID      |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLEN     |  out|    8|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWBURST   |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK    |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE   |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWPROT    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWQOS     |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREGION  |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWUSER    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WVALID    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WREADY    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WDATA     |  out|  512|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WSTRB     |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WLAST     |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WID       |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WUSER     |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARVALID   |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREADY   |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARADDR    |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARID      |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLEN     |  out|    8|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARBURST   |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK    |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE   |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARPROT    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARQOS     |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREGION  |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARUSER    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RVALID    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RREADY    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RDATA     |   in|  512|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RLAST     |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RID       |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RUSER     |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RRESP     |   in|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BVALID    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BREADY    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BRESP     |   in|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BID       |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BUSER     |   in|    1|          m_axi|        gmem_C|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 6 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 7 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 8 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.64ns)   --->   "%temp_A1_V = alloca i64 1" [./dut.cpp:20329]   --->   Operation 9 'alloca' 'temp_A1_V' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 10 [1/1] (1.64ns)   --->   "%temp_B1_V = alloca i64 1" [./dut.cpp:20329]   --->   Operation 10 'alloca' 'temp_B1_V' <Predicate = true> <Delay = 1.64>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 11 [2/2] (2.43ns)   --->   "%call_ln20331 = call void @nondf_kernel_cov_x0, i512 %gmem_A, i64 %A_read, i119 %temp_A1_V" [./dut.cpp:20331]   --->   Operation 11 'call' 'call_ln20331' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [2/2] (2.43ns)   --->   "%call_ln20332 = call void @nondf_kernel_cov_x1, i512 %gmem_B, i64 %B_read, i119 %temp_B1_V" [./dut.cpp:20332]   --->   Operation 12 'call' 'call_ln20332' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln20331 = call void @nondf_kernel_cov_x0, i512 %gmem_A, i64 %A_read, i119 %temp_A1_V" [./dut.cpp:20331]   --->   Operation 13 'call' 'call_ln20331' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln20332 = call void @nondf_kernel_cov_x1, i512 %gmem_B, i64 %B_read, i119 %temp_B1_V" [./dut.cpp:20332]   --->   Operation 14 'call' 'call_ln20332' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln20333 = call void @kernel0_x0, i512 %gmem_C, i119 %temp_A1_V, i119 %temp_B1_V, i64 %C_read" [./dut.cpp:20333]   --->   Operation 15 'call' 'call_ln20333' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_248"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_345, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_246, i32 0, i32 0, void @empty_1068, i32 64, i32 0, void @empty_251, void @empty_245, void @empty_1068, i32 16, i32 16, i32 16, i32 16, void @empty_1068, void @empty_1068"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_A"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_246, i32 0, i32 0, void @empty_1068, i32 64, i32 0, void @empty_258, void @empty_245, void @empty_1068, i32 16, i32 16, i32 16, i32 16, void @empty_1068, void @empty_1068"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_B"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_246, i32 0, i32 0, void @empty_1068, i32 64, i32 0, void @empty_279, void @empty_245, void @empty_1068, i32 16, i32 16, i32 16, i32 16, void @empty_1068, void @empty_1068"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_C"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1018, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_559, void @empty_545, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_552"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_405, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_552"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1018, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_559, void @empty_250, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_552"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_405, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_552"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_1018, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_559, void @empty_678, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_552"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_405, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_552"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1018, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_559, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln20333 = call void @kernel0_x0, i512 %gmem_C, i119 %temp_A1_V, i119 %temp_B1_V, i64 %C_read" [./dut.cpp:20333]   --->   Operation 31 'call' 'call_ln20333' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln20334 = ret" [./dut.cpp:20334]   --->   Operation 32 'ret' 'ret_ln20334' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read            (read         ) [ 001111]
B_read            (read         ) [ 001100]
A_read            (read         ) [ 001100]
temp_A1_V         (alloca       ) [ 001111]
temp_B1_V         (alloca       ) [ 001111]
call_ln20331      (call         ) [ 000000]
call_ln20332      (call         ) [ 000000]
spectopmodule_ln0 (spectopmodule) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
call_ln20333      (call         ) [ 000000]
ret_ln20334       (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_cov_x0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_cov_x1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel0_x0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_248"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_345"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1068"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_246"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_251"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_245"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_258"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_279"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1018"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_559"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_545"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_552"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_405"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_250"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_678"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="temp_A1_V_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="119" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_A1_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="temp_B1_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="119" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_B1_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="C_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="B_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="A_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_kernel0_x0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="0" index="2" bw="119" slack="2147483647"/>
<pin id="94" dir="0" index="3" bw="119" slack="2147483647"/>
<pin id="95" dir="0" index="4" bw="64" slack="3"/>
<pin id="96" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20333/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_nondf_kernel_cov_x0_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="512" slack="0"/>
<pin id="102" dir="0" index="2" bw="64" slack="1"/>
<pin id="103" dir="0" index="3" bw="119" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20331/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_nondf_kernel_cov_x1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="512" slack="0"/>
<pin id="110" dir="0" index="2" bw="64" slack="1"/>
<pin id="111" dir="0" index="3" bw="119" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20332/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="C_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="3"/>
<pin id="117" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="120" class="1005" name="B_read_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="125" class="1005" name="A_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="72" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="123"><net_src comp="78" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="128"><net_src comp="84" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_C | {4 5 }
 - Input state : 
	Port: top : gmem_A | {2 3 }
	Port: top : gmem_B | {2 3 }
	Port: top : A | {1 }
	Port: top : B | {1 }
	Port: top : C | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |      grp_kernel0_x0_fu_90      |   144   |    64   | 441.305 |  450673 |  75293  |
|   call   |  grp_nondf_kernel_cov_x0_fu_99 |    0    |    72   | 4.13286 |   3643  |   1582  |
|          | grp_nondf_kernel_cov_x1_fu_107 |    0    |    72   | 4.13286 |   3643  |   1582  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        C_read_read_fu_72       |    0    |    0    |    0    |    0    |    0    |
|   read   |        B_read_read_fu_78       |    0    |    0    |    0    |    0    |    0    |
|          |        A_read_read_fu_84       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |   144   |   208   | 449.571 |  457959 |  78457  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|temp_A1_V|    0   |    0   |    0   |
|temp_B1_V|    0   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    0   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|A_read_reg_125|   64   |
|B_read_reg_120|   64   |
|C_read_reg_115|   64   |
+--------------+--------+
|     Total    |   192  |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   144  |   208  |   449  | 457959 |  78457 |
|   Memory  |    0   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   144  |   208  |   449  | 458151 |  78457 |
+-----------+--------+--------+--------+--------+--------+
