Info: *******************************************************************
Info: Running Quartus Prime Compiler Database Interface
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 15:13:25 2017
Info: Command: quartus_cdb top -c base --import_design --file base.qdb --overwrite
Info: Quartus(args): --project top -c base --file base.qdb --overwrite
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: Running design::import_design -file base.qdb -overwrite 
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Info (16678): Successfully loaded final database: elapsed time is 00:17:43
Info (18230): Checking the imported netlist for invalid settings in the current version of the software.
Info (23030): Evaluation of Tcl script /opt/cad/altera/altera-16.1/quartus/common/tcl/internal/qatm_import_design.tcl was successful
Info: Quartus Prime Compiler Database Interface was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4544 megabytes
    Info: Processing ended: Mon Mar 27 15:32:15 2017
    Info: Elapsed time: 00:18:50
    Info: Total CPU time (on all processors): 00:18:38
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 15:32:17 2017
Info: Command: quartus_fit top -c base
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = base
Info (12262): Starting Fitter periphery placement operations
Info (16677): Loading synthesized database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:15
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device 10AX115S2F45I1SG for design "base"
Info (21077): Core supply voltage is 0.95V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:39
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (12789): Real-time CRC ERROR_CHECK_FREQUENCY_DIVISOR value (1) in design does not match value (256) in the Quartus Prime Settings File
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Warning (18708): ATX/FPLL < board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst > is not placed in the same bank as the reference clock.
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (11178): Promoted 7 clocks (7 global)
    Info (13173): freeze_wrapper_inst|kernel_system_clock_reset_reset_reset_n~CLKENA0 (9997 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2G_G_I13
    Info (13173): board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|outclk[1]~CLKENA0 (7 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I22
    Info (13173): board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf (6802 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I6
    Info (13173): board_inst|kernel_interface|kernel_interface|reset_controller_sw|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 (2323 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1C_G_I4
    Info (13173): board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_c_counters[3]~CLKENA0 (176 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I0
    Info (13173): board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0 (36665 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1D_G_I12
    Info (13173): board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|outclk[0]~CLKENA0 (53064 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I21
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:03:28
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_reset_delay_sync
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
        Info (332166): set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
    Info (332165): Entity dcfifo_2ei1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(27): altera_reserved_tck could not be matched with a port File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top.sdc Line: 27
Warning (332049): Ignored create_clock at top.sdc(27): Argument <targets> is an empty collection File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top.sdc Line: 27
    Info (332050): create_clock -name {altera_reserved_tck} -period 50.000 -waveform { 0.000 25.000 } [get_ports {altera_reserved_tck}]  File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top.sdc Line: 27
Info (332104): Reading SDC File: 'kernel_system/altera_reset_controller_161/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|wys~CORE_CLK_OUT} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|pld_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pld_clk}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|hip_cmn_clk[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 25 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_serial_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|pll_pcie_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]} -inverted -multiply_by 40 -duty_cycle 50.00 -name {board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b} -divide_by 16 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_bonding_clocks[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -divide_by 10 -multiply_by 32 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1]}
    Info (332110): create_generated_clock -source {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in} -divide_by 2 -multiply_by 8 -phase 22.50 -duty_cycle 50.00 -name {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk[0]} {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0]}
    Info (332110): create_generated_clock -source {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in} -divide_by 4 -multiply_by 8 -phase 11.25 -duty_cycle 50.00 -name {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk[1]} {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]}
    Info (332110): create_generated_clock -source {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in} -divide_by 8 -multiply_by 8 -duty_cycle 50.00 -name {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_c_counters[3]} {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3]}
    Info (332110): create_generated_clock -source {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in} -divide_by 2 -multiply_by 8 -phase 22.50 -duty_cycle 50.00 -name {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateLOADEN0} {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]}
    Info (332110): create_generated_clock -source {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in} -divide_by 4 -multiply_by 8 -phase 11.25 -duty_cycle 50.00 -name {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateLVDS_CLK0} {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]}
    Info (332110): create_generated_clock -source {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in} -divide_by 2 -multiply_by 8 -phase 22.50 -duty_cycle 50.00 -name {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LOADEN0} {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]}
    Info (332110): create_generated_clock -source {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in} -divide_by 4 -multiply_by 8 -phase 11.25 -duty_cycle 50.00 -name {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LVDS_CLK0} {board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at top_post.sdc(50): acl_hmcc_wrapper_inst|* could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 50
Warning (332174): Ignored filter at top_post.sdc(54): mem_dqs[0]_IN could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 54
Warning (332174): Ignored filter at top_post.sdc(54): mem_dqs[1]_IN could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 54
Warning (332174): Ignored filter at top_post.sdc(54): mem_dqs[2]_IN could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 54
Warning (332174): Ignored filter at top_post.sdc(54): mem_dqs[3]_IN could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 54
Warning (332174): Ignored filter at top_post.sdc(54): mem_dqs[4]_IN could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 54
Warning (332174): Ignored filter at top_post.sdc(54): mem_dqs[5]_IN could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 54
Warning (332174): Ignored filter at top_post.sdc(54): mem_dqs[6]_IN could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 54
Warning (332174): Ignored filter at top_post.sdc(54): mem_dqs[7]_IN could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 54
Warning (332174): Ignored filter at top_post.sdc(34): a10_internal_oscillator_clock0 could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 34
Warning (332174): Ignored filter at top_post.sdc(34): altera_ts_clk could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 34
Warning (332174): Ignored filter at top_post.sdc(34): altera_reserved_tck could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 34
Warning (332054): Assignment set_clock_groups is accepted but has some problems at top_post.sdc(34): Argument -group with value   a10_internal_oscillator_clock0   could not match any element of the following types: ( clk ) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 34
    Info (332050): set_clock_groups -asynchronous \
-group { \
   config_clk \
} -group { \
   a10_internal_oscillator_clock0 \
} -group { \
   altera_ts_clk \
} -group { \
   pll_ref_clk \
} -group { \
   kernel_pll_refclk \
} -group [get_clocks {
   pcie_refclk \
   board_inst|pcie|* \
}] -group [get_clocks { \
   board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|* \
}] -group [get_clocks { \
   acl_hmcc_wrapper_inst|* \
}] -group { \
   altera_reserved_tck \
} -group [get_clocks { \
    mem_dqs[0]_IN \
    mem_dqs[1]_IN \
    mem_dqs[2]_IN \
    mem_dqs[3]_IN \
    mem_dqs[4]_IN \
    mem_dqs[5]_IN \
    mem_dqs[6]_IN \
    mem_dqs[7]_IN \
    board_inst|acl_ddr4_a10|* \
}] File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 34
Warning (332054): Assignment set_clock_groups is accepted but has some problems at top_post.sdc(34): Argument -group with value   altera_ts_clk   could not match any element of the following types: ( clk ) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 34
Warning (332054): Assignment set_clock_groups is accepted but has some problems at top_post.sdc(34): Argument -group with value [get_clocks {  acl_hmcc_wrapper_inst|*  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 34
Warning (332054): Assignment set_clock_groups is accepted but has some problems at top_post.sdc(34): Argument -group with value   altera_reserved_tck   could not match any element of the following types: ( clk ) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 34
Warning (332174): Ignored filter at top_post.sdc(77): board_inst|acl_ddr4_a10|ddr4_calibrate|sw_reset_n_out could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 77
Warning (332049): Ignored set_false_path at top_post.sdc(77): Argument <from> is not an object ID File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 77
    Info (332050): set_false_path -from board_inst|acl_ddr4_a10|ddr4_calibrate|sw_reset_n_out -to * File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top_post.sdc Line: 77
Critical Warning: Compiling with slowed OpenCL Kernel clock.  This is to help achieve timing closure for board bringup.
Warning (332060): Node: mem_dqs[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~low_dff_a is being clocked by mem_dqs[3]
Warning (332060): Node: mem_dqs[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~low_dff_a is being clocked by mem_dqs[4]
Warning (332060): Node: mem_dqs[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~low_dff_a is being clocked by mem_dqs[2]
Warning (332060): Node: mem_dqs[5] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~low_dff_a is being clocked by mem_dqs[5]
Warning (332060): Node: mem_dqs[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~low_dff_a is being clocked by mem_dqs[0]
Warning (332060): Node: mem_dqs[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~low_dff_a is being clocked by mem_dqs[1]
Warning (332060): Node: mem_dqs[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~low_dff_a is being clocked by mem_dqs[6]
Warning (332060): Node: mem_dqs[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~low_dff_a is being clocked by mem_dqs[7]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk[0] with master clock period: 6.666 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk[1] with master clock period: 6.666 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_c_counters[3] with master clock period: 6.666 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateLOADEN0 with master clock period: 6.666 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateLVDS_CLK0 with master clock period: 6.666 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LOADEN0 with master clock period: 6.666 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LVDS_CLK0 with master clock period: 6.666 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] does not match the master clock period requirement: 6.671
Warning (332088): No paths exist between clock target "board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out" of clock "board_inst|pcie|pcie|wys~CORE_CLK_OUT" and its clock source. Assuming zero source clock latency.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 69 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.666 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk[0]
    Info (332111):    3.333 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk[1]
    Info (332111):    6.666 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_c_counters[3]
    Info (332111):    1.666 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LOADEN0
    Info (332111):    3.333 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LVDS_CLK0
    Info (332111):    1.666 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateLOADEN0
    Info (332111):    3.333 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateLVDS_CLK0
    Info (332111):    2.500 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0
    Info (332111):    1.250 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk
    Info (332111):    2.000 board_inst|pcie|pcie|hip_cmn_clk[0]
    Info (332111):    4.000 board_inst|pcie|pcie|pld_clk
    Info (332111):    2.000 board_inst|pcie|pcie|pll_pcie_clk
    Info (332111):    0.250 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G
    Info (332111):    6.400 board_inst|pcie|pcie|tx_bonding_clocks[0]
    Info (332111):   25.600 board_inst|pcie|pcie|tx_clkout
    Info (332111):    0.400 board_inst|pcie|pcie|tx_serial_clk
    Info (332111):    4.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT
    Info (332111):   20.000   config_clk
    Info (332111):    8.000 kernel_pll_refclk
    Info (332111):   10.000  pcie_refclk
    Info (332111):    6.666  pll_ref_clk
Info (11165): Fitter preparation operations ending: elapsed time is 00:04:58
Info (170189): Fitter placement preparation operations beginning
Critical Warning: Compiling with slowed OpenCL Kernel clock.  This is to help achieve timing closure for board bringup.
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:02:57
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:21
Critical Warning: Compiling with slowed OpenCL Kernel clock.  This is to help achieve timing closure for board bringup.
Info (11888): Total time spent on timing analysis during Placement is 79.21 seconds.
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 100.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X11_Y71 to location X22_Y81
Critical Warning: Compiling with slowed OpenCL Kernel clock.  This is to help achieve timing closure for board bringup.
Critical Warning: Compiling with slowed OpenCL Kernel clock.  This is to help achieve timing closure for board bringup.
Info (11888): Total time spent on timing analysis during Routing is 8.67 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:05:28
Critical Warning: Compiling with slowed OpenCL Kernel clock.  This is to help achieve timing closure for board bringup.
Info (11888): Total time spent on timing analysis during Post-Routing is 13.84 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:08:56
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 14413 megabytes
    Info: Processing ended: Mon Mar 27 16:01:41 2017
    Info: Elapsed time: 00:29:24
    Info: Total CPU time (on all processors): 01:15:27
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:01:52 2017
Info: Command: quartus_asm top -c base
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:18
Info: Quartus Prime Assembler was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 9867 megabytes
    Info: Processing ended: Mon Mar 27 16:04:02 2017
    Info: Elapsed time: 00:02:10
    Info: Total CPU time (on all processors): 00:02:13
Info: *******************************************************************
Info: Running Quartus Prime Compiler Database Interface
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:04:04 2017
Info: Command: quartus_cdb top -c base --export_pr_static_block root_partition --snapshot final --file root_partition.qdb
Info: Quartus(args): --exclude_pr_subblocks --project top -c base --block_name root_partition --snapshot final --file root_partition.qdb
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: Running design::export_block root_partition -snapshot final -file root_partition.qdb  -exclude_pr_subblocks
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:17
Warning (18997): Exporting previously imported partition - root_partition.
Info (23030): Evaluation of Tcl script /opt/cad/altera/altera-16.1/quartus/common/tcl/internal/qatm_export_block.tcl was successful
Info: Quartus Prime Compiler Database Interface was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 2559 megabytes
    Info: Processing ended: Mon Mar 27 16:04:35 2017
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:27
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "kernel_system"
Info: *******************************************************************
Info: Running Quartus Prime Spectra-Q Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:04:40 2017
Info: Command: quartus_syn top -c top_synth
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Spectra-Q Synthesis...
Info: Project = "top"
Info: Revision = "top_synth"
Info: Analyzing source files
Info (18237): File "/home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_kernel_mem0/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v" is a duplicate of already analyzed file "/home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_kernel_cra/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info: Elaborating from top-level entity "kernel_system"
Info (18235): Library search order is as follows: "altera_work; kernel_system_clk_1x; kernel_system_kernel_cra; altera_avalon_mm_bridge_161; kernel_system_sys_description_rom; acl_rom_module_10; kernel_system; altera_reset_controller_161; altera_irq_mapper_161; altera_mm_interconnect_161; altera_merlin_slave_translator_161; altera_merlin_master_translator_161; kernel_system_clk_2x; kernel_system_clk_snoop; kernel_system_reset; kernel_system_hello_world_system; hello_world_system_140; kernel_system_kernel_mem0; kernel_system_kernel_irq; altera_irq_bridge_161; kernel_system_cra_root; cra_ring_root_10; kernel_system_cra_ring_rom; cra_ring_rom_10; kernel_system_avs_hello_world_cra_cra_ring; cra_ring_node_10; kernel_system_acl_internal_snoop; altera_avalon_st_adapter_161; channel_adapter_161". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(160): truncated value with size 115 to match size of target (96) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/acl_multistage_accumulator.v Line: 160
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(160): truncated value with size 115 to match size of target (96) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/acl_multistage_accumulator.v Line: 160
Warning (16788): Net "profile_data_NO_SHIFT_REG[63]" does not have a driver at hello_world.v(809) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/hello_world.v Line: 809
Warning (16735): Verilog HDL warning at acl_work_item_iterator.v(180): actual bit length 1 differs from formal bit length 32 for port "Q" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/acl_work_item_iterator.v Line: 180
Warning (13469): Verilog HDL assignment warning at acl_multistage_adder.v(141): truncated value with size 19 to match size of target (14) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/acl_multistage_adder.v Line: 141
Warning (13469): Verilog HDL assignment warning at lsu_non_aligned_write.v(100): truncated value with size 32 to match size of target (31) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_non_aligned_write.v Line: 100
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1761): truncated value with size 26 to match size of target (25) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_bursting_load_stores.v Line: 1761
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1763): truncated value with size 6 to match size of target (5) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_bursting_load_stores.v Line: 1763
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1766): truncated value with size 8 to match size of target (7) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_bursting_load_stores.v Line: 1766
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1771): truncated value with size 6 to match size of target (5) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_bursting_load_stores.v Line: 1771
Warning (16735): Verilog HDL warning at lsu_bursting_load_stores.v(1529): actual bit length 576 differs from formal bit length 584 for port "data_in" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_bursting_load_stores.v Line: 1529
Warning (16735): Verilog HDL warning at lsu_bursting_load_stores.v(1531): actual bit length 576 differs from formal bit length 584 for port "data_out" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_bursting_load_stores.v Line: 1531
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1611): truncated value with size 10 to match size of target (8) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_bursting_load_stores.v Line: 1611
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1625): truncated value with size 6 to match size of target (5) File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/lsu_bursting_load_stores.v Line: 1625
Warning (16735): Verilog HDL warning at hello_world.v(492): actual bit length 64 differs from formal bit length 31 for port "i_address" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/hello_world.v Line: 492
Warning (16735): Verilog HDL warning at hello_world.v(496): actual bit length 64 differs from formal bit length 31 for port "i_bitwiseor" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/ip/kernel_system/kernel_system_hello_world_system/hello_world_system_140/synth/hello_world.v Line: 496
Critical Warning (127004): Memory depth (32) in the design file differs from memory depth (33) in the Memory Initialization File "/home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/sys_description.hex" -- truncated remaining initial content value to fit RAM File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_ql74.tdf Line: 35
Info: Found 148 design entities
Info: There are 171 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[576]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_jbl1.tdf Line: 18472
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[577]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_jbl1.tdf Line: 18504
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[578]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_jbl1.tdf Line: 18536
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[579]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_jbl1.tdf Line: 18568
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[580]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_jbl1.tdf Line: 18600
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[581]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_jbl1.tdf Line: 18632
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[582]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_jbl1.tdf Line: 18664
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[583]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_jbl1.tdf Line: 18696
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[0]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_d5l1.tdf Line: 40
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[1]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_d5l1.tdf Line: 72
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[2]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_d5l1.tdf Line: 104
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[3]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_d5l1.tdf Line: 136
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[4]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_d5l1.tdf Line: 168
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[5]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_d5l1.tdf Line: 200
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[6]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_d5l1.tdf Line: 232
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_inst_0|kernel|hello_world_function_inst0|hello_world_basic_block_0|lsu_local_bb0_st_printf_data1|bursting_non_aligned_write|non_aligned_write|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[7]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_d5l1.tdf Line: 264
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[32]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1064
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[33]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1096
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[34]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1128
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[35]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1160
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[36]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1192
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[37]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1224
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[38]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1256
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[39]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1288
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[40]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1320
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[41]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1352
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[42]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1384
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[43]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1416
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[44]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1448
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[45]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1480
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[46]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1512
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[47]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1544
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[48]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1576
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[49]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1608
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[50]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1640
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[51]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1672
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[52]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1704
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[53]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1736
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[54]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1768
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[55]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1800
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[56]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1832
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[57]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1864
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[58]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1896
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[59]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1928
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[60]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1960
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[61]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 1992
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[62]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2024
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[63]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2056
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[64]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2088
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[65]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2120
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[66]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2152
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[67]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2184
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[68]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2216
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[69]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2248
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[70]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2280
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[71]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2312
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[72]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2344
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[73]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2376
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[74]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2408
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[75]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2440
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[76]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2472
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[77]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2504
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[78]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2536
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[79]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2568
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[80]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2600
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[81]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2632
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[82]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2664
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[83]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2696
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[84]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2728
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[85]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2760
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[86]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2792
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[87]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2824
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[88]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2856
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[89]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2888
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[90]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2920
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[91]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2952
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[92]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 2984
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[93]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3016
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[94]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3048
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[95]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3080
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[96]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3112
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[97]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3144
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[98]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3176
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[99]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3208
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[100]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3240
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[101]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3272
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[102]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3304
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[103]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3336
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[104]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3368
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[105]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3400
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[106]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3432
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[107]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3464
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[108]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3496
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[109]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3528
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[110]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3560
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[111]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3592
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[112]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3624
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[113]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3656
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[114]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3688
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[115]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3720
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[116]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3752
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[117]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3784
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[118]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3816
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[119]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3848
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[120]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3880
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[121]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3912
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[122]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3944
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[123]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 3976
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[124]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4008
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[125]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4040
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[126]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4072
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[127]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4104
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[128]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4136
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[129]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4168
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[130]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4200
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[131]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4232
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[132]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4264
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[133]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4296
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[134]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4328
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[135]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4360
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[136]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4392
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[137]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4424
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[138]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4456
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[139]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4488
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[140]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4520
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[141]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4552
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[142]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4584
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[143]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4616
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[144]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4648
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[145]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4680
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[146]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4712
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[147]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4744
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[148]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4776
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[149]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4808
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[150]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4840
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[151]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4872
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[152]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4904
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[153]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4936
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[154]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 4968
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[155]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5000
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[156]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5032
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[157]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5064
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[158]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5096
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[159]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5128
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[160]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5160
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[161]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5192
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[162]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5224
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[163]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5256
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[164]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5288
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[165]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5320
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[166]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5352
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[167]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5384
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[168]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5416
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[169]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5448
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[170]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5480
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[171]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5512
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[172]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5544
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[173]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5576
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[174]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5608
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[175]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5640
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[176]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5672
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[177]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5704
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[178]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5736
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[179]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5768
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[180]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5800
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[181]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5832
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[182]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5864
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[183]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5896
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[184]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5928
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[185]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5960
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[186]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 5992
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[187]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 6024
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[188]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 6056
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[189]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 6088
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[190]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 6120
        Warning (14320): Synthesized away node "hello_world_system|hello_world_system|hello_world_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b[191]" File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/tmp-clearbox/top_synth/47947/altsyncram_18l1.tdf Line: 6152
Info: Saving pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "|"
Info (286030): Timing-Driven Synthesis is running
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "kernel_system"
Info (125061): Changed top-level design entity name to "kernel_system"
Info (125061): Changed top-level design entity name to "kernel_system"
Info (125061): Changed top-level design entity name to "kernel_system"
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "kernel_system"
Info (125061): Changed top-level design entity name to "kernel_system"
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "kernel_system"
Info (125061): Changed top-level design entity name to "kernel_system"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "kernel_mem0_address[0]" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 30
    Warning (13410): Pin "kernel_mem0_address[1]" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 30
    Warning (13410): Pin "kernel_mem0_address[2]" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 30
    Warning (13410): Pin "kernel_mem0_address[3]" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 30
    Warning (13410): Pin "kernel_mem0_address[4]" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 30
    Warning (13410): Pin "kernel_mem0_address[5]" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 30
    Warning (13410): Pin "kernel_mem0_read" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 32
    Warning (13410): Pin "kernel_mem0_debugaccess" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 34
    Warning (13410): Pin "cc_snoop_ready" is stuck at GND File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/kernel_system/synth/kernel_system.v Line: 9
Info (17049): 3692 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 10998 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 656 input pins
    Info (21059): Implemented 683 output pins
    Info (21061): Implemented 8957 logic cells
    Info (21064): Implemented 702 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Spectra-Q Synthesis was successful. 0 errors, 207 warnings
    Info: Peak virtual memory: 1979 megabytes
    Info: Processing ended: Mon Mar 27 16:07:16 2017
    Info: Elapsed time: 00:02:36
    Info: Total CPU time (on all processors): 00:13:26
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:07:42 2017
Info: Command: quartus_fit top -c top
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (12262): Starting Fitter periphery placement operations
Info (16677): Loading synthesized database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "synthesized" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:11
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device 10AX115S2F45I1SG for design "top"
Info (21077): Core supply voltage is 0.95V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:37
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (12789): Real-time CRC ERROR_CHECK_FREQUENCY_DIVISOR value (1) in design does not match value (256) in the Quartus Prime Settings File
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Warning (18708): ATX/FPLL < board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst > is not placed in the same bank as the reference clock.
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (11178): Promoted 7 clocks (7 global)
    Info (13173): board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|outclk[0]~CLKENA0 (13125 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I21
    Info (13173): board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|outclk[1]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I22
    Info (13173): freeze_wrapper_inst|kernel_system_clock_reset_reset_reset_n~CLKENA0 (2608 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2G_G_I13
    Info (13173): board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf (6802 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I6
    Info (13173): board_inst|kernel_interface|kernel_interface|reset_controller_sw|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 (2323 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1C_G_I4
    Info (13173): board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_c_counters[3]~CLKENA0 (176 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I0
    Info (13173): board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0 (36665 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1D_G_I12
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_reset_delay_sync
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
        Info (332166): set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
    Info (332165): Entity dcfifo_2ei1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'kernel_system/altera_reset_controller_161/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'base.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|wys~CORE_CLK_OUT} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|pld_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pld_clk}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|hip_cmn_clk[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 25 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_serial_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|pll_pcie_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]} -inverted -multiply_by 40 -duty_cycle 50.00 -name {board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b} -divide_by 16 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_bonding_clocks[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -divide_by 10 -multiply_by 32 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at base.sdc(519): a10_internal_oscillator_clock0 could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332174): Ignored filter at base.sdc(520): acl_hmcc_wrapper_inst|* could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 520
Warning (332174): Ignored filter at base.sdc(520): altera_reserved_tck could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 520
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  a10_internal_oscillator_clock0  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {  config_clk  }] -group [get_clocks {  a10_internal_oscillator_clock0  }] -group [get_clocks {  altera_ts_clk  }] -group [get_clocks {  pll_ref_clk  }] -group [get_clocks {  kernel_pll_refclk  }] -group [get_clocks {
   pcie_refclk  board_inst|pcie|*  }] -group [get_clocks {  board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|*  }] -group [get_clocks {  acl_hmcc_wrapper_inst|*  }] -group [get_clocks {  altera_reserved_tck  }] -group [get_clocks {  mem_dqs[0]_IN  mem_dqs[1]_IN  mem_dqs[2]_IN  mem_dqs[3]_IN  mem_dqs[4]_IN  mem_dqs[5]_IN  mem_dqs[6]_IN  mem_dqs[7]_IN  board_inst|acl_ddr4_a10|*  }]  File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  acl_hmcc_wrapper_inst|*  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  altera_reserved_tck  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] does not match the master clock period requirement: 6.671
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.213 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.233 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.213 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.233 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.243 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.269 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.243 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.269 that is less than the recommended uncertainty 0.370
Warning (332088): No paths exist between clock target "board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out" of clock "board_inst|pcie|pcie|wys~CORE_CLK_OUT" and its clock source. Assuming zero source clock latency.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 94 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111): 1000.000 altera_ts_clk
    Info (332111):    6.666 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk
    Info (332111):    3.333 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk
    Info (332111):    1.666 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0
    Info (332111):    1.666 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1
    Info (332111):    1.666 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2
    Info (332111):    3.333 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0
    Info (332111):    3.333 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1
    Info (332111):    3.333 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9
    Info (332111):    0.833 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10
    Info (332111):    2.500 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0
    Info (332111):    1.250 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk
    Info (332111):    4.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout
    Info (332111):   10.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref
    Info (332111):    2.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk
    Info (332111):   25.600 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk
    Info (332111):    2.000 board_inst|pcie|pcie|hip_cmn_clk[0]
    Info (332111):    4.000 board_inst|pcie|pcie|pld_clk
    Info (332111):    2.000 board_inst|pcie|pcie|pll_pcie_clk
    Info (332111):    0.250 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G
    Info (332111):    6.400 board_inst|pcie|pcie|tx_bonding_clocks[0]
    Info (332111):   25.600 board_inst|pcie|pcie|tx_clkout
    Info (332111):    0.400 board_inst|pcie|pcie|tx_serial_clk
    Info (332111):    4.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT
    Info (332111):   20.000   config_clk
    Info (332111):    8.000 kernel_pll_refclk
    Info (332111):    0.832 mem_dqs[0]_IN
    Info (332111):    0.832 mem_dqs[1]_IN
    Info (332111):    0.832 mem_dqs[2]_IN
    Info (332111):    0.832 mem_dqs[3]_IN
    Info (332111):    0.832 mem_dqs[4]_IN
    Info (332111):    0.832 mem_dqs[5]_IN
    Info (332111):    0.832 mem_dqs[6]_IN
    Info (332111):    0.832 mem_dqs[7]_IN
    Info (332111):   10.000  pcie_refclk
    Info (332111):    6.666  pll_ref_clk
    Info (332111):   20.000 pr_clk_enable_dclk_reg2_user_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:03:50
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (11165): Fitter preparation operations ending: elapsed time is 00:04:35
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 638 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 638 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:02:39
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:09
Info (11888): Total time spent on timing analysis during Placement is 83.33 seconds.
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 85.52 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X11_Y71 to location X22_Y81
Info (11888): Total time spent on timing analysis during Routing is 37.73 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:07:21
Info (11888): Total time spent on timing analysis during Post-Routing is 9.90 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:06:31
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 12114 megabytes
    Info: Processing ended: Mon Mar 27 16:36:58 2017
    Info: Elapsed time: 00:29:16
    Info: Total CPU time (on all processors): 01:15:10
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:37:04 2017
Info: Command: quartus_sta top -c top
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:14
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Core supply voltage is 0.95V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_reset_delay_sync
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
        Info (332166): set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
    Info (332165): Entity dcfifo_2ei1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'kernel_system/altera_reset_controller_161/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'base.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|wys~CORE_CLK_OUT} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|pld_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pld_clk}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|hip_cmn_clk[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 25 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_serial_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|pll_pcie_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]} -inverted -multiply_by 40 -duty_cycle 50.00 -name {board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b} -divide_by 16 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_bonding_clocks[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -divide_by 10 -multiply_by 32 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at base.sdc(519): a10_internal_oscillator_clock0 could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332174): Ignored filter at base.sdc(520): acl_hmcc_wrapper_inst|* could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 520
Warning (332174): Ignored filter at base.sdc(520): altera_reserved_tck could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 520
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  a10_internal_oscillator_clock0  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {  config_clk  }] -group [get_clocks {  a10_internal_oscillator_clock0  }] -group [get_clocks {  altera_ts_clk  }] -group [get_clocks {  pll_ref_clk  }] -group [get_clocks {  kernel_pll_refclk  }] -group [get_clocks {
   pcie_refclk  board_inst|pcie|*  }] -group [get_clocks {  board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|*  }] -group [get_clocks {  acl_hmcc_wrapper_inst|*  }] -group [get_clocks {  altera_reserved_tck  }] -group [get_clocks {  mem_dqs[0]_IN  mem_dqs[1]_IN  mem_dqs[2]_IN  mem_dqs[3]_IN  mem_dqs[4]_IN  mem_dqs[5]_IN  mem_dqs[6]_IN  mem_dqs[7]_IN  board_inst|acl_ddr4_a10|*  }]  File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  acl_hmcc_wrapper_inst|*  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  altera_reserved_tck  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] does not match the master clock period requirement: 6.671
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.213 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.233 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.213 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.233 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.243 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.269 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.243 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.269 that is less than the recommended uncertainty 0.370
Warning (332088): No paths exist between clock target "board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out" of clock "board_inst|pcie|pcie|wys~CORE_CLK_OUT" and its clock source. Assuming zero source clock latency.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 950mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.157              -7.151 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.063               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.066               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.305               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.361               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.392               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.771               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     3.037               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.137               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.141               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     3.149               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.388               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.411               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.487               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.514               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.542               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.810               0.000 config_clk 
    Info (332119):     3.980               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     4.867               0.000 pll_ref_clk 
    Info (332119):    14.523               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.035               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.038               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.038               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.039               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.043               0.000 config_clk 
    Info (332119):     0.177               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.260               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.306               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.308               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.479               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.545               0.000 pll_ref_clk 
    Info (332119):     0.839               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.842               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.876               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.917               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.918               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     1.015               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     1.034               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.340               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.512               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     4.763               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.315               0.000 pll_ref_clk 
    Info (332119):    12.603               0.000 config_clk 
    Info (332119):    15.503               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    15.883               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    15.980               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    16.001               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    16.037               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    16.230               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    16.253               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    17.115               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.293               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    17.502               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.599               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.620               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.638               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.656               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.849               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.872               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.308               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.312               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.357               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.642               0.000 config_clk 
    Info (332119):     0.727               0.000 pll_ref_clk 
    Info (332119):     8.518               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.526               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.740               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.778               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.792               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.840               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.229               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.336               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     9.991               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.011               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.180               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.208               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.246               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.294               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.627               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.070               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.300              -0.300 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.123               0.000 mem_dqs[0]_IN 
    Info (332119):     0.123               0.000 mem_dqs[4]_IN 
    Info (332119):     0.124               0.000 mem_dqs[1]_IN 
    Info (332119):     0.124               0.000 mem_dqs[2]_IN 
    Info (332119):     0.124               0.000 mem_dqs[3]_IN 
    Info (332119):     0.124               0.000 mem_dqs[5]_IN 
    Info (332119):     0.124               0.000 mem_dqs[6]_IN 
    Info (332119):     0.124               0.000 mem_dqs[7]_IN 
    Info (332119):     0.125               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.386               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.719               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.720               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.720               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.882               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.909               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.926               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     1.329               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.554               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.555               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.555               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.612               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.867               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.855               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.973               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.161               0.000 pll_ref_clk 
    Info (332119):     3.956               0.000 kernel_pll_refclk 
    Info (332119):     4.745               0.000 pcie_refclk 
    Info (332119):     4.881               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.448               0.000 config_clk 
    Info (332119):     9.866               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.661               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Slow 950mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.533  2.000  1.467 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  0.742  2.000  1.258 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  0.854  2.000  1.146 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  0.967  2.000  1.033 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 2.695 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Slow 950mV 0C Model
Info (332146): Worst-case setup slack is -0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.050              -0.538 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.248               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.523               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.534               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.589               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.769               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.030               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     2.739               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.846               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     2.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     2.880               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.122               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.222               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.249               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.331               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.599               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.769               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     4.526               0.000 config_clk 
    Info (332119):     4.974               0.000 pll_ref_clk 
    Info (332119):    15.176               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.034               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.035               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.039               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.045               0.000 config_clk 
    Info (332119):     0.169               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.173               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.204               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.273               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.418               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.455               0.000 pll_ref_clk 
    Info (332119):     0.916               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     0.928               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.935               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.968               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.973               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     1.000               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     1.007               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     1.013               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     1.122               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
Info (332146): Worst-case recovery slack is 0.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.591               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.681               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.897               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     4.910               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.455               0.000 pll_ref_clk 
    Info (332119):    13.496               0.000 config_clk 
    Info (332119):    15.142               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    15.575               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    15.679               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    15.692               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    15.725               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    15.952               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    15.970               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    16.822               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.032               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    17.255               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.359               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.372               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.390               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.405               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.632               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.650               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.292               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.300               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.311               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.502               0.000 config_clk 
    Info (332119):     0.625               0.000 pll_ref_clk 
    Info (332119):     8.563               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.566               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.812               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.842               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.865               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.905               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.343               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.417               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.098               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.114               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.313               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.332               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.381               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.422               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.803               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.268               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.300              -0.300 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.100               0.000 mem_dqs[1]_IN 
    Info (332119):     0.100               0.000 mem_dqs[5]_IN 
    Info (332119):     0.101               0.000 mem_dqs[0]_IN 
    Info (332119):     0.101               0.000 mem_dqs[2]_IN 
    Info (332119):     0.101               0.000 mem_dqs[3]_IN 
    Info (332119):     0.101               0.000 mem_dqs[4]_IN 
    Info (332119):     0.101               0.000 mem_dqs[6]_IN 
    Info (332119):     0.101               0.000 mem_dqs[7]_IN 
    Info (332119):     0.124               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.389               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.880               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.901               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.911               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     1.319               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.592               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.847               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.835               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.984               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.147               0.000 pll_ref_clk 
    Info (332119):     3.939               0.000 kernel_pll_refclk 
    Info (332119):     4.729               0.000 pcie_refclk 
    Info (332119):     4.868               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.482               0.000 config_clk 
    Info (332119):     9.872               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.638               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Slow 950mV 0C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.703  2.000  1.297 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  0.928  2.000  1.072 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.038  2.000  0.962 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.105  2.000  0.895 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 2.850 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 950mV 100C Model
Info (332146): Worst-case setup slack is 0.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.570               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.717               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.755               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.915               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.968               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.135               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.274               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     4.107               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.605               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     4.662               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.670               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     4.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     4.790               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     4.862               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     4.883               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     4.889               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     5.061               0.000 config_clk 
    Info (332119):     5.185               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     5.326               0.000 pll_ref_clk 
    Info (332119):    15.639               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.016               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.016               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.018               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.024               0.000 config_clk 
    Info (332119):     0.075               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.136               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.282               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.320               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.336               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.381               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.394               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.398               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.406               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.416               0.000 pll_ref_clk 
    Info (332119):     0.426               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.435               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.451               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     0.456               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     0.799               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.005               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.018               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     5.180               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.596               0.000 pll_ref_clk 
    Info (332119):    14.217               0.000 config_clk 
    Info (332119):    17.528               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.563               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.724               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.759               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.784               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.819               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.844               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.879               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.888               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.888               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.923               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    17.978               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    18.005               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    18.013               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.040               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.499               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case removal slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.204               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.205               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.242               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.465               0.000 config_clk 
    Info (332119):     0.583               0.000 pll_ref_clk 
    Info (332119):    10.012               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.036               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.052               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    10.068               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    10.115               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.166               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    10.175               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.184               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.219               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    10.238               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    10.238               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.283               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    10.410               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    10.475               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    10.585               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.116               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.300              -0.300 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.125               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.125               0.000 mem_dqs[0]_IN 
    Info (332119):     0.125               0.000 mem_dqs[1]_IN 
    Info (332119):     0.125               0.000 mem_dqs[2]_IN 
    Info (332119):     0.125               0.000 mem_dqs[3]_IN 
    Info (332119):     0.125               0.000 mem_dqs[4]_IN 
    Info (332119):     0.125               0.000 mem_dqs[5]_IN 
    Info (332119):     0.125               0.000 mem_dqs[6]_IN 
    Info (332119):     0.125               0.000 mem_dqs[7]_IN 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.404               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.404               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.864               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.896               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.970               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     1.352               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.612               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.939               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.966               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.017               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.222               0.000 pll_ref_clk 
    Info (332119):     3.972               0.000 kernel_pll_refclk 
    Info (332119):     4.905               0.000 pcie_refclk 
    Info (332119):     4.950               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.436               0.000 config_clk 
    Info (332119):     9.952               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.737               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Fast 950mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.892  2.000  1.108 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  0.899  2.000  1.101 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.025  2.000  0.975 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.160  2.000  0.840 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.265 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 950mV 0C Model
Info (332146): Worst-case setup slack is 0.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.805               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.158               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.219               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.287               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.321               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.576               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.647               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     4.489               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.676               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     4.731               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.732               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     4.748               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     4.861               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     4.925               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     4.944               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     4.944               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     5.224               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     5.497               0.000 pll_ref_clk 
    Info (332119):     5.636               0.000 config_clk 
    Info (332119):    16.186               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.011               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.014               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.014               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.018               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.022               0.000 config_clk 
    Info (332119):     0.083               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.107               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.159               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.172               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.261               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.321               0.000 pll_ref_clk 
    Info (332119):     0.377               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.384               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.388               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.401               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.417               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.419               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.438               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     0.442               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     0.819               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 1.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.155               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.461               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.545               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     5.410               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.776               0.000 pll_ref_clk 
    Info (332119):    15.348               0.000 config_clk 
    Info (332119):    17.693               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.885               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.939               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.943               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.981               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    18.073               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.096               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.545               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    18.647               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    18.847               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    18.901               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    18.905               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    18.943               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    18.952               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    19.035               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    19.058               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.173               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.179               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.200               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.338               0.000 config_clk 
    Info (332119):     0.462               0.000 pll_ref_clk 
    Info (332119):     9.075               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     9.089               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     9.190               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     9.214               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     9.241               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     9.256               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.445               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.595               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.007               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.027               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.108               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.126               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.165               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.178               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.346               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    11.078               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.300              -0.300 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.124               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.142               0.000 mem_dqs[2]_IN 
    Info (332119):     0.142               0.000 mem_dqs[3]_IN 
    Info (332119):     0.142               0.000 mem_dqs[6]_IN 
    Info (332119):     0.142               0.000 mem_dqs[7]_IN 
    Info (332119):     0.143               0.000 mem_dqs[0]_IN 
    Info (332119):     0.143               0.000 mem_dqs[1]_IN 
    Info (332119):     0.143               0.000 mem_dqs[4]_IN 
    Info (332119):     0.143               0.000 mem_dqs[5]_IN 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.406               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.408               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.913               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.953               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.969               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     1.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.653               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.938               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     3.007               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.025               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.209               0.000 pll_ref_clk 
    Info (332119):     3.983               0.000 kernel_pll_refclk 
    Info (332119):     4.908               0.000 pcie_refclk 
    Info (332119):     4.950               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.435               0.000 config_clk 
    Info (332119):     9.911               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.734               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Fast 950mV 0C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.100  2.000  0.900 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.111  2.000  0.889 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.219  2.000  0.781 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.309  2.000  0.691 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.473 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 6731 megabytes
    Info: Processing ended: Mon Mar 27 16:41:45 2017
    Info: Elapsed time: 00:04:41
    Info: Total CPU time (on all processors): 00:13:05
Info: *******************************************************************
Info: Running Quartus Prime Compiler Database Interface
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:41:48 2017
Info: Command: quartus_cdb -t scripts/post_flow_pr.tcl
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: Running post-flow script
Info: Project name: top
Info: Revision name: top
Info: Checking for OpenCL SDK installation, environment should have ALTERAOCLSDKROOT defined
Info: ALTERAOCLSDKROOT=/opt/cad/altera/altera-16.1/hld
Info: Running PR checks script
Info: Project name: top
Info: Revision name: top
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:15
Info: Running adjust PLLs script
Info: Project name: top
Info: Revision name: top
Info: Adjusting PLL iteration: 1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:11
Info: Device part name is 10AX115S2F45I1SG
Info: Speedgrade is 1
Info: Calculating maximum fmax...
Info: Clock board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0
Info:   Period: 2.500
Info:   Restricted Fmax from STA: 376.36
Info:     Setup slack: -0.157
Info:     Recovery slack: 0.340
Info:     normalized Recovery slack: 0.085
Info:     Minimum Pulse Width slack: 0.864
Info:   Adjusted period: 2.657 (+0.157, Setup)
Info:   Restricted Fmax from STA is lower than 376.364320662, using it instead.
Info:   Fmax: 376.36
Info: Clock board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1
Info:   Period: 1.250
Info:   Restricted Fmax from STA: 5000.0
Info:     Setup slack: N/A
Info:     Recovery slack: N/A
Info:     Minimum Pulse Width slack: -0.300
Warning: No slack found for clock board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 - assuming 10 GHz.
Info: Kernel Fmax determined to be 376.36
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:09
Info: Found kernel_pll: board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst
Info: PLL reference clock frequency:
Info:   125.0 MHz
Info: Desired kernel_clk frequency:
Info:   376.36 MHz
Info: Actual kernel_clk frequency:
Info:   375.0 MHz
Info: IOPLL settings adjusted successfully for current revision
Info: Compiling import revision -> need to update base revision in parallel!
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:13
Info: IOPLL settings adjusted successfully for base revision
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:09
Info: Generating acl_quartus_report.txt
Info: Launching STA with report script /opt/cad/altera/altera-16.1/hld/ip/board/bsp/failing_clocks.tcl
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Processing started: Mon Mar 27 16:44:32 2017
Info: Command: quartus_sta top -c top --report_script=/opt/cad/altera/altera-16.1/hld/ip/board/bsp/failing_clocks.tcl
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:15
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Core supply voltage is 0.95V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_reset_delay_sync
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
        Info (332166): set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
    Info (332165): Entity dcfifo_2ei1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'kernel_system/altera_reset_controller_161/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'base.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|wys~CORE_CLK_OUT} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|pld_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pld_clk}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|hip_cmn_clk[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 25 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_serial_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|pll_pcie_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]} -inverted -multiply_by 40 -duty_cycle 50.00 -name {board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b} -divide_by 16 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_bonding_clocks[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -multiply_by 6 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at base.sdc(519): a10_internal_oscillator_clock0 could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332174): Ignored filter at base.sdc(520): acl_hmcc_wrapper_inst|* could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 520
Warning (332174): Ignored filter at base.sdc(520): altera_reserved_tck could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 520
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  a10_internal_oscillator_clock0  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {  config_clk  }] -group [get_clocks {  a10_internal_oscillator_clock0  }] -group [get_clocks {  altera_ts_clk  }] -group [get_clocks {  pll_ref_clk  }] -group [get_clocks {  kernel_pll_refclk  }] -group [get_clocks {
   pcie_refclk  board_inst|pcie|*  }] -group [get_clocks {  board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|*  }] -group [get_clocks {  acl_hmcc_wrapper_inst|*  }] -group [get_clocks {  altera_reserved_tck  }] -group [get_clocks {  mem_dqs[0]_IN  mem_dqs[1]_IN  mem_dqs[2]_IN  mem_dqs[3]_IN  mem_dqs[4]_IN  mem_dqs[5]_IN  mem_dqs[6]_IN  mem_dqs[7]_IN  board_inst|acl_ddr4_a10|*  }]  File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  acl_hmcc_wrapper_inst|*  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  altera_reserved_tck  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] does not match the master clock period requirement: 6.671
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.213 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.233 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.213 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.233 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.243 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.269 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.243 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.269 that is less than the recommended uncertainty 0.370
Warning (332088): No paths exist between clock target "board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out" of clock "board_inst|pcie|pcie|wys~CORE_CLK_OUT" and its clock source. Assuming zero source clock latency.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Using custom scripts: /opt/cad/altera/altera-16.1/hld/ip/board/bsp/failing_clocks.tcl
Info: Analyzing Slow 950mV 100C Model
Info (332146): Worst-case setup slack is 0.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.009               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.063               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.066               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.305               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.361               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.392               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.771               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     3.037               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.137               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.141               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     3.149               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.388               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.411               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.487               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.514               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.542               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.810               0.000 config_clk 
    Info (332119):     3.980               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     4.867               0.000 pll_ref_clk 
    Info (332119):    14.523               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.035               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.038               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.038               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.039               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.043               0.000 config_clk 
    Info (332119):     0.177               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.260               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.306               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.308               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.479               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.545               0.000 pll_ref_clk 
    Info (332119):     0.839               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.842               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.876               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.917               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.918               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     1.015               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     1.034               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.506               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.512               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     4.763               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.315               0.000 pll_ref_clk 
    Info (332119):    12.603               0.000 config_clk 
    Info (332119):    15.503               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    15.883               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    15.980               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    16.001               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    16.037               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    16.230               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    16.253               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    17.115               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.293               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    17.502               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.599               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.620               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.638               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.656               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.849               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.872               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.308               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.312               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.357               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.642               0.000 config_clk 
    Info (332119):     0.727               0.000 pll_ref_clk 
    Info (332119):     8.518               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.526               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.740               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.778               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.792               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.840               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.229               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.336               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     9.991               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.011               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.180               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.208               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.246               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.294               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.627               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.070               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.217 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.123               0.000 mem_dqs[0]_IN 
    Info (332119):     0.123               0.000 mem_dqs[4]_IN 
    Info (332119):     0.124               0.000 mem_dqs[1]_IN 
    Info (332119):     0.124               0.000 mem_dqs[2]_IN 
    Info (332119):     0.124               0.000 mem_dqs[3]_IN 
    Info (332119):     0.124               0.000 mem_dqs[5]_IN 
    Info (332119):     0.124               0.000 mem_dqs[6]_IN 
    Info (332119):     0.124               0.000 mem_dqs[7]_IN 
    Info (332119):     0.125               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.386               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.719               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.720               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.720               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.909               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.926               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     0.965               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.329               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.554               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.555               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.555               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.612               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.867               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.855               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.973               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.161               0.000 pll_ref_clk 
    Info (332119):     3.971               0.000 kernel_pll_refclk 
    Info (332119):     4.745               0.000 pcie_refclk 
    Info (332119):     4.881               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.448               0.000 config_clk 
    Info (332119):     9.866               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.661               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Slow 950mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.665  2.132  1.467 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  0.874  2.132  1.258 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  0.986  2.132  1.146 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.099  2.132  1.033 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.027 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Slow 950mV 0C Model
Info (332146): Worst-case setup slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.248               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.523               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.534               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.589               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.769               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.030               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     2.739               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.846               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     2.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     2.880               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.122               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.222               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.249               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.331               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.599               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.769               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     4.526               0.000 config_clk 
    Info (332119):     4.974               0.000 pll_ref_clk 
    Info (332119):    15.176               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.034               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.035               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.039               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.045               0.000 config_clk 
    Info (332119):     0.169               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.173               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.204               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.273               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.418               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.455               0.000 pll_ref_clk 
    Info (332119):     0.916               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     0.928               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.935               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.968               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.973               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     1.000               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     1.007               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     1.013               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     1.122               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
Info (332146): Worst-case recovery slack is 0.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.681               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.757               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.897               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     4.910               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.455               0.000 pll_ref_clk 
    Info (332119):    13.496               0.000 config_clk 
    Info (332119):    15.142               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    15.575               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    15.679               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    15.692               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    15.725               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    15.952               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    15.970               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    16.822               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.032               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    17.255               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.359               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.372               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.390               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.405               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.632               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.650               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.292               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.300               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.311               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.502               0.000 config_clk 
    Info (332119):     0.625               0.000 pll_ref_clk 
    Info (332119):     8.563               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.566               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.812               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.842               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.865               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.905               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.343               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.417               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.098               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.114               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.313               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.332               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.381               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.422               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.803               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.268               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.217 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.100               0.000 mem_dqs[1]_IN 
    Info (332119):     0.100               0.000 mem_dqs[5]_IN 
    Info (332119):     0.101               0.000 mem_dqs[0]_IN 
    Info (332119):     0.101               0.000 mem_dqs[2]_IN 
    Info (332119):     0.101               0.000 mem_dqs[3]_IN 
    Info (332119):     0.101               0.000 mem_dqs[4]_IN 
    Info (332119):     0.101               0.000 mem_dqs[6]_IN 
    Info (332119):     0.101               0.000 mem_dqs[7]_IN 
    Info (332119):     0.124               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.389               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.901               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.911               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     0.963               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.319               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.592               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.847               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.835               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.984               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.147               0.000 pll_ref_clk 
    Info (332119):     3.957               0.000 kernel_pll_refclk 
    Info (332119):     4.729               0.000 pcie_refclk 
    Info (332119):     4.868               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.482               0.000 config_clk 
    Info (332119):     9.872               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.638               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Slow 950mV 0C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.835  2.132  1.297 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.060  2.132  1.072 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.170  2.132  0.962 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.237  2.132  0.895 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.182 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 950mV 100C Model
Info (332146): Worst-case setup slack is 0.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.717               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.736               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.755               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.915               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.968               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.135               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.274               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     4.107               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.605               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     4.662               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.670               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     4.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     4.790               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     4.862               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     4.883               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     4.889               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     5.061               0.000 config_clk 
    Info (332119):     5.185               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     5.326               0.000 pll_ref_clk 
    Info (332119):    15.639               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.016               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.016               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.018               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.024               0.000 config_clk 
    Info (332119):     0.075               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.136               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.282               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.320               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.336               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.381               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.394               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.398               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.406               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.416               0.000 pll_ref_clk 
    Info (332119):     0.426               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.435               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.451               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     0.456               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     0.799               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.994               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.005               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.018               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     5.180               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.596               0.000 pll_ref_clk 
    Info (332119):    14.217               0.000 config_clk 
    Info (332119):    17.528               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.563               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.724               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.759               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.784               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.819               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.844               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.879               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.888               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.888               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.923               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    17.978               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    18.005               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    18.013               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.040               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.499               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case removal slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.204               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.205               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.242               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.465               0.000 config_clk 
    Info (332119):     0.583               0.000 pll_ref_clk 
    Info (332119):    10.012               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.036               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.052               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    10.068               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    10.115               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.166               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    10.175               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.184               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.219               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    10.238               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    10.238               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.283               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    10.410               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    10.475               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    10.585               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.116               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.217 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.125               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.125               0.000 mem_dqs[0]_IN 
    Info (332119):     0.125               0.000 mem_dqs[1]_IN 
    Info (332119):     0.125               0.000 mem_dqs[2]_IN 
    Info (332119):     0.125               0.000 mem_dqs[3]_IN 
    Info (332119):     0.125               0.000 mem_dqs[4]_IN 
    Info (332119):     0.125               0.000 mem_dqs[5]_IN 
    Info (332119):     0.125               0.000 mem_dqs[6]_IN 
    Info (332119):     0.125               0.000 mem_dqs[7]_IN 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.404               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.404               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.896               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.947               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.970               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     1.352               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.612               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.939               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.966               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.017               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.222               0.000 pll_ref_clk 
    Info (332119):     3.972               0.000 kernel_pll_refclk 
    Info (332119):     4.905               0.000 pcie_refclk 
    Info (332119):     4.950               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.436               0.000 config_clk 
    Info (332119):     9.952               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.737               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pInfo: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:48:59 2017
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off top -c base
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:18
Info: Quartus Prime Assembler was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 9884 megabytes
    Info: Processing ended: Mon Mar 27 16:51:03 2017
    Info: Elapsed time: 00:02:04
    Info: Total CPU time (on all processors): 00:02:14
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:51:05 2017
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off top -c top
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:14
Info (18936): Using revision base.kernel.pmsf as a baseline for top.kernel mask verification
Info (18938): Using revision base.static.msf as a baseline for static mask verification
Info (18937): Using revision base.sof as a baseline for logic preservation verification
Info: Quartus Prime Assembler was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 9761 megabytes
    Info: Processing ended: Mon Mar 27 16:53:17 2017
    Info: Elapsed time: 00:02:12
    Info: Total CPU time (on all processors): 00:02:21
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:53:20 2017
Info: Command: quartus_cpf -c top.kernel.pmsf top.rbf
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info (14757): The PR bitstream ID is 0
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 2069 megabytes
    Info: Processing ended: Mon Mar 27 16:54:42 2017
    Info: Elapsed time: 00:01:22
    Info: Total CPU time (on all processors): 00:01:32
Info: *******************************************************************
Info: Running Quartus Prime Compiler Database Interface
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 16:54:43 2017
Info: Command: quartus_cdb -t scripts/create_fpga_bin_pr.tcl top.sof top.rbf pr_base_id.txt
Info: Quartus(args): top.sof top.rbf pr_base_id.txt
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: Creating fpga.bin from with args: top.sof top.rbf pr_base_id.txt
Info: Checking for OpenCL SDK installation, environment should have ALTERAOCLSDKROOT defined
Info: ALTERAOCLSDKROOT=/opt/cad/altera/altera-16.1/hld
Info: create_fpga_bin_pr.tcl: Input files: top.sof top.rbf pr_base_id.txt
Info: create_fpga_bin_pr.tcl: Created fpga.bin with three sections
Info (23030): Evaluation of Tcl script scripts/create_fpga_bin_pr.tcl was successful
Info: Quartus Prime Compiler Database Interface was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1185 megabytes
    Info: Processing ended: Mon Mar 27 16:54:58 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:02
cie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Fast 950mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.024  2.132  1.108 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.031  2.132  1.101 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.157  2.132  0.975 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.292  2.132  0.840 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.597 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 950mV 0C Model
Info (332146): Worst-case setup slack is 0.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.971               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.158               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.219               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.287               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.321               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.576               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.647               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     4.489               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.676               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     4.731               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.732               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     4.748               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     4.861               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     4.925               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     4.944               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     4.944               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     5.224               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     5.497               0.000 pll_ref_clk 
    Info (332119):     5.636               0.000 config_clk 
    Info (332119):    16.186               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.011               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.014               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.014               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.018               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.022               0.000 config_clk 
    Info (332119):     0.083               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.107               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.159               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.172               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.261               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.321               0.000 pll_ref_clk 
    Info (332119):     0.377               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.384               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.388               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.401               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.417               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.419               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.438               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     0.442               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     0.819               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 1.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.321               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.461               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.545               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     5.410               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.776               0.000 pll_ref_clk 
    Info (332119):    15.348               0.000 config_clk 
    Info (332119):    17.693               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.885               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.939               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.943               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.981               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    18.073               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.096               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.545               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    18.647               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    18.847               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    18.901               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    18.905               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    18.943               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    18.952               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    19.035               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    19.058               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.173               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.179               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.200               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.338               0.000 config_clk 
    Info (332119):     0.462               0.000 pll_ref_clk 
    Info (332119):     9.075               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     9.089               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     9.190               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     9.214               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     9.241               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     9.256               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.445               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.595               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.007               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.027               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.108               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.126               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.165               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.178               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.346               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    11.078               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.217 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.124               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.142               0.000 mem_dqs[2]_IN 
    Info (332119):     0.142               0.000 mem_dqs[3]_IN 
    Info (332119):     0.142               0.000 mem_dqs[6]_IN 
    Info (332119):     0.142               0.000 mem_dqs[7]_IN 
    Info (332119):     0.143               0.000 mem_dqs[0]_IN 
    Info (332119):     0.143               0.000 mem_dqs[1]_IN 
    Info (332119):     0.143               0.000 mem_dqs[4]_IN 
    Info (332119):     0.143               0.000 mem_dqs[5]_IN 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.406               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.408               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.953               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.969               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     0.996               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.653               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.938               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     3.007               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.025               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.209               0.000 pll_ref_clk 
    Info (332119):     3.987               0.000 kernel_pll_refclk 
    Info (332119):     4.908               0.000 pcie_refclk 
    Info (332119):     4.950               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.435               0.000 config_clk 
    Info (332119):     9.911               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.734               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Fast 950mV 0C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.232  2.132  0.900 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.243  2.132  0.889 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.351  2.132  0.781 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.441  2.132  0.691 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.805 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info (21077): Core supply voltage is 0.95V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info: There are no clock domains failing timing
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 6888 megabytes
    Info: Processing ended: Mon Mar 27 16:48:54 2017
    Info: Elapsed time: 00:04:22
    Info: Total CPU time (on all processors): 00:12:50
Info: No timing violations found
Info: Compiling top revision -> generating base.sof and top.sof!
Info: Exporting SDC constraints
Info: Compiling top or flat revision -> nothing to be done here!
Info: Creating partial reconfiguration files
Info: Compiling top revision -> generating PR files
Info: Running quartus_cpf for .rbf
Info: Running create_fpga_bin_pr.tcl script
Info: Compiling top revision -> adding top.sof, top.rbf and pr_base_id.txt to fpga.bin!
Info (23030): Evaluation of Tcl script scripts/post_flow_pr.tcl was successful
Info: Quartus Prime Compiler Database Interface was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4280 megabytes
    Info: Processing ended: Mon Mar 27 16:54:58 2017
    Info: Elapsed time: 00:13:10
    Info: Total CPU time (on all processors): 00:21:40
Info: *******************************************************************
Info: Running Quartus Prime Compiler Database Interface
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Mar 27 15:13:23 2017
Info: Command: quartus_cdb -t import_compile.tcl
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info (125061): Changed top-level design entity name to "top"
Info (125061): Changed top-level design entity name to "kernel_system"
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "|".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:04
Info (23030): Evaluation of Tcl script import_compile.tcl was successful
Info: Quartus Prime Compiler Database Interface was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1671 megabytes
    Info: Processing ended: Mon Mar 27 16:55:00 2017
    Info: Elapsed time: 01:41:37
    Info: Total CPU time (on all processors): 03:40:43
