
10_SD_Card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fa4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000067c  08009134  08009134  0000a134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097b0  080097b0  0000b080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080097b0  080097b0  0000a7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097b8  080097b8  0000b080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097b8  080097b8  0000a7b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080097bc  080097bc  0000a7bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  080097c0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002694  20000080  08009840  0000b080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002714  08009840  0000b714  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000111e6  00000000  00000000  0000b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029ad  00000000  00000000  0001c296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  0001ec48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000beb  00000000  00000000  0001fbd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028e95  00000000  00000000  000207c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b55  00000000  00000000  00049658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed5d2  00000000  00000000  0005f1ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014c77f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046c0  00000000  00000000  0014c7c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00150e84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800911c 	.word	0x0800911c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800911c 	.word	0x0800911c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	2102      	movs	r1, #2
 80005b4:	4803      	ldr	r0, [pc, #12]	@ (80005c4 <SELECT+0x18>)
 80005b6:	f001 fd2f 	bl	8002018 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80005ba:	2001      	movs	r0, #1
 80005bc:	f001 fa34 	bl	8001a28 <HAL_Delay>
}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	48000800 	.word	0x48000800

080005c8 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80005cc:	2201      	movs	r2, #1
 80005ce:	2102      	movs	r1, #2
 80005d0:	4803      	ldr	r0, [pc, #12]	@ (80005e0 <DESELECT+0x18>)
 80005d2:	f001 fd21 	bl	8002018 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80005d6:	2001      	movs	r0, #1
 80005d8:	f001 fa26 	bl	8001a28 <HAL_Delay>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	48000800 	.word	0x48000800

080005e4 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005ee:	bf00      	nop
 80005f0:	4b08      	ldr	r3, [pc, #32]	@ (8000614 <SPI_TxByte+0x30>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	689b      	ldr	r3, [r3, #8]
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	2b02      	cmp	r3, #2
 80005fc:	d1f8      	bne.n	80005f0 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80005fe:	1df9      	adds	r1, r7, #7
 8000600:	2364      	movs	r3, #100	@ 0x64
 8000602:	2201      	movs	r2, #1
 8000604:	4803      	ldr	r0, [pc, #12]	@ (8000614 <SPI_TxByte+0x30>)
 8000606:	f003 f8a4 	bl	8003752 <HAL_SPI_Transmit>
}
 800060a:	bf00      	nop
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20002210 	.word	0x20002210

08000618 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
 8000620:	460b      	mov	r3, r1
 8000622:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000624:	bf00      	nop
 8000626:	4b08      	ldr	r3, [pc, #32]	@ (8000648 <SPI_TxBuffer+0x30>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	f003 0302 	and.w	r3, r3, #2
 8000630:	2b02      	cmp	r3, #2
 8000632:	d1f8      	bne.n	8000626 <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000634:	887a      	ldrh	r2, [r7, #2]
 8000636:	2364      	movs	r3, #100	@ 0x64
 8000638:	6879      	ldr	r1, [r7, #4]
 800063a:	4803      	ldr	r0, [pc, #12]	@ (8000648 <SPI_TxBuffer+0x30>)
 800063c:	f003 f889 	bl	8003752 <HAL_SPI_Transmit>
}
 8000640:	bf00      	nop
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20002210 	.word	0x20002210

0800064c <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000652:	23ff      	movs	r3, #255	@ 0xff
 8000654:	71fb      	strb	r3, [r7, #7]

  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000656:	bf00      	nop
 8000658:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <SPI_RxByte+0x34>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	689b      	ldr	r3, [r3, #8]
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	2b02      	cmp	r3, #2
 8000664:	d1f8      	bne.n	8000658 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000666:	1dba      	adds	r2, r7, #6
 8000668:	1df9      	adds	r1, r7, #7
 800066a:	2364      	movs	r3, #100	@ 0x64
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2301      	movs	r3, #1
 8000670:	4803      	ldr	r0, [pc, #12]	@ (8000680 <SPI_RxByte+0x34>)
 8000672:	f003 f9e4 	bl	8003a3e <HAL_SPI_TransmitReceive>

  return data;
 8000676:	79bb      	ldrb	r3, [r7, #6]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	20002210 	.word	0x20002210

08000684 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 800068c:	f7ff ffde 	bl	800064c <SPI_RxByte>
 8000690:	4603      	mov	r3, r0
 8000692:	461a      	mov	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	701a      	strb	r2, [r3, #0]
}
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
  uint8_t res;

  /* timeout 500ms */
  Timer2 = 500;
 80006a6:	4b0a      	ldr	r3, [pc, #40]	@ (80006d0 <SD_ReadyWait+0x30>)
 80006a8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80006ac:	801a      	strh	r2, [r3, #0]

  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 80006ae:	f7ff ffcd 	bl	800064c <SPI_RxByte>
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	2bff      	cmp	r3, #255	@ 0xff
 80006ba:	d003      	beq.n	80006c4 <SD_ReadyWait+0x24>
 80006bc:	4b04      	ldr	r3, [pc, #16]	@ (80006d0 <SD_ReadyWait+0x30>)
 80006be:	881b      	ldrh	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d1f4      	bne.n	80006ae <SD_ReadyWait+0xe>

  return res;
 80006c4:	79fb      	ldrb	r3, [r7, #7]
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	2000009e 	.word	0x2000009e

080006d4 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 80006da:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80006de:	60fb      	str	r3, [r7, #12]

  /* transmit bytes to wake up */
  DESELECT();
 80006e0:	f7ff ff72 	bl	80005c8 <DESELECT>
  for(int i = 0; i < 10; i++)
 80006e4:	2300      	movs	r3, #0
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	e005      	b.n	80006f6 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 80006ea:	20ff      	movs	r0, #255	@ 0xff
 80006ec:	f7ff ff7a 	bl	80005e4 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	3301      	adds	r3, #1
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	68bb      	ldr	r3, [r7, #8]
 80006f8:	2b09      	cmp	r3, #9
 80006fa:	ddf6      	ble.n	80006ea <SD_PowerOn+0x16>
  }

  /* slave select */
  SELECT();
 80006fc:	f7ff ff56 	bl	80005ac <SELECT>

  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 8000700:	2340      	movs	r3, #64	@ 0x40
 8000702:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 8000708:	2300      	movs	r3, #0
 800070a:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;   /* CRC */
 8000714:	2395      	movs	r3, #149	@ 0x95
 8000716:	717b      	strb	r3, [r7, #5]

  SPI_TxBuffer(args, sizeof(args));
 8000718:	463b      	mov	r3, r7
 800071a:	2106      	movs	r1, #6
 800071c:	4618      	mov	r0, r3
 800071e:	f7ff ff7b 	bl	8000618 <SPI_TxBuffer>

  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 8000722:	e002      	b.n	800072a <SD_PowerOn+0x56>
  {
    cnt--;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	3b01      	subs	r3, #1
 8000728:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 800072a:	f7ff ff8f 	bl	800064c <SPI_RxByte>
 800072e:	4603      	mov	r3, r0
 8000730:	2b01      	cmp	r3, #1
 8000732:	d002      	beq.n	800073a <SD_PowerOn+0x66>
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d1f4      	bne.n	8000724 <SD_PowerOn+0x50>
  }

  DESELECT();
 800073a:	f7ff ff45 	bl	80005c8 <DESELECT>
  SPI_TxByte(0XFF);
 800073e:	20ff      	movs	r0, #255	@ 0xff
 8000740:	f7ff ff50 	bl	80005e4 <SPI_TxByte>

  PowerFlag = 1;
 8000744:	4b03      	ldr	r3, [pc, #12]	@ (8000754 <SD_PowerOn+0x80>)
 8000746:	2201      	movs	r2, #1
 8000748:	701a      	strb	r2, [r3, #0]
}
 800074a:	bf00      	nop
 800074c:	3710      	adds	r7, #16
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	200000a1 	.word	0x200000a1

08000758 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 800075c:	4b03      	ldr	r3, [pc, #12]	@ (800076c <SD_PowerOff+0x14>)
 800075e:	2200      	movs	r2, #0
 8000760:	701a      	strb	r2, [r3, #0]
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	200000a1 	.word	0x200000a1

08000770 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  return PowerFlag;
 8000774:	4b03      	ldr	r3, [pc, #12]	@ (8000784 <SD_CheckPower+0x14>)
 8000776:	781b      	ldrb	r3, [r3, #0]
}
 8000778:	4618      	mov	r0, r3
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	200000a1 	.word	0x200000a1

08000788 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* timeout 200ms */
  Timer1 = 200;
 8000792:	4b13      	ldr	r3, [pc, #76]	@ (80007e0 <SD_RxDataBlock+0x58>)
 8000794:	22c8      	movs	r2, #200	@ 0xc8
 8000796:	801a      	strh	r2, [r3, #0]

  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8000798:	f7ff ff58 	bl	800064c <SPI_RxByte>
 800079c:	4603      	mov	r3, r0
 800079e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	2bff      	cmp	r3, #255	@ 0xff
 80007a4:	d103      	bne.n	80007ae <SD_RxDataBlock+0x26>
 80007a6:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <SD_RxDataBlock+0x58>)
 80007a8:	881b      	ldrh	r3, [r3, #0]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d1f4      	bne.n	8000798 <SD_RxDataBlock+0x10>

  /* invalid response */
  if(token != 0xFE) return FALSE;
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	2bfe      	cmp	r3, #254	@ 0xfe
 80007b2:	d001      	beq.n	80007b8 <SD_RxDataBlock+0x30>
 80007b4:	2300      	movs	r3, #0
 80007b6:	e00f      	b.n	80007d8 <SD_RxDataBlock+0x50>

  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	1c5a      	adds	r2, r3, #1
 80007bc:	607a      	str	r2, [r7, #4]
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff ff60 	bl	8000684 <SPI_RxBytePtr>
  } while(len--);
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	1e5a      	subs	r2, r3, #1
 80007c8:	603a      	str	r2, [r7, #0]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d1f4      	bne.n	80007b8 <SD_RxDataBlock+0x30>

  /* discard CRC */
  SPI_RxByte();
 80007ce:	f7ff ff3d 	bl	800064c <SPI_RxByte>
  SPI_RxByte();
 80007d2:	f7ff ff3b 	bl	800064c <SPI_RxByte>

  return TRUE;
 80007d6:	2301      	movs	r3, #1
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	2000009c 	.word	0x2000009c

080007e4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	460b      	mov	r3, r1
 80007ee:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	73bb      	strb	r3, [r7, #14]

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 80007f4:	f7ff ff54 	bl	80006a0 <SD_ReadyWait>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2bff      	cmp	r3, #255	@ 0xff
 80007fc:	d001      	beq.n	8000802 <SD_TxDataBlock+0x1e>
 80007fe:	2300      	movs	r3, #0
 8000800:	e02f      	b.n	8000862 <SD_TxDataBlock+0x7e>

  /* transmit token */
  SPI_TxByte(token);
 8000802:	78fb      	ldrb	r3, [r7, #3]
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff feed 	bl	80005e4 <SPI_TxByte>

  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 800080a:	78fb      	ldrb	r3, [r7, #3]
 800080c:	2bfd      	cmp	r3, #253	@ 0xfd
 800080e:	d020      	beq.n	8000852 <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 8000810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f7ff feff 	bl	8000618 <SPI_TxBuffer>

    /* discard CRC */
    SPI_RxByte();
 800081a:	f7ff ff17 	bl	800064c <SPI_RxByte>
    SPI_RxByte();
 800081e:	f7ff ff15 	bl	800064c <SPI_RxByte>

    /* receive response */
    while (i <= 64)
 8000822:	e00b      	b.n	800083c <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 8000824:	f7ff ff12 	bl	800064c <SPI_RxByte>
 8000828:	4603      	mov	r3, r0
 800082a:	73fb      	strb	r3, [r7, #15]

      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	f003 031f 	and.w	r3, r3, #31
 8000832:	2b05      	cmp	r3, #5
 8000834:	d006      	beq.n	8000844 <SD_TxDataBlock+0x60>
      i++;
 8000836:	7bbb      	ldrb	r3, [r7, #14]
 8000838:	3301      	adds	r3, #1
 800083a:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 800083c:	7bbb      	ldrb	r3, [r7, #14]
 800083e:	2b40      	cmp	r3, #64	@ 0x40
 8000840:	d9f0      	bls.n	8000824 <SD_TxDataBlock+0x40>
 8000842:	e000      	b.n	8000846 <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 8000844:	bf00      	nop
    }

    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8000846:	bf00      	nop
 8000848:	f7ff ff00 	bl	800064c <SPI_RxByte>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d0fa      	beq.n	8000848 <SD_TxDataBlock+0x64>
  }

  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 8000852:	7bfb      	ldrb	r3, [r7, #15]
 8000854:	f003 031f 	and.w	r3, r3, #31
 8000858:	2b05      	cmp	r3, #5
 800085a:	d101      	bne.n	8000860 <SD_TxDataBlock+0x7c>
 800085c:	2301      	movs	r3, #1
 800085e:	e000      	b.n	8000862 <SD_TxDataBlock+0x7e>

  return FALSE;
 8000860:	2300      	movs	r3, #0
}
 8000862:	4618      	mov	r0, r3
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b084      	sub	sp, #16
 800086e:	af00      	add	r7, sp, #0
 8000870:	4603      	mov	r3, r0
 8000872:	6039      	str	r1, [r7, #0]
 8000874:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000876:	f7ff ff13 	bl	80006a0 <SD_ReadyWait>
 800087a:	4603      	mov	r3, r0
 800087c:	2bff      	cmp	r3, #255	@ 0xff
 800087e:	d001      	beq.n	8000884 <SD_SendCmd+0x1a>
 8000880:	23ff      	movs	r3, #255	@ 0xff
 8000882:	e042      	b.n	800090a <SD_SendCmd+0xa0>

  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff feac 	bl	80005e4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	0e1b      	lsrs	r3, r3, #24
 8000890:	b2db      	uxtb	r3, r3
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff fea6 	bl	80005e4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	0c1b      	lsrs	r3, r3, #16
 800089c:	b2db      	uxtb	r3, r3
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff fea0 	bl	80005e4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	0a1b      	lsrs	r3, r3, #8
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fe9a 	bl	80005e4 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff fe95 	bl	80005e4 <SPI_TxByte>

  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	2b40      	cmp	r3, #64	@ 0x40
 80008be:	d102      	bne.n	80008c6 <SD_SendCmd+0x5c>
 80008c0:	2395      	movs	r3, #149	@ 0x95
 80008c2:	73fb      	strb	r3, [r7, #15]
 80008c4:	e007      	b.n	80008d6 <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b48      	cmp	r3, #72	@ 0x48
 80008ca:	d102      	bne.n	80008d2 <SD_SendCmd+0x68>
 80008cc:	2387      	movs	r3, #135	@ 0x87
 80008ce:	73fb      	strb	r3, [r7, #15]
 80008d0:	e001      	b.n	80008d6 <SD_SendCmd+0x6c>
  else crc = 1;
 80008d2:	2301      	movs	r3, #1
 80008d4:	73fb      	strb	r3, [r7, #15]

  /* transmit CRC */
  SPI_TxByte(crc);
 80008d6:	7bfb      	ldrb	r3, [r7, #15]
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff fe83 	bl	80005e4 <SPI_TxByte>

  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	2b4c      	cmp	r3, #76	@ 0x4c
 80008e2:	d101      	bne.n	80008e8 <SD_SendCmd+0x7e>
 80008e4:	f7ff feb2 	bl	800064c <SPI_RxByte>

  /* receive response */
  uint8_t n = 10;
 80008e8:	230a      	movs	r3, #10
 80008ea:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 80008ec:	f7ff feae 	bl	800064c <SPI_RxByte>
 80008f0:	4603      	mov	r3, r0
 80008f2:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80008f4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	da05      	bge.n	8000908 <SD_SendCmd+0x9e>
 80008fc:	7bbb      	ldrb	r3, [r7, #14]
 80008fe:	3b01      	subs	r3, #1
 8000900:	73bb      	strb	r3, [r7, #14]
 8000902:	7bbb      	ldrb	r3, [r7, #14]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d1f1      	bne.n	80008ec <SD_SendCmd+0x82>

  return res;
 8000908:	7b7b      	ldrb	r3, [r7, #13]
}
 800090a:	4618      	mov	r0, r3
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <SD_disk_initialize+0x14>
 8000924:	2301      	movs	r3, #1
 8000926:	e0d1      	b.n	8000acc <SD_disk_initialize+0x1b8>

  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8000928:	4b6a      	ldr	r3, [pc, #424]	@ (8000ad4 <SD_disk_initialize+0x1c0>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	b2db      	uxtb	r3, r3
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	2b00      	cmp	r3, #0
 8000934:	d003      	beq.n	800093e <SD_disk_initialize+0x2a>
 8000936:	4b67      	ldr	r3, [pc, #412]	@ (8000ad4 <SD_disk_initialize+0x1c0>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	b2db      	uxtb	r3, r3
 800093c:	e0c6      	b.n	8000acc <SD_disk_initialize+0x1b8>

  /* power on */
  SD_PowerOn();
 800093e:	f7ff fec9 	bl	80006d4 <SD_PowerOn>

  /* slave select */
  SELECT();
 8000942:	f7ff fe33 	bl	80005ac <SELECT>

  /* check disk type */
  type = 0;
 8000946:	2300      	movs	r3, #0
 8000948:	73bb      	strb	r3, [r7, #14]

  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 800094a:	2100      	movs	r1, #0
 800094c:	2040      	movs	r0, #64	@ 0x40
 800094e:	f7ff ff8c 	bl	800086a <SD_SendCmd>
 8000952:	4603      	mov	r3, r0
 8000954:	2b01      	cmp	r3, #1
 8000956:	f040 80a1 	bne.w	8000a9c <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 800095a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ad8 <SD_disk_initialize+0x1c4>)
 800095c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000960:	801a      	strh	r2, [r3, #0]

    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000962:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8000966:	2048      	movs	r0, #72	@ 0x48
 8000968:	f7ff ff7f 	bl	800086a <SD_SendCmd>
 800096c:	4603      	mov	r3, r0
 800096e:	2b01      	cmp	r3, #1
 8000970:	d155      	bne.n	8000a1e <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 8000972:	2300      	movs	r3, #0
 8000974:	73fb      	strb	r3, [r7, #15]
 8000976:	e00c      	b.n	8000992 <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8000978:	7bfc      	ldrb	r4, [r7, #15]
 800097a:	f7ff fe67 	bl	800064c <SPI_RxByte>
 800097e:	4603      	mov	r3, r0
 8000980:	461a      	mov	r2, r3
 8000982:	f104 0310 	add.w	r3, r4, #16
 8000986:	443b      	add	r3, r7
 8000988:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 800098c:	7bfb      	ldrb	r3, [r7, #15]
 800098e:	3301      	adds	r3, #1
 8000990:	73fb      	strb	r3, [r7, #15]
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	2b03      	cmp	r3, #3
 8000996:	d9ef      	bls.n	8000978 <SD_disk_initialize+0x64>
      }

      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000998:	7abb      	ldrb	r3, [r7, #10]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d17e      	bne.n	8000a9c <SD_disk_initialize+0x188>
 800099e:	7afb      	ldrb	r3, [r7, #11]
 80009a0:	2baa      	cmp	r3, #170	@ 0xaa
 80009a2:	d17b      	bne.n	8000a9c <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80009a4:	2100      	movs	r1, #0
 80009a6:	2077      	movs	r0, #119	@ 0x77
 80009a8:	f7ff ff5f 	bl	800086a <SD_SendCmd>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d807      	bhi.n	80009c2 <SD_disk_initialize+0xae>
 80009b2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80009b6:	2069      	movs	r0, #105	@ 0x69
 80009b8:	f7ff ff57 	bl	800086a <SD_SendCmd>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d004      	beq.n	80009cc <SD_disk_initialize+0xb8>
        } while (Timer1);
 80009c2:	4b45      	ldr	r3, [pc, #276]	@ (8000ad8 <SD_disk_initialize+0x1c4>)
 80009c4:	881b      	ldrh	r3, [r3, #0]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d1ec      	bne.n	80009a4 <SD_disk_initialize+0x90>
 80009ca:	e000      	b.n	80009ce <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80009cc:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80009ce:	4b42      	ldr	r3, [pc, #264]	@ (8000ad8 <SD_disk_initialize+0x1c4>)
 80009d0:	881b      	ldrh	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d062      	beq.n	8000a9c <SD_disk_initialize+0x188>
 80009d6:	2100      	movs	r1, #0
 80009d8:	207a      	movs	r0, #122	@ 0x7a
 80009da:	f7ff ff46 	bl	800086a <SD_SendCmd>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d15b      	bne.n	8000a9c <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80009e4:	2300      	movs	r3, #0
 80009e6:	73fb      	strb	r3, [r7, #15]
 80009e8:	e00c      	b.n	8000a04 <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 80009ea:	7bfc      	ldrb	r4, [r7, #15]
 80009ec:	f7ff fe2e 	bl	800064c <SPI_RxByte>
 80009f0:	4603      	mov	r3, r0
 80009f2:	461a      	mov	r2, r3
 80009f4:	f104 0310 	add.w	r3, r4, #16
 80009f8:	443b      	add	r3, r7
 80009fa:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80009fe:	7bfb      	ldrb	r3, [r7, #15]
 8000a00:	3301      	adds	r3, #1
 8000a02:	73fb      	strb	r3, [r7, #15]
 8000a04:	7bfb      	ldrb	r3, [r7, #15]
 8000a06:	2b03      	cmp	r3, #3
 8000a08:	d9ef      	bls.n	80009ea <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000a0a:	7a3b      	ldrb	r3, [r7, #8]
 8000a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SD_disk_initialize+0x104>
 8000a14:	230c      	movs	r3, #12
 8000a16:	e000      	b.n	8000a1a <SD_disk_initialize+0x106>
 8000a18:	2304      	movs	r3, #4
 8000a1a:	73bb      	strb	r3, [r7, #14]
 8000a1c:	e03e      	b.n	8000a9c <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000a1e:	2100      	movs	r1, #0
 8000a20:	2077      	movs	r0, #119	@ 0x77
 8000a22:	f7ff ff22 	bl	800086a <SD_SendCmd>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d808      	bhi.n	8000a3e <SD_disk_initialize+0x12a>
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	2069      	movs	r0, #105	@ 0x69
 8000a30:	f7ff ff1b 	bl	800086a <SD_SendCmd>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d801      	bhi.n	8000a3e <SD_disk_initialize+0x12a>
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	e000      	b.n	8000a40 <SD_disk_initialize+0x12c>
 8000a3e:	2301      	movs	r3, #1
 8000a40:	73bb      	strb	r3, [r7, #14]

      do
      {
        if (type == CT_SD1)
 8000a42:	7bbb      	ldrb	r3, [r7, #14]
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d10e      	bne.n	8000a66 <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000a48:	2100      	movs	r1, #0
 8000a4a:	2077      	movs	r0, #119	@ 0x77
 8000a4c:	f7ff ff0d 	bl	800086a <SD_SendCmd>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d80e      	bhi.n	8000a74 <SD_disk_initialize+0x160>
 8000a56:	2100      	movs	r1, #0
 8000a58:	2069      	movs	r0, #105	@ 0x69
 8000a5a:	f7ff ff06 	bl	800086a <SD_SendCmd>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d107      	bne.n	8000a74 <SD_disk_initialize+0x160>
 8000a64:	e00c      	b.n	8000a80 <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a66:	2100      	movs	r1, #0
 8000a68:	2041      	movs	r0, #65	@ 0x41
 8000a6a:	f7ff fefe 	bl	800086a <SD_SendCmd>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d004      	beq.n	8000a7e <SD_disk_initialize+0x16a>
        }

      } while (Timer1);
 8000a74:	4b18      	ldr	r3, [pc, #96]	@ (8000ad8 <SD_disk_initialize+0x1c4>)
 8000a76:	881b      	ldrh	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d1e2      	bne.n	8000a42 <SD_disk_initialize+0x12e>
 8000a7c:	e000      	b.n	8000a80 <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a7e:	bf00      	nop

      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a80:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <SD_disk_initialize+0x1c4>)
 8000a82:	881b      	ldrh	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d007      	beq.n	8000a98 <SD_disk_initialize+0x184>
 8000a88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a8c:	2050      	movs	r0, #80	@ 0x50
 8000a8e:	f7ff feec 	bl	800086a <SD_SendCmd>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <SD_disk_initialize+0x188>
 8000a98:	2300      	movs	r3, #0
 8000a9a:	73bb      	strb	r3, [r7, #14]
    }
  }

  CardType = type;
 8000a9c:	4a0f      	ldr	r2, [pc, #60]	@ (8000adc <SD_disk_initialize+0x1c8>)
 8000a9e:	7bbb      	ldrb	r3, [r7, #14]
 8000aa0:	7013      	strb	r3, [r2, #0]

  /* Idle */
  DESELECT();
 8000aa2:	f7ff fd91 	bl	80005c8 <DESELECT>
  SPI_RxByte();
 8000aa6:	f7ff fdd1 	bl	800064c <SPI_RxByte>

  /* Clear STA_NOINIT */
  if (type)
 8000aaa:	7bbb      	ldrb	r3, [r7, #14]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d008      	beq.n	8000ac2 <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 8000ab0:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <SD_disk_initialize+0x1c0>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	f023 0301 	bic.w	r3, r3, #1
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <SD_disk_initialize+0x1c0>)
 8000abe:	701a      	strb	r2, [r3, #0]
 8000ac0:	e001      	b.n	8000ac6 <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8000ac2:	f7ff fe49 	bl	8000758 <SD_PowerOff>
  }

  return Stat;
 8000ac6:	4b03      	ldr	r3, [pc, #12]	@ (8000ad4 <SD_disk_initialize+0x1c0>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	b2db      	uxtb	r3, r3
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3714      	adds	r7, #20
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd90      	pop	{r4, r7, pc}
 8000ad4:	20000000 	.word	0x20000000
 8000ad8:	2000009c 	.word	0x2000009c
 8000adc:	200000a0 	.word	0x200000a0

08000ae0 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SD_disk_status+0x14>
 8000af0:	2301      	movs	r3, #1
 8000af2:	e002      	b.n	8000afa <SD_disk_status+0x1a>
  return Stat;
 8000af4:	4b04      	ldr	r3, [pc, #16]	@ (8000b08 <SD_disk_status+0x28>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	b2db      	uxtb	r3, r3
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	20000000 	.word	0x20000000

08000b0c <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60b9      	str	r1, [r7, #8]
 8000b14:	607a      	str	r2, [r7, #4]
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	4603      	mov	r3, r0
 8000b1a:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d102      	bne.n	8000b28 <SD_disk_read+0x1c>
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d101      	bne.n	8000b2c <SD_disk_read+0x20>
 8000b28:	2304      	movs	r3, #4
 8000b2a:	e051      	b.n	8000bd0 <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd8 <SD_disk_read+0xcc>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <SD_disk_read+0x32>
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	e048      	b.n	8000bd0 <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8000b3e:	4b27      	ldr	r3, [pc, #156]	@ (8000bdc <SD_disk_read+0xd0>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	f003 0304 	and.w	r3, r3, #4
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d102      	bne.n	8000b50 <SD_disk_read+0x44>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	025b      	lsls	r3, r3, #9
 8000b4e:	607b      	str	r3, [r7, #4]

  SELECT();
 8000b50:	f7ff fd2c 	bl	80005ac <SELECT>

  if (count == 1)
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d111      	bne.n	8000b7e <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b5a:	6879      	ldr	r1, [r7, #4]
 8000b5c:	2051      	movs	r0, #81	@ 0x51
 8000b5e:	f7ff fe84 	bl	800086a <SD_SendCmd>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d129      	bne.n	8000bbc <SD_disk_read+0xb0>
 8000b68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b6c:	68b8      	ldr	r0, [r7, #8]
 8000b6e:	f7ff fe0b 	bl	8000788 <SD_RxDataBlock>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d021      	beq.n	8000bbc <SD_disk_read+0xb0>
 8000b78:	2300      	movs	r3, #0
 8000b7a:	603b      	str	r3, [r7, #0]
 8000b7c:	e01e      	b.n	8000bbc <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 8000b7e:	6879      	ldr	r1, [r7, #4]
 8000b80:	2052      	movs	r0, #82	@ 0x52
 8000b82:	f7ff fe72 	bl	800086a <SD_SendCmd>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d117      	bne.n	8000bbc <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8000b8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b90:	68b8      	ldr	r0, [r7, #8]
 8000b92:	f7ff fdf9 	bl	8000788 <SD_RxDataBlock>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d00a      	beq.n	8000bb2 <SD_disk_read+0xa6>
        buff += 512;
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000ba2:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	603b      	str	r3, [r7, #0]
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1ed      	bne.n	8000b8c <SD_disk_read+0x80>
 8000bb0:	e000      	b.n	8000bb4 <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 8000bb2:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	204c      	movs	r0, #76	@ 0x4c
 8000bb8:	f7ff fe57 	bl	800086a <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8000bbc:	f7ff fd04 	bl	80005c8 <DESELECT>
  SPI_RxByte();
 8000bc0:	f7ff fd44 	bl	800064c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	bf14      	ite	ne
 8000bca:	2301      	movne	r3, #1
 8000bcc:	2300      	moveq	r3, #0
 8000bce:	b2db      	uxtb	r3, r3
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20000000 	.word	0x20000000
 8000bdc:	200000a0 	.word	0x200000a0

08000be0 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60b9      	str	r1, [r7, #8]
 8000be8:	607a      	str	r2, [r7, #4]
 8000bea:	603b      	str	r3, [r7, #0]
 8000bec:	4603      	mov	r3, r0
 8000bee:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8000bf0:	7bfb      	ldrb	r3, [r7, #15]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d102      	bne.n	8000bfc <SD_disk_write+0x1c>
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d101      	bne.n	8000c00 <SD_disk_write+0x20>
 8000bfc:	2304      	movs	r3, #4
 8000bfe:	e06b      	b.n	8000cd8 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000c00:	4b37      	ldr	r3, [pc, #220]	@ (8000ce0 <SD_disk_write+0x100>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <SD_disk_write+0x32>
 8000c0e:	2303      	movs	r3, #3
 8000c10:	e062      	b.n	8000cd8 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 8000c12:	4b33      	ldr	r3, [pc, #204]	@ (8000ce0 <SD_disk_write+0x100>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	f003 0304 	and.w	r3, r3, #4
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <SD_disk_write+0x44>
 8000c20:	2302      	movs	r3, #2
 8000c22:	e059      	b.n	8000cd8 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8000c24:	4b2f      	ldr	r3, [pc, #188]	@ (8000ce4 <SD_disk_write+0x104>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	f003 0304 	and.w	r3, r3, #4
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d102      	bne.n	8000c36 <SD_disk_write+0x56>
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	025b      	lsls	r3, r3, #9
 8000c34:	607b      	str	r3, [r7, #4]

  SELECT();
 8000c36:	f7ff fcb9 	bl	80005ac <SELECT>

  if (count == 1)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d110      	bne.n	8000c62 <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c40:	6879      	ldr	r1, [r7, #4]
 8000c42:	2058      	movs	r0, #88	@ 0x58
 8000c44:	f7ff fe11 	bl	800086a <SD_SendCmd>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d13a      	bne.n	8000cc4 <SD_disk_write+0xe4>
 8000c4e:	21fe      	movs	r1, #254	@ 0xfe
 8000c50:	68b8      	ldr	r0, [r7, #8]
 8000c52:	f7ff fdc7 	bl	80007e4 <SD_TxDataBlock>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d033      	beq.n	8000cc4 <SD_disk_write+0xe4>
      count = 0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	603b      	str	r3, [r7, #0]
 8000c60:	e030      	b.n	8000cc4 <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 8000c62:	4b20      	ldr	r3, [pc, #128]	@ (8000ce4 <SD_disk_write+0x104>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	f003 0302 	and.w	r3, r3, #2
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d007      	beq.n	8000c7e <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2077      	movs	r0, #119	@ 0x77
 8000c72:	f7ff fdfa 	bl	800086a <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c76:	6839      	ldr	r1, [r7, #0]
 8000c78:	2057      	movs	r0, #87	@ 0x57
 8000c7a:	f7ff fdf6 	bl	800086a <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8000c7e:	6879      	ldr	r1, [r7, #4]
 8000c80:	2059      	movs	r0, #89	@ 0x59
 8000c82:	f7ff fdf2 	bl	800086a <SD_SendCmd>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d11b      	bne.n	8000cc4 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c8c:	21fc      	movs	r1, #252	@ 0xfc
 8000c8e:	68b8      	ldr	r0, [r7, #8]
 8000c90:	f7ff fda8 	bl	80007e4 <SD_TxDataBlock>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d00a      	beq.n	8000cb0 <SD_disk_write+0xd0>
        buff += 512;
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000ca0:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	3b01      	subs	r3, #1
 8000ca6:	603b      	str	r3, [r7, #0]
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d1ee      	bne.n	8000c8c <SD_disk_write+0xac>
 8000cae:	e000      	b.n	8000cb2 <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000cb0:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 8000cb2:	21fd      	movs	r1, #253	@ 0xfd
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f7ff fd95 	bl	80007e4 <SD_TxDataBlock>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d101      	bne.n	8000cc4 <SD_disk_write+0xe4>
      {
        count = 1;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 8000cc4:	f7ff fc80 	bl	80005c8 <DESELECT>
  SPI_RxByte();
 8000cc8:	f7ff fcc0 	bl	800064c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	bf14      	ite	ne
 8000cd2:	2301      	movne	r3, #1
 8000cd4:	2300      	moveq	r3, #0
 8000cd6:	b2db      	uxtb	r3, r3
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000000 	.word	0x20000000
 8000ce4:	200000a0 	.word	0x200000a0

08000ce8 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8000ce8:	b590      	push	{r4, r7, lr}
 8000cea:	b08b      	sub	sp, #44	@ 0x2c
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	603a      	str	r2, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
 8000cf4:	460b      	mov	r3, r1
 8000cf6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <SD_disk_ioctl+0x1e>
 8000d02:	2304      	movs	r3, #4
 8000d04:	e113      	b.n	8000f2e <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	2b05      	cmp	r3, #5
 8000d10:	d124      	bne.n	8000d5c <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 8000d12:	6a3b      	ldr	r3, [r7, #32]
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	2b02      	cmp	r3, #2
 8000d18:	d012      	beq.n	8000d40 <SD_disk_ioctl+0x58>
 8000d1a:	2b02      	cmp	r3, #2
 8000d1c:	dc1a      	bgt.n	8000d54 <SD_disk_ioctl+0x6c>
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d002      	beq.n	8000d28 <SD_disk_ioctl+0x40>
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d006      	beq.n	8000d34 <SD_disk_ioctl+0x4c>
 8000d26:	e015      	b.n	8000d54 <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 8000d28:	f7ff fd16 	bl	8000758 <SD_PowerOff>
      res = RES_OK;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000d32:	e0fa      	b.n	8000f2a <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 8000d34:	f7ff fcce 	bl	80006d4 <SD_PowerOn>
      res = RES_OK;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000d3e:	e0f4      	b.n	8000f2a <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 8000d40:	6a3b      	ldr	r3, [r7, #32]
 8000d42:	1c5c      	adds	r4, r3, #1
 8000d44:	f7ff fd14 	bl	8000770 <SD_CheckPower>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000d52:	e0ea      	b.n	8000f2a <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 8000d54:	2304      	movs	r3, #4
 8000d56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000d5a:	e0e6      	b.n	8000f2a <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d5c:	4b76      	ldr	r3, [pc, #472]	@ (8000f38 <SD_disk_ioctl+0x250>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <SD_disk_ioctl+0x86>
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	e0df      	b.n	8000f2e <SD_disk_ioctl+0x246>

    SELECT();
 8000d6e:	f7ff fc1d 	bl	80005ac <SELECT>

    switch (ctrl)
 8000d72:	79bb      	ldrb	r3, [r7, #6]
 8000d74:	2b0d      	cmp	r3, #13
 8000d76:	f200 80c9 	bhi.w	8000f0c <SD_disk_ioctl+0x224>
 8000d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8000d80 <SD_disk_ioctl+0x98>)
 8000d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d80:	08000e77 	.word	0x08000e77
 8000d84:	08000db9 	.word	0x08000db9
 8000d88:	08000e67 	.word	0x08000e67
 8000d8c:	08000f0d 	.word	0x08000f0d
 8000d90:	08000f0d 	.word	0x08000f0d
 8000d94:	08000f0d 	.word	0x08000f0d
 8000d98:	08000f0d 	.word	0x08000f0d
 8000d9c:	08000f0d 	.word	0x08000f0d
 8000da0:	08000f0d 	.word	0x08000f0d
 8000da4:	08000f0d 	.word	0x08000f0d
 8000da8:	08000f0d 	.word	0x08000f0d
 8000dac:	08000e89 	.word	0x08000e89
 8000db0:	08000ead 	.word	0x08000ead
 8000db4:	08000ed1 	.word	0x08000ed1
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000db8:	2100      	movs	r1, #0
 8000dba:	2049      	movs	r0, #73	@ 0x49
 8000dbc:	f7ff fd55 	bl	800086a <SD_SendCmd>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 80a6 	bne.w	8000f14 <SD_disk_ioctl+0x22c>
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	2110      	movs	r1, #16
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff fcda 	bl	8000788 <SD_RxDataBlock>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	f000 809c 	beq.w	8000f14 <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 8000ddc:	7b3b      	ldrb	r3, [r7, #12]
 8000dde:	099b      	lsrs	r3, r3, #6
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d10d      	bne.n	8000e02 <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000de6:	7d7b      	ldrb	r3, [r7, #21]
 8000de8:	461a      	mov	r2, r3
 8000dea:	7d3b      	ldrb	r3, [r7, #20]
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	4413      	add	r3, r2
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	3301      	adds	r3, #1
 8000df6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8000df8:	8bfb      	ldrh	r3, [r7, #30]
 8000dfa:	029a      	lsls	r2, r3, #10
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	e02d      	b.n	8000e5e <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000e02:	7c7b      	ldrb	r3, [r7, #17]
 8000e04:	f003 030f 	and.w	r3, r3, #15
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	7dbb      	ldrb	r3, [r7, #22]
 8000e0c:	09db      	lsrs	r3, r3, #7
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	4413      	add	r3, r2
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	7d7b      	ldrb	r3, [r7, #21]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	f003 0306 	and.w	r3, r3, #6
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	4413      	add	r3, r2
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	3302      	adds	r3, #2
 8000e26:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000e2a:	7d3b      	ldrb	r3, [r7, #20]
 8000e2c:	099b      	lsrs	r3, r3, #6
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	461a      	mov	r2, r3
 8000e32:	7cfb      	ldrb	r3, [r7, #19]
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	4413      	add	r3, r2
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	7cbb      	ldrb	r3, [r7, #18]
 8000e3e:	029b      	lsls	r3, r3, #10
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	4413      	add	r3, r2
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e50:	8bfa      	ldrh	r2, [r7, #30]
 8000e52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e56:	3b09      	subs	r3, #9
 8000e58:	409a      	lsls	r2, r3
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8000e64:	e056      	b.n	8000f14 <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e6c:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000e74:	e055      	b.n	8000f22 <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e76:	f7ff fc13 	bl	80006a0 <SD_ReadyWait>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2bff      	cmp	r3, #255	@ 0xff
 8000e7e:	d14b      	bne.n	8000f18 <SD_disk_ioctl+0x230>
 8000e80:	2300      	movs	r3, #0
 8000e82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000e86:	e047      	b.n	8000f18 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e88:	2100      	movs	r1, #0
 8000e8a:	2049      	movs	r0, #73	@ 0x49
 8000e8c:	f7ff fced 	bl	800086a <SD_SendCmd>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d142      	bne.n	8000f1c <SD_disk_ioctl+0x234>
 8000e96:	2110      	movs	r1, #16
 8000e98:	6a38      	ldr	r0, [r7, #32]
 8000e9a:	f7ff fc75 	bl	8000788 <SD_RxDataBlock>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d03b      	beq.n	8000f1c <SD_disk_ioctl+0x234>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000eaa:	e037      	b.n	8000f1c <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000eac:	2100      	movs	r1, #0
 8000eae:	204a      	movs	r0, #74	@ 0x4a
 8000eb0:	f7ff fcdb 	bl	800086a <SD_SendCmd>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d132      	bne.n	8000f20 <SD_disk_ioctl+0x238>
 8000eba:	2110      	movs	r1, #16
 8000ebc:	6a38      	ldr	r0, [r7, #32]
 8000ebe:	f7ff fc63 	bl	8000788 <SD_RxDataBlock>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d02b      	beq.n	8000f20 <SD_disk_ioctl+0x238>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000ece:	e027      	b.n	8000f20 <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	207a      	movs	r0, #122	@ 0x7a
 8000ed4:	f7ff fcc9 	bl	800086a <SD_SendCmd>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d116      	bne.n	8000f0c <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000ee4:	e00b      	b.n	8000efe <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8000ee6:	6a3c      	ldr	r4, [r7, #32]
 8000ee8:	1c63      	adds	r3, r4, #1
 8000eea:	623b      	str	r3, [r7, #32]
 8000eec:	f7ff fbae 	bl	800064c <SPI_RxByte>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8000ef4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ef8:	3301      	adds	r3, #1
 8000efa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000efe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f02:	2b03      	cmp	r3, #3
 8000f04:	d9ef      	bls.n	8000ee6 <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8000f0c:	2304      	movs	r3, #4
 8000f0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000f12:	e006      	b.n	8000f22 <SD_disk_ioctl+0x23a>
      break;
 8000f14:	bf00      	nop
 8000f16:	e004      	b.n	8000f22 <SD_disk_ioctl+0x23a>
      break;
 8000f18:	bf00      	nop
 8000f1a:	e002      	b.n	8000f22 <SD_disk_ioctl+0x23a>
      break;
 8000f1c:	bf00      	nop
 8000f1e:	e000      	b.n	8000f22 <SD_disk_ioctl+0x23a>
      break;
 8000f20:	bf00      	nop
    }

    DESELECT();
 8000f22:	f7ff fb51 	bl	80005c8 <DESELECT>
    SPI_RxByte();
 8000f26:	f7ff fb91 	bl	800064c <SPI_RxByte>
  }

  return res;
 8000f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	372c      	adds	r7, #44	@ 0x2c
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd90      	pop	{r4, r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000000 	.word	0x20000000

08000f3c <_write>:
static void MX_SPI2_Init(void);
void UART_Receive_Line(char *buf, uint16_t maxLen);

/*************** Redirect printf to UART2 *******************/
int _write(int file, char *ptr, int len)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f50:	68b9      	ldr	r1, [r7, #8]
 8000f52:	4804      	ldr	r0, [pc, #16]	@ (8000f64 <_write+0x28>)
 8000f54:	f003 f944 	bl	80041e0 <HAL_UART_Transmit>
    return len;
 8000f58:	687b      	ldr	r3, [r7, #4]
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20002274 	.word	0x20002274

08000f68 <HAL_GPIO_EXTI_Callback>:

/*************** Button Interrupt **************************/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_13)
 8000f72:	88fb      	ldrh	r3, [r7, #6]
 8000f74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f78:	d104      	bne.n	8000f84 <HAL_GPIO_EXTI_Callback+0x1c>
    {
        printf("\n\n[BUTTON] Reading SD Card...\n");
 8000f7a:	4804      	ldr	r0, [pc, #16]	@ (8000f8c <HAL_GPIO_EXTI_Callback+0x24>)
 8000f7c:	f007 fa6c 	bl	8008458 <puts>
        read_SD_data();
 8000f80:	f000 f930 	bl	80011e4 <read_SD_data>
    }
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	08009134 	.word	0x08009134

08000f90 <main>:

/********************* MAIN ********************************/
int main(void)
{
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b097      	sub	sp, #92	@ 0x5c
 8000f94:	af00      	add	r7, sp, #0
    HAL_Init();
 8000f96:	f000 fccb 	bl	8001930 <HAL_Init>
    SystemClock_Config();
 8000f9a:	f000 f99b 	bl	80012d4 <SystemClock_Config>

    MX_GPIO_Init();
 8000f9e:	f000 fa51 	bl	8001444 <MX_GPIO_Init>
    MX_SPI2_Init();
 8000fa2:	f000 f9e1 	bl	8001368 <MX_SPI2_Init>
    MX_FATFS_Init();
 8000fa6:	f003 ff41 	bl	8004e2c <MX_FATFS_Init>
    MX_USART1_UART_Init();
 8000faa:	f000 f959 	bl	8001260 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 8000fae:	f000 fa19 	bl	80013e4 <MX_USART2_UART_Init>

    HAL_UART_Transmit(&huart2, (uint8_t*)"UART OK\r\n", 9, HAL_MAX_DELAY);
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	2209      	movs	r2, #9
 8000fb8:	4944      	ldr	r1, [pc, #272]	@ (80010cc <main+0x13c>)
 8000fba:	4845      	ldr	r0, [pc, #276]	@ (80010d0 <main+0x140>)
 8000fbc:	f003 f910 	bl	80041e0 <HAL_UART_Transmit>

    printf("System Started...\n");
 8000fc0:	4844      	ldr	r0, [pc, #272]	@ (80010d4 <main+0x144>)
 8000fc2:	f007 fa49 	bl	8008458 <puts>
    printf("Initializing SD Card...\n");
 8000fc6:	4844      	ldr	r0, [pc, #272]	@ (80010d8 <main+0x148>)
 8000fc8:	f007 fa46 	bl	8008458 <puts>

    process_SD_card();
 8000fcc:	f000 f892 	bl	80010f4 <process_SD_card>

    while (1)
    {
        /* ----------- BUTTON CHECK ---------- */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET)
 8000fd0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fd4:	4841      	ldr	r0, [pc, #260]	@ (80010dc <main+0x14c>)
 8000fd6:	f001 f807 	bl	8001fe8 <HAL_GPIO_ReadPin>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d11b      	bne.n	8001018 <main+0x88>
        {
            HAL_Delay(50);   // debounce
 8000fe0:	2032      	movs	r0, #50	@ 0x32
 8000fe2:	f000 fd21 	bl	8001a28 <HAL_Delay>

            if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET)
 8000fe6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fea:	483c      	ldr	r0, [pc, #240]	@ (80010dc <main+0x14c>)
 8000fec:	f000 fffc 	bl	8001fe8 <HAL_GPIO_ReadPin>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d110      	bne.n	8001018 <main+0x88>
            {
                printf("\n\n[Button Pressed] -> Reading SD Card...\n");
 8000ff6:	483a      	ldr	r0, [pc, #232]	@ (80010e0 <main+0x150>)
 8000ff8:	f007 fa2e 	bl	8008458 <puts>
                read_SD_data();
 8000ffc:	f000 f8f2 	bl	80011e4 <read_SD_data>

                // Wait until the button is released
                while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET);
 8001000:	bf00      	nop
 8001002:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001006:	4835      	ldr	r0, [pc, #212]	@ (80010dc <main+0x14c>)
 8001008:	f000 ffee 	bl	8001fe8 <HAL_GPIO_ReadPin>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0f7      	beq.n	8001002 <main+0x72>
                HAL_Delay(50);
 8001012:	2032      	movs	r0, #50	@ 0x32
 8001014:	f000 fd08 	bl	8001a28 <HAL_Delay>
            }
        }

        /* ----------- UART RECEIVE ---------- */
        uint8_t msg[] = "enter data\n";
 8001018:	4a32      	ldr	r2, [pc, #200]	@ (80010e4 <main+0x154>)
 800101a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800101e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001020:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        uint8_t ok[]  = "data received\n";
 8001024:	4b30      	ldr	r3, [pc, #192]	@ (80010e8 <main+0x158>)
 8001026:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800102a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800102c:	c407      	stmia	r4!, {r0, r1, r2}
 800102e:	8023      	strh	r3, [r4, #0]
 8001030:	3402      	adds	r4, #2
 8001032:	0c1b      	lsrs	r3, r3, #16
 8001034:	7023      	strb	r3, [r4, #0]
        uint8_t rec[50];
        int idx = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	657b      	str	r3, [r7, #84]	@ 0x54

        HAL_UART_Transmit(&huart2, msg, strlen((char*)msg), 1000);
 800103a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff f8c6 	bl	80001d0 <strlen>
 8001044:	4603      	mov	r3, r0
 8001046:	b29a      	uxth	r2, r3
 8001048:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800104c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001050:	481f      	ldr	r0, [pc, #124]	@ (80010d0 <main+0x140>)
 8001052:	f003 f8c5 	bl	80041e0 <HAL_UART_Transmit>

        memset(rec, 0, sizeof(rec));
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	2232      	movs	r2, #50	@ 0x32
 800105a:	2100      	movs	r1, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f007 fadb 	bl	8008618 <memset>
        while (1)
        {
            uint8_t ch;

            // BLOCK until something received
            HAL_UART_Receive(&huart1, &ch, 1, 5000);
 8001062:	f107 0137 	add.w	r1, r7, #55	@ 0x37
 8001066:	f241 3388 	movw	r3, #5000	@ 0x1388
 800106a:	2201      	movs	r2, #1
 800106c:	481f      	ldr	r0, [pc, #124]	@ (80010ec <main+0x15c>)
 800106e:	f003 f940 	bl	80042f2 <HAL_UART_Receive>

            rec[idx++] = ch;
 8001072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001074:	1c5a      	adds	r2, r3, #1
 8001076:	657a      	str	r2, [r7, #84]	@ 0x54
 8001078:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800107c:	3358      	adds	r3, #88	@ 0x58
 800107e:	443b      	add	r3, r7
 8001080:	f803 2c54 	strb.w	r2, [r3, #-84]

            if (ch == '\n' || idx >= sizeof(rec)-1)
 8001084:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001088:	2b0a      	cmp	r3, #10
 800108a:	d003      	beq.n	8001094 <main+0x104>
 800108c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800108e:	2b30      	cmp	r3, #48	@ 0x30
 8001090:	d800      	bhi.n	8001094 <main+0x104>
        {
 8001092:	e7e6      	b.n	8001062 <main+0xd2>
                break;
        }

        // Write data to SD card file
        write_string_to_SD((char*)rec);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	4618      	mov	r0, r3
 8001098:	f000 f874 	bl	8001184 <write_string_to_SD>

        HAL_UART_Transmit(&huart2, ok, strlen((char*)ok), 100);
 800109c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff f895 	bl	80001d0 <strlen>
 80010a6:	4603      	mov	r3, r0
 80010a8:	b29a      	uxth	r2, r3
 80010aa:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80010ae:	2364      	movs	r3, #100	@ 0x64
 80010b0:	4807      	ldr	r0, [pc, #28]	@ (80010d0 <main+0x140>)
 80010b2:	f003 f895 	bl	80041e0 <HAL_UART_Transmit>
        printf("You typed: %s\n", rec);
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	480d      	ldr	r0, [pc, #52]	@ (80010f0 <main+0x160>)
 80010bc:	f007 f964 	bl	8008388 <iprintf>

        HAL_Delay(500);
 80010c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010c4:	f000 fcb0 	bl	8001a28 <HAL_Delay>
    {
 80010c8:	e782      	b.n	8000fd0 <main+0x40>
 80010ca:	bf00      	nop
 80010cc:	08009154 	.word	0x08009154
 80010d0:	20002274 	.word	0x20002274
 80010d4:	08009160 	.word	0x08009160
 80010d8:	08009174 	.word	0x08009174
 80010dc:	48000800 	.word	0x48000800
 80010e0:	0800918c 	.word	0x0800918c
 80010e4:	080091c8 	.word	0x080091c8
 80010e8:	080091d4 	.word	0x080091d4
 80010ec:	200022fc 	.word	0x200022fc
 80010f0:	080091b8 	.word	0x080091b8

080010f4 <process_SD_card>:
}


/******************** SD PROCESS ***************************/
void process_SD_card(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
    fres = f_mount(&FatFs, "", 1);
 80010f8:	2201      	movs	r2, #1
 80010fa:	4919      	ldr	r1, [pc, #100]	@ (8001160 <process_SD_card+0x6c>)
 80010fc:	4819      	ldr	r0, [pc, #100]	@ (8001164 <process_SD_card+0x70>)
 80010fe:	f006 f8dd 	bl	80072bc <f_mount>
 8001102:	4603      	mov	r3, r0
 8001104:	461a      	mov	r2, r3
 8001106:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <process_SD_card+0x74>)
 8001108:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 800110a:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <process_SD_card+0x74>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d006      	beq.n	8001120 <process_SD_card+0x2c>
    {
        printf("SD Mount Error (%d)\n", fres);
 8001112:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <process_SD_card+0x74>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	4619      	mov	r1, r3
 8001118:	4814      	ldr	r0, [pc, #80]	@ (800116c <process_SD_card+0x78>)
 800111a:	f007 f935 	bl	8008388 <iprintf>
        return;
 800111e:	e01d      	b.n	800115c <process_SD_card+0x68>
    }

    printf("SD Card Mounted Successfully!\n");
 8001120:	4813      	ldr	r0, [pc, #76]	@ (8001170 <process_SD_card+0x7c>)
 8001122:	f007 f999 	bl	8008458 <puts>

    fres = f_open(&fil, "Logs.txt", FA_OPEN_ALWAYS | FA_WRITE);
 8001126:	2212      	movs	r2, #18
 8001128:	4912      	ldr	r1, [pc, #72]	@ (8001174 <process_SD_card+0x80>)
 800112a:	4813      	ldr	r0, [pc, #76]	@ (8001178 <process_SD_card+0x84>)
 800112c:	f006 f90c 	bl	8007348 <f_open>
 8001130:	4603      	mov	r3, r0
 8001132:	461a      	mov	r2, r3
 8001134:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <process_SD_card+0x74>)
 8001136:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <process_SD_card+0x74>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d006      	beq.n	800114e <process_SD_card+0x5a>
    {
        printf("File Open Error (%d)\n", fres);
 8001140:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <process_SD_card+0x74>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	4619      	mov	r1, r3
 8001146:	480d      	ldr	r0, [pc, #52]	@ (800117c <process_SD_card+0x88>)
 8001148:	f007 f91e 	bl	8008388 <iprintf>
        return;
 800114c:	e006      	b.n	800115c <process_SD_card+0x68>
    }

    f_puts("---- Log Started ----\n", &fil);
 800114e:	490a      	ldr	r1, [pc, #40]	@ (8001178 <process_SD_card+0x84>)
 8001150:	480b      	ldr	r0, [pc, #44]	@ (8001180 <process_SD_card+0x8c>)
 8001152:	f006 ff11 	bl	8007f78 <f_puts>

    f_close(&fil);
 8001156:	4808      	ldr	r0, [pc, #32]	@ (8001178 <process_SD_card+0x84>)
 8001158:	f006 fe2f 	bl	8007dba <f_close>
}
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	080091e4 	.word	0x080091e4
 8001164:	200000a4 	.word	0x200000a4
 8001168:	2000210c 	.word	0x2000210c
 800116c:	080091e8 	.word	0x080091e8
 8001170:	08009200 	.word	0x08009200
 8001174:	08009220 	.word	0x08009220
 8001178:	200010dc 	.word	0x200010dc
 800117c:	0800922c 	.word	0x0800922c
 8001180:	08009244 	.word	0x08009244

08001184 <write_string_to_SD>:

/****************** WRITE STRING TO SD *********************/
void write_string_to_SD(char *str)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
    fres = f_open(&fil, "Logs.txt", FA_OPEN_APPEND | FA_WRITE);
 800118c:	2232      	movs	r2, #50	@ 0x32
 800118e:	4910      	ldr	r1, [pc, #64]	@ (80011d0 <write_string_to_SD+0x4c>)
 8001190:	4810      	ldr	r0, [pc, #64]	@ (80011d4 <write_string_to_SD+0x50>)
 8001192:	f006 f8d9 	bl	8007348 <f_open>
 8001196:	4603      	mov	r3, r0
 8001198:	461a      	mov	r2, r3
 800119a:	4b0f      	ldr	r3, [pc, #60]	@ (80011d8 <write_string_to_SD+0x54>)
 800119c:	701a      	strb	r2, [r3, #0]

    if (fres != FR_OK)
 800119e:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <write_string_to_SD+0x54>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d006      	beq.n	80011b4 <write_string_to_SD+0x30>
    {
        printf("Open Error (%d)\n", fres);
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <write_string_to_SD+0x54>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	4619      	mov	r1, r3
 80011ac:	480b      	ldr	r0, [pc, #44]	@ (80011dc <write_string_to_SD+0x58>)
 80011ae:	f007 f8eb 	bl	8008388 <iprintf>
        return;
 80011b2:	e00a      	b.n	80011ca <write_string_to_SD+0x46>
    }

    f_puts(str, &fil);
 80011b4:	4907      	ldr	r1, [pc, #28]	@ (80011d4 <write_string_to_SD+0x50>)
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f006 fede 	bl	8007f78 <f_puts>
    f_puts("\n", &fil);
 80011bc:	4905      	ldr	r1, [pc, #20]	@ (80011d4 <write_string_to_SD+0x50>)
 80011be:	4808      	ldr	r0, [pc, #32]	@ (80011e0 <write_string_to_SD+0x5c>)
 80011c0:	f006 feda 	bl	8007f78 <f_puts>

    f_close(&fil);
 80011c4:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <write_string_to_SD+0x50>)
 80011c6:	f006 fdf8 	bl	8007dba <f_close>
}
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	08009220 	.word	0x08009220
 80011d4:	200010dc 	.word	0x200010dc
 80011d8:	2000210c 	.word	0x2000210c
 80011dc:	0800925c 	.word	0x0800925c
 80011e0:	08009270 	.word	0x08009270

080011e4 <read_SD_data>:

/****************** READ SD CARD FILE **********************/
void read_SD_data(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
    fres = f_open(&fil, "Logs.txt", FA_READ);
 80011e8:	2201      	movs	r2, #1
 80011ea:	4915      	ldr	r1, [pc, #84]	@ (8001240 <read_SD_data+0x5c>)
 80011ec:	4815      	ldr	r0, [pc, #84]	@ (8001244 <read_SD_data+0x60>)
 80011ee:	f006 f8ab 	bl	8007348 <f_open>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <read_SD_data+0x64>)
 80011f8:	701a      	strb	r2, [r3, #0]

    if (fres != FR_OK)
 80011fa:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <read_SD_data+0x64>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d006      	beq.n	8001210 <read_SD_data+0x2c>
    {
        printf("Open Error (%d)\n", fres);
 8001202:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <read_SD_data+0x64>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	4619      	mov	r1, r3
 8001208:	4810      	ldr	r0, [pc, #64]	@ (800124c <read_SD_data+0x68>)
 800120a:	f007 f8bd 	bl	8008388 <iprintf>
        return;
 800120e:	e016      	b.n	800123e <read_SD_data+0x5a>
    }

    printf("\n--- SD CARD CONTENT ---\n");
 8001210:	480f      	ldr	r0, [pc, #60]	@ (8001250 <read_SD_data+0x6c>)
 8001212:	f007 f921 	bl	8008458 <puts>

    while (f_gets(buf, sizeof(buf), &fil))
 8001216:	e003      	b.n	8001220 <read_SD_data+0x3c>
    {
        printf("%s", buf);
 8001218:	490e      	ldr	r1, [pc, #56]	@ (8001254 <read_SD_data+0x70>)
 800121a:	480f      	ldr	r0, [pc, #60]	@ (8001258 <read_SD_data+0x74>)
 800121c:	f007 f8b4 	bl	8008388 <iprintf>
    while (f_gets(buf, sizeof(buf), &fil))
 8001220:	4a08      	ldr	r2, [pc, #32]	@ (8001244 <read_SD_data+0x60>)
 8001222:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001226:	480b      	ldr	r0, [pc, #44]	@ (8001254 <read_SD_data+0x70>)
 8001228:	f006 fdf1 	bl	8007e0e <f_gets>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1f2      	bne.n	8001218 <read_SD_data+0x34>
    }

    printf("\n--- END OF FILE ---\n");
 8001232:	480a      	ldr	r0, [pc, #40]	@ (800125c <read_SD_data+0x78>)
 8001234:	f007 f910 	bl	8008458 <puts>

    f_close(&fil);
 8001238:	4802      	ldr	r0, [pc, #8]	@ (8001244 <read_SD_data+0x60>)
 800123a:	f006 fdbe 	bl	8007dba <f_close>
}
 800123e:	bd80      	pop	{r7, pc}
 8001240:	08009220 	.word	0x08009220
 8001244:	200010dc 	.word	0x200010dc
 8001248:	2000210c 	.word	0x2000210c
 800124c:	0800925c 	.word	0x0800925c
 8001250:	08009274 	.word	0x08009274
 8001254:	20002110 	.word	0x20002110
 8001258:	08009290 	.word	0x08009290
 800125c:	08009294 	.word	0x08009294

08001260 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
	__HAL_RCC_USART1_CLK_ENABLE();
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <MX_USART1_UART_Init+0x68>)
 8001268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800126a:	4a17      	ldr	r2, [pc, #92]	@ (80012c8 <MX_USART1_UART_Init+0x68>)
 800126c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001270:	6613      	str	r3, [r2, #96]	@ 0x60
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <MX_USART1_UART_Init+0x68>)
 8001274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001276:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
    huart1.Instance = USART1;
 800127e:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 8001280:	4a13      	ldr	r2, [pc, #76]	@ (80012d0 <MX_USART1_UART_Init+0x70>)
 8001282:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8001284:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 8001286:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800128a:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800128c:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001292:	4b0e      	ldr	r3, [pc, #56]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 8001294:	2200      	movs	r2, #0
 8001296:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8001298:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 800129a:	2200      	movs	r2, #0
 800129c:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 800129e:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 80012a0:	220c      	movs	r2, #12
 80012a2:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a4:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012aa:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	61da      	str	r2, [r3, #28]

    if (HAL_UART_Init(&huart1) != HAL_OK)
 80012b0:	4806      	ldr	r0, [pc, #24]	@ (80012cc <MX_USART1_UART_Init+0x6c>)
 80012b2:	f002 ff47 	bl	8004144 <HAL_UART_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_USART1_UART_Init+0x60>
    {
        Error_Handler();
 80012bc:	f000 f944 	bl	8001548 <Error_Handler>
    }
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40021000 	.word	0x40021000
 80012cc:	200022fc 	.word	0x200022fc
 80012d0:	40013800 	.word	0x40013800

080012d4 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b096      	sub	sp, #88	@ 0x58
 80012d8:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012da:	f107 0314 	add.w	r3, r7, #20
 80012de:	2244      	movs	r2, #68	@ 0x44
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f007 f998 	bl	8008618 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e8:	463b      	mov	r3, r7
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]

    /* MSI Oscillator */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80012f6:	2310      	movs	r3, #16
 80012f8:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012fa:	2301      	movs	r3, #1
 80012fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.MSICalibrationValue = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001302:	2360      	movs	r3, #96	@ 0x60
 8001304:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001306:	2302      	movs	r3, #2
 8001308:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800130a:	2301      	movs	r3, #1
 800130c:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLM = 1;
 800130e:	2301      	movs	r3, #1
 8001310:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLN = 20;
 8001312:	2314      	movs	r3, #20
 8001314:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001316:	2307      	movs	r3, #7
 8001318:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800131a:	2302      	movs	r3, #2
 800131c:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800131e:	2302      	movs	r3, #2
 8001320:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8001322:	f107 0314 	add.w	r3, r7, #20
 8001326:	4618      	mov	r0, r3
 8001328:	f000 feb4 	bl	8002094 <HAL_RCC_OscConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0x62>
 8001332:	f000 f909 	bl	8001548 <Error_Handler>

    /* Clock Config */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001336:	230f      	movs	r3, #15
 8001338:	603b      	str	r3, [r7, #0]
                                  RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800133a:	2303      	movs	r3, #3
 800133c:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800133e:	2300      	movs	r3, #0
 8001340:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800134a:	463b      	mov	r3, r7
 800134c:	2102      	movs	r1, #2
 800134e:	4618      	mov	r0, r3
 8001350:	f001 fa7c 	bl	800284c <HAL_RCC_ClockConfig>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <SystemClock_Config+0x8a>
        Error_Handler();
 800135a:	f000 f8f5 	bl	8001548 <Error_Handler>
}
 800135e:	bf00      	nop
 8001360:	3758      	adds	r7, #88	@ 0x58
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <MX_SPI2_Init>:

static void MX_SPI2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 800136c:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <MX_SPI2_Init+0x74>)
 800136e:	4a1c      	ldr	r2, [pc, #112]	@ (80013e0 <MX_SPI2_Init+0x78>)
 8001370:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001372:	4b1a      	ldr	r3, [pc, #104]	@ (80013dc <MX_SPI2_Init+0x74>)
 8001374:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001378:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800137a:	4b18      	ldr	r3, [pc, #96]	@ (80013dc <MX_SPI2_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001380:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <MX_SPI2_Init+0x74>)
 8001382:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001386:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001388:	4b14      	ldr	r3, [pc, #80]	@ (80013dc <MX_SPI2_Init+0x74>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800138e:	4b13      	ldr	r3, [pc, #76]	@ (80013dc <MX_SPI2_Init+0x74>)
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;                 // Software controlled CS
 8001394:	4b11      	ldr	r3, [pc, #68]	@ (80013dc <MX_SPI2_Init+0x74>)
 8001396:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800139a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800139c:	4b0f      	ldr	r3, [pc, #60]	@ (80013dc <MX_SPI2_Init+0x74>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a2:	4b0e      	ldr	r3, [pc, #56]	@ (80013dc <MX_SPI2_Init+0x74>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013a8:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <MX_SPI2_Init+0x74>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ae:	4b0b      	ldr	r3, [pc, #44]	@ (80013dc <MX_SPI2_Init+0x74>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80013b4:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <MX_SPI2_Init+0x74>)
 80013b6:	2207      	movs	r2, #7
 80013b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013ba:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <MX_SPI2_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	631a      	str	r2, [r3, #48]	@ 0x30

  /* IMPORTANT FIX */
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;   // MUST BE DISABLED FOR SD CARD
 80013c0:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <MX_SPI2_Init+0x74>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	635a      	str	r2, [r3, #52]	@ 0x34

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013c6:	4805      	ldr	r0, [pc, #20]	@ (80013dc <MX_SPI2_Init+0x74>)
 80013c8:	f002 f920 	bl	800360c <HAL_SPI_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80013d2:	f000 f8b9 	bl	8001548 <Error_Handler>
  }
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20002210 	.word	0x20002210
 80013e0:	40003800 	.word	0x40003800

080013e4 <MX_USART2_UART_Init>:


static void MX_USART2_UART_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013e8:	4b14      	ldr	r3, [pc, #80]	@ (800143c <MX_USART2_UART_Init+0x58>)
 80013ea:	4a15      	ldr	r2, [pc, #84]	@ (8001440 <MX_USART2_UART_Init+0x5c>)
 80013ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013ee:	4b13      	ldr	r3, [pc, #76]	@ (800143c <MX_USART2_UART_Init+0x58>)
 80013f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013f6:	4b11      	ldr	r3, [pc, #68]	@ (800143c <MX_USART2_UART_Init+0x58>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <MX_USART2_UART_Init+0x58>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001402:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <MX_USART2_UART_Init+0x58>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001408:	4b0c      	ldr	r3, [pc, #48]	@ (800143c <MX_USART2_UART_Init+0x58>)
 800140a:	220c      	movs	r2, #12
 800140c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800140e:	4b0b      	ldr	r3, [pc, #44]	@ (800143c <MX_USART2_UART_Init+0x58>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001414:	4b09      	ldr	r3, [pc, #36]	@ (800143c <MX_USART2_UART_Init+0x58>)
 8001416:	2200      	movs	r2, #0
 8001418:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800141a:	4b08      	ldr	r3, [pc, #32]	@ (800143c <MX_USART2_UART_Init+0x58>)
 800141c:	2200      	movs	r2, #0
 800141e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001420:	4b06      	ldr	r3, [pc, #24]	@ (800143c <MX_USART2_UART_Init+0x58>)
 8001422:	2200      	movs	r2, #0
 8001424:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001426:	4805      	ldr	r0, [pc, #20]	@ (800143c <MX_USART2_UART_Init+0x58>)
 8001428:	f002 fe8c 	bl	8004144 <HAL_UART_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001432:	f000 f889 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20002274 	.word	0x20002274
 8001440:	40004400 	.word	0x40004400

08001444 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08e      	sub	sp, #56	@ 0x38
 8001448:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800145a:	4b35      	ldr	r3, [pc, #212]	@ (8001530 <MX_GPIO_Init+0xec>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145e:	4a34      	ldr	r2, [pc, #208]	@ (8001530 <MX_GPIO_Init+0xec>)
 8001460:	f043 0304 	orr.w	r3, r3, #4
 8001464:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001466:	4b32      	ldr	r3, [pc, #200]	@ (8001530 <MX_GPIO_Init+0xec>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146a:	f003 0304 	and.w	r3, r3, #4
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	4b2f      	ldr	r3, [pc, #188]	@ (8001530 <MX_GPIO_Init+0xec>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001476:	4a2e      	ldr	r2, [pc, #184]	@ (8001530 <MX_GPIO_Init+0xec>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800147e:	4b2c      	ldr	r3, [pc, #176]	@ (8001530 <MX_GPIO_Init+0xec>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800148a:	4b29      	ldr	r3, [pc, #164]	@ (8001530 <MX_GPIO_Init+0xec>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148e:	4a28      	ldr	r2, [pc, #160]	@ (8001530 <MX_GPIO_Init+0xec>)
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001496:	4b26      	ldr	r3, [pc, #152]	@ (8001530 <MX_GPIO_Init+0xec>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2102      	movs	r1, #2
 80014a6:	4823      	ldr	r0, [pc, #140]	@ (8001534 <MX_GPIO_Init+0xf0>)
 80014a8:	f000 fdb6 	bl	8002018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014ac:	2302      	movs	r3, #2
 80014ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c0:	4619      	mov	r1, r3
 80014c2:	481c      	ldr	r0, [pc, #112]	@ (8001534 <MX_GPIO_Init+0xf0>)
 80014c4:	f000 fbe6 	bl	8001c94 <HAL_GPIO_Init>


  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;   // button pull-down
 80014ce:	2300      	movs	r3, #0
 80014d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d2:	2301      	movs	r3, #1
 80014d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014da:	4619      	mov	r1, r3
 80014dc:	4815      	ldr	r0, [pc, #84]	@ (8001534 <MX_GPIO_Init+0xf0>)
 80014de:	f000 fbd9 	bl	8001c94 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(  EXTI15_10_IRQn , 2, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2102      	movs	r1, #2
 80014e6:	2028      	movs	r0, #40	@ 0x28
 80014e8:	f000 fb9d 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(  EXTI15_10_IRQn );
 80014ec:	2028      	movs	r0, #40	@ 0x28
 80014ee:	f000 fbb6 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  GPIO_InitStruct = (GPIO_InitTypeDef){0};   // <--- IMPORTANT RESET
 80014f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 8001502:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001506:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001508:	2302      	movs	r3, #2
 800150a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800150c:	2301      	movs	r3, #1
 800150e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001510:	2303      	movs	r3, #3
 8001512:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001514:	2307      	movs	r3, #7
 8001516:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001518:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800151c:	4619      	mov	r1, r3
 800151e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001522:	f000 fbb7 	bl	8001c94 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001526:	bf00      	nop
 8001528:	3738      	adds	r7, #56	@ 0x38
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40021000 	.word	0x40021000
 8001534:	48000800 	.word	0x48000800

08001538 <EXTI15_10_IRQHandler>:
        }
    }
}

void EXTI15_10_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800153c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001540:	f000 fd82 	bl	8002048 <HAL_GPIO_EXTI_IRQHandler>
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}

08001548 <Error_Handler>:

void Error_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800154c:	b672      	cpsid	i
}
 800154e:	bf00      	nop
    __disable_irq();
    while (1);
 8001550:	bf00      	nop
 8001552:	e7fd      	b.n	8001550 <Error_Handler+0x8>

08001554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155a:	4b0f      	ldr	r3, [pc, #60]	@ (8001598 <HAL_MspInit+0x44>)
 800155c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800155e:	4a0e      	ldr	r2, [pc, #56]	@ (8001598 <HAL_MspInit+0x44>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6613      	str	r3, [r2, #96]	@ 0x60
 8001566:	4b0c      	ldr	r3, [pc, #48]	@ (8001598 <HAL_MspInit+0x44>)
 8001568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001572:	4b09      	ldr	r3, [pc, #36]	@ (8001598 <HAL_MspInit+0x44>)
 8001574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001576:	4a08      	ldr	r2, [pc, #32]	@ (8001598 <HAL_MspInit+0x44>)
 8001578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800157c:	6593      	str	r3, [r2, #88]	@ 0x58
 800157e:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <HAL_MspInit+0x44>)
 8001580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001586:	603b      	str	r3, [r7, #0]
 8001588:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800158a:	bf00      	nop
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40021000 	.word	0x40021000

0800159c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	@ 0x28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a25      	ldr	r2, [pc, #148]	@ (8001650 <HAL_SPI_MspInit+0xb4>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d144      	bne.n	8001648 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015be:	4b25      	ldr	r3, [pc, #148]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c2:	4a24      	ldr	r2, [pc, #144]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ca:	4b22      	ldr	r3, [pc, #136]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015d2:	613b      	str	r3, [r7, #16]
 80015d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	4a1e      	ldr	r2, [pc, #120]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015dc:	f043 0304 	orr.w	r3, r3, #4
 80015e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e6:	f003 0304 	and.w	r3, r3, #4
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ee:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f2:	4a18      	ldr	r2, [pc, #96]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015f4:	f043 0302 	orr.w	r3, r3, #2
 80015f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fa:	4b16      	ldr	r3, [pc, #88]	@ (8001654 <HAL_SPI_MspInit+0xb8>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001606:	230c      	movs	r3, #12
 8001608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160a:	2302      	movs	r3, #2
 800160c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001612:	2303      	movs	r3, #3
 8001614:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001616:	2305      	movs	r3, #5
 8001618:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	4619      	mov	r1, r3
 8001620:	480d      	ldr	r0, [pc, #52]	@ (8001658 <HAL_SPI_MspInit+0xbc>)
 8001622:	f000 fb37 	bl	8001c94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001626:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800162a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162c:	2302      	movs	r3, #2
 800162e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001634:	2303      	movs	r3, #3
 8001636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001638:	2305      	movs	r3, #5
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163c:	f107 0314 	add.w	r3, r7, #20
 8001640:	4619      	mov	r1, r3
 8001642:	4806      	ldr	r0, [pc, #24]	@ (800165c <HAL_SPI_MspInit+0xc0>)
 8001644:	f000 fb26 	bl	8001c94 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001648:	bf00      	nop
 800164a:	3728      	adds	r7, #40	@ 0x28
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40003800 	.word	0x40003800
 8001654:	40021000 	.word	0x40021000
 8001658:	48000800 	.word	0x48000800
 800165c:	48000400 	.word	0x48000400

08001660 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b0ac      	sub	sp, #176	@ 0xb0
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	2288      	movs	r2, #136	@ 0x88
 800167e:	2100      	movs	r1, #0
 8001680:	4618      	mov	r0, r3
 8001682:	f006 ffc9 	bl	8008618 <memset>
  if(huart->Instance==USART2)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a21      	ldr	r2, [pc, #132]	@ (8001710 <HAL_UART_MspInit+0xb0>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d13b      	bne.n	8001708 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001690:	2302      	movs	r3, #2
 8001692:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001694:	2300      	movs	r3, #0
 8001696:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001698:	f107 0314 	add.w	r3, r7, #20
 800169c:	4618      	mov	r0, r3
 800169e:	f001 faf9 	bl	8002c94 <HAL_RCCEx_PeriphCLKConfig>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016a8:	f7ff ff4e 	bl	8001548 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016ac:	4b19      	ldr	r3, [pc, #100]	@ (8001714 <HAL_UART_MspInit+0xb4>)
 80016ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b0:	4a18      	ldr	r2, [pc, #96]	@ (8001714 <HAL_UART_MspInit+0xb4>)
 80016b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80016b8:	4b16      	ldr	r3, [pc, #88]	@ (8001714 <HAL_UART_MspInit+0xb4>)
 80016ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c4:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <HAL_UART_MspInit+0xb4>)
 80016c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c8:	4a12      	ldr	r2, [pc, #72]	@ (8001714 <HAL_UART_MspInit+0xb4>)
 80016ca:	f043 0301 	orr.w	r3, r3, #1
 80016ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016d0:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <HAL_UART_MspInit+0xb4>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016dc:	230c      	movs	r3, #12
 80016de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e2:	2302      	movs	r3, #2
 80016e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016f4:	2307      	movs	r3, #7
 80016f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016fe:	4619      	mov	r1, r3
 8001700:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001704:	f000 fac6 	bl	8001c94 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001708:	bf00      	nop
 800170a:	37b0      	adds	r7, #176	@ 0xb0
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40004400 	.word	0x40004400
 8001714:	40021000 	.word	0x40021000

08001718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <NMI_Handler+0x4>

08001720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <HardFault_Handler+0x4>

08001728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <MemManage_Handler+0x4>

08001730 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <BusFault_Handler+0x4>

08001738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <UsageFault_Handler+0x4>

08001740 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
	...

0800176c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8001770:	4b0b      	ldr	r3, [pc, #44]	@ (80017a0 <SysTick_Handler+0x34>)
 8001772:	881b      	ldrh	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d005      	beq.n	8001784 <SysTick_Handler+0x18>
	  Timer1--;
 8001778:	4b09      	ldr	r3, [pc, #36]	@ (80017a0 <SysTick_Handler+0x34>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	3b01      	subs	r3, #1
 800177e:	b29a      	uxth	r2, r3
 8001780:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <SysTick_Handler+0x34>)
 8001782:	801a      	strh	r2, [r3, #0]
	if(Timer2 > 0)
 8001784:	4b07      	ldr	r3, [pc, #28]	@ (80017a4 <SysTick_Handler+0x38>)
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d005      	beq.n	8001798 <SysTick_Handler+0x2c>
	  Timer2--;
 800178c:	4b05      	ldr	r3, [pc, #20]	@ (80017a4 <SysTick_Handler+0x38>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	3b01      	subs	r3, #1
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b03      	ldr	r3, [pc, #12]	@ (80017a4 <SysTick_Handler+0x38>)
 8001796:	801a      	strh	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001798:	f000 f926 	bl	80019e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */


  /* USER CODE END SysTick_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	2000009c 	.word	0x2000009c
 80017a4:	2000009e 	.word	0x2000009e

080017a8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	e00a      	b.n	80017d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ba:	f3af 8000 	nop.w
 80017be:	4601      	mov	r1, r0
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	60ba      	str	r2, [r7, #8]
 80017c6:	b2ca      	uxtb	r2, r1
 80017c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dbf0      	blt.n	80017ba <_read+0x12>
  }

  return len;
 80017d8:	687b      	ldr	r3, [r7, #4]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800180a:	605a      	str	r2, [r3, #4]
  return 0;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <_isatty>:

int _isatty(int file)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001854:	4a14      	ldr	r2, [pc, #80]	@ (80018a8 <_sbrk+0x5c>)
 8001856:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <_sbrk+0x60>)
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001860:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <_sbrk+0x64>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <_sbrk+0x64>)
 800186a:	4a12      	ldr	r2, [pc, #72]	@ (80018b4 <_sbrk+0x68>)
 800186c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800186e:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <_sbrk+0x64>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	429a      	cmp	r2, r3
 800187a:	d207      	bcs.n	800188c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800187c:	f006 ff1a 	bl	80086b4 <__errno>
 8001880:	4603      	mov	r3, r0
 8001882:	220c      	movs	r2, #12
 8001884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	e009      	b.n	80018a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001892:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <_sbrk+0x64>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4413      	add	r3, r2
 800189a:	4a05      	ldr	r2, [pc, #20]	@ (80018b0 <_sbrk+0x64>)
 800189c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800189e:	68fb      	ldr	r3, [r7, #12]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20018000 	.word	0x20018000
 80018ac:	00000400 	.word	0x00000400
 80018b0:	20002384 	.word	0x20002384
 80018b4:	20002718 	.word	0x20002718

080018b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018bc:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <SystemInit+0x20>)
 80018be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018c2:	4a05      	ldr	r2, [pc, #20]	@ (80018d8 <SystemInit+0x20>)
 80018c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001914 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018e0:	f7ff ffea 	bl	80018b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018e4:	480c      	ldr	r0, [pc, #48]	@ (8001918 <LoopForever+0x6>)
  ldr r1, =_edata
 80018e6:	490d      	ldr	r1, [pc, #52]	@ (800191c <LoopForever+0xa>)
  ldr r2, =_sidata
 80018e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001920 <LoopForever+0xe>)
  movs r3, #0
 80018ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018ec:	e002      	b.n	80018f4 <LoopCopyDataInit>

080018ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f2:	3304      	adds	r3, #4

080018f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018f8:	d3f9      	bcc.n	80018ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001928 <LoopForever+0x16>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001900:	e001      	b.n	8001906 <LoopFillZerobss>

08001902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001904:	3204      	adds	r2, #4

08001906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001908:	d3fb      	bcc.n	8001902 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800190a:	f006 fed9 	bl	80086c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800190e:	f7ff fb3f 	bl	8000f90 <main>

08001912 <LoopForever>:

LoopForever:
    b LoopForever
 8001912:	e7fe      	b.n	8001912 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001914:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800191c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001920:	080097c0 	.word	0x080097c0
  ldr r2, =_sbss
 8001924:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001928:	20002714 	.word	0x20002714

0800192c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800192c:	e7fe      	b.n	800192c <ADC1_2_IRQHandler>
	...

08001930 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001936:	2300      	movs	r3, #0
 8001938:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800193a:	4b0c      	ldr	r3, [pc, #48]	@ (800196c <HAL_Init+0x3c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a0b      	ldr	r2, [pc, #44]	@ (800196c <HAL_Init+0x3c>)
 8001940:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001944:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001946:	2003      	movs	r0, #3
 8001948:	f000 f962 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800194c:	2000      	movs	r0, #0
 800194e:	f000 f80f 	bl	8001970 <HAL_InitTick>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d002      	beq.n	800195e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	71fb      	strb	r3, [r7, #7]
 800195c:	e001      	b.n	8001962 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800195e:	f7ff fdf9 	bl	8001554 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001962:	79fb      	ldrb	r3, [r7, #7]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40022000 	.word	0x40022000

08001970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800197c:	4b17      	ldr	r3, [pc, #92]	@ (80019dc <HAL_InitTick+0x6c>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d023      	beq.n	80019cc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001984:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <HAL_InitTick+0x70>)
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	4b14      	ldr	r3, [pc, #80]	@ (80019dc <HAL_InitTick+0x6c>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	4619      	mov	r1, r3
 800198e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001992:	fbb3 f3f1 	udiv	r3, r3, r1
 8001996:	fbb2 f3f3 	udiv	r3, r2, r3
 800199a:	4618      	mov	r0, r3
 800199c:	f000 f96d 	bl	8001c7a <HAL_SYSTICK_Config>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d10f      	bne.n	80019c6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b0f      	cmp	r3, #15
 80019aa:	d809      	bhi.n	80019c0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019ac:	2200      	movs	r2, #0
 80019ae:	6879      	ldr	r1, [r7, #4]
 80019b0:	f04f 30ff 	mov.w	r0, #4294967295
 80019b4:	f000 f937 	bl	8001c26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019b8:	4a0a      	ldr	r2, [pc, #40]	@ (80019e4 <HAL_InitTick+0x74>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6013      	str	r3, [r2, #0]
 80019be:	e007      	b.n	80019d0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	73fb      	strb	r3, [r7, #15]
 80019c4:	e004      	b.n	80019d0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	73fb      	strb	r3, [r7, #15]
 80019ca:	e001      	b.n	80019d0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	2000000c 	.word	0x2000000c
 80019e0:	20000004 	.word	0x20000004
 80019e4:	20000008 	.word	0x20000008

080019e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019ec:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <HAL_IncTick+0x20>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <HAL_IncTick+0x24>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	4a04      	ldr	r2, [pc, #16]	@ (8001a0c <HAL_IncTick+0x24>)
 80019fa:	6013      	str	r3, [r2, #0]
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	2000000c 	.word	0x2000000c
 8001a0c:	20002388 	.word	0x20002388

08001a10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return uwTick;
 8001a14:	4b03      	ldr	r3, [pc, #12]	@ (8001a24 <HAL_GetTick+0x14>)
 8001a16:	681b      	ldr	r3, [r3, #0]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	20002388 	.word	0x20002388

08001a28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a30:	f7ff ffee 	bl	8001a10 <HAL_GetTick>
 8001a34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a40:	d005      	beq.n	8001a4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a42:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <HAL_Delay+0x44>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	461a      	mov	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a4e:	bf00      	nop
 8001a50:	f7ff ffde 	bl	8001a10 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d8f7      	bhi.n	8001a50 <HAL_Delay+0x28>
  {
  }
}
 8001a60:	bf00      	nop
 8001a62:	bf00      	nop
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	2000000c 	.word	0x2000000c

08001a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a80:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa2:	4a04      	ldr	r2, [pc, #16]	@ (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	60d3      	str	r3, [r2, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001abc:	4b04      	ldr	r3, [pc, #16]	@ (8001ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	0a1b      	lsrs	r3, r3, #8
 8001ac2:	f003 0307 	and.w	r3, r3, #7
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	db0b      	blt.n	8001afe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	f003 021f 	and.w	r2, r3, #31
 8001aec:	4907      	ldr	r1, [pc, #28]	@ (8001b0c <__NVIC_EnableIRQ+0x38>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	095b      	lsrs	r3, r3, #5
 8001af4:	2001      	movs	r0, #1
 8001af6:	fa00 f202 	lsl.w	r2, r0, r2
 8001afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	e000e100 	.word	0xe000e100

08001b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	6039      	str	r1, [r7, #0]
 8001b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	db0a      	blt.n	8001b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	490c      	ldr	r1, [pc, #48]	@ (8001b5c <__NVIC_SetPriority+0x4c>)
 8001b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2e:	0112      	lsls	r2, r2, #4
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	440b      	add	r3, r1
 8001b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b38:	e00a      	b.n	8001b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	4908      	ldr	r1, [pc, #32]	@ (8001b60 <__NVIC_SetPriority+0x50>)
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	3b04      	subs	r3, #4
 8001b48:	0112      	lsls	r2, r2, #4
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	761a      	strb	r2, [r3, #24]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000e100 	.word	0xe000e100
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b089      	sub	sp, #36	@ 0x24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f1c3 0307 	rsb	r3, r3, #7
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	bf28      	it	cs
 8001b82:	2304      	movcs	r3, #4
 8001b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	3304      	adds	r3, #4
 8001b8a:	2b06      	cmp	r3, #6
 8001b8c:	d902      	bls.n	8001b94 <NVIC_EncodePriority+0x30>
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3b03      	subs	r3, #3
 8001b92:	e000      	b.n	8001b96 <NVIC_EncodePriority+0x32>
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b98:	f04f 32ff 	mov.w	r2, #4294967295
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43da      	mvns	r2, r3
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bac:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	43d9      	mvns	r1, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	4313      	orrs	r3, r2
         );
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3724      	adds	r7, #36	@ 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bdc:	d301      	bcc.n	8001be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00f      	b.n	8001c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be2:	4a0a      	ldr	r2, [pc, #40]	@ (8001c0c <SysTick_Config+0x40>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bea:	210f      	movs	r1, #15
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	f7ff ff8e 	bl	8001b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <SysTick_Config+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	@ (8001c0c <SysTick_Config+0x40>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff29 	bl	8001a70 <__NVIC_SetPriorityGrouping>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c38:	f7ff ff3e 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 8001c3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	6978      	ldr	r0, [r7, #20]
 8001c44:	f7ff ff8e 	bl	8001b64 <NVIC_EncodePriority>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff5d 	bl	8001b10 <__NVIC_SetPriority>
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff31 	bl	8001ad4 <__NVIC_EnableIRQ>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f7ff ffa2 	bl	8001bcc <SysTick_Config>
 8001c88:	4603      	mov	r3, r0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
	...

08001c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b087      	sub	sp, #28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ca2:	e17f      	b.n	8001fa4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	2101      	movs	r1, #1
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f000 8171 	beq.w	8001f9e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f003 0303 	and.w	r3, r3, #3
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d005      	beq.n	8001cd4 <HAL_GPIO_Init+0x40>
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d130      	bne.n	8001d36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	2203      	movs	r2, #3
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4013      	ands	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	091b      	lsrs	r3, r3, #4
 8001d20:	f003 0201 	and.w	r2, r3, #1
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f003 0303 	and.w	r3, r3, #3
 8001d3e:	2b03      	cmp	r3, #3
 8001d40:	d118      	bne.n	8001d74 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d48:	2201      	movs	r2, #1
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	43db      	mvns	r3, r3
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	4013      	ands	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	08db      	lsrs	r3, r3, #3
 8001d5e:	f003 0201 	and.w	r2, r3, #1
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 0303 	and.w	r3, r3, #3
 8001d7c:	2b03      	cmp	r3, #3
 8001d7e:	d017      	beq.n	8001db0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4013      	ands	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f003 0303 	and.w	r3, r3, #3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d123      	bne.n	8001e04 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	08da      	lsrs	r2, r3, #3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3208      	adds	r2, #8
 8001dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	220f      	movs	r2, #15
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	691a      	ldr	r2, [r3, #16]
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	08da      	lsrs	r2, r3, #3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3208      	adds	r2, #8
 8001dfe:	6939      	ldr	r1, [r7, #16]
 8001e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	2203      	movs	r2, #3
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	43db      	mvns	r3, r3
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 0203 	and.w	r2, r3, #3
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80ac 	beq.w	8001f9e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e46:	4b5f      	ldr	r3, [pc, #380]	@ (8001fc4 <HAL_GPIO_Init+0x330>)
 8001e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e4a:	4a5e      	ldr	r2, [pc, #376]	@ (8001fc4 <HAL_GPIO_Init+0x330>)
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e52:	4b5c      	ldr	r3, [pc, #368]	@ (8001fc4 <HAL_GPIO_Init+0x330>)
 8001e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e5e:	4a5a      	ldr	r2, [pc, #360]	@ (8001fc8 <HAL_GPIO_Init+0x334>)
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	089b      	lsrs	r3, r3, #2
 8001e64:	3302      	adds	r3, #2
 8001e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	f003 0303 	and.w	r3, r3, #3
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	220f      	movs	r2, #15
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e88:	d025      	beq.n	8001ed6 <HAL_GPIO_Init+0x242>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a4f      	ldr	r2, [pc, #316]	@ (8001fcc <HAL_GPIO_Init+0x338>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d01f      	beq.n	8001ed2 <HAL_GPIO_Init+0x23e>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a4e      	ldr	r2, [pc, #312]	@ (8001fd0 <HAL_GPIO_Init+0x33c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d019      	beq.n	8001ece <HAL_GPIO_Init+0x23a>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a4d      	ldr	r2, [pc, #308]	@ (8001fd4 <HAL_GPIO_Init+0x340>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d013      	beq.n	8001eca <HAL_GPIO_Init+0x236>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a4c      	ldr	r2, [pc, #304]	@ (8001fd8 <HAL_GPIO_Init+0x344>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d00d      	beq.n	8001ec6 <HAL_GPIO_Init+0x232>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a4b      	ldr	r2, [pc, #300]	@ (8001fdc <HAL_GPIO_Init+0x348>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d007      	beq.n	8001ec2 <HAL_GPIO_Init+0x22e>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a4a      	ldr	r2, [pc, #296]	@ (8001fe0 <HAL_GPIO_Init+0x34c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d101      	bne.n	8001ebe <HAL_GPIO_Init+0x22a>
 8001eba:	2306      	movs	r3, #6
 8001ebc:	e00c      	b.n	8001ed8 <HAL_GPIO_Init+0x244>
 8001ebe:	2307      	movs	r3, #7
 8001ec0:	e00a      	b.n	8001ed8 <HAL_GPIO_Init+0x244>
 8001ec2:	2305      	movs	r3, #5
 8001ec4:	e008      	b.n	8001ed8 <HAL_GPIO_Init+0x244>
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	e006      	b.n	8001ed8 <HAL_GPIO_Init+0x244>
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e004      	b.n	8001ed8 <HAL_GPIO_Init+0x244>
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e002      	b.n	8001ed8 <HAL_GPIO_Init+0x244>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <HAL_GPIO_Init+0x244>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	f002 0203 	and.w	r2, r2, #3
 8001ede:	0092      	lsls	r2, r2, #2
 8001ee0:	4093      	lsls	r3, r2
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ee8:	4937      	ldr	r1, [pc, #220]	@ (8001fc8 <HAL_GPIO_Init+0x334>)
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	089b      	lsrs	r3, r3, #2
 8001eee:	3302      	adds	r3, #2
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ef6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe4 <HAL_GPIO_Init+0x350>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	43db      	mvns	r3, r3
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	4013      	ands	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f1a:	4a32      	ldr	r2, [pc, #200]	@ (8001fe4 <HAL_GPIO_Init+0x350>)
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f20:	4b30      	ldr	r3, [pc, #192]	@ (8001fe4 <HAL_GPIO_Init+0x350>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f44:	4a27      	ldr	r2, [pc, #156]	@ (8001fe4 <HAL_GPIO_Init+0x350>)
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f4a:	4b26      	ldr	r3, [pc, #152]	@ (8001fe4 <HAL_GPIO_Init+0x350>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	4013      	ands	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe4 <HAL_GPIO_Init+0x350>)
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f74:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HAL_GPIO_Init+0x350>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	4013      	ands	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f98:	4a12      	ldr	r2, [pc, #72]	@ (8001fe4 <HAL_GPIO_Init+0x350>)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	fa22 f303 	lsr.w	r3, r2, r3
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f47f ae78 	bne.w	8001ca4 <HAL_GPIO_Init+0x10>
  }
}
 8001fb4:	bf00      	nop
 8001fb6:	bf00      	nop
 8001fb8:	371c      	adds	r7, #28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	40010000 	.word	0x40010000
 8001fcc:	48000400 	.word	0x48000400
 8001fd0:	48000800 	.word	0x48000800
 8001fd4:	48000c00 	.word	0x48000c00
 8001fd8:	48001000 	.word	0x48001000
 8001fdc:	48001400 	.word	0x48001400
 8001fe0:	48001800 	.word	0x48001800
 8001fe4:	40010400 	.word	0x40010400

08001fe8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	887b      	ldrh	r3, [r7, #2]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d002      	beq.n	8002006 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002000:	2301      	movs	r3, #1
 8002002:	73fb      	strb	r3, [r7, #15]
 8002004:	e001      	b.n	800200a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002006:	2300      	movs	r3, #0
 8002008:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800200a:	7bfb      	ldrb	r3, [r7, #15]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	807b      	strh	r3, [r7, #2]
 8002024:	4613      	mov	r3, r2
 8002026:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002028:	787b      	ldrb	r3, [r7, #1]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800202e:	887a      	ldrh	r2, [r7, #2]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002034:	e002      	b.n	800203c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002036:	887a      	ldrh	r2, [r7, #2]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002052:	4b08      	ldr	r3, [pc, #32]	@ (8002074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002054:	695a      	ldr	r2, [r3, #20]
 8002056:	88fb      	ldrh	r3, [r7, #6]
 8002058:	4013      	ands	r3, r2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d006      	beq.n	800206c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800205e:	4a05      	ldr	r2, [pc, #20]	@ (8002074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002060:	88fb      	ldrh	r3, [r7, #6]
 8002062:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002064:	88fb      	ldrh	r3, [r7, #6]
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe ff7e 	bl	8000f68 <HAL_GPIO_EXTI_Callback>
  }
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40010400 	.word	0x40010400

08002078 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <HAL_PWREx_GetVoltageRange+0x18>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002084:	4618      	mov	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40007000 	.word	0x40007000

08002094 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b088      	sub	sp, #32
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e3ca      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020a6:	4b97      	ldr	r3, [pc, #604]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 030c 	and.w	r3, r3, #12
 80020ae:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020b0:	4b94      	ldr	r3, [pc, #592]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0310 	and.w	r3, r3, #16
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 80e4 	beq.w	8002290 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d007      	beq.n	80020de <HAL_RCC_OscConfig+0x4a>
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	2b0c      	cmp	r3, #12
 80020d2:	f040 808b 	bne.w	80021ec <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	f040 8087 	bne.w	80021ec <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020de:	4b89      	ldr	r3, [pc, #548]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_RCC_OscConfig+0x62>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e3a2      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a1a      	ldr	r2, [r3, #32]
 80020fa:	4b82      	ldr	r3, [pc, #520]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0308 	and.w	r3, r3, #8
 8002102:	2b00      	cmp	r3, #0
 8002104:	d004      	beq.n	8002110 <HAL_RCC_OscConfig+0x7c>
 8002106:	4b7f      	ldr	r3, [pc, #508]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800210e:	e005      	b.n	800211c <HAL_RCC_OscConfig+0x88>
 8002110:	4b7c      	ldr	r3, [pc, #496]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002112:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002116:	091b      	lsrs	r3, r3, #4
 8002118:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800211c:	4293      	cmp	r3, r2
 800211e:	d223      	bcs.n	8002168 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	4618      	mov	r0, r3
 8002126:	f000 fd55 	bl	8002bd4 <RCC_SetFlashLatencyFromMSIRange>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e383      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002134:	4b73      	ldr	r3, [pc, #460]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a72      	ldr	r2, [pc, #456]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800213a:	f043 0308 	orr.w	r3, r3, #8
 800213e:	6013      	str	r3, [r2, #0]
 8002140:	4b70      	ldr	r3, [pc, #448]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	496d      	ldr	r1, [pc, #436]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800214e:	4313      	orrs	r3, r2
 8002150:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002152:	4b6c      	ldr	r3, [pc, #432]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	021b      	lsls	r3, r3, #8
 8002160:	4968      	ldr	r1, [pc, #416]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002162:	4313      	orrs	r3, r2
 8002164:	604b      	str	r3, [r1, #4]
 8002166:	e025      	b.n	80021b4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002168:	4b66      	ldr	r3, [pc, #408]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a65      	ldr	r2, [pc, #404]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800216e:	f043 0308 	orr.w	r3, r3, #8
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	4b63      	ldr	r3, [pc, #396]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	4960      	ldr	r1, [pc, #384]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002182:	4313      	orrs	r3, r2
 8002184:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002186:	4b5f      	ldr	r3, [pc, #380]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	021b      	lsls	r3, r3, #8
 8002194:	495b      	ldr	r1, [pc, #364]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002196:	4313      	orrs	r3, r2
 8002198:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d109      	bne.n	80021b4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 fd15 	bl	8002bd4 <RCC_SetFlashLatencyFromMSIRange>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e343      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021b4:	f000 fc4a 	bl	8002a4c <HAL_RCC_GetSysClockFreq>
 80021b8:	4602      	mov	r2, r0
 80021ba:	4b52      	ldr	r3, [pc, #328]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	091b      	lsrs	r3, r3, #4
 80021c0:	f003 030f 	and.w	r3, r3, #15
 80021c4:	4950      	ldr	r1, [pc, #320]	@ (8002308 <HAL_RCC_OscConfig+0x274>)
 80021c6:	5ccb      	ldrb	r3, [r1, r3]
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	fa22 f303 	lsr.w	r3, r2, r3
 80021d0:	4a4e      	ldr	r2, [pc, #312]	@ (800230c <HAL_RCC_OscConfig+0x278>)
 80021d2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80021d4:	4b4e      	ldr	r3, [pc, #312]	@ (8002310 <HAL_RCC_OscConfig+0x27c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff fbc9 	bl	8001970 <HAL_InitTick>
 80021de:	4603      	mov	r3, r0
 80021e0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d052      	beq.n	800228e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	e327      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d032      	beq.n	800225a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80021f4:	4b43      	ldr	r3, [pc, #268]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a42      	ldr	r2, [pc, #264]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002200:	f7ff fc06 	bl	8001a10 <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002208:	f7ff fc02 	bl	8001a10 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e310      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800221a:	4b3a      	ldr	r3, [pc, #232]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0f0      	beq.n	8002208 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002226:	4b37      	ldr	r3, [pc, #220]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a36      	ldr	r2, [pc, #216]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800222c:	f043 0308 	orr.w	r3, r3, #8
 8002230:	6013      	str	r3, [r2, #0]
 8002232:	4b34      	ldr	r3, [pc, #208]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	4931      	ldr	r1, [pc, #196]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002240:	4313      	orrs	r3, r2
 8002242:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002244:	4b2f      	ldr	r3, [pc, #188]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	69db      	ldr	r3, [r3, #28]
 8002250:	021b      	lsls	r3, r3, #8
 8002252:	492c      	ldr	r1, [pc, #176]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002254:	4313      	orrs	r3, r2
 8002256:	604b      	str	r3, [r1, #4]
 8002258:	e01a      	b.n	8002290 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800225a:	4b2a      	ldr	r3, [pc, #168]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a29      	ldr	r2, [pc, #164]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002260:	f023 0301 	bic.w	r3, r3, #1
 8002264:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002266:	f7ff fbd3 	bl	8001a10 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800226e:	f7ff fbcf 	bl	8001a10 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e2dd      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002280:	4b20      	ldr	r3, [pc, #128]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1f0      	bne.n	800226e <HAL_RCC_OscConfig+0x1da>
 800228c:	e000      	b.n	8002290 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800228e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	2b00      	cmp	r3, #0
 800229a:	d074      	beq.n	8002386 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	2b08      	cmp	r3, #8
 80022a0:	d005      	beq.n	80022ae <HAL_RCC_OscConfig+0x21a>
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	2b0c      	cmp	r3, #12
 80022a6:	d10e      	bne.n	80022c6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	2b03      	cmp	r3, #3
 80022ac:	d10b      	bne.n	80022c6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ae:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d064      	beq.n	8002384 <HAL_RCC_OscConfig+0x2f0>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d160      	bne.n	8002384 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e2ba      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ce:	d106      	bne.n	80022de <HAL_RCC_OscConfig+0x24a>
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80022d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022da:	6013      	str	r3, [r2, #0]
 80022dc:	e026      	b.n	800232c <HAL_RCC_OscConfig+0x298>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022e6:	d115      	bne.n	8002314 <HAL_RCC_OscConfig+0x280>
 80022e8:	4b06      	ldr	r3, [pc, #24]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a05      	ldr	r2, [pc, #20]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80022ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022f2:	6013      	str	r3, [r2, #0]
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a02      	ldr	r2, [pc, #8]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 80022fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022fe:	6013      	str	r3, [r2, #0]
 8002300:	e014      	b.n	800232c <HAL_RCC_OscConfig+0x298>
 8002302:	bf00      	nop
 8002304:	40021000 	.word	0x40021000
 8002308:	080092f4 	.word	0x080092f4
 800230c:	20000004 	.word	0x20000004
 8002310:	20000008 	.word	0x20000008
 8002314:	4ba0      	ldr	r3, [pc, #640]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a9f      	ldr	r2, [pc, #636]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 800231a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	4b9d      	ldr	r3, [pc, #628]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a9c      	ldr	r2, [pc, #624]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800232a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d013      	beq.n	800235c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002334:	f7ff fb6c 	bl	8001a10 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800233c:	f7ff fb68 	bl	8001a10 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b64      	cmp	r3, #100	@ 0x64
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e276      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800234e:	4b92      	ldr	r3, [pc, #584]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d0f0      	beq.n	800233c <HAL_RCC_OscConfig+0x2a8>
 800235a:	e014      	b.n	8002386 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235c:	f7ff fb58 	bl	8001a10 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002364:	f7ff fb54 	bl	8001a10 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b64      	cmp	r3, #100	@ 0x64
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e262      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002376:	4b88      	ldr	r3, [pc, #544]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x2d0>
 8002382:	e000      	b.n	8002386 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d060      	beq.n	8002454 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	2b04      	cmp	r3, #4
 8002396:	d005      	beq.n	80023a4 <HAL_RCC_OscConfig+0x310>
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	2b0c      	cmp	r3, #12
 800239c:	d119      	bne.n	80023d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d116      	bne.n	80023d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023a4:	4b7c      	ldr	r3, [pc, #496]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <HAL_RCC_OscConfig+0x328>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d101      	bne.n	80023bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e23f      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023bc:	4b76      	ldr	r3, [pc, #472]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	061b      	lsls	r3, r3, #24
 80023ca:	4973      	ldr	r1, [pc, #460]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023d0:	e040      	b.n	8002454 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d023      	beq.n	8002422 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023da:	4b6f      	ldr	r3, [pc, #444]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a6e      	ldr	r2, [pc, #440]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80023e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e6:	f7ff fb13 	bl	8001a10 <HAL_GetTick>
 80023ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ee:	f7ff fb0f 	bl	8001a10 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e21d      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002400:	4b65      	ldr	r3, [pc, #404]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0f0      	beq.n	80023ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240c:	4b62      	ldr	r3, [pc, #392]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	691b      	ldr	r3, [r3, #16]
 8002418:	061b      	lsls	r3, r3, #24
 800241a:	495f      	ldr	r1, [pc, #380]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 800241c:	4313      	orrs	r3, r2
 800241e:	604b      	str	r3, [r1, #4]
 8002420:	e018      	b.n	8002454 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002422:	4b5d      	ldr	r3, [pc, #372]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a5c      	ldr	r2, [pc, #368]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800242c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242e:	f7ff faef 	bl	8001a10 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002436:	f7ff faeb 	bl	8001a10 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e1f9      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002448:	4b53      	ldr	r3, [pc, #332]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f0      	bne.n	8002436 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0308 	and.w	r3, r3, #8
 800245c:	2b00      	cmp	r3, #0
 800245e:	d03c      	beq.n	80024da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	695b      	ldr	r3, [r3, #20]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d01c      	beq.n	80024a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002468:	4b4b      	ldr	r3, [pc, #300]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 800246a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800246e:	4a4a      	ldr	r2, [pc, #296]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002478:	f7ff faca 	bl	8001a10 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002480:	f7ff fac6 	bl	8001a10 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e1d4      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002492:	4b41      	ldr	r3, [pc, #260]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002494:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d0ef      	beq.n	8002480 <HAL_RCC_OscConfig+0x3ec>
 80024a0:	e01b      	b.n	80024da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80024a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80024aa:	f023 0301 	bic.w	r3, r3, #1
 80024ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b2:	f7ff faad 	bl	8001a10 <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024b8:	e008      	b.n	80024cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ba:	f7ff faa9 	bl	8001a10 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e1b7      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024cc:	4b32      	ldr	r3, [pc, #200]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80024ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1ef      	bne.n	80024ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0304 	and.w	r3, r3, #4
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 80a6 	beq.w	8002634 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024e8:	2300      	movs	r3, #0
 80024ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80024ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80024ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10d      	bne.n	8002514 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024f8:	4b27      	ldr	r3, [pc, #156]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80024fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fc:	4a26      	ldr	r2, [pc, #152]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 80024fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002502:	6593      	str	r3, [r2, #88]	@ 0x58
 8002504:	4b24      	ldr	r3, [pc, #144]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002508:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002510:	2301      	movs	r3, #1
 8002512:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002514:	4b21      	ldr	r3, [pc, #132]	@ (800259c <HAL_RCC_OscConfig+0x508>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251c:	2b00      	cmp	r3, #0
 800251e:	d118      	bne.n	8002552 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002520:	4b1e      	ldr	r3, [pc, #120]	@ (800259c <HAL_RCC_OscConfig+0x508>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a1d      	ldr	r2, [pc, #116]	@ (800259c <HAL_RCC_OscConfig+0x508>)
 8002526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800252a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800252c:	f7ff fa70 	bl	8001a10 <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002532:	e008      	b.n	8002546 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002534:	f7ff fa6c 	bl	8001a10 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e17a      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002546:	4b15      	ldr	r3, [pc, #84]	@ (800259c <HAL_RCC_OscConfig+0x508>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0f0      	beq.n	8002534 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d108      	bne.n	800256c <HAL_RCC_OscConfig+0x4d8>
 800255a:	4b0f      	ldr	r3, [pc, #60]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 800255c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002560:	4a0d      	ldr	r2, [pc, #52]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800256a:	e029      	b.n	80025c0 <HAL_RCC_OscConfig+0x52c>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	2b05      	cmp	r3, #5
 8002572:	d115      	bne.n	80025a0 <HAL_RCC_OscConfig+0x50c>
 8002574:	4b08      	ldr	r3, [pc, #32]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800257a:	4a07      	ldr	r2, [pc, #28]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 800257c:	f043 0304 	orr.w	r3, r3, #4
 8002580:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002584:	4b04      	ldr	r3, [pc, #16]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 8002586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800258a:	4a03      	ldr	r2, [pc, #12]	@ (8002598 <HAL_RCC_OscConfig+0x504>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002594:	e014      	b.n	80025c0 <HAL_RCC_OscConfig+0x52c>
 8002596:	bf00      	nop
 8002598:	40021000 	.word	0x40021000
 800259c:	40007000 	.word	0x40007000
 80025a0:	4b9c      	ldr	r3, [pc, #624]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80025a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025a6:	4a9b      	ldr	r2, [pc, #620]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80025a8:	f023 0301 	bic.w	r3, r3, #1
 80025ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025b0:	4b98      	ldr	r3, [pc, #608]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80025b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025b6:	4a97      	ldr	r2, [pc, #604]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80025b8:	f023 0304 	bic.w	r3, r3, #4
 80025bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d016      	beq.n	80025f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025c8:	f7ff fa22 	bl	8001a10 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ce:	e00a      	b.n	80025e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d0:	f7ff fa1e 	bl	8001a10 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025de:	4293      	cmp	r3, r2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e12a      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80025e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d0ed      	beq.n	80025d0 <HAL_RCC_OscConfig+0x53c>
 80025f4:	e015      	b.n	8002622 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025f6:	f7ff fa0b 	bl	8001a10 <HAL_GetTick>
 80025fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025fc:	e00a      	b.n	8002614 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fe:	f7ff fa07 	bl	8001a10 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	f241 3288 	movw	r2, #5000	@ 0x1388
 800260c:	4293      	cmp	r3, r2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e113      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002614:	4b7f      	ldr	r3, [pc, #508]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 8002616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1ed      	bne.n	80025fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002622:	7ffb      	ldrb	r3, [r7, #31]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d105      	bne.n	8002634 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002628:	4b7a      	ldr	r3, [pc, #488]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 800262a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262c:	4a79      	ldr	r2, [pc, #484]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 800262e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002632:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002638:	2b00      	cmp	r3, #0
 800263a:	f000 80fe 	beq.w	800283a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002642:	2b02      	cmp	r3, #2
 8002644:	f040 80d0 	bne.w	80027e8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002648:	4b72      	ldr	r3, [pc, #456]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	f003 0203 	and.w	r2, r3, #3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002658:	429a      	cmp	r2, r3
 800265a:	d130      	bne.n	80026be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002666:	3b01      	subs	r3, #1
 8002668:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800266a:	429a      	cmp	r2, r3
 800266c:	d127      	bne.n	80026be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002678:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800267a:	429a      	cmp	r2, r3
 800267c:	d11f      	bne.n	80026be <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002688:	2a07      	cmp	r2, #7
 800268a:	bf14      	ite	ne
 800268c:	2201      	movne	r2, #1
 800268e:	2200      	moveq	r2, #0
 8002690:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002692:	4293      	cmp	r3, r2
 8002694:	d113      	bne.n	80026be <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026a0:	085b      	lsrs	r3, r3, #1
 80026a2:	3b01      	subs	r3, #1
 80026a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d109      	bne.n	80026be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b4:	085b      	lsrs	r3, r3, #1
 80026b6:	3b01      	subs	r3, #1
 80026b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d06e      	beq.n	800279c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	2b0c      	cmp	r3, #12
 80026c2:	d069      	beq.n	8002798 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80026c4:	4b53      	ldr	r3, [pc, #332]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d105      	bne.n	80026dc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80026d0:	4b50      	ldr	r3, [pc, #320]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e0ad      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80026e0:	4b4c      	ldr	r3, [pc, #304]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80026e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026ea:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80026ec:	f7ff f990 	bl	8001a10 <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f4:	f7ff f98c 	bl	8001a10 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e09a      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002706:	4b43      	ldr	r3, [pc, #268]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f0      	bne.n	80026f4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002712:	4b40      	ldr	r3, [pc, #256]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	4b40      	ldr	r3, [pc, #256]	@ (8002818 <HAL_RCC_OscConfig+0x784>)
 8002718:	4013      	ands	r3, r2
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002722:	3a01      	subs	r2, #1
 8002724:	0112      	lsls	r2, r2, #4
 8002726:	4311      	orrs	r1, r2
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800272c:	0212      	lsls	r2, r2, #8
 800272e:	4311      	orrs	r1, r2
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002734:	0852      	lsrs	r2, r2, #1
 8002736:	3a01      	subs	r2, #1
 8002738:	0552      	lsls	r2, r2, #21
 800273a:	4311      	orrs	r1, r2
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002740:	0852      	lsrs	r2, r2, #1
 8002742:	3a01      	subs	r2, #1
 8002744:	0652      	lsls	r2, r2, #25
 8002746:	4311      	orrs	r1, r2
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800274c:	0912      	lsrs	r2, r2, #4
 800274e:	0452      	lsls	r2, r2, #17
 8002750:	430a      	orrs	r2, r1
 8002752:	4930      	ldr	r1, [pc, #192]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 8002754:	4313      	orrs	r3, r2
 8002756:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002758:	4b2e      	ldr	r3, [pc, #184]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a2d      	ldr	r2, [pc, #180]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 800275e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002762:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002764:	4b2b      	ldr	r3, [pc, #172]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	4a2a      	ldr	r2, [pc, #168]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 800276a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800276e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002770:	f7ff f94e 	bl	8001a10 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002778:	f7ff f94a 	bl	8001a10 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e058      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800278a:	4b22      	ldr	r3, [pc, #136]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0f0      	beq.n	8002778 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002796:	e050      	b.n	800283a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e04f      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800279c:	4b1d      	ldr	r3, [pc, #116]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d148      	bne.n	800283a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a19      	ldr	r2, [pc, #100]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80027ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027b4:	4b17      	ldr	r3, [pc, #92]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	4a16      	ldr	r2, [pc, #88]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80027ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027c0:	f7ff f926 	bl	8001a10 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027c8:	f7ff f922 	bl	8001a10 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e030      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027da:	4b0e      	ldr	r3, [pc, #56]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f0      	beq.n	80027c8 <HAL_RCC_OscConfig+0x734>
 80027e6:	e028      	b.n	800283a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	2b0c      	cmp	r3, #12
 80027ec:	d023      	beq.n	8002836 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ee:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a08      	ldr	r2, [pc, #32]	@ (8002814 <HAL_RCC_OscConfig+0x780>)
 80027f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fa:	f7ff f909 	bl	8001a10 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002800:	e00c      	b.n	800281c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002802:	f7ff f905 	bl	8001a10 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d905      	bls.n	800281c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e013      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
 8002814:	40021000 	.word	0x40021000
 8002818:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800281c:	4b09      	ldr	r3, [pc, #36]	@ (8002844 <HAL_RCC_OscConfig+0x7b0>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d1ec      	bne.n	8002802 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002828:	4b06      	ldr	r3, [pc, #24]	@ (8002844 <HAL_RCC_OscConfig+0x7b0>)
 800282a:	68da      	ldr	r2, [r3, #12]
 800282c:	4905      	ldr	r1, [pc, #20]	@ (8002844 <HAL_RCC_OscConfig+0x7b0>)
 800282e:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_RCC_OscConfig+0x7b4>)
 8002830:	4013      	ands	r3, r2
 8002832:	60cb      	str	r3, [r1, #12]
 8002834:	e001      	b.n	800283a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e000      	b.n	800283c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3720      	adds	r7, #32
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40021000 	.word	0x40021000
 8002848:	feeefffc 	.word	0xfeeefffc

0800284c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e0e7      	b.n	8002a30 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002860:	4b75      	ldr	r3, [pc, #468]	@ (8002a38 <HAL_RCC_ClockConfig+0x1ec>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	429a      	cmp	r2, r3
 800286c:	d910      	bls.n	8002890 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286e:	4b72      	ldr	r3, [pc, #456]	@ (8002a38 <HAL_RCC_ClockConfig+0x1ec>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f023 0207 	bic.w	r2, r3, #7
 8002876:	4970      	ldr	r1, [pc, #448]	@ (8002a38 <HAL_RCC_ClockConfig+0x1ec>)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	4313      	orrs	r3, r2
 800287c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800287e:	4b6e      	ldr	r3, [pc, #440]	@ (8002a38 <HAL_RCC_ClockConfig+0x1ec>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d001      	beq.n	8002890 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e0cf      	b.n	8002a30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d010      	beq.n	80028be <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	4b66      	ldr	r3, [pc, #408]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d908      	bls.n	80028be <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028ac:	4b63      	ldr	r3, [pc, #396]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	4960      	ldr	r1, [pc, #384]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d04c      	beq.n	8002964 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b03      	cmp	r3, #3
 80028d0:	d107      	bne.n	80028e2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028d2:	4b5a      	ldr	r3, [pc, #360]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d121      	bne.n	8002922 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e0a6      	b.n	8002a30 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d107      	bne.n	80028fa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ea:	4b54      	ldr	r3, [pc, #336]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d115      	bne.n	8002922 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e09a      	b.n	8002a30 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d107      	bne.n	8002912 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002902:	4b4e      	ldr	r3, [pc, #312]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d109      	bne.n	8002922 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e08e      	b.n	8002a30 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002912:	4b4a      	ldr	r3, [pc, #296]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e086      	b.n	8002a30 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002922:	4b46      	ldr	r3, [pc, #280]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f023 0203 	bic.w	r2, r3, #3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	4943      	ldr	r1, [pc, #268]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 8002930:	4313      	orrs	r3, r2
 8002932:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002934:	f7ff f86c 	bl	8001a10 <HAL_GetTick>
 8002938:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800293a:	e00a      	b.n	8002952 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800293c:	f7ff f868 	bl	8001a10 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294a:	4293      	cmp	r3, r2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e06e      	b.n	8002a30 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002952:	4b3a      	ldr	r3, [pc, #232]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 020c 	and.w	r2, r3, #12
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	429a      	cmp	r2, r3
 8002962:	d1eb      	bne.n	800293c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d010      	beq.n	8002992 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	4b31      	ldr	r3, [pc, #196]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800297c:	429a      	cmp	r2, r3
 800297e:	d208      	bcs.n	8002992 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002980:	4b2e      	ldr	r3, [pc, #184]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	492b      	ldr	r1, [pc, #172]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 800298e:	4313      	orrs	r3, r2
 8002990:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002992:	4b29      	ldr	r3, [pc, #164]	@ (8002a38 <HAL_RCC_ClockConfig+0x1ec>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0307 	and.w	r3, r3, #7
 800299a:	683a      	ldr	r2, [r7, #0]
 800299c:	429a      	cmp	r2, r3
 800299e:	d210      	bcs.n	80029c2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a0:	4b25      	ldr	r3, [pc, #148]	@ (8002a38 <HAL_RCC_ClockConfig+0x1ec>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f023 0207 	bic.w	r2, r3, #7
 80029a8:	4923      	ldr	r1, [pc, #140]	@ (8002a38 <HAL_RCC_ClockConfig+0x1ec>)
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b0:	4b21      	ldr	r3, [pc, #132]	@ (8002a38 <HAL_RCC_ClockConfig+0x1ec>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d001      	beq.n	80029c2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e036      	b.n	8002a30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d008      	beq.n	80029e0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029ce:	4b1b      	ldr	r3, [pc, #108]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	4918      	ldr	r1, [pc, #96]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0308 	and.w	r3, r3, #8
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d009      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029ec:	4b13      	ldr	r3, [pc, #76]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	691b      	ldr	r3, [r3, #16]
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	4910      	ldr	r1, [pc, #64]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a00:	f000 f824 	bl	8002a4c <HAL_RCC_GetSysClockFreq>
 8002a04:	4602      	mov	r2, r0
 8002a06:	4b0d      	ldr	r3, [pc, #52]	@ (8002a3c <HAL_RCC_ClockConfig+0x1f0>)
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	091b      	lsrs	r3, r3, #4
 8002a0c:	f003 030f 	and.w	r3, r3, #15
 8002a10:	490b      	ldr	r1, [pc, #44]	@ (8002a40 <HAL_RCC_ClockConfig+0x1f4>)
 8002a12:	5ccb      	ldrb	r3, [r1, r3]
 8002a14:	f003 031f 	and.w	r3, r3, #31
 8002a18:	fa22 f303 	lsr.w	r3, r2, r3
 8002a1c:	4a09      	ldr	r2, [pc, #36]	@ (8002a44 <HAL_RCC_ClockConfig+0x1f8>)
 8002a1e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a20:	4b09      	ldr	r3, [pc, #36]	@ (8002a48 <HAL_RCC_ClockConfig+0x1fc>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fe ffa3 	bl	8001970 <HAL_InitTick>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a2e:	7afb      	ldrb	r3, [r7, #11]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40022000 	.word	0x40022000
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	080092f4 	.word	0x080092f4
 8002a44:	20000004 	.word	0x20000004
 8002a48:	20000008 	.word	0x20000008

08002a4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b089      	sub	sp, #36	@ 0x24
 8002a50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	61fb      	str	r3, [r7, #28]
 8002a56:	2300      	movs	r3, #0
 8002a58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a5a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f003 030c 	and.w	r3, r3, #12
 8002a62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a64:	4b3b      	ldr	r3, [pc, #236]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	f003 0303 	and.w	r3, r3, #3
 8002a6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_RCC_GetSysClockFreq+0x34>
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	2b0c      	cmp	r3, #12
 8002a78:	d121      	bne.n	8002abe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d11e      	bne.n	8002abe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a80:	4b34      	ldr	r3, [pc, #208]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d107      	bne.n	8002a9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a8c:	4b31      	ldr	r3, [pc, #196]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a92:	0a1b      	lsrs	r3, r3, #8
 8002a94:	f003 030f 	and.w	r3, r3, #15
 8002a98:	61fb      	str	r3, [r7, #28]
 8002a9a:	e005      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a9c:	4b2d      	ldr	r3, [pc, #180]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	091b      	lsrs	r3, r3, #4
 8002aa2:	f003 030f 	and.w	r3, r3, #15
 8002aa6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002aa8:	4a2b      	ldr	r2, [pc, #172]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10d      	bne.n	8002ad4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002abc:	e00a      	b.n	8002ad4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	2b04      	cmp	r3, #4
 8002ac2:	d102      	bne.n	8002aca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ac4:	4b25      	ldr	r3, [pc, #148]	@ (8002b5c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ac6:	61bb      	str	r3, [r7, #24]
 8002ac8:	e004      	b.n	8002ad4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d101      	bne.n	8002ad4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ad0:	4b23      	ldr	r3, [pc, #140]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x114>)
 8002ad2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	2b0c      	cmp	r3, #12
 8002ad8:	d134      	bne.n	8002b44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ada:	4b1e      	ldr	r3, [pc, #120]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	f003 0303 	and.w	r3, r3, #3
 8002ae2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d003      	beq.n	8002af2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2b03      	cmp	r3, #3
 8002aee:	d003      	beq.n	8002af8 <HAL_RCC_GetSysClockFreq+0xac>
 8002af0:	e005      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002af2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b5c <HAL_RCC_GetSysClockFreq+0x110>)
 8002af4:	617b      	str	r3, [r7, #20]
      break;
 8002af6:	e005      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002af8:	4b19      	ldr	r3, [pc, #100]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x114>)
 8002afa:	617b      	str	r3, [r7, #20]
      break;
 8002afc:	e002      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	617b      	str	r3, [r7, #20]
      break;
 8002b02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b04:	4b13      	ldr	r3, [pc, #76]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	091b      	lsrs	r3, r3, #4
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	3301      	adds	r3, #1
 8002b10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b12:	4b10      	ldr	r3, [pc, #64]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	0a1b      	lsrs	r3, r3, #8
 8002b18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	fb03 f202 	mul.w	r2, r3, r2
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	0e5b      	lsrs	r3, r3, #25
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	3301      	adds	r3, #1
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b3a:	697a      	ldr	r2, [r7, #20]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b44:	69bb      	ldr	r3, [r7, #24]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3724      	adds	r7, #36	@ 0x24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40021000 	.word	0x40021000
 8002b58:	0800930c 	.word	0x0800930c
 8002b5c:	00f42400 	.word	0x00f42400
 8002b60:	007a1200 	.word	0x007a1200

08002b64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b68:	4b03      	ldr	r3, [pc, #12]	@ (8002b78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	20000004 	.word	0x20000004

08002b7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b80:	f7ff fff0 	bl	8002b64 <HAL_RCC_GetHCLKFreq>
 8002b84:	4602      	mov	r2, r0
 8002b86:	4b06      	ldr	r3, [pc, #24]	@ (8002ba0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	0a1b      	lsrs	r3, r3, #8
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	4904      	ldr	r1, [pc, #16]	@ (8002ba4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b92:	5ccb      	ldrb	r3, [r1, r3]
 8002b94:	f003 031f 	and.w	r3, r3, #31
 8002b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	08009304 	.word	0x08009304

08002ba8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bac:	f7ff ffda 	bl	8002b64 <HAL_RCC_GetHCLKFreq>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	0adb      	lsrs	r3, r3, #11
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	4904      	ldr	r1, [pc, #16]	@ (8002bd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bbe:	5ccb      	ldrb	r3, [r1, r3]
 8002bc0:	f003 031f 	and.w	r3, r3, #31
 8002bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	08009304 	.word	0x08009304

08002bd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bdc:	2300      	movs	r3, #0
 8002bde:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002be0:	4b2a      	ldr	r3, [pc, #168]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002bec:	f7ff fa44 	bl	8002078 <HAL_PWREx_GetVoltageRange>
 8002bf0:	6178      	str	r0, [r7, #20]
 8002bf2:	e014      	b.n	8002c1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bf4:	4b25      	ldr	r3, [pc, #148]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf8:	4a24      	ldr	r2, [pc, #144]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c00:	4b22      	ldr	r3, [pc, #136]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c0c:	f7ff fa34 	bl	8002078 <HAL_PWREx_GetVoltageRange>
 8002c10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c12:	4b1e      	ldr	r3, [pc, #120]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c16:	4a1d      	ldr	r2, [pc, #116]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c24:	d10b      	bne.n	8002c3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b80      	cmp	r3, #128	@ 0x80
 8002c2a:	d919      	bls.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c30:	d902      	bls.n	8002c38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c32:	2302      	movs	r3, #2
 8002c34:	613b      	str	r3, [r7, #16]
 8002c36:	e013      	b.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c38:	2301      	movs	r3, #1
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	e010      	b.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b80      	cmp	r3, #128	@ 0x80
 8002c42:	d902      	bls.n	8002c4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c44:	2303      	movs	r3, #3
 8002c46:	613b      	str	r3, [r7, #16]
 8002c48:	e00a      	b.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b80      	cmp	r3, #128	@ 0x80
 8002c4e:	d102      	bne.n	8002c56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c50:	2302      	movs	r3, #2
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	e004      	b.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b70      	cmp	r3, #112	@ 0x70
 8002c5a:	d101      	bne.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c60:	4b0b      	ldr	r3, [pc, #44]	@ (8002c90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f023 0207 	bic.w	r2, r3, #7
 8002c68:	4909      	ldr	r1, [pc, #36]	@ (8002c90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c70:	4b07      	ldr	r3, [pc, #28]	@ (8002c90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d001      	beq.n	8002c82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	40022000 	.word	0x40022000

08002c94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d041      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cb4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002cb8:	d02a      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002cba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002cbe:	d824      	bhi.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cc0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cc4:	d008      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002cc6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cca:	d81e      	bhi.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00a      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002cd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cd4:	d010      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002cd6:	e018      	b.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cd8:	4b86      	ldr	r3, [pc, #536]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	4a85      	ldr	r2, [pc, #532]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ce4:	e015      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	3304      	adds	r3, #4
 8002cea:	2100      	movs	r1, #0
 8002cec:	4618      	mov	r0, r3
 8002cee:	f000 fabb 	bl	8003268 <RCCEx_PLLSAI1_Config>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002cf6:	e00c      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3320      	adds	r3, #32
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 fba6 	bl	8003450 <RCCEx_PLLSAI2_Config>
 8002d04:	4603      	mov	r3, r0
 8002d06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d08:	e003      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	74fb      	strb	r3, [r7, #19]
      break;
 8002d0e:	e000      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d12:	7cfb      	ldrb	r3, [r7, #19]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d10b      	bne.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d18:	4b76      	ldr	r3, [pc, #472]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d1e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d26:	4973      	ldr	r1, [pc, #460]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002d2e:	e001      	b.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d30:	7cfb      	ldrb	r3, [r7, #19]
 8002d32:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d041      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d48:	d02a      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002d4a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d4e:	d824      	bhi.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d54:	d008      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d5a:	d81e      	bhi.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00a      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002d60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d64:	d010      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d66:	e018      	b.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d68:	4b62      	ldr	r3, [pc, #392]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	4a61      	ldr	r2, [pc, #388]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d72:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d74:	e015      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	3304      	adds	r3, #4
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 fa73 	bl	8003268 <RCCEx_PLLSAI1_Config>
 8002d82:	4603      	mov	r3, r0
 8002d84:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d86:	e00c      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3320      	adds	r3, #32
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 fb5e 	bl	8003450 <RCCEx_PLLSAI2_Config>
 8002d94:	4603      	mov	r3, r0
 8002d96:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d98:	e003      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	74fb      	strb	r3, [r7, #19]
      break;
 8002d9e:	e000      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002da0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002da2:	7cfb      	ldrb	r3, [r7, #19]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10b      	bne.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002da8:	4b52      	ldr	r3, [pc, #328]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002db6:	494f      	ldr	r1, [pc, #316]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002dbe:	e001      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dc0:	7cfb      	ldrb	r3, [r7, #19]
 8002dc2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	f000 80a0 	beq.w	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002dd6:	4b47      	ldr	r3, [pc, #284]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002de2:	2301      	movs	r3, #1
 8002de4:	e000      	b.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002de6:	2300      	movs	r3, #0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00d      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dec:	4b41      	ldr	r3, [pc, #260]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df0:	4a40      	ldr	r2, [pc, #256]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002df2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002df6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002df8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e00:	60bb      	str	r3, [r7, #8]
 8002e02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e04:	2301      	movs	r3, #1
 8002e06:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e08:	4b3b      	ldr	r3, [pc, #236]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a3a      	ldr	r2, [pc, #232]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e14:	f7fe fdfc 	bl	8001a10 <HAL_GetTick>
 8002e18:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e1a:	e009      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e1c:	f7fe fdf8 	bl	8001a10 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d902      	bls.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	74fb      	strb	r3, [r7, #19]
        break;
 8002e2e:	e005      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e30:	4b31      	ldr	r3, [pc, #196]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0ef      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e3c:	7cfb      	ldrb	r3, [r7, #19]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d15c      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e42:	4b2c      	ldr	r3, [pc, #176]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e4c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01f      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d019      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e60:	4b24      	ldr	r3, [pc, #144]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e6c:	4b21      	ldr	r3, [pc, #132]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e72:	4a20      	ldr	r2, [pc, #128]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e82:	4a1c      	ldr	r2, [pc, #112]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e8c:	4a19      	ldr	r2, [pc, #100]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d016      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9e:	f7fe fdb7 	bl	8001a10 <HAL_GetTick>
 8002ea2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ea4:	e00b      	b.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea6:	f7fe fdb3 	bl	8001a10 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d902      	bls.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	74fb      	strb	r3, [r7, #19]
            break;
 8002ebc:	e006      	b.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0ec      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002ecc:	7cfb      	ldrb	r3, [r7, #19]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10c      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ed2:	4b08      	ldr	r3, [pc, #32]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ee2:	4904      	ldr	r1, [pc, #16]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002eea:	e009      	b.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002eec:	7cfb      	ldrb	r3, [r7, #19]
 8002eee:	74bb      	strb	r3, [r7, #18]
 8002ef0:	e006      	b.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ef2:	bf00      	nop
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002efc:	7cfb      	ldrb	r3, [r7, #19]
 8002efe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f00:	7c7b      	ldrb	r3, [r7, #17]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d105      	bne.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f06:	4b9e      	ldr	r3, [pc, #632]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0a:	4a9d      	ldr	r2, [pc, #628]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f10:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00a      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f1e:	4b98      	ldr	r3, [pc, #608]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f24:	f023 0203 	bic.w	r2, r3, #3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f2c:	4994      	ldr	r1, [pc, #592]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00a      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f40:	4b8f      	ldr	r3, [pc, #572]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f46:	f023 020c 	bic.w	r2, r3, #12
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f4e:	498c      	ldr	r1, [pc, #560]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00a      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f62:	4b87      	ldr	r3, [pc, #540]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f68:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f70:	4983      	ldr	r1, [pc, #524]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0308 	and.w	r3, r3, #8
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00a      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f84:	4b7e      	ldr	r3, [pc, #504]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f8a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f92:	497b      	ldr	r1, [pc, #492]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0310 	and.w	r3, r3, #16
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00a      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002fa6:	4b76      	ldr	r3, [pc, #472]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fb4:	4972      	ldr	r1, [pc, #456]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0320 	and.w	r3, r3, #32
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00a      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fc8:	4b6d      	ldr	r3, [pc, #436]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fd6:	496a      	ldr	r1, [pc, #424]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00a      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fea:	4b65      	ldr	r3, [pc, #404]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	4961      	ldr	r1, [pc, #388]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00a      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800300c:	4b5c      	ldr	r3, [pc, #368]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003012:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800301a:	4959      	ldr	r1, [pc, #356]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301c:	4313      	orrs	r3, r2
 800301e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00a      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800302e:	4b54      	ldr	r3, [pc, #336]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003034:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800303c:	4950      	ldr	r1, [pc, #320]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303e:	4313      	orrs	r3, r2
 8003040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00a      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003050:	4b4b      	ldr	r3, [pc, #300]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003056:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800305e:	4948      	ldr	r1, [pc, #288]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003060:	4313      	orrs	r3, r2
 8003062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00a      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003072:	4b43      	ldr	r3, [pc, #268]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003078:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003080:	493f      	ldr	r1, [pc, #252]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003082:	4313      	orrs	r3, r2
 8003084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d028      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003094:	4b3a      	ldr	r3, [pc, #232]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800309a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030a2:	4937      	ldr	r1, [pc, #220]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030b2:	d106      	bne.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030b4:	4b32      	ldr	r3, [pc, #200]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	4a31      	ldr	r2, [pc, #196]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030be:	60d3      	str	r3, [r2, #12]
 80030c0:	e011      	b.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030ca:	d10c      	bne.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	3304      	adds	r3, #4
 80030d0:	2101      	movs	r1, #1
 80030d2:	4618      	mov	r0, r3
 80030d4:	f000 f8c8 	bl	8003268 <RCCEx_PLLSAI1_Config>
 80030d8:	4603      	mov	r3, r0
 80030da:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80030dc:	7cfb      	ldrb	r3, [r7, #19]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80030e2:	7cfb      	ldrb	r3, [r7, #19]
 80030e4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d028      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80030f2:	4b23      	ldr	r3, [pc, #140]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003100:	491f      	ldr	r1, [pc, #124]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800310c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003110:	d106      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003112:	4b1b      	ldr	r3, [pc, #108]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	4a1a      	ldr	r2, [pc, #104]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003118:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800311c:	60d3      	str	r3, [r2, #12]
 800311e:	e011      	b.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003124:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003128:	d10c      	bne.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	3304      	adds	r3, #4
 800312e:	2101      	movs	r1, #1
 8003130:	4618      	mov	r0, r3
 8003132:	f000 f899 	bl	8003268 <RCCEx_PLLSAI1_Config>
 8003136:	4603      	mov	r3, r0
 8003138:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800313a:	7cfb      	ldrb	r3, [r7, #19]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003140:	7cfb      	ldrb	r3, [r7, #19]
 8003142:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d02b      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003150:	4b0b      	ldr	r3, [pc, #44]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003156:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800315e:	4908      	ldr	r1, [pc, #32]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003160:	4313      	orrs	r3, r2
 8003162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800316a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800316e:	d109      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003170:	4b03      	ldr	r3, [pc, #12]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	4a02      	ldr	r2, [pc, #8]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003176:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800317a:	60d3      	str	r3, [r2, #12]
 800317c:	e014      	b.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800317e:	bf00      	nop
 8003180:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003188:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800318c:	d10c      	bne.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	3304      	adds	r3, #4
 8003192:	2101      	movs	r1, #1
 8003194:	4618      	mov	r0, r3
 8003196:	f000 f867 	bl	8003268 <RCCEx_PLLSAI1_Config>
 800319a:	4603      	mov	r3, r0
 800319c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800319e:	7cfb      	ldrb	r3, [r7, #19]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80031a4:	7cfb      	ldrb	r3, [r7, #19]
 80031a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d02f      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031c2:	4928      	ldr	r1, [pc, #160]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031d2:	d10d      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	3304      	adds	r3, #4
 80031d8:	2102      	movs	r1, #2
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 f844 	bl	8003268 <RCCEx_PLLSAI1_Config>
 80031e0:	4603      	mov	r3, r0
 80031e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031e4:	7cfb      	ldrb	r3, [r7, #19]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d014      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80031ea:	7cfb      	ldrb	r3, [r7, #19]
 80031ec:	74bb      	strb	r3, [r7, #18]
 80031ee:	e011      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031f8:	d10c      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3320      	adds	r3, #32
 80031fe:	2102      	movs	r1, #2
 8003200:	4618      	mov	r0, r3
 8003202:	f000 f925 	bl	8003450 <RCCEx_PLLSAI2_Config>
 8003206:	4603      	mov	r3, r0
 8003208:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003210:	7cfb      	ldrb	r3, [r7, #19]
 8003212:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00a      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003220:	4b10      	ldr	r3, [pc, #64]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003226:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800322e:	490d      	ldr	r1, [pc, #52]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00b      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003242:	4b08      	ldr	r3, [pc, #32]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003248:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003252:	4904      	ldr	r1, [pc, #16]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003254:	4313      	orrs	r3, r2
 8003256:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800325a:	7cbb      	ldrb	r3, [r7, #18]
}
 800325c:	4618      	mov	r0, r3
 800325e:	3718      	adds	r7, #24
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40021000 	.word	0x40021000

08003268 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003276:	4b75      	ldr	r3, [pc, #468]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f003 0303 	and.w	r3, r3, #3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d018      	beq.n	80032b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003282:	4b72      	ldr	r3, [pc, #456]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	f003 0203 	and.w	r2, r3, #3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d10d      	bne.n	80032ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
       ||
 8003296:	2b00      	cmp	r3, #0
 8003298:	d009      	beq.n	80032ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800329a:	4b6c      	ldr	r3, [pc, #432]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	091b      	lsrs	r3, r3, #4
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	1c5a      	adds	r2, r3, #1
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
       ||
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d047      	beq.n	800333e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	73fb      	strb	r3, [r7, #15]
 80032b2:	e044      	b.n	800333e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2b03      	cmp	r3, #3
 80032ba:	d018      	beq.n	80032ee <RCCEx_PLLSAI1_Config+0x86>
 80032bc:	2b03      	cmp	r3, #3
 80032be:	d825      	bhi.n	800330c <RCCEx_PLLSAI1_Config+0xa4>
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d002      	beq.n	80032ca <RCCEx_PLLSAI1_Config+0x62>
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d009      	beq.n	80032dc <RCCEx_PLLSAI1_Config+0x74>
 80032c8:	e020      	b.n	800330c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032ca:	4b60      	ldr	r3, [pc, #384]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d11d      	bne.n	8003312 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032da:	e01a      	b.n	8003312 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032dc:	4b5b      	ldr	r3, [pc, #364]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d116      	bne.n	8003316 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ec:	e013      	b.n	8003316 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80032ee:	4b57      	ldr	r3, [pc, #348]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10f      	bne.n	800331a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80032fa:	4b54      	ldr	r3, [pc, #336]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d109      	bne.n	800331a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800330a:	e006      	b.n	800331a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	73fb      	strb	r3, [r7, #15]
      break;
 8003310:	e004      	b.n	800331c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003312:	bf00      	nop
 8003314:	e002      	b.n	800331c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003316:	bf00      	nop
 8003318:	e000      	b.n	800331c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800331a:	bf00      	nop
    }

    if(status == HAL_OK)
 800331c:	7bfb      	ldrb	r3, [r7, #15]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10d      	bne.n	800333e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003322:	4b4a      	ldr	r3, [pc, #296]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6819      	ldr	r1, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	3b01      	subs	r3, #1
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	430b      	orrs	r3, r1
 8003338:	4944      	ldr	r1, [pc, #272]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 800333a:	4313      	orrs	r3, r2
 800333c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800333e:	7bfb      	ldrb	r3, [r7, #15]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d17d      	bne.n	8003440 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003344:	4b41      	ldr	r3, [pc, #260]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a40      	ldr	r2, [pc, #256]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 800334a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800334e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003350:	f7fe fb5e 	bl	8001a10 <HAL_GetTick>
 8003354:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003356:	e009      	b.n	800336c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003358:	f7fe fb5a 	bl	8001a10 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b02      	cmp	r3, #2
 8003364:	d902      	bls.n	800336c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	73fb      	strb	r3, [r7, #15]
        break;
 800336a:	e005      	b.n	8003378 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800336c:	4b37      	ldr	r3, [pc, #220]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1ef      	bne.n	8003358 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003378:	7bfb      	ldrb	r3, [r7, #15]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d160      	bne.n	8003440 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d111      	bne.n	80033a8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003384:	4b31      	ldr	r3, [pc, #196]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800338c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6892      	ldr	r2, [r2, #8]
 8003394:	0211      	lsls	r1, r2, #8
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	68d2      	ldr	r2, [r2, #12]
 800339a:	0912      	lsrs	r2, r2, #4
 800339c:	0452      	lsls	r2, r2, #17
 800339e:	430a      	orrs	r2, r1
 80033a0:	492a      	ldr	r1, [pc, #168]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	610b      	str	r3, [r1, #16]
 80033a6:	e027      	b.n	80033f8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d112      	bne.n	80033d4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033ae:	4b27      	ldr	r3, [pc, #156]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80033b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	6892      	ldr	r2, [r2, #8]
 80033be:	0211      	lsls	r1, r2, #8
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6912      	ldr	r2, [r2, #16]
 80033c4:	0852      	lsrs	r2, r2, #1
 80033c6:	3a01      	subs	r2, #1
 80033c8:	0552      	lsls	r2, r2, #21
 80033ca:	430a      	orrs	r2, r1
 80033cc:	491f      	ldr	r1, [pc, #124]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	610b      	str	r3, [r1, #16]
 80033d2:	e011      	b.n	80033f8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033d4:	4b1d      	ldr	r3, [pc, #116]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80033dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6892      	ldr	r2, [r2, #8]
 80033e4:	0211      	lsls	r1, r2, #8
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	6952      	ldr	r2, [r2, #20]
 80033ea:	0852      	lsrs	r2, r2, #1
 80033ec:	3a01      	subs	r2, #1
 80033ee:	0652      	lsls	r2, r2, #25
 80033f0:	430a      	orrs	r2, r1
 80033f2:	4916      	ldr	r1, [pc, #88]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80033f8:	4b14      	ldr	r3, [pc, #80]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a13      	ldr	r2, [pc, #76]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003402:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003404:	f7fe fb04 	bl	8001a10 <HAL_GetTick>
 8003408:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800340a:	e009      	b.n	8003420 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800340c:	f7fe fb00 	bl	8001a10 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b02      	cmp	r3, #2
 8003418:	d902      	bls.n	8003420 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	73fb      	strb	r3, [r7, #15]
          break;
 800341e:	e005      	b.n	800342c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003420:	4b0a      	ldr	r3, [pc, #40]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d0ef      	beq.n	800340c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800342c:	7bfb      	ldrb	r3, [r7, #15]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003432:	4b06      	ldr	r3, [pc, #24]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003434:	691a      	ldr	r2, [r3, #16]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	4904      	ldr	r1, [pc, #16]	@ (800344c <RCCEx_PLLSAI1_Config+0x1e4>)
 800343c:	4313      	orrs	r3, r2
 800343e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003440:	7bfb      	ldrb	r3, [r7, #15]
}
 8003442:	4618      	mov	r0, r3
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40021000 	.word	0x40021000

08003450 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800345a:	2300      	movs	r3, #0
 800345c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800345e:	4b6a      	ldr	r3, [pc, #424]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	f003 0303 	and.w	r3, r3, #3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d018      	beq.n	800349c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800346a:	4b67      	ldr	r3, [pc, #412]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	f003 0203 	and.w	r2, r3, #3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	d10d      	bne.n	8003496 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
       ||
 800347e:	2b00      	cmp	r3, #0
 8003480:	d009      	beq.n	8003496 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003482:	4b61      	ldr	r3, [pc, #388]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	091b      	lsrs	r3, r3, #4
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
       ||
 8003492:	429a      	cmp	r2, r3
 8003494:	d047      	beq.n	8003526 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	73fb      	strb	r3, [r7, #15]
 800349a:	e044      	b.n	8003526 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	d018      	beq.n	80034d6 <RCCEx_PLLSAI2_Config+0x86>
 80034a4:	2b03      	cmp	r3, #3
 80034a6:	d825      	bhi.n	80034f4 <RCCEx_PLLSAI2_Config+0xa4>
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d002      	beq.n	80034b2 <RCCEx_PLLSAI2_Config+0x62>
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d009      	beq.n	80034c4 <RCCEx_PLLSAI2_Config+0x74>
 80034b0:	e020      	b.n	80034f4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034b2:	4b55      	ldr	r3, [pc, #340]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d11d      	bne.n	80034fa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034c2:	e01a      	b.n	80034fa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034c4:	4b50      	ldr	r3, [pc, #320]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d116      	bne.n	80034fe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034d4:	e013      	b.n	80034fe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034d6:	4b4c      	ldr	r3, [pc, #304]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10f      	bne.n	8003502 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80034e2:	4b49      	ldr	r3, [pc, #292]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d109      	bne.n	8003502 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80034f2:	e006      	b.n	8003502 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	73fb      	strb	r3, [r7, #15]
      break;
 80034f8:	e004      	b.n	8003504 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80034fa:	bf00      	nop
 80034fc:	e002      	b.n	8003504 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80034fe:	bf00      	nop
 8003500:	e000      	b.n	8003504 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003502:	bf00      	nop
    }

    if(status == HAL_OK)
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10d      	bne.n	8003526 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800350a:	4b3f      	ldr	r3, [pc, #252]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6819      	ldr	r1, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	3b01      	subs	r3, #1
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	430b      	orrs	r3, r1
 8003520:	4939      	ldr	r1, [pc, #228]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003522:	4313      	orrs	r3, r2
 8003524:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003526:	7bfb      	ldrb	r3, [r7, #15]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d167      	bne.n	80035fc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800352c:	4b36      	ldr	r3, [pc, #216]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a35      	ldr	r2, [pc, #212]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003532:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003536:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003538:	f7fe fa6a 	bl	8001a10 <HAL_GetTick>
 800353c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800353e:	e009      	b.n	8003554 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003540:	f7fe fa66 	bl	8001a10 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d902      	bls.n	8003554 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	73fb      	strb	r3, [r7, #15]
        break;
 8003552:	e005      	b.n	8003560 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003554:	4b2c      	ldr	r3, [pc, #176]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1ef      	bne.n	8003540 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003560:	7bfb      	ldrb	r3, [r7, #15]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d14a      	bne.n	80035fc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d111      	bne.n	8003590 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800356c:	4b26      	ldr	r3, [pc, #152]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003574:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6892      	ldr	r2, [r2, #8]
 800357c:	0211      	lsls	r1, r2, #8
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	68d2      	ldr	r2, [r2, #12]
 8003582:	0912      	lsrs	r2, r2, #4
 8003584:	0452      	lsls	r2, r2, #17
 8003586:	430a      	orrs	r2, r1
 8003588:	491f      	ldr	r1, [pc, #124]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358a:	4313      	orrs	r3, r2
 800358c:	614b      	str	r3, [r1, #20]
 800358e:	e011      	b.n	80035b4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003590:	4b1d      	ldr	r3, [pc, #116]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003598:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6892      	ldr	r2, [r2, #8]
 80035a0:	0211      	lsls	r1, r2, #8
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	6912      	ldr	r2, [r2, #16]
 80035a6:	0852      	lsrs	r2, r2, #1
 80035a8:	3a01      	subs	r2, #1
 80035aa:	0652      	lsls	r2, r2, #25
 80035ac:	430a      	orrs	r2, r1
 80035ae:	4916      	ldr	r1, [pc, #88]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80035b4:	4b14      	ldr	r3, [pc, #80]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a13      	ldr	r2, [pc, #76]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c0:	f7fe fa26 	bl	8001a10 <HAL_GetTick>
 80035c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035c6:	e009      	b.n	80035dc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035c8:	f7fe fa22 	bl	8001a10 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d902      	bls.n	80035dc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	73fb      	strb	r3, [r7, #15]
          break;
 80035da:	e005      	b.n	80035e8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d0ef      	beq.n	80035c8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80035e8:	7bfb      	ldrb	r3, [r7, #15]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d106      	bne.n	80035fc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80035ee:	4b06      	ldr	r3, [pc, #24]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035f0:	695a      	ldr	r2, [r3, #20]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	4904      	ldr	r1, [pc, #16]	@ (8003608 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80035fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	40021000 	.word	0x40021000

0800360c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e095      	b.n	800374a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003622:	2b00      	cmp	r3, #0
 8003624:	d108      	bne.n	8003638 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800362e:	d009      	beq.n	8003644 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	61da      	str	r2, [r3, #28]
 8003636:	e005      	b.n	8003644 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	d106      	bne.n	8003664 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f7fd ff9c 	bl	800159c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800367a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003684:	d902      	bls.n	800368c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003686:	2300      	movs	r3, #0
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	e002      	b.n	8003692 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800368c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003690:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800369a:	d007      	beq.n	80036ac <HAL_SPI_Init+0xa0>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036a4:	d002      	beq.n	80036ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80036bc:	431a      	orrs	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	431a      	orrs	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	431a      	orrs	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036e4:	431a      	orrs	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036ee:	ea42 0103 	orr.w	r1, r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	0c1b      	lsrs	r3, r3, #16
 8003708:	f003 0204 	and.w	r2, r3, #4
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003710:	f003 0310 	and.w	r3, r3, #16
 8003714:	431a      	orrs	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800371a:	f003 0308 	and.w	r3, r3, #8
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003728:	ea42 0103 	orr.w	r1, r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b088      	sub	sp, #32
 8003756:	af00      	add	r7, sp, #0
 8003758:	60f8      	str	r0, [r7, #12]
 800375a:	60b9      	str	r1, [r7, #8]
 800375c:	603b      	str	r3, [r7, #0]
 800375e:	4613      	mov	r3, r2
 8003760:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003762:	f7fe f955 	bl	8001a10 <HAL_GetTick>
 8003766:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b01      	cmp	r3, #1
 8003776:	d001      	beq.n	800377c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003778:	2302      	movs	r3, #2
 800377a:	e15c      	b.n	8003a36 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d002      	beq.n	8003788 <HAL_SPI_Transmit+0x36>
 8003782:	88fb      	ldrh	r3, [r7, #6]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e154      	b.n	8003a36 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003792:	2b01      	cmp	r3, #1
 8003794:	d101      	bne.n	800379a <HAL_SPI_Transmit+0x48>
 8003796:	2302      	movs	r3, #2
 8003798:	e14d      	b.n	8003a36 <HAL_SPI_Transmit+0x2e4>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2203      	movs	r2, #3
 80037a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	88fa      	ldrh	r2, [r7, #6]
 80037ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	88fa      	ldrh	r2, [r7, #6]
 80037c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037ec:	d10f      	bne.n	800380e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800380c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003818:	2b40      	cmp	r3, #64	@ 0x40
 800381a:	d007      	beq.n	800382c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800382a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003834:	d952      	bls.n	80038dc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d002      	beq.n	8003844 <HAL_SPI_Transmit+0xf2>
 800383e:	8b7b      	ldrh	r3, [r7, #26]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d145      	bne.n	80038d0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003848:	881a      	ldrh	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003854:	1c9a      	adds	r2, r3, #2
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800385e:	b29b      	uxth	r3, r3
 8003860:	3b01      	subs	r3, #1
 8003862:	b29a      	uxth	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003868:	e032      	b.n	80038d0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b02      	cmp	r3, #2
 8003876:	d112      	bne.n	800389e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800387c:	881a      	ldrh	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003888:	1c9a      	adds	r2, r3, #2
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003892:	b29b      	uxth	r3, r3
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800389c:	e018      	b.n	80038d0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800389e:	f7fe f8b7 	bl	8001a10 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d803      	bhi.n	80038b6 <HAL_SPI_Transmit+0x164>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b4:	d102      	bne.n	80038bc <HAL_SPI_Transmit+0x16a>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d109      	bne.n	80038d0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e0b2      	b.n	8003a36 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1c7      	bne.n	800386a <HAL_SPI_Transmit+0x118>
 80038da:	e083      	b.n	80039e4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d002      	beq.n	80038ea <HAL_SPI_Transmit+0x198>
 80038e4:	8b7b      	ldrh	r3, [r7, #26]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d177      	bne.n	80039da <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d912      	bls.n	800391a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f8:	881a      	ldrh	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003904:	1c9a      	adds	r2, r3, #2
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800390e:	b29b      	uxth	r3, r3
 8003910:	3b02      	subs	r3, #2
 8003912:	b29a      	uxth	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003918:	e05f      	b.n	80039da <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	330c      	adds	r3, #12
 8003924:	7812      	ldrb	r2, [r2, #0]
 8003926:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003936:	b29b      	uxth	r3, r3
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003940:	e04b      	b.n	80039da <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0302 	and.w	r3, r3, #2
 800394c:	2b02      	cmp	r3, #2
 800394e:	d12b      	bne.n	80039a8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003954:	b29b      	uxth	r3, r3
 8003956:	2b01      	cmp	r3, #1
 8003958:	d912      	bls.n	8003980 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395e:	881a      	ldrh	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800396a:	1c9a      	adds	r2, r3, #2
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003974:	b29b      	uxth	r3, r3
 8003976:	3b02      	subs	r3, #2
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800397e:	e02c      	b.n	80039da <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	330c      	adds	r3, #12
 800398a:	7812      	ldrb	r2, [r2, #0]
 800398c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003992:	1c5a      	adds	r2, r3, #1
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800399c:	b29b      	uxth	r3, r3
 800399e:	3b01      	subs	r3, #1
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80039a6:	e018      	b.n	80039da <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039a8:	f7fe f832 	bl	8001a10 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d803      	bhi.n	80039c0 <HAL_SPI_Transmit+0x26e>
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039be:	d102      	bne.n	80039c6 <HAL_SPI_Transmit+0x274>
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e02d      	b.n	8003a36 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039de:	b29b      	uxth	r3, r3
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1ae      	bne.n	8003942 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039e4:	69fa      	ldr	r2, [r7, #28]
 80039e6:	6839      	ldr	r1, [r7, #0]
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 fb65 	bl	80040b8 <SPI_EndRxTxTransaction>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2220      	movs	r2, #32
 80039f8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d10a      	bne.n	8003a18 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a02:	2300      	movs	r3, #0
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	617b      	str	r3, [r7, #20]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	617b      	str	r3, [r7, #20]
 8003a16:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e000      	b.n	8003a36 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003a34:	2300      	movs	r3, #0
  }
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3720      	adds	r7, #32
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b08a      	sub	sp, #40	@ 0x28
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	60b9      	str	r1, [r7, #8]
 8003a48:	607a      	str	r2, [r7, #4]
 8003a4a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a50:	f7fd ffde 	bl	8001a10 <HAL_GetTick>
 8003a54:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a5c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003a64:	887b      	ldrh	r3, [r7, #2]
 8003a66:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003a68:	887b      	ldrh	r3, [r7, #2]
 8003a6a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a6c:	7ffb      	ldrb	r3, [r7, #31]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d00c      	beq.n	8003a8c <HAL_SPI_TransmitReceive+0x4e>
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a78:	d106      	bne.n	8003a88 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d102      	bne.n	8003a88 <HAL_SPI_TransmitReceive+0x4a>
 8003a82:	7ffb      	ldrb	r3, [r7, #31]
 8003a84:	2b04      	cmp	r3, #4
 8003a86:	d001      	beq.n	8003a8c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	e1f3      	b.n	8003e74 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d005      	beq.n	8003a9e <HAL_SPI_TransmitReceive+0x60>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <HAL_SPI_TransmitReceive+0x60>
 8003a98:	887b      	ldrh	r3, [r7, #2]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e1e8      	b.n	8003e74 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d101      	bne.n	8003ab0 <HAL_SPI_TransmitReceive+0x72>
 8003aac:	2302      	movs	r3, #2
 8003aae:	e1e1      	b.n	8003e74 <HAL_SPI_TransmitReceive+0x436>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b04      	cmp	r3, #4
 8003ac2:	d003      	beq.n	8003acc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2205      	movs	r2, #5
 8003ac8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	887a      	ldrh	r2, [r7, #2]
 8003adc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	887a      	ldrh	r2, [r7, #2]
 8003ae4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	68ba      	ldr	r2, [r7, #8]
 8003aec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	887a      	ldrh	r2, [r7, #2]
 8003af2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	887a      	ldrh	r2, [r7, #2]
 8003af8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b0e:	d802      	bhi.n	8003b16 <HAL_SPI_TransmitReceive+0xd8>
 8003b10:	8abb      	ldrh	r3, [r7, #20]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d908      	bls.n	8003b28 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b24:	605a      	str	r2, [r3, #4]
 8003b26:	e007      	b.n	8003b38 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685a      	ldr	r2, [r3, #4]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b36:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b42:	2b40      	cmp	r3, #64	@ 0x40
 8003b44:	d007      	beq.n	8003b56 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b5e:	f240 8083 	bls.w	8003c68 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <HAL_SPI_TransmitReceive+0x132>
 8003b6a:	8afb      	ldrh	r3, [r7, #22]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d16f      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b74:	881a      	ldrh	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b80:	1c9a      	adds	r2, r3, #2
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b94:	e05c      	b.n	8003c50 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d11b      	bne.n	8003bdc <HAL_SPI_TransmitReceive+0x19e>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d016      	beq.n	8003bdc <HAL_SPI_TransmitReceive+0x19e>
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d113      	bne.n	8003bdc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb8:	881a      	ldrh	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc4:	1c9a      	adds	r2, r3, #2
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d11c      	bne.n	8003c24 <HAL_SPI_TransmitReceive+0x1e6>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d016      	beq.n	8003c24 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68da      	ldr	r2, [r3, #12]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c00:	b292      	uxth	r2, r2
 8003c02:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c08:	1c9a      	adds	r2, r3, #2
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	3b01      	subs	r3, #1
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c20:	2301      	movs	r3, #1
 8003c22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003c24:	f7fd fef4 	bl	8001a10 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	6a3b      	ldr	r3, [r7, #32]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d80d      	bhi.n	8003c50 <HAL_SPI_TransmitReceive+0x212>
 8003c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3a:	d009      	beq.n	8003c50 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e111      	b.n	8003e74 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d19d      	bne.n	8003b96 <HAL_SPI_TransmitReceive+0x158>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d197      	bne.n	8003b96 <HAL_SPI_TransmitReceive+0x158>
 8003c66:	e0e5      	b.n	8003e34 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d003      	beq.n	8003c78 <HAL_SPI_TransmitReceive+0x23a>
 8003c70:	8afb      	ldrh	r3, [r7, #22]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	f040 80d1 	bne.w	8003e1a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d912      	bls.n	8003ca8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c86:	881a      	ldrh	r2, [r3, #0]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c92:	1c9a      	adds	r2, r3, #2
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3b02      	subs	r3, #2
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ca6:	e0b8      	b.n	8003e1a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	330c      	adds	r3, #12
 8003cb2:	7812      	ldrb	r2, [r2, #0]
 8003cb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cba:	1c5a      	adds	r2, r3, #1
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cce:	e0a4      	b.n	8003e1a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d134      	bne.n	8003d48 <HAL_SPI_TransmitReceive+0x30a>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d02f      	beq.n	8003d48 <HAL_SPI_TransmitReceive+0x30a>
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d12c      	bne.n	8003d48 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d912      	bls.n	8003d1e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cfc:	881a      	ldrh	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d08:	1c9a      	adds	r2, r3, #2
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	3b02      	subs	r3, #2
 8003d16:	b29a      	uxth	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d1c:	e012      	b.n	8003d44 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	330c      	adds	r3, #12
 8003d28:	7812      	ldrb	r2, [r2, #0]
 8003d2a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d30:	1c5a      	adds	r2, r3, #1
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	b29a      	uxth	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d148      	bne.n	8003de8 <HAL_SPI_TransmitReceive+0x3aa>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d042      	beq.n	8003de8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d923      	bls.n	8003db6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68da      	ldr	r2, [r3, #12]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	b292      	uxth	r2, r2
 8003d7a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d80:	1c9a      	adds	r2, r3, #2
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b02      	subs	r3, #2
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d81f      	bhi.n	8003de4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	685a      	ldr	r2, [r3, #4]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003db2:	605a      	str	r2, [r3, #4]
 8003db4:	e016      	b.n	8003de4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f103 020c 	add.w	r2, r3, #12
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc2:	7812      	ldrb	r2, [r2, #0]
 8003dc4:	b2d2      	uxtb	r2, r2
 8003dc6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003de4:	2301      	movs	r3, #1
 8003de6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003de8:	f7fd fe12 	bl	8001a10 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	6a3b      	ldr	r3, [r7, #32]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d803      	bhi.n	8003e00 <HAL_SPI_TransmitReceive+0x3c2>
 8003df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfe:	d102      	bne.n	8003e06 <HAL_SPI_TransmitReceive+0x3c8>
 8003e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d109      	bne.n	8003e1a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e02c      	b.n	8003e74 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f47f af55 	bne.w	8003cd0 <HAL_SPI_TransmitReceive+0x292>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f47f af4e 	bne.w	8003cd0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e34:	6a3a      	ldr	r2, [r7, #32]
 8003e36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 f93d 	bl	80040b8 <SPI_EndRxTxTransaction>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d008      	beq.n	8003e56 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2220      	movs	r2, #32
 8003e48:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e00e      	b.n	8003e74 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003e72:	2300      	movs	r3, #0
  }
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3728      	adds	r7, #40	@ 0x28
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e8c:	f7fd fdc0 	bl	8001a10 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e94:	1a9b      	subs	r3, r3, r2
 8003e96:	683a      	ldr	r2, [r7, #0]
 8003e98:	4413      	add	r3, r2
 8003e9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e9c:	f7fd fdb8 	bl	8001a10 <HAL_GetTick>
 8003ea0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003ea2:	4b39      	ldr	r3, [pc, #228]	@ (8003f88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	015b      	lsls	r3, r3, #5
 8003ea8:	0d1b      	lsrs	r3, r3, #20
 8003eaa:	69fa      	ldr	r2, [r7, #28]
 8003eac:	fb02 f303 	mul.w	r3, r2, r3
 8003eb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eb2:	e054      	b.n	8003f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eba:	d050      	beq.n	8003f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ebc:	f7fd fda8 	bl	8001a10 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	69fa      	ldr	r2, [r7, #28]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d902      	bls.n	8003ed2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d13d      	bne.n	8003f4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ee0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003eea:	d111      	bne.n	8003f10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ef4:	d004      	beq.n	8003f00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003efe:	d107      	bne.n	8003f10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f18:	d10f      	bne.n	8003f3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f28:	601a      	str	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e017      	b.n	8003f7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	689a      	ldr	r2, [r3, #8]
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	4013      	ands	r3, r2
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	bf0c      	ite	eq
 8003f6e:	2301      	moveq	r3, #1
 8003f70:	2300      	movne	r3, #0
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	461a      	mov	r2, r3
 8003f76:	79fb      	ldrb	r3, [r7, #7]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d19b      	bne.n	8003eb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3720      	adds	r7, #32
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	20000004 	.word	0x20000004

08003f8c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b08a      	sub	sp, #40	@ 0x28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
 8003f98:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003f9e:	f7fd fd37 	bl	8001a10 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa6:	1a9b      	subs	r3, r3, r2
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	4413      	add	r3, r2
 8003fac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003fae:	f7fd fd2f 	bl	8001a10 <HAL_GetTick>
 8003fb2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	330c      	adds	r3, #12
 8003fba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003fbc:	4b3d      	ldr	r3, [pc, #244]	@ (80040b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4413      	add	r3, r2
 8003fc6:	00da      	lsls	r2, r3, #3
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	0d1b      	lsrs	r3, r3, #20
 8003fcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fce:	fb02 f303 	mul.w	r3, r2, r3
 8003fd2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003fd4:	e060      	b.n	8004098 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fdc:	d107      	bne.n	8003fee <SPI_WaitFifoStateUntilTimeout+0x62>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d104      	bne.n	8003fee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003fec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff4:	d050      	beq.n	8004098 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ff6:	f7fd fd0b 	bl	8001a10 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004002:	429a      	cmp	r2, r3
 8004004:	d902      	bls.n	800400c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004008:	2b00      	cmp	r3, #0
 800400a:	d13d      	bne.n	8004088 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800401a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004024:	d111      	bne.n	800404a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800402e:	d004      	beq.n	800403a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004038:	d107      	bne.n	800404a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004048:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004052:	d10f      	bne.n	8004074 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004072:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e010      	b.n	80040aa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	3b01      	subs	r3, #1
 8004096:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689a      	ldr	r2, [r3, #8]
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	4013      	ands	r3, r2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d196      	bne.n	8003fd6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3728      	adds	r7, #40	@ 0x28
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	20000004 	.word	0x20000004

080040b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af02      	add	r7, sp, #8
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f7ff ff5b 	bl	8003f8c <SPI_WaitFifoStateUntilTimeout>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d007      	beq.n	80040ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e0:	f043 0220 	orr.w	r2, r3, #32
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e027      	b.n	800413c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	9300      	str	r3, [sp, #0]
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	2200      	movs	r2, #0
 80040f4:	2180      	movs	r1, #128	@ 0x80
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	f7ff fec0 	bl	8003e7c <SPI_WaitFlagStateUntilTimeout>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d007      	beq.n	8004112 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004106:	f043 0220 	orr.w	r2, r3, #32
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e014      	b.n	800413c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	9300      	str	r3, [sp, #0]
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	2200      	movs	r2, #0
 800411a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f7ff ff34 	bl	8003f8c <SPI_WaitFifoStateUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d007      	beq.n	800413a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800412e:	f043 0220 	orr.w	r2, r3, #32
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e000      	b.n	800413c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e040      	b.n	80041d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800415a:	2b00      	cmp	r3, #0
 800415c:	d106      	bne.n	800416c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7fd fa7a 	bl	8001660 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2224      	movs	r2, #36	@ 0x24
 8004170:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 0201 	bic.w	r2, r2, #1
 8004180:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 fc32 	bl	80049f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 f977 	bl	8004484 <UART_SetConfig>
 8004196:	4603      	mov	r3, r0
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e01b      	b.n	80041d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f042 0201 	orr.w	r2, r2, #1
 80041ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 fcb1 	bl	8004b38 <UART_CheckIdleState>
 80041d6:	4603      	mov	r3, r0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3708      	adds	r7, #8
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b08a      	sub	sp, #40	@ 0x28
 80041e4:	af02      	add	r7, sp, #8
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	603b      	str	r3, [r7, #0]
 80041ec:	4613      	mov	r3, r2
 80041ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041f4:	2b20      	cmp	r3, #32
 80041f6:	d177      	bne.n	80042e8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d002      	beq.n	8004204 <HAL_UART_Transmit+0x24>
 80041fe:	88fb      	ldrh	r3, [r7, #6]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d101      	bne.n	8004208 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e070      	b.n	80042ea <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2221      	movs	r2, #33	@ 0x21
 8004214:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004216:	f7fd fbfb 	bl	8001a10 <HAL_GetTick>
 800421a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	88fa      	ldrh	r2, [r7, #6]
 8004220:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	88fa      	ldrh	r2, [r7, #6]
 8004228:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004234:	d108      	bne.n	8004248 <HAL_UART_Transmit+0x68>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d104      	bne.n	8004248 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	61bb      	str	r3, [r7, #24]
 8004246:	e003      	b.n	8004250 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800424c:	2300      	movs	r3, #0
 800424e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004250:	e02f      	b.n	80042b2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	2200      	movs	r2, #0
 800425a:	2180      	movs	r1, #128	@ 0x80
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 fd13 	bl	8004c88 <UART_WaitOnFlagUntilTimeout>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d004      	beq.n	8004272 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2220      	movs	r2, #32
 800426c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e03b      	b.n	80042ea <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10b      	bne.n	8004290 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	881a      	ldrh	r2, [r3, #0]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004284:	b292      	uxth	r2, r2
 8004286:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	3302      	adds	r3, #2
 800428c:	61bb      	str	r3, [r7, #24]
 800428e:	e007      	b.n	80042a0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	781a      	ldrb	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	3301      	adds	r3, #1
 800429e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1c9      	bne.n	8004252 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2200      	movs	r2, #0
 80042c6:	2140      	movs	r1, #64	@ 0x40
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 fcdd 	bl	8004c88 <UART_WaitOnFlagUntilTimeout>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d004      	beq.n	80042de <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2220      	movs	r2, #32
 80042d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e005      	b.n	80042ea <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2220      	movs	r2, #32
 80042e2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80042e4:	2300      	movs	r3, #0
 80042e6:	e000      	b.n	80042ea <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80042e8:	2302      	movs	r3, #2
  }
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3720      	adds	r7, #32
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b08a      	sub	sp, #40	@ 0x28
 80042f6:	af02      	add	r7, sp, #8
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	603b      	str	r3, [r7, #0]
 80042fe:	4613      	mov	r3, r2
 8004300:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004308:	2b20      	cmp	r3, #32
 800430a:	f040 80b6 	bne.w	800447a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d002      	beq.n	800431a <HAL_UART_Receive+0x28>
 8004314:	88fb      	ldrh	r3, [r7, #6]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e0ae      	b.n	800447c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2222      	movs	r2, #34	@ 0x22
 800432a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004334:	f7fd fb6c 	bl	8001a10 <HAL_GetTick>
 8004338:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	88fa      	ldrh	r2, [r7, #6]
 800433e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	88fa      	ldrh	r2, [r7, #6]
 8004346:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004352:	d10e      	bne.n	8004372 <HAL_UART_Receive+0x80>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d105      	bne.n	8004368 <HAL_UART_Receive+0x76>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004362:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004366:	e02d      	b.n	80043c4 <HAL_UART_Receive+0xd2>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	22ff      	movs	r2, #255	@ 0xff
 800436c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004370:	e028      	b.n	80043c4 <HAL_UART_Receive+0xd2>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10d      	bne.n	8004396 <HAL_UART_Receive+0xa4>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d104      	bne.n	800438c <HAL_UART_Receive+0x9a>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	22ff      	movs	r2, #255	@ 0xff
 8004386:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800438a:	e01b      	b.n	80043c4 <HAL_UART_Receive+0xd2>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	227f      	movs	r2, #127	@ 0x7f
 8004390:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004394:	e016      	b.n	80043c4 <HAL_UART_Receive+0xd2>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800439e:	d10d      	bne.n	80043bc <HAL_UART_Receive+0xca>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d104      	bne.n	80043b2 <HAL_UART_Receive+0xc0>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	227f      	movs	r2, #127	@ 0x7f
 80043ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80043b0:	e008      	b.n	80043c4 <HAL_UART_Receive+0xd2>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	223f      	movs	r2, #63	@ 0x3f
 80043b6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80043ba:	e003      	b.n	80043c4 <HAL_UART_Receive+0xd2>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2200      	movs	r2, #0
 80043c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80043ca:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043d4:	d108      	bne.n	80043e8 <HAL_UART_Receive+0xf6>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d104      	bne.n	80043e8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	61bb      	str	r3, [r7, #24]
 80043e6:	e003      	b.n	80043f0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043ec:	2300      	movs	r3, #0
 80043ee:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80043f0:	e037      	b.n	8004462 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2200      	movs	r2, #0
 80043fa:	2120      	movs	r1, #32
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 fc43 	bl	8004c88 <UART_WaitOnFlagUntilTimeout>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2220      	movs	r2, #32
 800440c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e033      	b.n	800447c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10c      	bne.n	8004434 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004420:	b29a      	uxth	r2, r3
 8004422:	8a7b      	ldrh	r3, [r7, #18]
 8004424:	4013      	ands	r3, r2
 8004426:	b29a      	uxth	r2, r3
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	3302      	adds	r3, #2
 8004430:	61bb      	str	r3, [r7, #24]
 8004432:	e00d      	b.n	8004450 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800443a:	b29b      	uxth	r3, r3
 800443c:	b2da      	uxtb	r2, r3
 800443e:	8a7b      	ldrh	r3, [r7, #18]
 8004440:	b2db      	uxtb	r3, r3
 8004442:	4013      	ands	r3, r2
 8004444:	b2da      	uxtb	r2, r3
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	3301      	adds	r3, #1
 800444e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004456:	b29b      	uxth	r3, r3
 8004458:	3b01      	subs	r3, #1
 800445a:	b29a      	uxth	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1c1      	bne.n	80043f2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2220      	movs	r2, #32
 8004472:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8004476:	2300      	movs	r3, #0
 8004478:	e000      	b.n	800447c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800447a:	2302      	movs	r3, #2
  }
}
 800447c:	4618      	mov	r0, r3
 800447e:	3720      	adds	r7, #32
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004488:	b08a      	sub	sp, #40	@ 0x28
 800448a:	af00      	add	r7, sp, #0
 800448c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800448e:	2300      	movs	r3, #0
 8004490:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	689a      	ldr	r2, [r3, #8]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	431a      	orrs	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	431a      	orrs	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	69db      	ldr	r3, [r3, #28]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	4ba4      	ldr	r3, [pc, #656]	@ (8004744 <UART_SetConfig+0x2c0>)
 80044b4:	4013      	ands	r3, r2
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	6812      	ldr	r2, [r2, #0]
 80044ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044bc:	430b      	orrs	r3, r1
 80044be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a99      	ldr	r2, [pc, #612]	@ (8004748 <UART_SetConfig+0x2c4>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d004      	beq.n	80044f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ec:	4313      	orrs	r3, r2
 80044ee:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004500:	430a      	orrs	r2, r1
 8004502:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a90      	ldr	r2, [pc, #576]	@ (800474c <UART_SetConfig+0x2c8>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d126      	bne.n	800455c <UART_SetConfig+0xd8>
 800450e:	4b90      	ldr	r3, [pc, #576]	@ (8004750 <UART_SetConfig+0x2cc>)
 8004510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004514:	f003 0303 	and.w	r3, r3, #3
 8004518:	2b03      	cmp	r3, #3
 800451a:	d81b      	bhi.n	8004554 <UART_SetConfig+0xd0>
 800451c:	a201      	add	r2, pc, #4	@ (adr r2, 8004524 <UART_SetConfig+0xa0>)
 800451e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004522:	bf00      	nop
 8004524:	08004535 	.word	0x08004535
 8004528:	08004545 	.word	0x08004545
 800452c:	0800453d 	.word	0x0800453d
 8004530:	0800454d 	.word	0x0800454d
 8004534:	2301      	movs	r3, #1
 8004536:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800453a:	e116      	b.n	800476a <UART_SetConfig+0x2e6>
 800453c:	2302      	movs	r3, #2
 800453e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004542:	e112      	b.n	800476a <UART_SetConfig+0x2e6>
 8004544:	2304      	movs	r3, #4
 8004546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800454a:	e10e      	b.n	800476a <UART_SetConfig+0x2e6>
 800454c:	2308      	movs	r3, #8
 800454e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004552:	e10a      	b.n	800476a <UART_SetConfig+0x2e6>
 8004554:	2310      	movs	r3, #16
 8004556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800455a:	e106      	b.n	800476a <UART_SetConfig+0x2e6>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a7c      	ldr	r2, [pc, #496]	@ (8004754 <UART_SetConfig+0x2d0>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d138      	bne.n	80045d8 <UART_SetConfig+0x154>
 8004566:	4b7a      	ldr	r3, [pc, #488]	@ (8004750 <UART_SetConfig+0x2cc>)
 8004568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800456c:	f003 030c 	and.w	r3, r3, #12
 8004570:	2b0c      	cmp	r3, #12
 8004572:	d82d      	bhi.n	80045d0 <UART_SetConfig+0x14c>
 8004574:	a201      	add	r2, pc, #4	@ (adr r2, 800457c <UART_SetConfig+0xf8>)
 8004576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457a:	bf00      	nop
 800457c:	080045b1 	.word	0x080045b1
 8004580:	080045d1 	.word	0x080045d1
 8004584:	080045d1 	.word	0x080045d1
 8004588:	080045d1 	.word	0x080045d1
 800458c:	080045c1 	.word	0x080045c1
 8004590:	080045d1 	.word	0x080045d1
 8004594:	080045d1 	.word	0x080045d1
 8004598:	080045d1 	.word	0x080045d1
 800459c:	080045b9 	.word	0x080045b9
 80045a0:	080045d1 	.word	0x080045d1
 80045a4:	080045d1 	.word	0x080045d1
 80045a8:	080045d1 	.word	0x080045d1
 80045ac:	080045c9 	.word	0x080045c9
 80045b0:	2300      	movs	r3, #0
 80045b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045b6:	e0d8      	b.n	800476a <UART_SetConfig+0x2e6>
 80045b8:	2302      	movs	r3, #2
 80045ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045be:	e0d4      	b.n	800476a <UART_SetConfig+0x2e6>
 80045c0:	2304      	movs	r3, #4
 80045c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045c6:	e0d0      	b.n	800476a <UART_SetConfig+0x2e6>
 80045c8:	2308      	movs	r3, #8
 80045ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ce:	e0cc      	b.n	800476a <UART_SetConfig+0x2e6>
 80045d0:	2310      	movs	r3, #16
 80045d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045d6:	e0c8      	b.n	800476a <UART_SetConfig+0x2e6>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a5e      	ldr	r2, [pc, #376]	@ (8004758 <UART_SetConfig+0x2d4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d125      	bne.n	800462e <UART_SetConfig+0x1aa>
 80045e2:	4b5b      	ldr	r3, [pc, #364]	@ (8004750 <UART_SetConfig+0x2cc>)
 80045e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80045ec:	2b30      	cmp	r3, #48	@ 0x30
 80045ee:	d016      	beq.n	800461e <UART_SetConfig+0x19a>
 80045f0:	2b30      	cmp	r3, #48	@ 0x30
 80045f2:	d818      	bhi.n	8004626 <UART_SetConfig+0x1a2>
 80045f4:	2b20      	cmp	r3, #32
 80045f6:	d00a      	beq.n	800460e <UART_SetConfig+0x18a>
 80045f8:	2b20      	cmp	r3, #32
 80045fa:	d814      	bhi.n	8004626 <UART_SetConfig+0x1a2>
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d002      	beq.n	8004606 <UART_SetConfig+0x182>
 8004600:	2b10      	cmp	r3, #16
 8004602:	d008      	beq.n	8004616 <UART_SetConfig+0x192>
 8004604:	e00f      	b.n	8004626 <UART_SetConfig+0x1a2>
 8004606:	2300      	movs	r3, #0
 8004608:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800460c:	e0ad      	b.n	800476a <UART_SetConfig+0x2e6>
 800460e:	2302      	movs	r3, #2
 8004610:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004614:	e0a9      	b.n	800476a <UART_SetConfig+0x2e6>
 8004616:	2304      	movs	r3, #4
 8004618:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800461c:	e0a5      	b.n	800476a <UART_SetConfig+0x2e6>
 800461e:	2308      	movs	r3, #8
 8004620:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004624:	e0a1      	b.n	800476a <UART_SetConfig+0x2e6>
 8004626:	2310      	movs	r3, #16
 8004628:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800462c:	e09d      	b.n	800476a <UART_SetConfig+0x2e6>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a4a      	ldr	r2, [pc, #296]	@ (800475c <UART_SetConfig+0x2d8>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d125      	bne.n	8004684 <UART_SetConfig+0x200>
 8004638:	4b45      	ldr	r3, [pc, #276]	@ (8004750 <UART_SetConfig+0x2cc>)
 800463a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800463e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004642:	2bc0      	cmp	r3, #192	@ 0xc0
 8004644:	d016      	beq.n	8004674 <UART_SetConfig+0x1f0>
 8004646:	2bc0      	cmp	r3, #192	@ 0xc0
 8004648:	d818      	bhi.n	800467c <UART_SetConfig+0x1f8>
 800464a:	2b80      	cmp	r3, #128	@ 0x80
 800464c:	d00a      	beq.n	8004664 <UART_SetConfig+0x1e0>
 800464e:	2b80      	cmp	r3, #128	@ 0x80
 8004650:	d814      	bhi.n	800467c <UART_SetConfig+0x1f8>
 8004652:	2b00      	cmp	r3, #0
 8004654:	d002      	beq.n	800465c <UART_SetConfig+0x1d8>
 8004656:	2b40      	cmp	r3, #64	@ 0x40
 8004658:	d008      	beq.n	800466c <UART_SetConfig+0x1e8>
 800465a:	e00f      	b.n	800467c <UART_SetConfig+0x1f8>
 800465c:	2300      	movs	r3, #0
 800465e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004662:	e082      	b.n	800476a <UART_SetConfig+0x2e6>
 8004664:	2302      	movs	r3, #2
 8004666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800466a:	e07e      	b.n	800476a <UART_SetConfig+0x2e6>
 800466c:	2304      	movs	r3, #4
 800466e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004672:	e07a      	b.n	800476a <UART_SetConfig+0x2e6>
 8004674:	2308      	movs	r3, #8
 8004676:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800467a:	e076      	b.n	800476a <UART_SetConfig+0x2e6>
 800467c:	2310      	movs	r3, #16
 800467e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004682:	e072      	b.n	800476a <UART_SetConfig+0x2e6>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a35      	ldr	r2, [pc, #212]	@ (8004760 <UART_SetConfig+0x2dc>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d12a      	bne.n	80046e4 <UART_SetConfig+0x260>
 800468e:	4b30      	ldr	r3, [pc, #192]	@ (8004750 <UART_SetConfig+0x2cc>)
 8004690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004694:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004698:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800469c:	d01a      	beq.n	80046d4 <UART_SetConfig+0x250>
 800469e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a2:	d81b      	bhi.n	80046dc <UART_SetConfig+0x258>
 80046a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046a8:	d00c      	beq.n	80046c4 <UART_SetConfig+0x240>
 80046aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ae:	d815      	bhi.n	80046dc <UART_SetConfig+0x258>
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d003      	beq.n	80046bc <UART_SetConfig+0x238>
 80046b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b8:	d008      	beq.n	80046cc <UART_SetConfig+0x248>
 80046ba:	e00f      	b.n	80046dc <UART_SetConfig+0x258>
 80046bc:	2300      	movs	r3, #0
 80046be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046c2:	e052      	b.n	800476a <UART_SetConfig+0x2e6>
 80046c4:	2302      	movs	r3, #2
 80046c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ca:	e04e      	b.n	800476a <UART_SetConfig+0x2e6>
 80046cc:	2304      	movs	r3, #4
 80046ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046d2:	e04a      	b.n	800476a <UART_SetConfig+0x2e6>
 80046d4:	2308      	movs	r3, #8
 80046d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046da:	e046      	b.n	800476a <UART_SetConfig+0x2e6>
 80046dc:	2310      	movs	r3, #16
 80046de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046e2:	e042      	b.n	800476a <UART_SetConfig+0x2e6>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a17      	ldr	r2, [pc, #92]	@ (8004748 <UART_SetConfig+0x2c4>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d13a      	bne.n	8004764 <UART_SetConfig+0x2e0>
 80046ee:	4b18      	ldr	r3, [pc, #96]	@ (8004750 <UART_SetConfig+0x2cc>)
 80046f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80046f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046fc:	d01a      	beq.n	8004734 <UART_SetConfig+0x2b0>
 80046fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004702:	d81b      	bhi.n	800473c <UART_SetConfig+0x2b8>
 8004704:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004708:	d00c      	beq.n	8004724 <UART_SetConfig+0x2a0>
 800470a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800470e:	d815      	bhi.n	800473c <UART_SetConfig+0x2b8>
 8004710:	2b00      	cmp	r3, #0
 8004712:	d003      	beq.n	800471c <UART_SetConfig+0x298>
 8004714:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004718:	d008      	beq.n	800472c <UART_SetConfig+0x2a8>
 800471a:	e00f      	b.n	800473c <UART_SetConfig+0x2b8>
 800471c:	2300      	movs	r3, #0
 800471e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004722:	e022      	b.n	800476a <UART_SetConfig+0x2e6>
 8004724:	2302      	movs	r3, #2
 8004726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800472a:	e01e      	b.n	800476a <UART_SetConfig+0x2e6>
 800472c:	2304      	movs	r3, #4
 800472e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004732:	e01a      	b.n	800476a <UART_SetConfig+0x2e6>
 8004734:	2308      	movs	r3, #8
 8004736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800473a:	e016      	b.n	800476a <UART_SetConfig+0x2e6>
 800473c:	2310      	movs	r3, #16
 800473e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004742:	e012      	b.n	800476a <UART_SetConfig+0x2e6>
 8004744:	efff69f3 	.word	0xefff69f3
 8004748:	40008000 	.word	0x40008000
 800474c:	40013800 	.word	0x40013800
 8004750:	40021000 	.word	0x40021000
 8004754:	40004400 	.word	0x40004400
 8004758:	40004800 	.word	0x40004800
 800475c:	40004c00 	.word	0x40004c00
 8004760:	40005000 	.word	0x40005000
 8004764:	2310      	movs	r3, #16
 8004766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a9f      	ldr	r2, [pc, #636]	@ (80049ec <UART_SetConfig+0x568>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d17a      	bne.n	800486a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004774:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004778:	2b08      	cmp	r3, #8
 800477a:	d824      	bhi.n	80047c6 <UART_SetConfig+0x342>
 800477c:	a201      	add	r2, pc, #4	@ (adr r2, 8004784 <UART_SetConfig+0x300>)
 800477e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004782:	bf00      	nop
 8004784:	080047a9 	.word	0x080047a9
 8004788:	080047c7 	.word	0x080047c7
 800478c:	080047b1 	.word	0x080047b1
 8004790:	080047c7 	.word	0x080047c7
 8004794:	080047b7 	.word	0x080047b7
 8004798:	080047c7 	.word	0x080047c7
 800479c:	080047c7 	.word	0x080047c7
 80047a0:	080047c7 	.word	0x080047c7
 80047a4:	080047bf 	.word	0x080047bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047a8:	f7fe f9e8 	bl	8002b7c <HAL_RCC_GetPCLK1Freq>
 80047ac:	61f8      	str	r0, [r7, #28]
        break;
 80047ae:	e010      	b.n	80047d2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047b0:	4b8f      	ldr	r3, [pc, #572]	@ (80049f0 <UART_SetConfig+0x56c>)
 80047b2:	61fb      	str	r3, [r7, #28]
        break;
 80047b4:	e00d      	b.n	80047d2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047b6:	f7fe f949 	bl	8002a4c <HAL_RCC_GetSysClockFreq>
 80047ba:	61f8      	str	r0, [r7, #28]
        break;
 80047bc:	e009      	b.n	80047d2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047c2:	61fb      	str	r3, [r7, #28]
        break;
 80047c4:	e005      	b.n	80047d2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80047d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 80fb 	beq.w	80049d0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	4613      	mov	r3, r2
 80047e0:	005b      	lsls	r3, r3, #1
 80047e2:	4413      	add	r3, r2
 80047e4:	69fa      	ldr	r2, [r7, #28]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d305      	bcc.n	80047f6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047f0:	69fa      	ldr	r2, [r7, #28]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d903      	bls.n	80047fe <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80047fc:	e0e8      	b.n	80049d0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	2200      	movs	r2, #0
 8004802:	461c      	mov	r4, r3
 8004804:	4615      	mov	r5, r2
 8004806:	f04f 0200 	mov.w	r2, #0
 800480a:	f04f 0300 	mov.w	r3, #0
 800480e:	022b      	lsls	r3, r5, #8
 8004810:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004814:	0222      	lsls	r2, r4, #8
 8004816:	68f9      	ldr	r1, [r7, #12]
 8004818:	6849      	ldr	r1, [r1, #4]
 800481a:	0849      	lsrs	r1, r1, #1
 800481c:	2000      	movs	r0, #0
 800481e:	4688      	mov	r8, r1
 8004820:	4681      	mov	r9, r0
 8004822:	eb12 0a08 	adds.w	sl, r2, r8
 8004826:	eb43 0b09 	adc.w	fp, r3, r9
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	603b      	str	r3, [r7, #0]
 8004832:	607a      	str	r2, [r7, #4]
 8004834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004838:	4650      	mov	r0, sl
 800483a:	4659      	mov	r1, fp
 800483c:	f7fb fd20 	bl	8000280 <__aeabi_uldivmod>
 8004840:	4602      	mov	r2, r0
 8004842:	460b      	mov	r3, r1
 8004844:	4613      	mov	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800484e:	d308      	bcc.n	8004862 <UART_SetConfig+0x3de>
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004856:	d204      	bcs.n	8004862 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	60da      	str	r2, [r3, #12]
 8004860:	e0b6      	b.n	80049d0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004868:	e0b2      	b.n	80049d0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004872:	d15e      	bne.n	8004932 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004874:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004878:	2b08      	cmp	r3, #8
 800487a:	d828      	bhi.n	80048ce <UART_SetConfig+0x44a>
 800487c:	a201      	add	r2, pc, #4	@ (adr r2, 8004884 <UART_SetConfig+0x400>)
 800487e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004882:	bf00      	nop
 8004884:	080048a9 	.word	0x080048a9
 8004888:	080048b1 	.word	0x080048b1
 800488c:	080048b9 	.word	0x080048b9
 8004890:	080048cf 	.word	0x080048cf
 8004894:	080048bf 	.word	0x080048bf
 8004898:	080048cf 	.word	0x080048cf
 800489c:	080048cf 	.word	0x080048cf
 80048a0:	080048cf 	.word	0x080048cf
 80048a4:	080048c7 	.word	0x080048c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048a8:	f7fe f968 	bl	8002b7c <HAL_RCC_GetPCLK1Freq>
 80048ac:	61f8      	str	r0, [r7, #28]
        break;
 80048ae:	e014      	b.n	80048da <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048b0:	f7fe f97a 	bl	8002ba8 <HAL_RCC_GetPCLK2Freq>
 80048b4:	61f8      	str	r0, [r7, #28]
        break;
 80048b6:	e010      	b.n	80048da <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048b8:	4b4d      	ldr	r3, [pc, #308]	@ (80049f0 <UART_SetConfig+0x56c>)
 80048ba:	61fb      	str	r3, [r7, #28]
        break;
 80048bc:	e00d      	b.n	80048da <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048be:	f7fe f8c5 	bl	8002a4c <HAL_RCC_GetSysClockFreq>
 80048c2:	61f8      	str	r0, [r7, #28]
        break;
 80048c4:	e009      	b.n	80048da <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048ca:	61fb      	str	r3, [r7, #28]
        break;
 80048cc:	e005      	b.n	80048da <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80048d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d077      	beq.n	80049d0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	005a      	lsls	r2, r3, #1
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	085b      	lsrs	r3, r3, #1
 80048ea:	441a      	add	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	2b0f      	cmp	r3, #15
 80048fa:	d916      	bls.n	800492a <UART_SetConfig+0x4a6>
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004902:	d212      	bcs.n	800492a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	b29b      	uxth	r3, r3
 8004908:	f023 030f 	bic.w	r3, r3, #15
 800490c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	085b      	lsrs	r3, r3, #1
 8004912:	b29b      	uxth	r3, r3
 8004914:	f003 0307 	and.w	r3, r3, #7
 8004918:	b29a      	uxth	r2, r3
 800491a:	8afb      	ldrh	r3, [r7, #22]
 800491c:	4313      	orrs	r3, r2
 800491e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	8afa      	ldrh	r2, [r7, #22]
 8004926:	60da      	str	r2, [r3, #12]
 8004928:	e052      	b.n	80049d0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004930:	e04e      	b.n	80049d0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004932:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004936:	2b08      	cmp	r3, #8
 8004938:	d827      	bhi.n	800498a <UART_SetConfig+0x506>
 800493a:	a201      	add	r2, pc, #4	@ (adr r2, 8004940 <UART_SetConfig+0x4bc>)
 800493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004940:	08004965 	.word	0x08004965
 8004944:	0800496d 	.word	0x0800496d
 8004948:	08004975 	.word	0x08004975
 800494c:	0800498b 	.word	0x0800498b
 8004950:	0800497b 	.word	0x0800497b
 8004954:	0800498b 	.word	0x0800498b
 8004958:	0800498b 	.word	0x0800498b
 800495c:	0800498b 	.word	0x0800498b
 8004960:	08004983 	.word	0x08004983
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004964:	f7fe f90a 	bl	8002b7c <HAL_RCC_GetPCLK1Freq>
 8004968:	61f8      	str	r0, [r7, #28]
        break;
 800496a:	e014      	b.n	8004996 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800496c:	f7fe f91c 	bl	8002ba8 <HAL_RCC_GetPCLK2Freq>
 8004970:	61f8      	str	r0, [r7, #28]
        break;
 8004972:	e010      	b.n	8004996 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004974:	4b1e      	ldr	r3, [pc, #120]	@ (80049f0 <UART_SetConfig+0x56c>)
 8004976:	61fb      	str	r3, [r7, #28]
        break;
 8004978:	e00d      	b.n	8004996 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800497a:	f7fe f867 	bl	8002a4c <HAL_RCC_GetSysClockFreq>
 800497e:	61f8      	str	r0, [r7, #28]
        break;
 8004980:	e009      	b.n	8004996 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004982:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004986:	61fb      	str	r3, [r7, #28]
        break;
 8004988:	e005      	b.n	8004996 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800498a:	2300      	movs	r3, #0
 800498c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004994:	bf00      	nop
    }

    if (pclk != 0U)
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d019      	beq.n	80049d0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	085a      	lsrs	r2, r3, #1
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	441a      	add	r2, r3
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	2b0f      	cmp	r3, #15
 80049b4:	d909      	bls.n	80049ca <UART_SetConfig+0x546>
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049bc:	d205      	bcs.n	80049ca <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	60da      	str	r2, [r3, #12]
 80049c8:	e002      	b.n	80049d0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80049dc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3728      	adds	r7, #40	@ 0x28
 80049e4:	46bd      	mov	sp, r7
 80049e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049ea:	bf00      	nop
 80049ec:	40008000 	.word	0x40008000
 80049f0:	00f42400 	.word	0x00f42400

080049f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a00:	f003 0308 	and.w	r3, r3, #8
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00a      	beq.n	8004a1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00a      	beq.n	8004a62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00a      	beq.n	8004a84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	430a      	orrs	r2, r1
 8004a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a88:	f003 0310 	and.w	r3, r3, #16
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00a      	beq.n	8004aa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aaa:	f003 0320 	and.w	r3, r3, #32
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00a      	beq.n	8004ac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d01a      	beq.n	8004b0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004af2:	d10a      	bne.n	8004b0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	430a      	orrs	r2, r1
 8004b08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00a      	beq.n	8004b2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	605a      	str	r2, [r3, #4]
  }
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b098      	sub	sp, #96	@ 0x60
 8004b3c:	af02      	add	r7, sp, #8
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b48:	f7fc ff62 	bl	8001a10 <HAL_GetTick>
 8004b4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d12e      	bne.n	8004bba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b60:	9300      	str	r3, [sp, #0]
 8004b62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b64:	2200      	movs	r2, #0
 8004b66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f88c 	bl	8004c88 <UART_WaitOnFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d021      	beq.n	8004bba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b7e:	e853 3f00 	ldrex	r3, [r3]
 8004b82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	461a      	mov	r2, r3
 8004b92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b96:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b9c:	e841 2300 	strex	r3, r2, [r1]
 8004ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1e6      	bne.n	8004b76 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2220      	movs	r2, #32
 8004bac:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e062      	b.n	8004c80 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b04      	cmp	r3, #4
 8004bc6:	d149      	bne.n	8004c5c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f856 	bl	8004c88 <UART_WaitOnFlagUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d03c      	beq.n	8004c5c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bea:	e853 3f00 	ldrex	r3, [r3]
 8004bee:	623b      	str	r3, [r7, #32]
   return(result);
 8004bf0:	6a3b      	ldr	r3, [r7, #32]
 8004bf2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c00:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c02:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c08:	e841 2300 	strex	r3, r2, [r1]
 8004c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e6      	bne.n	8004be2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	3308      	adds	r3, #8
 8004c1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	e853 3f00 	ldrex	r3, [r3]
 8004c22:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f023 0301 	bic.w	r3, r3, #1
 8004c2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	3308      	adds	r3, #8
 8004c32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c34:	61fa      	str	r2, [r7, #28]
 8004c36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c38:	69b9      	ldr	r1, [r7, #24]
 8004c3a:	69fa      	ldr	r2, [r7, #28]
 8004c3c:	e841 2300 	strex	r3, r2, [r1]
 8004c40:	617b      	str	r3, [r7, #20]
   return(result);
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e5      	bne.n	8004c14 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2220      	movs	r2, #32
 8004c4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e011      	b.n	8004c80 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2220      	movs	r2, #32
 8004c66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3758      	adds	r7, #88	@ 0x58
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	603b      	str	r3, [r7, #0]
 8004c94:	4613      	mov	r3, r2
 8004c96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c98:	e04f      	b.n	8004d3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca0:	d04b      	beq.n	8004d3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ca2:	f7fc feb5 	bl	8001a10 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d302      	bcc.n	8004cb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d101      	bne.n	8004cbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e04e      	b.n	8004d5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0304 	and.w	r3, r3, #4
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d037      	beq.n	8004d3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	2b80      	cmp	r3, #128	@ 0x80
 8004cce:	d034      	beq.n	8004d3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	2b40      	cmp	r3, #64	@ 0x40
 8004cd4:	d031      	beq.n	8004d3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	69db      	ldr	r3, [r3, #28]
 8004cdc:	f003 0308 	and.w	r3, r3, #8
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d110      	bne.n	8004d06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2208      	movs	r2, #8
 8004cea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	f000 f838 	bl	8004d62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2208      	movs	r2, #8
 8004cf6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e029      	b.n	8004d5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	69db      	ldr	r3, [r3, #28]
 8004d0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d14:	d111      	bne.n	8004d3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f000 f81e 	bl	8004d62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e00f      	b.n	8004d5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69da      	ldr	r2, [r3, #28]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	4013      	ands	r3, r2
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	bf0c      	ite	eq
 8004d4a:	2301      	moveq	r3, #1
 8004d4c:	2300      	movne	r3, #0
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	461a      	mov	r2, r3
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d0a0      	beq.n	8004c9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d58:	2300      	movs	r3, #0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b095      	sub	sp, #84	@ 0x54
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d72:	e853 3f00 	ldrex	r3, [r3]
 8004d76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	461a      	mov	r2, r3
 8004d86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d88:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d8a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d90:	e841 2300 	strex	r3, r2, [r1]
 8004d94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1e6      	bne.n	8004d6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	3308      	adds	r3, #8
 8004da2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da4:	6a3b      	ldr	r3, [r7, #32]
 8004da6:	e853 3f00 	ldrex	r3, [r3]
 8004daa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	f023 0301 	bic.w	r3, r3, #1
 8004db2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	3308      	adds	r3, #8
 8004dba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004dbc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dc4:	e841 2300 	strex	r3, r2, [r1]
 8004dc8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d1e5      	bne.n	8004d9c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d118      	bne.n	8004e0a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	e853 3f00 	ldrex	r3, [r3]
 8004de4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	f023 0310 	bic.w	r3, r3, #16
 8004dec:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	461a      	mov	r2, r3
 8004df4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004df6:	61bb      	str	r3, [r7, #24]
 8004df8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfa:	6979      	ldr	r1, [r7, #20]
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	e841 2300 	strex	r3, r2, [r1]
 8004e02:	613b      	str	r3, [r7, #16]
   return(result);
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1e6      	bne.n	8004dd8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004e1e:	bf00      	nop
 8004e20:	3754      	adds	r7, #84	@ 0x54
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
	...

08004e2c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004e30:	4904      	ldr	r1, [pc, #16]	@ (8004e44 <MX_FATFS_Init+0x18>)
 8004e32:	4805      	ldr	r0, [pc, #20]	@ (8004e48 <MX_FATFS_Init+0x1c>)
 8004e34:	f003 f910 	bl	8008058 <FATFS_LinkDriver>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	4b03      	ldr	r3, [pc, #12]	@ (8004e4c <MX_FATFS_Init+0x20>)
 8004e3e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004e40:	bf00      	nop
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	20002390 	.word	0x20002390
 8004e48:	20000010 	.word	0x20000010
 8004e4c:	2000238c 	.word	0x2000238c

08004e50 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004e50:	b480      	push	{r7}
 8004e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004e54:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	4603      	mov	r3, r0
 8004e68:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
   // Stat = STA_NOINIT;
   // return Stat;
	return SD_disk_initialize(pdrv);
 8004e6a:	79fb      	ldrb	r3, [r7, #7]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7fb fd51 	bl	8000914 <SD_disk_initialize>
 8004e72:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3708      	adds	r7, #8
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	4603      	mov	r3, r0
 8004e84:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	return SD_disk_status(pdrv);
 8004e86:	79fb      	ldrb	r3, [r7, #7]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f7fb fe29 	bl	8000ae0 <SD_disk_status>
 8004e8e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3708      	adds	r7, #8
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60b9      	str	r1, [r7, #8]
 8004ea0:	607a      	str	r2, [r7, #4]
 8004ea2:	603b      	str	r3, [r7, #0]
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	return SD_disk_read(pdrv, buff, sector, count);
 8004ea8:	7bf8      	ldrb	r0, [r7, #15]
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	68b9      	ldr	r1, [r7, #8]
 8004eb0:	f7fb fe2c 	bl	8000b0c <SD_disk_read>
 8004eb4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b084      	sub	sp, #16
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	603b      	str	r3, [r7, #0]
 8004eca:	4603      	mov	r3, r0
 8004ecc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
	return SD_disk_write(pdrv, buff, sector, count);
 8004ece:	7bf8      	ldrb	r0, [r7, #15]
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	68b9      	ldr	r1, [r7, #8]
 8004ed6:	f7fb fe83 	bl	8000be0 <SD_disk_write>
 8004eda:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	4603      	mov	r3, r0
 8004eec:	603a      	str	r2, [r7, #0]
 8004eee:	71fb      	strb	r3, [r7, #7]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
   // DRESULT res = RES_ERROR;
    //return res;
    return SD_disk_ioctl(pdrv, cmd, buff);
 8004ef4:	79b9      	ldrb	r1, [r7, #6]
 8004ef6:	79fb      	ldrb	r3, [r7, #7]
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7fb fef4 	bl	8000ce8 <SD_disk_ioctl>
 8004f00:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	4603      	mov	r3, r0
 8004f14:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	4a08      	ldr	r2, [pc, #32]	@ (8004f3c <disk_status+0x30>)
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	79fa      	ldrb	r2, [r7, #7]
 8004f24:	4905      	ldr	r1, [pc, #20]	@ (8004f3c <disk_status+0x30>)
 8004f26:	440a      	add	r2, r1
 8004f28:	7a12      	ldrb	r2, [r2, #8]
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	4798      	blx	r3
 8004f2e:	4603      	mov	r3, r0
 8004f30:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3710      	adds	r7, #16
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	200025bc 	.word	0x200025bc

08004f40 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	4603      	mov	r3, r0
 8004f48:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004f4e:	79fb      	ldrb	r3, [r7, #7]
 8004f50:	4a0d      	ldr	r2, [pc, #52]	@ (8004f88 <disk_initialize+0x48>)
 8004f52:	5cd3      	ldrb	r3, [r2, r3]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d111      	bne.n	8004f7c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8004f58:	79fb      	ldrb	r3, [r7, #7]
 8004f5a:	4a0b      	ldr	r2, [pc, #44]	@ (8004f88 <disk_initialize+0x48>)
 8004f5c:	2101      	movs	r1, #1
 8004f5e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004f60:	79fb      	ldrb	r3, [r7, #7]
 8004f62:	4a09      	ldr	r2, [pc, #36]	@ (8004f88 <disk_initialize+0x48>)
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4413      	add	r3, r2
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	79fa      	ldrb	r2, [r7, #7]
 8004f6e:	4906      	ldr	r1, [pc, #24]	@ (8004f88 <disk_initialize+0x48>)
 8004f70:	440a      	add	r2, r1
 8004f72:	7a12      	ldrb	r2, [r2, #8]
 8004f74:	4610      	mov	r0, r2
 8004f76:	4798      	blx	r3
 8004f78:	4603      	mov	r3, r0
 8004f7a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8004f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	200025bc 	.word	0x200025bc

08004f8c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004f8c:	b590      	push	{r4, r7, lr}
 8004f8e:	b087      	sub	sp, #28
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	607a      	str	r2, [r7, #4]
 8004f96:	603b      	str	r3, [r7, #0]
 8004f98:	4603      	mov	r3, r0
 8004f9a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
 8004f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8004fc8 <disk_read+0x3c>)
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	689c      	ldr	r4, [r3, #8]
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	4a07      	ldr	r2, [pc, #28]	@ (8004fc8 <disk_read+0x3c>)
 8004fac:	4413      	add	r3, r2
 8004fae:	7a18      	ldrb	r0, [r3, #8]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	68b9      	ldr	r1, [r7, #8]
 8004fb6:	47a0      	blx	r4
 8004fb8:	4603      	mov	r3, r0
 8004fba:	75fb      	strb	r3, [r7, #23]
  return res;
 8004fbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	371c      	adds	r7, #28
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd90      	pop	{r4, r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	200025bc 	.word	0x200025bc

08004fcc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004fcc:	b590      	push	{r4, r7, lr}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60b9      	str	r1, [r7, #8]
 8004fd4:	607a      	str	r2, [r7, #4]
 8004fd6:	603b      	str	r3, [r7, #0]
 8004fd8:	4603      	mov	r3, r0
 8004fda:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	4a0a      	ldr	r2, [pc, #40]	@ (8005008 <disk_write+0x3c>)
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4413      	add	r3, r2
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	68dc      	ldr	r4, [r3, #12]
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	4a07      	ldr	r2, [pc, #28]	@ (8005008 <disk_write+0x3c>)
 8004fec:	4413      	add	r3, r2
 8004fee:	7a18      	ldrb	r0, [r3, #8]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	68b9      	ldr	r1, [r7, #8]
 8004ff6:	47a0      	blx	r4
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	75fb      	strb	r3, [r7, #23]
  return res;
 8004ffc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	371c      	adds	r7, #28
 8005002:	46bd      	mov	sp, r7
 8005004:	bd90      	pop	{r4, r7, pc}
 8005006:	bf00      	nop
 8005008:	200025bc 	.word	0x200025bc

0800500c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	4603      	mov	r3, r0
 8005014:	603a      	str	r2, [r7, #0]
 8005016:	71fb      	strb	r3, [r7, #7]
 8005018:	460b      	mov	r3, r1
 800501a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800501c:	79fb      	ldrb	r3, [r7, #7]
 800501e:	4a09      	ldr	r2, [pc, #36]	@ (8005044 <disk_ioctl+0x38>)
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4413      	add	r3, r2
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	79fa      	ldrb	r2, [r7, #7]
 800502a:	4906      	ldr	r1, [pc, #24]	@ (8005044 <disk_ioctl+0x38>)
 800502c:	440a      	add	r2, r1
 800502e:	7a10      	ldrb	r0, [r2, #8]
 8005030:	79b9      	ldrb	r1, [r7, #6]
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	4798      	blx	r3
 8005036:	4603      	mov	r3, r0
 8005038:	73fb      	strb	r3, [r7, #15]
  return res;
 800503a:	7bfb      	ldrb	r3, [r7, #15]
}
 800503c:	4618      	mov	r0, r3
 800503e:	3710      	adds	r7, #16
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	200025bc 	.word	0x200025bc

08005048 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3301      	adds	r3, #1
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005058:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800505c:	021b      	lsls	r3, r3, #8
 800505e:	b21a      	sxth	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	b21b      	sxth	r3, r3
 8005066:	4313      	orrs	r3, r2
 8005068:	b21b      	sxth	r3, r3
 800506a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800506c:	89fb      	ldrh	r3, [r7, #14]
}
 800506e:	4618      	mov	r0, r3
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr

0800507a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800507a:	b480      	push	{r7}
 800507c:	b085      	sub	sp, #20
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3303      	adds	r3, #3
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	021b      	lsls	r3, r3, #8
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	3202      	adds	r2, #2
 8005092:	7812      	ldrb	r2, [r2, #0]
 8005094:	4313      	orrs	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	021b      	lsls	r3, r3, #8
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	3201      	adds	r2, #1
 80050a0:	7812      	ldrb	r2, [r2, #0]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	021b      	lsls	r3, r3, #8
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	7812      	ldrb	r2, [r2, #0]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]
	return rv;
 80050b2:	68fb      	ldr	r3, [r7, #12]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3714      	adds	r7, #20
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	460b      	mov	r3, r1
 80050ca:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	607a      	str	r2, [r7, #4]
 80050d2:	887a      	ldrh	r2, [r7, #2]
 80050d4:	b2d2      	uxtb	r2, r2
 80050d6:	701a      	strb	r2, [r3, #0]
 80050d8:	887b      	ldrh	r3, [r7, #2]
 80050da:	0a1b      	lsrs	r3, r3, #8
 80050dc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	1c5a      	adds	r2, r3, #1
 80050e2:	607a      	str	r2, [r7, #4]
 80050e4:	887a      	ldrh	r2, [r7, #2]
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	701a      	strb	r2, [r3, #0]
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80050f6:	b480      	push	{r7}
 80050f8:	b083      	sub	sp, #12
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
 80050fe:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	607a      	str	r2, [r7, #4]
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	b2d2      	uxtb	r2, r2
 800510a:	701a      	strb	r2, [r3, #0]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	0a1b      	lsrs	r3, r3, #8
 8005110:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	1c5a      	adds	r2, r3, #1
 8005116:	607a      	str	r2, [r7, #4]
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	701a      	strb	r2, [r3, #0]
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	0a1b      	lsrs	r3, r3, #8
 8005122:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	1c5a      	adds	r2, r3, #1
 8005128:	607a      	str	r2, [r7, #4]
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	b2d2      	uxtb	r2, r2
 800512e:	701a      	strb	r2, [r3, #0]
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	0a1b      	lsrs	r3, r3, #8
 8005134:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	607a      	str	r2, [r7, #4]
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	b2d2      	uxtb	r2, r2
 8005140:	701a      	strb	r2, [r3, #0]
}
 8005142:	bf00      	nop
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800514e:	b480      	push	{r7}
 8005150:	b087      	sub	sp, #28
 8005152:	af00      	add	r7, sp, #0
 8005154:	60f8      	str	r0, [r7, #12]
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00d      	beq.n	8005184 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	1c53      	adds	r3, r2, #1
 800516c:	613b      	str	r3, [r7, #16]
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	1c59      	adds	r1, r3, #1
 8005172:	6179      	str	r1, [r7, #20]
 8005174:	7812      	ldrb	r2, [r2, #0]
 8005176:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	3b01      	subs	r3, #1
 800517c:	607b      	str	r3, [r7, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1f1      	bne.n	8005168 <mem_cpy+0x1a>
	}
}
 8005184:	bf00      	nop
 8005186:	371c      	adds	r7, #28
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005190:	b480      	push	{r7}
 8005192:	b087      	sub	sp, #28
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	617a      	str	r2, [r7, #20]
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	b2d2      	uxtb	r2, r2
 80051aa:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3b01      	subs	r3, #1
 80051b0:	607b      	str	r3, [r7, #4]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1f3      	bne.n	80051a0 <mem_set+0x10>
}
 80051b8:	bf00      	nop
 80051ba:	bf00      	nop
 80051bc:	371c      	adds	r7, #28
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80051c6:	b480      	push	{r7}
 80051c8:	b089      	sub	sp, #36	@ 0x24
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	60f8      	str	r0, [r7, #12]
 80051ce:	60b9      	str	r1, [r7, #8]
 80051d0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	61fb      	str	r3, [r7, #28]
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80051da:	2300      	movs	r3, #0
 80051dc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	61fa      	str	r2, [r7, #28]
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	4619      	mov	r1, r3
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	1c5a      	adds	r2, r3, #1
 80051ec:	61ba      	str	r2, [r7, #24]
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	1acb      	subs	r3, r1, r3
 80051f2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3b01      	subs	r3, #1
 80051f8:	607b      	str	r3, [r7, #4]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d002      	beq.n	8005206 <mem_cmp+0x40>
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d0eb      	beq.n	80051de <mem_cmp+0x18>

	return r;
 8005206:	697b      	ldr	r3, [r7, #20]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3724      	adds	r7, #36	@ 0x24
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800521e:	e002      	b.n	8005226 <chk_chr+0x12>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	3301      	adds	r3, #1
 8005224:	607b      	str	r3, [r7, #4]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d005      	beq.n	800523a <chk_chr+0x26>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	461a      	mov	r2, r3
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	4293      	cmp	r3, r2
 8005238:	d1f2      	bne.n	8005220 <chk_chr+0xc>
	return *str;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	781b      	ldrb	r3, [r3, #0]
}
 800523e:	4618      	mov	r0, r3
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
	...

0800524c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005256:	2300      	movs	r3, #0
 8005258:	60bb      	str	r3, [r7, #8]
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	60fb      	str	r3, [r7, #12]
 800525e:	e029      	b.n	80052b4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005260:	4a27      	ldr	r2, [pc, #156]	@ (8005300 <chk_lock+0xb4>)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	011b      	lsls	r3, r3, #4
 8005266:	4413      	add	r3, r2
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d01d      	beq.n	80052aa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800526e:	4a24      	ldr	r2, [pc, #144]	@ (8005300 <chk_lock+0xb4>)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	4413      	add	r3, r2
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	429a      	cmp	r2, r3
 800527e:	d116      	bne.n	80052ae <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005280:	4a1f      	ldr	r2, [pc, #124]	@ (8005300 <chk_lock+0xb4>)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	011b      	lsls	r3, r3, #4
 8005286:	4413      	add	r3, r2
 8005288:	3304      	adds	r3, #4
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005290:	429a      	cmp	r2, r3
 8005292:	d10c      	bne.n	80052ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005294:	4a1a      	ldr	r2, [pc, #104]	@ (8005300 <chk_lock+0xb4>)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	011b      	lsls	r3, r3, #4
 800529a:	4413      	add	r3, r2
 800529c:	3308      	adds	r3, #8
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d102      	bne.n	80052ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80052a8:	e007      	b.n	80052ba <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80052aa:	2301      	movs	r3, #1
 80052ac:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	3301      	adds	r3, #1
 80052b2:	60fb      	str	r3, [r7, #12]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d9d2      	bls.n	8005260 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d109      	bne.n	80052d4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d102      	bne.n	80052cc <chk_lock+0x80>
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d101      	bne.n	80052d0 <chk_lock+0x84>
 80052cc:	2300      	movs	r3, #0
 80052ce:	e010      	b.n	80052f2 <chk_lock+0xa6>
 80052d0:	2312      	movs	r3, #18
 80052d2:	e00e      	b.n	80052f2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d108      	bne.n	80052ec <chk_lock+0xa0>
 80052da:	4a09      	ldr	r2, [pc, #36]	@ (8005300 <chk_lock+0xb4>)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	4413      	add	r3, r2
 80052e2:	330c      	adds	r3, #12
 80052e4:	881b      	ldrh	r3, [r3, #0]
 80052e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052ea:	d101      	bne.n	80052f0 <chk_lock+0xa4>
 80052ec:	2310      	movs	r3, #16
 80052ee:	e000      	b.n	80052f2 <chk_lock+0xa6>
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	2000239c 	.word	0x2000239c

08005304 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800530a:	2300      	movs	r3, #0
 800530c:	607b      	str	r3, [r7, #4]
 800530e:	e002      	b.n	8005316 <enq_lock+0x12>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	3301      	adds	r3, #1
 8005314:	607b      	str	r3, [r7, #4]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d806      	bhi.n	800532a <enq_lock+0x26>
 800531c:	4a09      	ldr	r2, [pc, #36]	@ (8005344 <enq_lock+0x40>)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	011b      	lsls	r3, r3, #4
 8005322:	4413      	add	r3, r2
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d1f2      	bne.n	8005310 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b02      	cmp	r3, #2
 800532e:	bf14      	ite	ne
 8005330:	2301      	movne	r3, #1
 8005332:	2300      	moveq	r3, #0
 8005334:	b2db      	uxtb	r3, r3
}
 8005336:	4618      	mov	r0, r3
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	2000239c 	.word	0x2000239c

08005348 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005352:	2300      	movs	r3, #0
 8005354:	60fb      	str	r3, [r7, #12]
 8005356:	e01f      	b.n	8005398 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005358:	4a41      	ldr	r2, [pc, #260]	@ (8005460 <inc_lock+0x118>)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	011b      	lsls	r3, r3, #4
 800535e:	4413      	add	r3, r2
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	429a      	cmp	r2, r3
 8005368:	d113      	bne.n	8005392 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800536a:	4a3d      	ldr	r2, [pc, #244]	@ (8005460 <inc_lock+0x118>)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	011b      	lsls	r3, r3, #4
 8005370:	4413      	add	r3, r2
 8005372:	3304      	adds	r3, #4
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800537a:	429a      	cmp	r2, r3
 800537c:	d109      	bne.n	8005392 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800537e:	4a38      	ldr	r2, [pc, #224]	@ (8005460 <inc_lock+0x118>)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	011b      	lsls	r3, r3, #4
 8005384:	4413      	add	r3, r2
 8005386:	3308      	adds	r3, #8
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800538e:	429a      	cmp	r2, r3
 8005390:	d006      	beq.n	80053a0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	3301      	adds	r3, #1
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d9dc      	bls.n	8005358 <inc_lock+0x10>
 800539e:	e000      	b.n	80053a2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80053a0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d132      	bne.n	800540e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80053a8:	2300      	movs	r3, #0
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	e002      	b.n	80053b4 <inc_lock+0x6c>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	3301      	adds	r3, #1
 80053b2:	60fb      	str	r3, [r7, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d806      	bhi.n	80053c8 <inc_lock+0x80>
 80053ba:	4a29      	ldr	r2, [pc, #164]	@ (8005460 <inc_lock+0x118>)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	011b      	lsls	r3, r3, #4
 80053c0:	4413      	add	r3, r2
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d1f2      	bne.n	80053ae <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d101      	bne.n	80053d2 <inc_lock+0x8a>
 80053ce:	2300      	movs	r3, #0
 80053d0:	e040      	b.n	8005454 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	4922      	ldr	r1, [pc, #136]	@ (8005460 <inc_lock+0x118>)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	011b      	lsls	r3, r3, #4
 80053dc:	440b      	add	r3, r1
 80053de:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	491e      	ldr	r1, [pc, #120]	@ (8005460 <inc_lock+0x118>)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	011b      	lsls	r3, r3, #4
 80053ea:	440b      	add	r3, r1
 80053ec:	3304      	adds	r3, #4
 80053ee:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	695a      	ldr	r2, [r3, #20]
 80053f4:	491a      	ldr	r1, [pc, #104]	@ (8005460 <inc_lock+0x118>)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	011b      	lsls	r3, r3, #4
 80053fa:	440b      	add	r3, r1
 80053fc:	3308      	adds	r3, #8
 80053fe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005400:	4a17      	ldr	r2, [pc, #92]	@ (8005460 <inc_lock+0x118>)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	011b      	lsls	r3, r3, #4
 8005406:	4413      	add	r3, r2
 8005408:	330c      	adds	r3, #12
 800540a:	2200      	movs	r2, #0
 800540c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d009      	beq.n	8005428 <inc_lock+0xe0>
 8005414:	4a12      	ldr	r2, [pc, #72]	@ (8005460 <inc_lock+0x118>)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	4413      	add	r3, r2
 800541c:	330c      	adds	r3, #12
 800541e:	881b      	ldrh	r3, [r3, #0]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <inc_lock+0xe0>
 8005424:	2300      	movs	r3, #0
 8005426:	e015      	b.n	8005454 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d108      	bne.n	8005440 <inc_lock+0xf8>
 800542e:	4a0c      	ldr	r2, [pc, #48]	@ (8005460 <inc_lock+0x118>)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	4413      	add	r3, r2
 8005436:	330c      	adds	r3, #12
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	3301      	adds	r3, #1
 800543c:	b29a      	uxth	r2, r3
 800543e:	e001      	b.n	8005444 <inc_lock+0xfc>
 8005440:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005444:	4906      	ldr	r1, [pc, #24]	@ (8005460 <inc_lock+0x118>)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	440b      	add	r3, r1
 800544c:	330c      	adds	r3, #12
 800544e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	3301      	adds	r3, #1
}
 8005454:	4618      	mov	r0, r3
 8005456:	3714      	adds	r7, #20
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr
 8005460:	2000239c 	.word	0x2000239c

08005464 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	3b01      	subs	r3, #1
 8005470:	607b      	str	r3, [r7, #4]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d825      	bhi.n	80054c4 <dec_lock+0x60>
		n = Files[i].ctr;
 8005478:	4a17      	ldr	r2, [pc, #92]	@ (80054d8 <dec_lock+0x74>)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	4413      	add	r3, r2
 8005480:	330c      	adds	r3, #12
 8005482:	881b      	ldrh	r3, [r3, #0]
 8005484:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005486:	89fb      	ldrh	r3, [r7, #14]
 8005488:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800548c:	d101      	bne.n	8005492 <dec_lock+0x2e>
 800548e:	2300      	movs	r3, #0
 8005490:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005492:	89fb      	ldrh	r3, [r7, #14]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d002      	beq.n	800549e <dec_lock+0x3a>
 8005498:	89fb      	ldrh	r3, [r7, #14]
 800549a:	3b01      	subs	r3, #1
 800549c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800549e:	4a0e      	ldr	r2, [pc, #56]	@ (80054d8 <dec_lock+0x74>)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	4413      	add	r3, r2
 80054a6:	330c      	adds	r3, #12
 80054a8:	89fa      	ldrh	r2, [r7, #14]
 80054aa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80054ac:	89fb      	ldrh	r3, [r7, #14]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d105      	bne.n	80054be <dec_lock+0x5a>
 80054b2:	4a09      	ldr	r2, [pc, #36]	@ (80054d8 <dec_lock+0x74>)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	011b      	lsls	r3, r3, #4
 80054b8:	4413      	add	r3, r2
 80054ba:	2200      	movs	r2, #0
 80054bc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	737b      	strb	r3, [r7, #13]
 80054c2:	e001      	b.n	80054c8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80054c4:	2302      	movs	r3, #2
 80054c6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80054c8:	7b7b      	ldrb	r3, [r7, #13]
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3714      	adds	r7, #20
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	2000239c 	.word	0x2000239c

080054dc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80054e4:	2300      	movs	r3, #0
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	e010      	b.n	800550c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80054ea:	4a0d      	ldr	r2, [pc, #52]	@ (8005520 <clear_lock+0x44>)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	011b      	lsls	r3, r3, #4
 80054f0:	4413      	add	r3, r2
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d105      	bne.n	8005506 <clear_lock+0x2a>
 80054fa:	4a09      	ldr	r2, [pc, #36]	@ (8005520 <clear_lock+0x44>)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	4413      	add	r3, r2
 8005502:	2200      	movs	r2, #0
 8005504:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	3301      	adds	r3, #1
 800550a:	60fb      	str	r3, [r7, #12]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d9eb      	bls.n	80054ea <clear_lock+0xe>
	}
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	3714      	adds	r7, #20
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	2000239c 	.word	0x2000239c

08005524 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b086      	sub	sp, #24
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800552c:	2300      	movs	r3, #0
 800552e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	78db      	ldrb	r3, [r3, #3]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d034      	beq.n	80055a2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800553c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	7858      	ldrb	r0, [r3, #1]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005548:	2301      	movs	r3, #1
 800554a:	697a      	ldr	r2, [r7, #20]
 800554c:	f7ff fd3e 	bl	8004fcc <disk_write>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d002      	beq.n	800555c <sync_window+0x38>
			res = FR_DISK_ERR;
 8005556:	2301      	movs	r3, #1
 8005558:	73fb      	strb	r3, [r7, #15]
 800555a:	e022      	b.n	80055a2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	1ad2      	subs	r2, r2, r3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	429a      	cmp	r2, r3
 8005570:	d217      	bcs.n	80055a2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	789b      	ldrb	r3, [r3, #2]
 8005576:	613b      	str	r3, [r7, #16]
 8005578:	e010      	b.n	800559c <sync_window+0x78>
					wsect += fs->fsize;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	4413      	add	r3, r2
 8005582:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	7858      	ldrb	r0, [r3, #1]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800558e:	2301      	movs	r3, #1
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	f7ff fd1b 	bl	8004fcc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	3b01      	subs	r3, #1
 800559a:	613b      	str	r3, [r7, #16]
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d8eb      	bhi.n	800557a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80055a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3718      	adds	r7, #24
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055be:	683a      	ldr	r2, [r7, #0]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d01b      	beq.n	80055fc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f7ff ffad 	bl	8005524 <sync_window>
 80055ca:	4603      	mov	r3, r0
 80055cc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80055ce:	7bfb      	ldrb	r3, [r7, #15]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d113      	bne.n	80055fc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	7858      	ldrb	r0, [r3, #1]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80055de:	2301      	movs	r3, #1
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	f7ff fcd3 	bl	8004f8c <disk_read>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d004      	beq.n	80055f6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80055ec:	f04f 33ff 	mov.w	r3, #4294967295
 80055f0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	683a      	ldr	r2, [r7, #0]
 80055fa:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 80055fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3710      	adds	r7, #16
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
	...

08005608 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f7ff ff87 	bl	8005524 <sync_window>
 8005616:	4603      	mov	r3, r0
 8005618:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800561a:	7bfb      	ldrb	r3, [r7, #15]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d159      	bne.n	80056d4 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	2b03      	cmp	r3, #3
 8005626:	d149      	bne.n	80056bc <sync_fs+0xb4>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	791b      	ldrb	r3, [r3, #4]
 800562c:	2b01      	cmp	r3, #1
 800562e:	d145      	bne.n	80056bc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	899b      	ldrh	r3, [r3, #12]
 800563a:	461a      	mov	r2, r3
 800563c:	2100      	movs	r1, #0
 800563e:	f7ff fda7 	bl	8005190 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	3338      	adds	r3, #56	@ 0x38
 8005646:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800564a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800564e:	4618      	mov	r0, r3
 8005650:	f7ff fd36 	bl	80050c0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3338      	adds	r3, #56	@ 0x38
 8005658:	4921      	ldr	r1, [pc, #132]	@ (80056e0 <sync_fs+0xd8>)
 800565a:	4618      	mov	r0, r3
 800565c:	f7ff fd4b 	bl	80050f6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	3338      	adds	r3, #56	@ 0x38
 8005664:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8005668:	491e      	ldr	r1, [pc, #120]	@ (80056e4 <sync_fs+0xdc>)
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff fd43 	bl	80050f6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3338      	adds	r3, #56	@ 0x38
 8005674:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	4619      	mov	r1, r3
 800567e:	4610      	mov	r0, r2
 8005680:	f7ff fd39 	bl	80050f6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	3338      	adds	r3, #56	@ 0x38
 8005688:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	4619      	mov	r1, r3
 8005692:	4610      	mov	r0, r2
 8005694:	f7ff fd2f 	bl	80050f6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	1c5a      	adds	r2, r3, #1
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	7858      	ldrb	r0, [r3, #1]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056b0:	2301      	movs	r3, #1
 80056b2:	f7ff fc8b 	bl	8004fcc <disk_write>
			fs->fsi_flag = 0;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	785b      	ldrb	r3, [r3, #1]
 80056c0:	2200      	movs	r2, #0
 80056c2:	2100      	movs	r1, #0
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7ff fca1 	bl	800500c <disk_ioctl>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d001      	beq.n	80056d4 <sync_fs+0xcc>
 80056d0:	2301      	movs	r3, #1
 80056d2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80056d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	41615252 	.word	0x41615252
 80056e4:	61417272 	.word	0x61417272

080056e8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	3b02      	subs	r3, #2
 80056f6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	3b02      	subs	r3, #2
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d301      	bcc.n	8005708 <clust2sect+0x20>
 8005704:	2300      	movs	r3, #0
 8005706:	e008      	b.n	800571a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	895b      	ldrh	r3, [r3, #10]
 800570c:	461a      	mov	r2, r3
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	fb03 f202 	mul.w	r2, r3, r2
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005718:	4413      	add	r3, r2
}
 800571a:	4618      	mov	r0, r3
 800571c:	370c      	adds	r7, #12
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr

08005726 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b086      	sub	sp, #24
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
 800572e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d904      	bls.n	8005746 <get_fat+0x20>
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	69db      	ldr	r3, [r3, #28]
 8005740:	683a      	ldr	r2, [r7, #0]
 8005742:	429a      	cmp	r2, r3
 8005744:	d302      	bcc.n	800574c <get_fat+0x26>
		val = 1;	/* Internal error */
 8005746:	2301      	movs	r3, #1
 8005748:	617b      	str	r3, [r7, #20]
 800574a:	e0ba      	b.n	80058c2 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800574c:	f04f 33ff 	mov.w	r3, #4294967295
 8005750:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	2b03      	cmp	r3, #3
 8005758:	f000 8082 	beq.w	8005860 <get_fat+0x13a>
 800575c:	2b03      	cmp	r3, #3
 800575e:	f300 80a6 	bgt.w	80058ae <get_fat+0x188>
 8005762:	2b01      	cmp	r3, #1
 8005764:	d002      	beq.n	800576c <get_fat+0x46>
 8005766:	2b02      	cmp	r3, #2
 8005768:	d055      	beq.n	8005816 <get_fat+0xf0>
 800576a:	e0a0      	b.n	80058ae <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	60fb      	str	r3, [r7, #12]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	085b      	lsrs	r3, r3, #1
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	4413      	add	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	899b      	ldrh	r3, [r3, #12]
 8005782:	4619      	mov	r1, r3
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	fbb3 f3f1 	udiv	r3, r3, r1
 800578a:	4413      	add	r3, r2
 800578c:	4619      	mov	r1, r3
 800578e:	6938      	ldr	r0, [r7, #16]
 8005790:	f7ff ff0c 	bl	80055ac <move_window>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	f040 808c 	bne.w	80058b4 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	1c5a      	adds	r2, r3, #1
 80057a0:	60fa      	str	r2, [r7, #12]
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	8992      	ldrh	r2, [r2, #12]
 80057a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80057aa:	fb01 f202 	mul.w	r2, r1, r2
 80057ae:	1a9b      	subs	r3, r3, r2
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	4413      	add	r3, r2
 80057b4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80057b8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	899b      	ldrh	r3, [r3, #12]
 80057c2:	4619      	mov	r1, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80057ca:	4413      	add	r3, r2
 80057cc:	4619      	mov	r1, r3
 80057ce:	6938      	ldr	r0, [r7, #16]
 80057d0:	f7ff feec 	bl	80055ac <move_window>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d16e      	bne.n	80058b8 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	899b      	ldrh	r3, [r3, #12]
 80057de:	461a      	mov	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80057e6:	fb01 f202 	mul.w	r2, r1, r2
 80057ea:	1a9b      	subs	r3, r3, r2
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	4413      	add	r3, r2
 80057f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80057f4:	021b      	lsls	r3, r3, #8
 80057f6:	68ba      	ldr	r2, [r7, #8]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d002      	beq.n	800580c <get_fat+0xe6>
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	091b      	lsrs	r3, r3, #4
 800580a:	e002      	b.n	8005812 <get_fat+0xec>
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005812:	617b      	str	r3, [r7, #20]
			break;
 8005814:	e055      	b.n	80058c2 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	899b      	ldrh	r3, [r3, #12]
 800581e:	085b      	lsrs	r3, r3, #1
 8005820:	b29b      	uxth	r3, r3
 8005822:	4619      	mov	r1, r3
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	fbb3 f3f1 	udiv	r3, r3, r1
 800582a:	4413      	add	r3, r2
 800582c:	4619      	mov	r1, r3
 800582e:	6938      	ldr	r0, [r7, #16]
 8005830:	f7ff febc 	bl	80055ac <move_window>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d140      	bne.n	80058bc <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	005b      	lsls	r3, r3, #1
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	8992      	ldrh	r2, [r2, #12]
 8005848:	fbb3 f0f2 	udiv	r0, r3, r2
 800584c:	fb00 f202 	mul.w	r2, r0, r2
 8005850:	1a9b      	subs	r3, r3, r2
 8005852:	440b      	add	r3, r1
 8005854:	4618      	mov	r0, r3
 8005856:	f7ff fbf7 	bl	8005048 <ld_word>
 800585a:	4603      	mov	r3, r0
 800585c:	617b      	str	r3, [r7, #20]
			break;
 800585e:	e030      	b.n	80058c2 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	899b      	ldrh	r3, [r3, #12]
 8005868:	089b      	lsrs	r3, r3, #2
 800586a:	b29b      	uxth	r3, r3
 800586c:	4619      	mov	r1, r3
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	fbb3 f3f1 	udiv	r3, r3, r1
 8005874:	4413      	add	r3, r2
 8005876:	4619      	mov	r1, r3
 8005878:	6938      	ldr	r0, [r7, #16]
 800587a:	f7ff fe97 	bl	80055ac <move_window>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d11d      	bne.n	80058c0 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	8992      	ldrh	r2, [r2, #12]
 8005892:	fbb3 f0f2 	udiv	r0, r3, r2
 8005896:	fb00 f202 	mul.w	r2, r0, r2
 800589a:	1a9b      	subs	r3, r3, r2
 800589c:	440b      	add	r3, r1
 800589e:	4618      	mov	r0, r3
 80058a0:	f7ff fbeb 	bl	800507a <ld_dword>
 80058a4:	4603      	mov	r3, r0
 80058a6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80058aa:	617b      	str	r3, [r7, #20]
			break;
 80058ac:	e009      	b.n	80058c2 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80058ae:	2301      	movs	r3, #1
 80058b0:	617b      	str	r3, [r7, #20]
 80058b2:	e006      	b.n	80058c2 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058b4:	bf00      	nop
 80058b6:	e004      	b.n	80058c2 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058b8:	bf00      	nop
 80058ba:	e002      	b.n	80058c2 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80058bc:	bf00      	nop
 80058be:	e000      	b.n	80058c2 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80058c0:	bf00      	nop
		}
	}

	return val;
 80058c2:	697b      	ldr	r3, [r7, #20]
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3718      	adds	r7, #24
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80058cc:	b590      	push	{r4, r7, lr}
 80058ce:	b089      	sub	sp, #36	@ 0x24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80058d8:	2302      	movs	r3, #2
 80058da:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	f240 8109 	bls.w	8005af6 <put_fat+0x22a>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	68ba      	ldr	r2, [r7, #8]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	f080 8103 	bcs.w	8005af6 <put_fat+0x22a>
		switch (fs->fs_type) {
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	2b03      	cmp	r3, #3
 80058f6:	f000 80b6 	beq.w	8005a66 <put_fat+0x19a>
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	f300 80fb 	bgt.w	8005af6 <put_fat+0x22a>
 8005900:	2b01      	cmp	r3, #1
 8005902:	d003      	beq.n	800590c <put_fat+0x40>
 8005904:	2b02      	cmp	r3, #2
 8005906:	f000 8083 	beq.w	8005a10 <put_fat+0x144>
 800590a:	e0f4      	b.n	8005af6 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	61bb      	str	r3, [r7, #24]
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	085b      	lsrs	r3, r3, #1
 8005914:	69ba      	ldr	r2, [r7, #24]
 8005916:	4413      	add	r3, r2
 8005918:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	899b      	ldrh	r3, [r3, #12]
 8005922:	4619      	mov	r1, r3
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	fbb3 f3f1 	udiv	r3, r3, r1
 800592a:	4413      	add	r3, r2
 800592c:	4619      	mov	r1, r3
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f7ff fe3c 	bl	80055ac <move_window>
 8005934:	4603      	mov	r3, r0
 8005936:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005938:	7ffb      	ldrb	r3, [r7, #31]
 800593a:	2b00      	cmp	r3, #0
 800593c:	f040 80d4 	bne.w	8005ae8 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	1c5a      	adds	r2, r3, #1
 800594a:	61ba      	str	r2, [r7, #24]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	8992      	ldrh	r2, [r2, #12]
 8005950:	fbb3 f0f2 	udiv	r0, r3, r2
 8005954:	fb00 f202 	mul.w	r2, r0, r2
 8005958:	1a9b      	subs	r3, r3, r2
 800595a:	440b      	add	r3, r1
 800595c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00d      	beq.n	8005984 <put_fat+0xb8>
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	b25b      	sxtb	r3, r3
 800596e:	f003 030f 	and.w	r3, r3, #15
 8005972:	b25a      	sxtb	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	b25b      	sxtb	r3, r3
 8005978:	011b      	lsls	r3, r3, #4
 800597a:	b25b      	sxtb	r3, r3
 800597c:	4313      	orrs	r3, r2
 800597e:	b25b      	sxtb	r3, r3
 8005980:	b2db      	uxtb	r3, r3
 8005982:	e001      	b.n	8005988 <put_fat+0xbc>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	b2db      	uxtb	r3, r3
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2201      	movs	r2, #1
 8005990:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	899b      	ldrh	r3, [r3, #12]
 800599a:	4619      	mov	r1, r3
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	fbb3 f3f1 	udiv	r3, r3, r1
 80059a2:	4413      	add	r3, r2
 80059a4:	4619      	mov	r1, r3
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f7ff fe00 	bl	80055ac <move_window>
 80059ac:	4603      	mov	r3, r0
 80059ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80059b0:	7ffb      	ldrb	r3, [r7, #31]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f040 809a 	bne.w	8005aec <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	899b      	ldrh	r3, [r3, #12]
 80059c2:	461a      	mov	r2, r3
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80059ca:	fb00 f202 	mul.w	r2, r0, r2
 80059ce:	1a9b      	subs	r3, r3, r2
 80059d0:	440b      	add	r3, r1
 80059d2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d003      	beq.n	80059e6 <put_fat+0x11a>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	091b      	lsrs	r3, r3, #4
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	e00e      	b.n	8005a04 <put_fat+0x138>
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	b25b      	sxtb	r3, r3
 80059ec:	f023 030f 	bic.w	r3, r3, #15
 80059f0:	b25a      	sxtb	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	0a1b      	lsrs	r3, r3, #8
 80059f6:	b25b      	sxtb	r3, r3
 80059f8:	f003 030f 	and.w	r3, r3, #15
 80059fc:	b25b      	sxtb	r3, r3
 80059fe:	4313      	orrs	r3, r2
 8005a00:	b25b      	sxtb	r3, r3
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	70da      	strb	r2, [r3, #3]
			break;
 8005a0e:	e072      	b.n	8005af6 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	899b      	ldrh	r3, [r3, #12]
 8005a18:	085b      	lsrs	r3, r3, #1
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a24:	4413      	add	r3, r2
 8005a26:	4619      	mov	r1, r3
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f7ff fdbf 	bl	80055ac <move_window>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a32:	7ffb      	ldrb	r3, [r7, #31]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d15b      	bne.n	8005af0 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	8992      	ldrh	r2, [r2, #12]
 8005a46:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a4a:	fb00 f202 	mul.w	r2, r0, r2
 8005a4e:	1a9b      	subs	r3, r3, r2
 8005a50:	440b      	add	r3, r1
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	b292      	uxth	r2, r2
 8005a56:	4611      	mov	r1, r2
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff fb31 	bl	80050c0 <st_word>
			fs->wflag = 1;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2201      	movs	r2, #1
 8005a62:	70da      	strb	r2, [r3, #3]
			break;
 8005a64:	e047      	b.n	8005af6 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	899b      	ldrh	r3, [r3, #12]
 8005a6e:	089b      	lsrs	r3, r3, #2
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	4619      	mov	r1, r3
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a7a:	4413      	add	r3, r2
 8005a7c:	4619      	mov	r1, r3
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	f7ff fd94 	bl	80055ac <move_window>
 8005a84:	4603      	mov	r3, r0
 8005a86:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a88:	7ffb      	ldrb	r3, [r7, #31]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d132      	bne.n	8005af4 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	8992      	ldrh	r2, [r2, #12]
 8005aa2:	fbb3 f0f2 	udiv	r0, r3, r2
 8005aa6:	fb00 f202 	mul.w	r2, r0, r2
 8005aaa:	1a9b      	subs	r3, r3, r2
 8005aac:	440b      	add	r3, r1
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7ff fae3 	bl	800507a <ld_dword>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005aba:	4323      	orrs	r3, r4
 8005abc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	8992      	ldrh	r2, [r2, #12]
 8005acc:	fbb3 f0f2 	udiv	r0, r3, r2
 8005ad0:	fb00 f202 	mul.w	r2, r0, r2
 8005ad4:	1a9b      	subs	r3, r3, r2
 8005ad6:	440b      	add	r3, r1
 8005ad8:	6879      	ldr	r1, [r7, #4]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7ff fb0b 	bl	80050f6 <st_dword>
			fs->wflag = 1;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	70da      	strb	r2, [r3, #3]
			break;
 8005ae6:	e006      	b.n	8005af6 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005ae8:	bf00      	nop
 8005aea:	e004      	b.n	8005af6 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005aec:	bf00      	nop
 8005aee:	e002      	b.n	8005af6 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005af0:	bf00      	nop
 8005af2:	e000      	b.n	8005af6 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005af4:	bf00      	nop
		}
	}
	return res;
 8005af6:	7ffb      	ldrb	r3, [r7, #31]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3724      	adds	r7, #36	@ 0x24
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd90      	pop	{r4, r7, pc}

08005b00 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b088      	sub	sp, #32
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d904      	bls.n	8005b26 <remove_chain+0x26>
 8005b1c:	69bb      	ldr	r3, [r7, #24]
 8005b1e:	69db      	ldr	r3, [r3, #28]
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d301      	bcc.n	8005b2a <remove_chain+0x2a>
 8005b26:	2302      	movs	r3, #2
 8005b28:	e04b      	b.n	8005bc2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00c      	beq.n	8005b4a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005b30:	f04f 32ff 	mov.w	r2, #4294967295
 8005b34:	6879      	ldr	r1, [r7, #4]
 8005b36:	69b8      	ldr	r0, [r7, #24]
 8005b38:	f7ff fec8 	bl	80058cc <put_fat>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005b40:	7ffb      	ldrb	r3, [r7, #31]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d001      	beq.n	8005b4a <remove_chain+0x4a>
 8005b46:	7ffb      	ldrb	r3, [r7, #31]
 8005b48:	e03b      	b.n	8005bc2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005b4a:	68b9      	ldr	r1, [r7, #8]
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f7ff fdea 	bl	8005726 <get_fat>
 8005b52:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d031      	beq.n	8005bbe <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d101      	bne.n	8005b64 <remove_chain+0x64>
 8005b60:	2302      	movs	r3, #2
 8005b62:	e02e      	b.n	8005bc2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b6a:	d101      	bne.n	8005b70 <remove_chain+0x70>
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e028      	b.n	8005bc2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005b70:	2200      	movs	r2, #0
 8005b72:	68b9      	ldr	r1, [r7, #8]
 8005b74:	69b8      	ldr	r0, [r7, #24]
 8005b76:	f7ff fea9 	bl	80058cc <put_fat>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005b7e:	7ffb      	ldrb	r3, [r7, #31]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d001      	beq.n	8005b88 <remove_chain+0x88>
 8005b84:	7ffb      	ldrb	r3, [r7, #31]
 8005b86:	e01c      	b.n	8005bc2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	699a      	ldr	r2, [r3, #24]
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	69db      	ldr	r3, [r3, #28]
 8005b90:	3b02      	subs	r3, #2
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d20b      	bcs.n	8005bae <remove_chain+0xae>
			fs->free_clst++;
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	699b      	ldr	r3, [r3, #24]
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	791b      	ldrb	r3, [r3, #4]
 8005ba4:	f043 0301 	orr.w	r3, r3, #1
 8005ba8:	b2da      	uxtb	r2, r3
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	68ba      	ldr	r2, [r7, #8]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d3c6      	bcc.n	8005b4a <remove_chain+0x4a>
 8005bbc:	e000      	b.n	8005bc0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005bbe:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3720      	adds	r7, #32
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b088      	sub	sp, #32
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d10d      	bne.n	8005bfc <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	695b      	ldr	r3, [r3, #20]
 8005be4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d004      	beq.n	8005bf6 <create_chain+0x2c>
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d31b      	bcc.n	8005c2e <create_chain+0x64>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	61bb      	str	r3, [r7, #24]
 8005bfa:	e018      	b.n	8005c2e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005bfc:	6839      	ldr	r1, [r7, #0]
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7ff fd91 	bl	8005726 <get_fat>
 8005c04:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d801      	bhi.n	8005c10 <create_chain+0x46>
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e070      	b.n	8005cf2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c16:	d101      	bne.n	8005c1c <create_chain+0x52>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	e06a      	b.n	8005cf2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d201      	bcs.n	8005c2a <create_chain+0x60>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	e063      	b.n	8005cf2 <create_chain+0x128>
		scl = clst;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	3301      	adds	r3, #1
 8005c36:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	69db      	ldr	r3, [r3, #28]
 8005c3c:	69fa      	ldr	r2, [r7, #28]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d307      	bcc.n	8005c52 <create_chain+0x88>
				ncl = 2;
 8005c42:	2302      	movs	r3, #2
 8005c44:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005c46:	69fa      	ldr	r2, [r7, #28]
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d901      	bls.n	8005c52 <create_chain+0x88>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	e04f      	b.n	8005cf2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005c52:	69f9      	ldr	r1, [r7, #28]
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f7ff fd66 	bl	8005726 <get_fat>
 8005c5a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00e      	beq.n	8005c80 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d003      	beq.n	8005c70 <create_chain+0xa6>
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6e:	d101      	bne.n	8005c74 <create_chain+0xaa>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	e03e      	b.n	8005cf2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005c74:	69fa      	ldr	r2, [r7, #28]
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d1da      	bne.n	8005c32 <create_chain+0x68>
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	e038      	b.n	8005cf2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005c80:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005c82:	f04f 32ff 	mov.w	r2, #4294967295
 8005c86:	69f9      	ldr	r1, [r7, #28]
 8005c88:	6938      	ldr	r0, [r7, #16]
 8005c8a:	f7ff fe1f 	bl	80058cc <put_fat>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005c92:	7dfb      	ldrb	r3, [r7, #23]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d109      	bne.n	8005cac <create_chain+0xe2>
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d006      	beq.n	8005cac <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005c9e:	69fa      	ldr	r2, [r7, #28]
 8005ca0:	6839      	ldr	r1, [r7, #0]
 8005ca2:	6938      	ldr	r0, [r7, #16]
 8005ca4:	f7ff fe12 	bl	80058cc <put_fat>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005cac:	7dfb      	ldrb	r3, [r7, #23]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d116      	bne.n	8005ce0 <create_chain+0x116>
		fs->last_clst = ncl;
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	69fa      	ldr	r2, [r7, #28]
 8005cb6:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	699a      	ldr	r2, [r3, #24]
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	69db      	ldr	r3, [r3, #28]
 8005cc0:	3b02      	subs	r3, #2
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d804      	bhi.n	8005cd0 <create_chain+0x106>
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	1e5a      	subs	r2, r3, #1
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	791b      	ldrb	r3, [r3, #4]
 8005cd4:	f043 0301 	orr.w	r3, r3, #1
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	711a      	strb	r2, [r3, #4]
 8005cde:	e007      	b.n	8005cf0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005ce0:	7dfb      	ldrb	r3, [r7, #23]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d102      	bne.n	8005cec <create_chain+0x122>
 8005ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cea:	e000      	b.n	8005cee <create_chain+0x124>
 8005cec:	2301      	movs	r3, #1
 8005cee:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005cf0:	69fb      	ldr	r3, [r7, #28]
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3720      	adds	r7, #32
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b087      	sub	sp, #28
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d0e:	3304      	adds	r3, #4
 8005d10:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	899b      	ldrh	r3, [r3, #12]
 8005d16:	461a      	mov	r2, r3
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	8952      	ldrh	r2, [r2, #10]
 8005d22:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d26:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	1d1a      	adds	r2, r3, #4
 8005d2c:	613a      	str	r2, [r7, #16]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <clmt_clust+0x42>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	e010      	b.n	8005d5e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d307      	bcc.n	8005d54 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	617b      	str	r3, [r7, #20]
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	3304      	adds	r3, #4
 8005d50:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005d52:	e7e9      	b.n	8005d28 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8005d54:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	4413      	add	r3, r2
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	371c      	adds	r7, #28
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b086      	sub	sp, #24
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d80:	d204      	bcs.n	8005d8c <dir_sdi+0x22>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	f003 031f 	and.w	r3, r3, #31
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d001      	beq.n	8005d90 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	e071      	b.n	8005e74 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	683a      	ldr	r2, [r7, #0]
 8005d94:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d106      	bne.n	8005db0 <dir_sdi+0x46>
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	781b      	ldrb	r3, [r3, #0]
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d902      	bls.n	8005db0 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dae:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10c      	bne.n	8005dd0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	095b      	lsrs	r3, r3, #5
 8005dba:	693a      	ldr	r2, [r7, #16]
 8005dbc:	8912      	ldrh	r2, [r2, #8]
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d301      	bcc.n	8005dc6 <dir_sdi+0x5c>
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e056      	b.n	8005e74 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	61da      	str	r2, [r3, #28]
 8005dce:	e02d      	b.n	8005e2c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	895b      	ldrh	r3, [r3, #10]
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	899b      	ldrh	r3, [r3, #12]
 8005dda:	fb02 f303 	mul.w	r3, r2, r3
 8005dde:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005de0:	e019      	b.n	8005e16 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6979      	ldr	r1, [r7, #20]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7ff fc9d 	bl	8005726 <get_fat>
 8005dec:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df4:	d101      	bne.n	8005dfa <dir_sdi+0x90>
 8005df6:	2301      	movs	r3, #1
 8005df8:	e03c      	b.n	8005e74 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d904      	bls.n	8005e0a <dir_sdi+0xa0>
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	69db      	ldr	r3, [r3, #28]
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d301      	bcc.n	8005e0e <dir_sdi+0xa4>
 8005e0a:	2302      	movs	r3, #2
 8005e0c:	e032      	b.n	8005e74 <dir_sdi+0x10a>
			ofs -= csz;
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005e16:	683a      	ldr	r2, [r7, #0]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d2e1      	bcs.n	8005de2 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8005e1e:	6979      	ldr	r1, [r7, #20]
 8005e20:	6938      	ldr	r0, [r7, #16]
 8005e22:	f7ff fc61 	bl	80056e8 <clust2sect>
 8005e26:	4602      	mov	r2, r0
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	69db      	ldr	r3, [r3, #28]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <dir_sdi+0xd4>
 8005e3a:	2302      	movs	r3, #2
 8005e3c:	e01a      	b.n	8005e74 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	69da      	ldr	r2, [r3, #28]
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	899b      	ldrh	r3, [r3, #12]
 8005e46:	4619      	mov	r1, r3
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e4e:	441a      	add	r2, r3
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	899b      	ldrh	r3, [r3, #12]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	fbb3 f0f2 	udiv	r0, r3, r2
 8005e66:	fb00 f202 	mul.w	r2, r0, r2
 8005e6a:	1a9b      	subs	r3, r3, r2
 8005e6c:	18ca      	adds	r2, r1, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3718      	adds	r7, #24
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b086      	sub	sp, #24
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	3320      	adds	r3, #32
 8005e92:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	69db      	ldr	r3, [r3, #28]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d003      	beq.n	8005ea4 <dir_next+0x28>
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ea2:	d301      	bcc.n	8005ea8 <dir_next+0x2c>
 8005ea4:	2304      	movs	r3, #4
 8005ea6:	e0bb      	b.n	8006020 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	899b      	ldrh	r3, [r3, #12]
 8005eac:	461a      	mov	r2, r3
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	fbb3 f1f2 	udiv	r1, r3, r2
 8005eb4:	fb01 f202 	mul.w	r2, r1, r2
 8005eb8:	1a9b      	subs	r3, r3, r2
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f040 809d 	bne.w	8005ffa <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	69db      	ldr	r3, [r3, #28]
 8005ec4:	1c5a      	adds	r2, r3, #1
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	699b      	ldr	r3, [r3, #24]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10b      	bne.n	8005eea <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	095b      	lsrs	r3, r3, #5
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	8912      	ldrh	r2, [r2, #8]
 8005eda:	4293      	cmp	r3, r2
 8005edc:	f0c0 808d 	bcc.w	8005ffa <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	61da      	str	r2, [r3, #28]
 8005ee6:	2304      	movs	r3, #4
 8005ee8:	e09a      	b.n	8006020 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	899b      	ldrh	r3, [r3, #12]
 8005eee:	461a      	mov	r2, r3
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	8952      	ldrh	r2, [r2, #10]
 8005efa:	3a01      	subs	r2, #1
 8005efc:	4013      	ands	r3, r2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d17b      	bne.n	8005ffa <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	4619      	mov	r1, r3
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	f7ff fc0b 	bl	8005726 <get_fat>
 8005f10:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d801      	bhi.n	8005f1c <dir_next+0xa0>
 8005f18:	2302      	movs	r3, #2
 8005f1a:	e081      	b.n	8006020 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f22:	d101      	bne.n	8005f28 <dir_next+0xac>
 8005f24:	2301      	movs	r3, #1
 8005f26:	e07b      	b.n	8006020 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	69db      	ldr	r3, [r3, #28]
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d359      	bcc.n	8005fe6 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d104      	bne.n	8005f42 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	61da      	str	r2, [r3, #28]
 8005f3e:	2304      	movs	r3, #4
 8005f40:	e06e      	b.n	8006020 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	4619      	mov	r1, r3
 8005f4a:	4610      	mov	r0, r2
 8005f4c:	f7ff fe3d 	bl	8005bca <create_chain>
 8005f50:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d101      	bne.n	8005f5c <dir_next+0xe0>
 8005f58:	2307      	movs	r3, #7
 8005f5a:	e061      	b.n	8006020 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d101      	bne.n	8005f66 <dir_next+0xea>
 8005f62:	2302      	movs	r3, #2
 8005f64:	e05c      	b.n	8006020 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6c:	d101      	bne.n	8005f72 <dir_next+0xf6>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e056      	b.n	8006020 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005f72:	68f8      	ldr	r0, [r7, #12]
 8005f74:	f7ff fad6 	bl	8005524 <sync_window>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d001      	beq.n	8005f82 <dir_next+0x106>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e04e      	b.n	8006020 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	899b      	ldrh	r3, [r3, #12]
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	2100      	movs	r1, #0
 8005f90:	f7ff f8fe 	bl	8005190 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005f94:	2300      	movs	r3, #0
 8005f96:	613b      	str	r3, [r7, #16]
 8005f98:	6979      	ldr	r1, [r7, #20]
 8005f9a:	68f8      	ldr	r0, [r7, #12]
 8005f9c:	f7ff fba4 	bl	80056e8 <clust2sect>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	635a      	str	r2, [r3, #52]	@ 0x34
 8005fa6:	e012      	b.n	8005fce <dir_next+0x152>
						fs->wflag = 1;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2201      	movs	r2, #1
 8005fac:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f7ff fab8 	bl	8005524 <sync_window>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d001      	beq.n	8005fbe <dir_next+0x142>
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e030      	b.n	8006020 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	3301      	adds	r3, #1
 8005fc2:	613b      	str	r3, [r7, #16]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc8:	1c5a      	adds	r2, r3, #1
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	895b      	ldrh	r3, [r3, #10]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d3e6      	bcc.n	8005fa8 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	1ad2      	subs	r2, r2, r3
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	697a      	ldr	r2, [r7, #20]
 8005fea:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8005fec:	6979      	ldr	r1, [r7, #20]
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f7ff fb7a 	bl	80056e8 <clust2sect>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	899b      	ldrh	r3, [r3, #12]
 800600a:	461a      	mov	r2, r3
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006012:	fb00 f202 	mul.w	r2, r0, r2
 8006016:	1a9b      	subs	r3, r3, r2
 8006018:	18ca      	adds	r2, r1, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3718      	adds	r7, #24
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b086      	sub	sp, #24
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006038:	2100      	movs	r1, #0
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f7ff fe95 	bl	8005d6a <dir_sdi>
 8006040:	4603      	mov	r3, r0
 8006042:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006044:	7dfb      	ldrb	r3, [r7, #23]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d12b      	bne.n	80060a2 <dir_alloc+0x7a>
		n = 0;
 800604a:	2300      	movs	r3, #0
 800604c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	4619      	mov	r1, r3
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f7ff faa9 	bl	80055ac <move_window>
 800605a:	4603      	mov	r3, r0
 800605c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800605e:	7dfb      	ldrb	r3, [r7, #23]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d11d      	bne.n	80060a0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a1b      	ldr	r3, [r3, #32]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	2be5      	cmp	r3, #229	@ 0xe5
 800606c:	d004      	beq.n	8006078 <dir_alloc+0x50>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d107      	bne.n	8006088 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	3301      	adds	r3, #1
 800607c:	613b      	str	r3, [r7, #16]
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	429a      	cmp	r2, r3
 8006084:	d102      	bne.n	800608c <dir_alloc+0x64>
 8006086:	e00c      	b.n	80060a2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006088:	2300      	movs	r3, #0
 800608a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800608c:	2101      	movs	r1, #1
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f7ff fef4 	bl	8005e7c <dir_next>
 8006094:	4603      	mov	r3, r0
 8006096:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006098:	7dfb      	ldrb	r3, [r7, #23]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d0d7      	beq.n	800604e <dir_alloc+0x26>
 800609e:	e000      	b.n	80060a2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80060a0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80060a2:	7dfb      	ldrb	r3, [r7, #23]
 80060a4:	2b04      	cmp	r3, #4
 80060a6:	d101      	bne.n	80060ac <dir_alloc+0x84>
 80060a8:	2307      	movs	r3, #7
 80060aa:	75fb      	strb	r3, [r7, #23]
	return res;
 80060ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3718      	adds	r7, #24
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80060b6:	b580      	push	{r7, lr}
 80060b8:	b084      	sub	sp, #16
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
 80060be:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	331a      	adds	r3, #26
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7fe ffbf 	bl	8005048 <ld_word>
 80060ca:	4603      	mov	r3, r0
 80060cc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	2b03      	cmp	r3, #3
 80060d4:	d109      	bne.n	80060ea <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	3314      	adds	r3, #20
 80060da:	4618      	mov	r0, r3
 80060dc:	f7fe ffb4 	bl	8005048 <ld_word>
 80060e0:	4603      	mov	r3, r0
 80060e2:	041b      	lsls	r3, r3, #16
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80060ea:	68fb      	ldr	r3, [r7, #12]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	331a      	adds	r3, #26
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	b292      	uxth	r2, r2
 8006108:	4611      	mov	r1, r2
 800610a:	4618      	mov	r0, r3
 800610c:	f7fe ffd8 	bl	80050c0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	2b03      	cmp	r3, #3
 8006116:	d109      	bne.n	800612c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	f103 0214 	add.w	r2, r3, #20
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	0c1b      	lsrs	r3, r3, #16
 8006122:	b29b      	uxth	r3, r3
 8006124:	4619      	mov	r1, r3
 8006126:	4610      	mov	r0, r2
 8006128:	f7fe ffca 	bl	80050c0 <st_word>
	}
}
 800612c:	bf00      	nop
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8006134:	b590      	push	{r4, r7, lr}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	331a      	adds	r3, #26
 8006142:	4618      	mov	r0, r3
 8006144:	f7fe ff80 	bl	8005048 <ld_word>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d001      	beq.n	8006152 <cmp_lfn+0x1e>
 800614e:	2300      	movs	r3, #0
 8006150:	e059      	b.n	8006206 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800615a:	1e5a      	subs	r2, r3, #1
 800615c:	4613      	mov	r3, r2
 800615e:	005b      	lsls	r3, r3, #1
 8006160:	4413      	add	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	4413      	add	r3, r2
 8006166:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006168:	2301      	movs	r3, #1
 800616a:	81fb      	strh	r3, [r7, #14]
 800616c:	2300      	movs	r3, #0
 800616e:	613b      	str	r3, [r7, #16]
 8006170:	e033      	b.n	80061da <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8006172:	4a27      	ldr	r2, [pc, #156]	@ (8006210 <cmp_lfn+0xdc>)
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	4413      	add	r3, r2
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	461a      	mov	r2, r3
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	4413      	add	r3, r2
 8006180:	4618      	mov	r0, r3
 8006182:	f7fe ff61 	bl	8005048 <ld_word>
 8006186:	4603      	mov	r3, r0
 8006188:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800618a:	89fb      	ldrh	r3, [r7, #14]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d01a      	beq.n	80061c6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	2bfe      	cmp	r3, #254	@ 0xfe
 8006194:	d812      	bhi.n	80061bc <cmp_lfn+0x88>
 8006196:	89bb      	ldrh	r3, [r7, #12]
 8006198:	4618      	mov	r0, r3
 800619a:	f001 ffa9 	bl	80080f0 <ff_wtoupper>
 800619e:	4603      	mov	r3, r0
 80061a0:	461c      	mov	r4, r3
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	1c5a      	adds	r2, r3, #1
 80061a6:	617a      	str	r2, [r7, #20]
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	4413      	add	r3, r2
 80061ae:	881b      	ldrh	r3, [r3, #0]
 80061b0:	4618      	mov	r0, r3
 80061b2:	f001 ff9d 	bl	80080f0 <ff_wtoupper>
 80061b6:	4603      	mov	r3, r0
 80061b8:	429c      	cmp	r4, r3
 80061ba:	d001      	beq.n	80061c0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80061bc:	2300      	movs	r3, #0
 80061be:	e022      	b.n	8006206 <cmp_lfn+0xd2>
			}
			wc = uc;
 80061c0:	89bb      	ldrh	r3, [r7, #12]
 80061c2:	81fb      	strh	r3, [r7, #14]
 80061c4:	e006      	b.n	80061d4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80061c6:	89bb      	ldrh	r3, [r7, #12]
 80061c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d001      	beq.n	80061d4 <cmp_lfn+0xa0>
 80061d0:	2300      	movs	r3, #0
 80061d2:	e018      	b.n	8006206 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	3301      	adds	r3, #1
 80061d8:	613b      	str	r3, [r7, #16]
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	2b0c      	cmp	r3, #12
 80061de:	d9c8      	bls.n	8006172 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00b      	beq.n	8006204 <cmp_lfn+0xd0>
 80061ec:	89fb      	ldrh	r3, [r7, #14]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d008      	beq.n	8006204 <cmp_lfn+0xd0>
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	4413      	add	r3, r2
 80061fa:	881b      	ldrh	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d001      	beq.n	8006204 <cmp_lfn+0xd0>
 8006200:	2300      	movs	r3, #0
 8006202:	e000      	b.n	8006206 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8006204:	2301      	movs	r3, #1
}
 8006206:	4618      	mov	r0, r3
 8006208:	371c      	adds	r7, #28
 800620a:	46bd      	mov	sp, r7
 800620c:	bd90      	pop	{r4, r7, pc}
 800620e:	bf00      	nop
 8006210:	080093bc 	.word	0x080093bc

08006214 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b088      	sub	sp, #32
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	4611      	mov	r1, r2
 8006220:	461a      	mov	r2, r3
 8006222:	460b      	mov	r3, r1
 8006224:	71fb      	strb	r3, [r7, #7]
 8006226:	4613      	mov	r3, r2
 8006228:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	330d      	adds	r3, #13
 800622e:	79ba      	ldrb	r2, [r7, #6]
 8006230:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	330b      	adds	r3, #11
 8006236:	220f      	movs	r2, #15
 8006238:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	330c      	adds	r3, #12
 800623e:	2200      	movs	r2, #0
 8006240:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	331a      	adds	r3, #26
 8006246:	2100      	movs	r1, #0
 8006248:	4618      	mov	r0, r3
 800624a:	f7fe ff39 	bl	80050c0 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800624e:	79fb      	ldrb	r3, [r7, #7]
 8006250:	1e5a      	subs	r2, r3, #1
 8006252:	4613      	mov	r3, r2
 8006254:	005b      	lsls	r3, r3, #1
 8006256:	4413      	add	r3, r2
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	4413      	add	r3, r2
 800625c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800625e:	2300      	movs	r3, #0
 8006260:	82fb      	strh	r3, [r7, #22]
 8006262:	2300      	movs	r3, #0
 8006264:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8006266:	8afb      	ldrh	r3, [r7, #22]
 8006268:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800626c:	4293      	cmp	r3, r2
 800626e:	d007      	beq.n	8006280 <put_lfn+0x6c>
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	61fa      	str	r2, [r7, #28]
 8006276:	005b      	lsls	r3, r3, #1
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	4413      	add	r3, r2
 800627c:	881b      	ldrh	r3, [r3, #0]
 800627e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8006280:	4a17      	ldr	r2, [pc, #92]	@ (80062e0 <put_lfn+0xcc>)
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	4413      	add	r3, r2
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	461a      	mov	r2, r3
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	4413      	add	r3, r2
 800628e:	8afa      	ldrh	r2, [r7, #22]
 8006290:	4611      	mov	r1, r2
 8006292:	4618      	mov	r0, r3
 8006294:	f7fe ff14 	bl	80050c0 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8006298:	8afb      	ldrh	r3, [r7, #22]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d102      	bne.n	80062a4 <put_lfn+0x90>
 800629e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80062a2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	3301      	adds	r3, #1
 80062a8:	61bb      	str	r3, [r7, #24]
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	2b0c      	cmp	r3, #12
 80062ae:	d9da      	bls.n	8006266 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80062b0:	8afb      	ldrh	r3, [r7, #22]
 80062b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d006      	beq.n	80062c8 <put_lfn+0xb4>
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	005b      	lsls	r3, r3, #1
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4413      	add	r3, r2
 80062c2:	881b      	ldrh	r3, [r3, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d103      	bne.n	80062d0 <put_lfn+0xbc>
 80062c8:	79fb      	ldrb	r3, [r7, #7]
 80062ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062ce:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	79fa      	ldrb	r2, [r7, #7]
 80062d4:	701a      	strb	r2, [r3, #0]
}
 80062d6:	bf00      	nop
 80062d8:	3720      	adds	r7, #32
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	080093bc 	.word	0x080093bc

080062e4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b08c      	sub	sp, #48	@ 0x30
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]
 80062f0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80062f2:	220b      	movs	r2, #11
 80062f4:	68b9      	ldr	r1, [r7, #8]
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f7fe ff29 	bl	800514e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	2b05      	cmp	r3, #5
 8006300:	d92b      	bls.n	800635a <gen_numname+0x76>
		sr = seq;
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006306:	e022      	b.n	800634e <gen_numname+0x6a>
			wc = *lfn++;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	1c9a      	adds	r2, r3, #2
 800630c:	607a      	str	r2, [r7, #4]
 800630e:	881b      	ldrh	r3, [r3, #0]
 8006310:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8006312:	2300      	movs	r3, #0
 8006314:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006316:	e017      	b.n	8006348 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	005a      	lsls	r2, r3, #1
 800631c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	4413      	add	r3, r2
 8006324:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006326:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006328:	085b      	lsrs	r3, r3, #1
 800632a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d005      	beq.n	8006342 <gen_numname+0x5e>
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800633c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8006340:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8006342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006344:	3301      	adds	r3, #1
 8006346:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800634a:	2b0f      	cmp	r3, #15
 800634c:	d9e4      	bls.n	8006318 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	881b      	ldrh	r3, [r3, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1d8      	bne.n	8006308 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800635a:	2307      	movs	r3, #7
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	b2db      	uxtb	r3, r3
 8006362:	f003 030f 	and.w	r3, r3, #15
 8006366:	b2db      	uxtb	r3, r3
 8006368:	3330      	adds	r3, #48	@ 0x30
 800636a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800636e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006372:	2b39      	cmp	r3, #57	@ 0x39
 8006374:	d904      	bls.n	8006380 <gen_numname+0x9c>
 8006376:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800637a:	3307      	adds	r3, #7
 800637c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8006380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006382:	1e5a      	subs	r2, r3, #1
 8006384:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006386:	3330      	adds	r3, #48	@ 0x30
 8006388:	443b      	add	r3, r7
 800638a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800638e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	091b      	lsrs	r3, r3, #4
 8006396:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1df      	bne.n	800635e <gen_numname+0x7a>
	ns[i] = '~';
 800639e:	f107 0214 	add.w	r2, r7, #20
 80063a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a4:	4413      	add	r3, r2
 80063a6:	227e      	movs	r2, #126	@ 0x7e
 80063a8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80063aa:	2300      	movs	r3, #0
 80063ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80063ae:	e002      	b.n	80063b6 <gen_numname+0xd2>
 80063b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b2:	3301      	adds	r3, #1
 80063b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80063b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d205      	bcs.n	80063ca <gen_numname+0xe6>
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c2:	4413      	add	r3, r2
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	2b20      	cmp	r3, #32
 80063c8:	d1f2      	bne.n	80063b0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80063ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063cc:	2b07      	cmp	r3, #7
 80063ce:	d807      	bhi.n	80063e0 <gen_numname+0xfc>
 80063d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d2:	1c5a      	adds	r2, r3, #1
 80063d4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80063d6:	3330      	adds	r3, #48	@ 0x30
 80063d8:	443b      	add	r3, r7
 80063da:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80063de:	e000      	b.n	80063e2 <gen_numname+0xfe>
 80063e0:	2120      	movs	r1, #32
 80063e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4413      	add	r3, r2
 80063ec:	460a      	mov	r2, r1
 80063ee:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80063f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f2:	2b07      	cmp	r3, #7
 80063f4:	d9e9      	bls.n	80063ca <gen_numname+0xe6>
}
 80063f6:	bf00      	nop
 80063f8:	bf00      	nop
 80063fa:	3730      	adds	r7, #48	@ 0x30
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8006400:	b480      	push	{r7}
 8006402:	b085      	sub	sp, #20
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006408:	2300      	movs	r3, #0
 800640a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800640c:	230b      	movs	r3, #11
 800640e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8006410:	7bfb      	ldrb	r3, [r7, #15]
 8006412:	b2da      	uxtb	r2, r3
 8006414:	0852      	lsrs	r2, r2, #1
 8006416:	01db      	lsls	r3, r3, #7
 8006418:	4313      	orrs	r3, r2
 800641a:	b2da      	uxtb	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	1c59      	adds	r1, r3, #1
 8006420:	6079      	str	r1, [r7, #4]
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	4413      	add	r3, r2
 8006426:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	3b01      	subs	r3, #1
 800642c:	60bb      	str	r3, [r7, #8]
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1ed      	bne.n	8006410 <sum_sfn+0x10>
	return sum;
 8006434:	7bfb      	ldrb	r3, [r7, #15]
}
 8006436:	4618      	mov	r0, r3
 8006438:	3714      	adds	r7, #20
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b086      	sub	sp, #24
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006450:	2100      	movs	r1, #0
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7ff fc89 	bl	8005d6a <dir_sdi>
 8006458:	4603      	mov	r3, r0
 800645a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800645c:	7dfb      	ldrb	r3, [r7, #23]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d001      	beq.n	8006466 <dir_find+0x24>
 8006462:	7dfb      	ldrb	r3, [r7, #23]
 8006464:	e0a9      	b.n	80065ba <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006466:	23ff      	movs	r3, #255	@ 0xff
 8006468:	753b      	strb	r3, [r7, #20]
 800646a:	7d3b      	ldrb	r3, [r7, #20]
 800646c:	757b      	strb	r3, [r7, #21]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f04f 32ff 	mov.w	r2, #4294967295
 8006474:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	4619      	mov	r1, r3
 800647c:	6938      	ldr	r0, [r7, #16]
 800647e:	f7ff f895 	bl	80055ac <move_window>
 8006482:	4603      	mov	r3, r0
 8006484:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006486:	7dfb      	ldrb	r3, [r7, #23]
 8006488:	2b00      	cmp	r3, #0
 800648a:	f040 8090 	bne.w	80065ae <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006496:	7dbb      	ldrb	r3, [r7, #22]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d102      	bne.n	80064a2 <dir_find+0x60>
 800649c:	2304      	movs	r3, #4
 800649e:	75fb      	strb	r3, [r7, #23]
 80064a0:	e08a      	b.n	80065b8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	330b      	adds	r3, #11
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064ae:	73fb      	strb	r3, [r7, #15]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	7bfa      	ldrb	r2, [r7, #15]
 80064b4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80064b6:	7dbb      	ldrb	r3, [r7, #22]
 80064b8:	2be5      	cmp	r3, #229	@ 0xe5
 80064ba:	d007      	beq.n	80064cc <dir_find+0x8a>
 80064bc:	7bfb      	ldrb	r3, [r7, #15]
 80064be:	f003 0308 	and.w	r3, r3, #8
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d009      	beq.n	80064da <dir_find+0x98>
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	2b0f      	cmp	r3, #15
 80064ca:	d006      	beq.n	80064da <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80064cc:	23ff      	movs	r3, #255	@ 0xff
 80064ce:	757b      	strb	r3, [r7, #21]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f04f 32ff 	mov.w	r2, #4294967295
 80064d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80064d8:	e05e      	b.n	8006598 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80064da:	7bfb      	ldrb	r3, [r7, #15]
 80064dc:	2b0f      	cmp	r3, #15
 80064de:	d136      	bne.n	800654e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80064e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d154      	bne.n	8006598 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80064ee:	7dbb      	ldrb	r3, [r7, #22]
 80064f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d00d      	beq.n	8006514 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a1b      	ldr	r3, [r3, #32]
 80064fc:	7b5b      	ldrb	r3, [r3, #13]
 80064fe:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8006500:	7dbb      	ldrb	r3, [r7, #22]
 8006502:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006506:	75bb      	strb	r3, [r7, #22]
 8006508:	7dbb      	ldrb	r3, [r7, #22]
 800650a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	695a      	ldr	r2, [r3, #20]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006514:	7dba      	ldrb	r2, [r7, #22]
 8006516:	7d7b      	ldrb	r3, [r7, #21]
 8006518:	429a      	cmp	r2, r3
 800651a:	d115      	bne.n	8006548 <dir_find+0x106>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	330d      	adds	r3, #13
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	7d3a      	ldrb	r2, [r7, #20]
 8006526:	429a      	cmp	r2, r3
 8006528:	d10e      	bne.n	8006548 <dir_find+0x106>
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	691a      	ldr	r2, [r3, #16]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	4619      	mov	r1, r3
 8006534:	4610      	mov	r0, r2
 8006536:	f7ff fdfd 	bl	8006134 <cmp_lfn>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d003      	beq.n	8006548 <dir_find+0x106>
 8006540:	7d7b      	ldrb	r3, [r7, #21]
 8006542:	3b01      	subs	r3, #1
 8006544:	b2db      	uxtb	r3, r3
 8006546:	e000      	b.n	800654a <dir_find+0x108>
 8006548:	23ff      	movs	r3, #255	@ 0xff
 800654a:	757b      	strb	r3, [r7, #21]
 800654c:	e024      	b.n	8006598 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800654e:	7d7b      	ldrb	r3, [r7, #21]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d109      	bne.n	8006568 <dir_find+0x126>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	4618      	mov	r0, r3
 800655a:	f7ff ff51 	bl	8006400 <sum_sfn>
 800655e:	4603      	mov	r3, r0
 8006560:	461a      	mov	r2, r3
 8006562:	7d3b      	ldrb	r3, [r7, #20]
 8006564:	4293      	cmp	r3, r2
 8006566:	d024      	beq.n	80065b2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800656e:	f003 0301 	and.w	r3, r3, #1
 8006572:	2b00      	cmp	r3, #0
 8006574:	d10a      	bne.n	800658c <dir_find+0x14a>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a18      	ldr	r0, [r3, #32]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	3324      	adds	r3, #36	@ 0x24
 800657e:	220b      	movs	r2, #11
 8006580:	4619      	mov	r1, r3
 8006582:	f7fe fe20 	bl	80051c6 <mem_cmp>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d014      	beq.n	80065b6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800658c:	23ff      	movs	r3, #255	@ 0xff
 800658e:	757b      	strb	r3, [r7, #21]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f04f 32ff 	mov.w	r2, #4294967295
 8006596:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006598:	2100      	movs	r1, #0
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7ff fc6e 	bl	8005e7c <dir_next>
 80065a0:	4603      	mov	r3, r0
 80065a2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80065a4:	7dfb      	ldrb	r3, [r7, #23]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f43f af65 	beq.w	8006476 <dir_find+0x34>
 80065ac:	e004      	b.n	80065b8 <dir_find+0x176>
		if (res != FR_OK) break;
 80065ae:	bf00      	nop
 80065b0:	e002      	b.n	80065b8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80065b2:	bf00      	nop
 80065b4:	e000      	b.n	80065b8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80065b6:	bf00      	nop

	return res;
 80065b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3718      	adds	r7, #24
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
	...

080065c4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b08c      	sub	sp, #48	@ 0x30
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80065d8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d001      	beq.n	80065e4 <dir_register+0x20>
 80065e0:	2306      	movs	r3, #6
 80065e2:	e0e0      	b.n	80067a6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80065e4:	2300      	movs	r3, #0
 80065e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80065e8:	e002      	b.n	80065f0 <dir_register+0x2c>
 80065ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ec:	3301      	adds	r3, #1
 80065ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f6:	005b      	lsls	r3, r3, #1
 80065f8:	4413      	add	r3, r2
 80065fa:	881b      	ldrh	r3, [r3, #0]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1f4      	bne.n	80065ea <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8006606:	f107 030c 	add.w	r3, r7, #12
 800660a:	220c      	movs	r2, #12
 800660c:	4618      	mov	r0, r3
 800660e:	f7fe fd9e 	bl	800514e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006612:	7dfb      	ldrb	r3, [r7, #23]
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	2b00      	cmp	r3, #0
 800661a:	d032      	beq.n	8006682 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2240      	movs	r2, #64	@ 0x40
 8006620:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8006624:	2301      	movs	r3, #1
 8006626:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006628:	e016      	b.n	8006658 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	691a      	ldr	r2, [r3, #16]
 8006634:	f107 010c 	add.w	r1, r7, #12
 8006638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663a:	f7ff fe53 	bl	80062e4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f7ff feff 	bl	8006442 <dir_find>
 8006644:	4603      	mov	r3, r0
 8006646:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800664a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800664e:	2b00      	cmp	r3, #0
 8006650:	d106      	bne.n	8006660 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8006652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006654:	3301      	adds	r3, #1
 8006656:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665a:	2b63      	cmp	r3, #99	@ 0x63
 800665c:	d9e5      	bls.n	800662a <dir_register+0x66>
 800665e:	e000      	b.n	8006662 <dir_register+0x9e>
			if (res != FR_OK) break;
 8006660:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006664:	2b64      	cmp	r3, #100	@ 0x64
 8006666:	d101      	bne.n	800666c <dir_register+0xa8>
 8006668:	2307      	movs	r3, #7
 800666a:	e09c      	b.n	80067a6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800666c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006670:	2b04      	cmp	r3, #4
 8006672:	d002      	beq.n	800667a <dir_register+0xb6>
 8006674:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006678:	e095      	b.n	80067a6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800667a:	7dfa      	ldrb	r2, [r7, #23]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8006682:	7dfb      	ldrb	r3, [r7, #23]
 8006684:	f003 0302 	and.w	r3, r3, #2
 8006688:	2b00      	cmp	r3, #0
 800668a:	d007      	beq.n	800669c <dir_register+0xd8>
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	330c      	adds	r3, #12
 8006690:	4a47      	ldr	r2, [pc, #284]	@ (80067b0 <dir_register+0x1ec>)
 8006692:	fba2 2303 	umull	r2, r3, r2, r3
 8006696:	089b      	lsrs	r3, r3, #2
 8006698:	3301      	adds	r3, #1
 800669a:	e000      	b.n	800669e <dir_register+0xda>
 800669c:	2301      	movs	r3, #1
 800669e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80066a0:	6a39      	ldr	r1, [r7, #32]
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f7ff fcc0 	bl	8006028 <dir_alloc>
 80066a8:	4603      	mov	r3, r0
 80066aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80066ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d148      	bne.n	8006748 <dir_register+0x184>
 80066b6:	6a3b      	ldr	r3, [r7, #32]
 80066b8:	3b01      	subs	r3, #1
 80066ba:	623b      	str	r3, [r7, #32]
 80066bc:	6a3b      	ldr	r3, [r7, #32]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d042      	beq.n	8006748 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	695a      	ldr	r2, [r3, #20]
 80066c6:	6a3b      	ldr	r3, [r7, #32]
 80066c8:	015b      	lsls	r3, r3, #5
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	4619      	mov	r1, r3
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f7ff fb4b 	bl	8005d6a <dir_sdi>
 80066d4:	4603      	mov	r3, r0
 80066d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80066da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d132      	bne.n	8006748 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	3324      	adds	r3, #36	@ 0x24
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff fe8a 	bl	8006400 <sum_sfn>
 80066ec:	4603      	mov	r3, r0
 80066ee:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	69db      	ldr	r3, [r3, #28]
 80066f4:	4619      	mov	r1, r3
 80066f6:	69f8      	ldr	r0, [r7, #28]
 80066f8:	f7fe ff58 	bl	80055ac <move_window>
 80066fc:	4603      	mov	r3, r0
 80066fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8006702:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006706:	2b00      	cmp	r3, #0
 8006708:	d11d      	bne.n	8006746 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	6918      	ldr	r0, [r3, #16]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a19      	ldr	r1, [r3, #32]
 8006712:	6a3b      	ldr	r3, [r7, #32]
 8006714:	b2da      	uxtb	r2, r3
 8006716:	7efb      	ldrb	r3, [r7, #27]
 8006718:	f7ff fd7c 	bl	8006214 <put_lfn>
				fs->wflag = 1;
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	2201      	movs	r2, #1
 8006720:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8006722:	2100      	movs	r1, #0
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f7ff fba9 	bl	8005e7c <dir_next>
 800672a:	4603      	mov	r3, r0
 800672c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8006730:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006734:	2b00      	cmp	r3, #0
 8006736:	d107      	bne.n	8006748 <dir_register+0x184>
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	3b01      	subs	r3, #1
 800673c:	623b      	str	r3, [r7, #32]
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1d5      	bne.n	80066f0 <dir_register+0x12c>
 8006744:	e000      	b.n	8006748 <dir_register+0x184>
				if (res != FR_OK) break;
 8006746:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006748:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800674c:	2b00      	cmp	r3, #0
 800674e:	d128      	bne.n	80067a2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	69db      	ldr	r3, [r3, #28]
 8006754:	4619      	mov	r1, r3
 8006756:	69f8      	ldr	r0, [r7, #28]
 8006758:	f7fe ff28 	bl	80055ac <move_window>
 800675c:	4603      	mov	r3, r0
 800675e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006762:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006766:	2b00      	cmp	r3, #0
 8006768:	d11b      	bne.n	80067a2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6a1b      	ldr	r3, [r3, #32]
 800676e:	2220      	movs	r2, #32
 8006770:	2100      	movs	r1, #0
 8006772:	4618      	mov	r0, r3
 8006774:	f7fe fd0c 	bl	8005190 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6a18      	ldr	r0, [r3, #32]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	3324      	adds	r3, #36	@ 0x24
 8006780:	220b      	movs	r2, #11
 8006782:	4619      	mov	r1, r3
 8006784:	f7fe fce3 	bl	800514e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	330c      	adds	r3, #12
 8006794:	f002 0218 	and.w	r2, r2, #24
 8006798:	b2d2      	uxtb	r2, r2
 800679a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	2201      	movs	r2, #1
 80067a0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80067a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3730      	adds	r7, #48	@ 0x30
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	4ec4ec4f 	.word	0x4ec4ec4f

080067b4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b08a      	sub	sp, #40	@ 0x28
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	613b      	str	r3, [r7, #16]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	60fb      	str	r3, [r7, #12]
 80067cc:	2300      	movs	r3, #0
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	1c5a      	adds	r2, r3, #1
 80067d8:	61ba      	str	r2, [r7, #24]
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	4413      	add	r3, r2
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80067e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067e4:	2b1f      	cmp	r3, #31
 80067e6:	d940      	bls.n	800686a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80067e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067ea:	2b2f      	cmp	r3, #47	@ 0x2f
 80067ec:	d006      	beq.n	80067fc <create_name+0x48>
 80067ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067f0:	2b5c      	cmp	r3, #92	@ 0x5c
 80067f2:	d110      	bne.n	8006816 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80067f4:	e002      	b.n	80067fc <create_name+0x48>
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	3301      	adds	r3, #1
 80067fa:	61bb      	str	r3, [r7, #24]
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	4413      	add	r3, r2
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	2b2f      	cmp	r3, #47	@ 0x2f
 8006806:	d0f6      	beq.n	80067f6 <create_name+0x42>
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	4413      	add	r3, r2
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	2b5c      	cmp	r3, #92	@ 0x5c
 8006812:	d0f0      	beq.n	80067f6 <create_name+0x42>
			break;
 8006814:	e02a      	b.n	800686c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	2bfe      	cmp	r3, #254	@ 0xfe
 800681a:	d901      	bls.n	8006820 <create_name+0x6c>
 800681c:	2306      	movs	r3, #6
 800681e:	e17d      	b.n	8006b1c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006820:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006822:	b2db      	uxtb	r3, r3
 8006824:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006826:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006828:	2101      	movs	r1, #1
 800682a:	4618      	mov	r0, r3
 800682c:	f001 fc24 	bl	8008078 <ff_convert>
 8006830:	4603      	mov	r3, r0
 8006832:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006834:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <create_name+0x8a>
 800683a:	2306      	movs	r3, #6
 800683c:	e16e      	b.n	8006b1c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800683e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006840:	2b7f      	cmp	r3, #127	@ 0x7f
 8006842:	d809      	bhi.n	8006858 <create_name+0xa4>
 8006844:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006846:	4619      	mov	r1, r3
 8006848:	488d      	ldr	r0, [pc, #564]	@ (8006a80 <create_name+0x2cc>)
 800684a:	f7fe fce3 	bl	8005214 <chk_chr>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <create_name+0xa4>
 8006854:	2306      	movs	r3, #6
 8006856:	e161      	b.n	8006b1c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	1c5a      	adds	r2, r3, #1
 800685c:	617a      	str	r2, [r7, #20]
 800685e:	005b      	lsls	r3, r3, #1
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	4413      	add	r3, r2
 8006864:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006866:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006868:	e7b4      	b.n	80067d4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800686a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	441a      	add	r2, r3
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006876:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006878:	2b1f      	cmp	r3, #31
 800687a:	d801      	bhi.n	8006880 <create_name+0xcc>
 800687c:	2304      	movs	r3, #4
 800687e:	e000      	b.n	8006882 <create_name+0xce>
 8006880:	2300      	movs	r3, #0
 8006882:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006886:	e011      	b.n	80068ac <create_name+0xf8>
		w = lfn[di - 1];
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800688e:	3b01      	subs	r3, #1
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4413      	add	r3, r2
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800689a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800689c:	2b20      	cmp	r3, #32
 800689e:	d002      	beq.n	80068a6 <create_name+0xf2>
 80068a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80068a4:	d106      	bne.n	80068b4 <create_name+0x100>
		di--;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	3b01      	subs	r3, #1
 80068aa:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1ea      	bne.n	8006888 <create_name+0xd4>
 80068b2:	e000      	b.n	80068b6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80068b4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	005b      	lsls	r3, r3, #1
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	4413      	add	r3, r2
 80068be:	2200      	movs	r2, #0
 80068c0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <create_name+0x118>
 80068c8:	2306      	movs	r3, #6
 80068ca:	e127      	b.n	8006b1c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	3324      	adds	r3, #36	@ 0x24
 80068d0:	220b      	movs	r2, #11
 80068d2:	2120      	movs	r1, #32
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7fe fc5b 	bl	8005190 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80068da:	2300      	movs	r3, #0
 80068dc:	61bb      	str	r3, [r7, #24]
 80068de:	e002      	b.n	80068e6 <create_name+0x132>
 80068e0:	69bb      	ldr	r3, [r7, #24]
 80068e2:	3301      	adds	r3, #1
 80068e4:	61bb      	str	r3, [r7, #24]
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	005b      	lsls	r3, r3, #1
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	4413      	add	r3, r2
 80068ee:	881b      	ldrh	r3, [r3, #0]
 80068f0:	2b20      	cmp	r3, #32
 80068f2:	d0f5      	beq.n	80068e0 <create_name+0x12c>
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	005b      	lsls	r3, r3, #1
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	4413      	add	r3, r2
 80068fc:	881b      	ldrh	r3, [r3, #0]
 80068fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8006900:	d0ee      	beq.n	80068e0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d009      	beq.n	800691c <create_name+0x168>
 8006908:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800690c:	f043 0303 	orr.w	r3, r3, #3
 8006910:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006914:	e002      	b.n	800691c <create_name+0x168>
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	3b01      	subs	r3, #1
 800691a:	617b      	str	r3, [r7, #20]
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d009      	beq.n	8006936 <create_name+0x182>
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006928:	3b01      	subs	r3, #1
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	4413      	add	r3, r2
 8006930:	881b      	ldrh	r3, [r3, #0]
 8006932:	2b2e      	cmp	r3, #46	@ 0x2e
 8006934:	d1ef      	bne.n	8006916 <create_name+0x162>

	i = b = 0; ni = 8;
 8006936:	2300      	movs	r3, #0
 8006938:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800693c:	2300      	movs	r3, #0
 800693e:	623b      	str	r3, [r7, #32]
 8006940:	2308      	movs	r3, #8
 8006942:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	1c5a      	adds	r2, r3, #1
 8006948:	61ba      	str	r2, [r7, #24]
 800694a:	005b      	lsls	r3, r3, #1
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	4413      	add	r3, r2
 8006950:	881b      	ldrh	r3, [r3, #0]
 8006952:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006954:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006956:	2b00      	cmp	r3, #0
 8006958:	f000 8090 	beq.w	8006a7c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800695c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800695e:	2b20      	cmp	r3, #32
 8006960:	d006      	beq.n	8006970 <create_name+0x1bc>
 8006962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006964:	2b2e      	cmp	r3, #46	@ 0x2e
 8006966:	d10a      	bne.n	800697e <create_name+0x1ca>
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	429a      	cmp	r2, r3
 800696e:	d006      	beq.n	800697e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006970:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006974:	f043 0303 	orr.w	r3, r3, #3
 8006978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800697c:	e07d      	b.n	8006a7a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800697e:	6a3a      	ldr	r2, [r7, #32]
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	429a      	cmp	r2, r3
 8006984:	d203      	bcs.n	800698e <create_name+0x1da>
 8006986:	69ba      	ldr	r2, [r7, #24]
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	429a      	cmp	r2, r3
 800698c:	d123      	bne.n	80069d6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	2b0b      	cmp	r3, #11
 8006992:	d106      	bne.n	80069a2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006994:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006998:	f043 0303 	orr.w	r3, r3, #3
 800699c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80069a0:	e075      	b.n	8006a8e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80069a2:	69ba      	ldr	r2, [r7, #24]
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d005      	beq.n	80069b6 <create_name+0x202>
 80069aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069ae:	f043 0303 	orr.w	r3, r3, #3
 80069b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80069b6:	69ba      	ldr	r2, [r7, #24]
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d866      	bhi.n	8006a8c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	61bb      	str	r3, [r7, #24]
 80069c2:	2308      	movs	r3, #8
 80069c4:	623b      	str	r3, [r7, #32]
 80069c6:	230b      	movs	r3, #11
 80069c8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80069ca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80069d4:	e051      	b.n	8006a7a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80069d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80069da:	d914      	bls.n	8006a06 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80069dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069de:	2100      	movs	r1, #0
 80069e0:	4618      	mov	r0, r3
 80069e2:	f001 fb49 	bl	8008078 <ff_convert>
 80069e6:	4603      	mov	r3, r0
 80069e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80069ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d004      	beq.n	80069fa <create_name+0x246>
 80069f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069f2:	3b80      	subs	r3, #128	@ 0x80
 80069f4:	4a23      	ldr	r2, [pc, #140]	@ (8006a84 <create_name+0x2d0>)
 80069f6:	5cd3      	ldrb	r3, [r2, r3]
 80069f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80069fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069fe:	f043 0302 	orr.w	r3, r3, #2
 8006a02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006a06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d007      	beq.n	8006a1c <create_name+0x268>
 8006a0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a0e:	4619      	mov	r1, r3
 8006a10:	481d      	ldr	r0, [pc, #116]	@ (8006a88 <create_name+0x2d4>)
 8006a12:	f7fe fbff 	bl	8005214 <chk_chr>
 8006a16:	4603      	mov	r3, r0
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d008      	beq.n	8006a2e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006a1c:	235f      	movs	r3, #95	@ 0x5f
 8006a1e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006a20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a24:	f043 0303 	orr.w	r3, r3, #3
 8006a28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a2c:	e01b      	b.n	8006a66 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006a2e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a30:	2b40      	cmp	r3, #64	@ 0x40
 8006a32:	d909      	bls.n	8006a48 <create_name+0x294>
 8006a34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a36:	2b5a      	cmp	r3, #90	@ 0x5a
 8006a38:	d806      	bhi.n	8006a48 <create_name+0x294>
					b |= 2;
 8006a3a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a3e:	f043 0302 	orr.w	r3, r3, #2
 8006a42:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006a46:	e00e      	b.n	8006a66 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006a48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a4a:	2b60      	cmp	r3, #96	@ 0x60
 8006a4c:	d90b      	bls.n	8006a66 <create_name+0x2b2>
 8006a4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a50:	2b7a      	cmp	r3, #122	@ 0x7a
 8006a52:	d808      	bhi.n	8006a66 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006a54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a58:	f043 0301 	orr.w	r3, r3, #1
 8006a5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006a60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a62:	3b20      	subs	r3, #32
 8006a64:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006a66:	6a3b      	ldr	r3, [r7, #32]
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	623a      	str	r2, [r7, #32]
 8006a6c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006a6e:	b2d1      	uxtb	r1, r2
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	4413      	add	r3, r2
 8006a74:	460a      	mov	r2, r1
 8006a76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006a7a:	e763      	b.n	8006944 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006a7c:	bf00      	nop
 8006a7e:	e006      	b.n	8006a8e <create_name+0x2da>
 8006a80:	080092ac 	.word	0x080092ac
 8006a84:	0800933c 	.word	0x0800933c
 8006a88:	080092b8 	.word	0x080092b8
			if (si > di) break;			/* No extension */
 8006a8c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a94:	2be5      	cmp	r3, #229	@ 0xe5
 8006a96:	d103      	bne.n	8006aa0 <create_name+0x2ec>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2205      	movs	r2, #5
 8006a9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	2b08      	cmp	r3, #8
 8006aa4:	d104      	bne.n	8006ab0 <create_name+0x2fc>
 8006aa6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006aaa:	009b      	lsls	r3, r3, #2
 8006aac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006ab0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ab4:	f003 030c 	and.w	r3, r3, #12
 8006ab8:	2b0c      	cmp	r3, #12
 8006aba:	d005      	beq.n	8006ac8 <create_name+0x314>
 8006abc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ac0:	f003 0303 	and.w	r3, r3, #3
 8006ac4:	2b03      	cmp	r3, #3
 8006ac6:	d105      	bne.n	8006ad4 <create_name+0x320>
 8006ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006acc:	f043 0302 	orr.w	r3, r3, #2
 8006ad0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ad8:	f003 0302 	and.w	r3, r3, #2
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d117      	bne.n	8006b10 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006ae0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ae4:	f003 0303 	and.w	r3, r3, #3
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d105      	bne.n	8006af8 <create_name+0x344>
 8006aec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006af0:	f043 0310 	orr.w	r3, r3, #16
 8006af4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006af8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006afc:	f003 030c 	and.w	r3, r3, #12
 8006b00:	2b04      	cmp	r3, #4
 8006b02:	d105      	bne.n	8006b10 <create_name+0x35c>
 8006b04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b08:	f043 0308 	orr.w	r3, r3, #8
 8006b0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006b16:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8006b1a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3728      	adds	r7, #40	@ 0x28
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b086      	sub	sp, #24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006b38:	e002      	b.n	8006b40 <follow_path+0x1c>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	603b      	str	r3, [r7, #0]
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	2b2f      	cmp	r3, #47	@ 0x2f
 8006b46:	d0f8      	beq.n	8006b3a <follow_path+0x16>
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	2b5c      	cmp	r3, #92	@ 0x5c
 8006b4e:	d0f4      	beq.n	8006b3a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	2200      	movs	r2, #0
 8006b54:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	2b1f      	cmp	r3, #31
 8006b5c:	d80a      	bhi.n	8006b74 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2280      	movs	r2, #128	@ 0x80
 8006b62:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006b66:	2100      	movs	r1, #0
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f7ff f8fe 	bl	8005d6a <dir_sdi>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	75fb      	strb	r3, [r7, #23]
 8006b72:	e048      	b.n	8006c06 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006b74:	463b      	mov	r3, r7
 8006b76:	4619      	mov	r1, r3
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f7ff fe1b 	bl	80067b4 <create_name>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006b82:	7dfb      	ldrb	r3, [r7, #23]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d139      	bne.n	8006bfc <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f7ff fc5a 	bl	8006442 <dir_find>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006b98:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006b9a:	7dfb      	ldrb	r3, [r7, #23]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d00a      	beq.n	8006bb6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006ba0:	7dfb      	ldrb	r3, [r7, #23]
 8006ba2:	2b04      	cmp	r3, #4
 8006ba4:	d12c      	bne.n	8006c00 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006ba6:	7afb      	ldrb	r3, [r7, #11]
 8006ba8:	f003 0304 	and.w	r3, r3, #4
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d127      	bne.n	8006c00 <follow_path+0xdc>
 8006bb0:	2305      	movs	r3, #5
 8006bb2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006bb4:	e024      	b.n	8006c00 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006bb6:	7afb      	ldrb	r3, [r7, #11]
 8006bb8:	f003 0304 	and.w	r3, r3, #4
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d121      	bne.n	8006c04 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	799b      	ldrb	r3, [r3, #6]
 8006bc4:	f003 0310 	and.w	r3, r3, #16
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d102      	bne.n	8006bd2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006bcc:	2305      	movs	r3, #5
 8006bce:	75fb      	strb	r3, [r7, #23]
 8006bd0:	e019      	b.n	8006c06 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	695b      	ldr	r3, [r3, #20]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	8992      	ldrh	r2, [r2, #12]
 8006be0:	fbb3 f0f2 	udiv	r0, r3, r2
 8006be4:	fb00 f202 	mul.w	r2, r0, r2
 8006be8:	1a9b      	subs	r3, r3, r2
 8006bea:	440b      	add	r3, r1
 8006bec:	4619      	mov	r1, r3
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f7ff fa61 	bl	80060b6 <ld_clust>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006bfa:	e7bb      	b.n	8006b74 <follow_path+0x50>
			if (res != FR_OK) break;
 8006bfc:	bf00      	nop
 8006bfe:	e002      	b.n	8006c06 <follow_path+0xe2>
				break;
 8006c00:	bf00      	nop
 8006c02:	e000      	b.n	8006c06 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006c04:	bf00      	nop
			}
		}
	}

	return res;
 8006c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3718      	adds	r7, #24
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006c18:	f04f 33ff 	mov.w	r3, #4294967295
 8006c1c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d031      	beq.n	8006c8a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	617b      	str	r3, [r7, #20]
 8006c2c:	e002      	b.n	8006c34 <get_ldnumber+0x24>
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	3301      	adds	r3, #1
 8006c32:	617b      	str	r3, [r7, #20]
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	2b1f      	cmp	r3, #31
 8006c3a:	d903      	bls.n	8006c44 <get_ldnumber+0x34>
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	2b3a      	cmp	r3, #58	@ 0x3a
 8006c42:	d1f4      	bne.n	8006c2e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	2b3a      	cmp	r3, #58	@ 0x3a
 8006c4a:	d11c      	bne.n	8006c86 <get_ldnumber+0x76>
			tp = *path;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	60fa      	str	r2, [r7, #12]
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	3b30      	subs	r3, #48	@ 0x30
 8006c5c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	2b09      	cmp	r3, #9
 8006c62:	d80e      	bhi.n	8006c82 <get_ldnumber+0x72>
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d10a      	bne.n	8006c82 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d107      	bne.n	8006c82 <get_ldnumber+0x72>
					vol = (int)i;
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	3301      	adds	r3, #1
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	697a      	ldr	r2, [r7, #20]
 8006c80:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	e002      	b.n	8006c8c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006c86:	2300      	movs	r3, #0
 8006c88:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006c8a:	693b      	ldr	r3, [r7, #16]
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	371c      	adds	r7, #28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	70da      	strb	r2, [r3, #3]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f04f 32ff 	mov.w	r2, #4294967295
 8006cae:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006cb0:	6839      	ldr	r1, [r7, #0]
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f7fe fc7a 	bl	80055ac <move_window>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d001      	beq.n	8006cc2 <check_fs+0x2a>
 8006cbe:	2304      	movs	r3, #4
 8006cc0:	e038      	b.n	8006d34 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	3338      	adds	r3, #56	@ 0x38
 8006cc6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7fe f9bc 	bl	8005048 <ld_word>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d001      	beq.n	8006ce0 <check_fs+0x48>
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e029      	b.n	8006d34 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ce6:	2be9      	cmp	r3, #233	@ 0xe9
 8006ce8:	d009      	beq.n	8006cfe <check_fs+0x66>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006cf0:	2beb      	cmp	r3, #235	@ 0xeb
 8006cf2:	d11e      	bne.n	8006d32 <check_fs+0x9a>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006cfa:	2b90      	cmp	r3, #144	@ 0x90
 8006cfc:	d119      	bne.n	8006d32 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	3338      	adds	r3, #56	@ 0x38
 8006d02:	3336      	adds	r3, #54	@ 0x36
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7fe f9b8 	bl	800507a <ld_dword>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006d10:	4a0a      	ldr	r2, [pc, #40]	@ (8006d3c <check_fs+0xa4>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d101      	bne.n	8006d1a <check_fs+0x82>
 8006d16:	2300      	movs	r3, #0
 8006d18:	e00c      	b.n	8006d34 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	3338      	adds	r3, #56	@ 0x38
 8006d1e:	3352      	adds	r3, #82	@ 0x52
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7fe f9aa 	bl	800507a <ld_dword>
 8006d26:	4603      	mov	r3, r0
 8006d28:	4a05      	ldr	r2, [pc, #20]	@ (8006d40 <check_fs+0xa8>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d101      	bne.n	8006d32 <check_fs+0x9a>
 8006d2e:	2300      	movs	r3, #0
 8006d30:	e000      	b.n	8006d34 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006d32:	2302      	movs	r3, #2
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3708      	adds	r7, #8
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	00544146 	.word	0x00544146
 8006d40:	33544146 	.word	0x33544146

08006d44 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b096      	sub	sp, #88	@ 0x58
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	4613      	mov	r3, r2
 8006d50:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	2200      	movs	r2, #0
 8006d56:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f7ff ff59 	bl	8006c10 <get_ldnumber>
 8006d5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	da01      	bge.n	8006d6a <find_volume+0x26>
 8006d66:	230b      	movs	r3, #11
 8006d68:	e265      	b.n	8007236 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006d6a:	4a9f      	ldr	r2, [pc, #636]	@ (8006fe8 <find_volume+0x2a4>)
 8006d6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d72:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <find_volume+0x3a>
 8006d7a:	230c      	movs	r3, #12
 8006d7c:	e25b      	b.n	8007236 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d82:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006d84:	79fb      	ldrb	r3, [r7, #7]
 8006d86:	f023 0301 	bic.w	r3, r3, #1
 8006d8a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d01a      	beq.n	8006dca <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d96:	785b      	ldrb	r3, [r3, #1]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7fe f8b7 	bl	8004f0c <disk_status>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006da4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10c      	bne.n	8006dca <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006db0:	79fb      	ldrb	r3, [r7, #7]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d007      	beq.n	8006dc6 <find_volume+0x82>
 8006db6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006dba:	f003 0304 	and.w	r3, r3, #4
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d001      	beq.n	8006dc6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006dc2:	230a      	movs	r3, #10
 8006dc4:	e237      	b.n	8007236 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	e235      	b.n	8007236 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dcc:	2200      	movs	r2, #0
 8006dce:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dd2:	b2da      	uxtb	r2, r3
 8006dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dd6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dda:	785b      	ldrb	r3, [r3, #1]
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7fe f8af 	bl	8004f40 <disk_initialize>
 8006de2:	4603      	mov	r3, r0
 8006de4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006de8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006dec:	f003 0301 	and.w	r3, r3, #1
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d001      	beq.n	8006df8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006df4:	2303      	movs	r3, #3
 8006df6:	e21e      	b.n	8007236 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006df8:	79fb      	ldrb	r3, [r7, #7]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d007      	beq.n	8006e0e <find_volume+0xca>
 8006dfe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e02:	f003 0304 	and.w	r3, r3, #4
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d001      	beq.n	8006e0e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006e0a:	230a      	movs	r3, #10
 8006e0c:	e213      	b.n	8007236 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8006e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e10:	7858      	ldrb	r0, [r3, #1]
 8006e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e14:	330c      	adds	r3, #12
 8006e16:	461a      	mov	r2, r3
 8006e18:	2102      	movs	r1, #2
 8006e1a:	f7fe f8f7 	bl	800500c <disk_ioctl>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d001      	beq.n	8006e28 <find_volume+0xe4>
 8006e24:	2301      	movs	r3, #1
 8006e26:	e206      	b.n	8007236 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8006e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e2a:	899b      	ldrh	r3, [r3, #12]
 8006e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e30:	d80d      	bhi.n	8006e4e <find_volume+0x10a>
 8006e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e34:	899b      	ldrh	r3, [r3, #12]
 8006e36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e3a:	d308      	bcc.n	8006e4e <find_volume+0x10a>
 8006e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e3e:	899b      	ldrh	r3, [r3, #12]
 8006e40:	461a      	mov	r2, r3
 8006e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e44:	899b      	ldrh	r3, [r3, #12]
 8006e46:	3b01      	subs	r3, #1
 8006e48:	4013      	ands	r3, r2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d001      	beq.n	8006e52 <find_volume+0x10e>
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e1f1      	b.n	8007236 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006e52:	2300      	movs	r3, #0
 8006e54:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006e56:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e58:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006e5a:	f7ff ff1d 	bl	8006c98 <check_fs>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006e64:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d149      	bne.n	8006f00 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e70:	e01e      	b.n	8006eb0 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e74:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006e78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e7a:	011b      	lsls	r3, r3, #4
 8006e7c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8006e80:	4413      	add	r3, r2
 8006e82:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e86:	3304      	adds	r3, #4
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d006      	beq.n	8006e9c <find_volume+0x158>
 8006e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e90:	3308      	adds	r3, #8
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7fe f8f1 	bl	800507a <ld_dword>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	e000      	b.n	8006e9e <find_volume+0x15a>
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	3358      	adds	r3, #88	@ 0x58
 8006ea4:	443b      	add	r3, r7
 8006ea6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006eaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eac:	3301      	adds	r3, #1
 8006eae:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eb2:	2b03      	cmp	r3, #3
 8006eb4:	d9dd      	bls.n	8006e72 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006eba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d002      	beq.n	8006ec6 <find_volume+0x182>
 8006ec0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	3358      	adds	r3, #88	@ 0x58
 8006ecc:	443b      	add	r3, r7
 8006ece:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006ed2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006ed4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d005      	beq.n	8006ee6 <find_volume+0x1a2>
 8006eda:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006edc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006ede:	f7ff fedb 	bl	8006c98 <check_fs>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	e000      	b.n	8006ee8 <find_volume+0x1a4>
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006eec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d905      	bls.n	8006f00 <find_volume+0x1bc>
 8006ef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006efa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006efc:	2b03      	cmp	r3, #3
 8006efe:	d9e2      	bls.n	8006ec6 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006f00:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f04:	2b04      	cmp	r3, #4
 8006f06:	d101      	bne.n	8006f0c <find_volume+0x1c8>
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e194      	b.n	8007236 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006f0c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d901      	bls.n	8006f18 <find_volume+0x1d4>
 8006f14:	230d      	movs	r3, #13
 8006f16:	e18e      	b.n	8007236 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f1a:	3338      	adds	r3, #56	@ 0x38
 8006f1c:	330b      	adds	r3, #11
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7fe f892 	bl	8005048 <ld_word>
 8006f24:	4603      	mov	r3, r0
 8006f26:	461a      	mov	r2, r3
 8006f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f2a:	899b      	ldrh	r3, [r3, #12]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d001      	beq.n	8006f34 <find_volume+0x1f0>
 8006f30:	230d      	movs	r3, #13
 8006f32:	e180      	b.n	8007236 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f36:	3338      	adds	r3, #56	@ 0x38
 8006f38:	3316      	adds	r3, #22
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7fe f884 	bl	8005048 <ld_word>
 8006f40:	4603      	mov	r3, r0
 8006f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006f44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d106      	bne.n	8006f58 <find_volume+0x214>
 8006f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4c:	3338      	adds	r3, #56	@ 0x38
 8006f4e:	3324      	adds	r3, #36	@ 0x24
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7fe f892 	bl	800507a <ld_dword>
 8006f56:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8006f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f5c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f60:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8006f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f66:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f6a:	789b      	ldrb	r3, [r3, #2]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d005      	beq.n	8006f7c <find_volume+0x238>
 8006f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f72:	789b      	ldrb	r3, [r3, #2]
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d001      	beq.n	8006f7c <find_volume+0x238>
 8006f78:	230d      	movs	r3, #13
 8006f7a:	e15c      	b.n	8007236 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f7e:	789b      	ldrb	r3, [r3, #2]
 8006f80:	461a      	mov	r2, r3
 8006f82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f84:	fb02 f303 	mul.w	r3, r2, r3
 8006f88:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f90:	461a      	mov	r2, r3
 8006f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f94:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f98:	895b      	ldrh	r3, [r3, #10]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d008      	beq.n	8006fb0 <find_volume+0x26c>
 8006f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa0:	895b      	ldrh	r3, [r3, #10]
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa6:	895b      	ldrh	r3, [r3, #10]
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	4013      	ands	r3, r2
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <find_volume+0x270>
 8006fb0:	230d      	movs	r3, #13
 8006fb2:	e140      	b.n	8007236 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb6:	3338      	adds	r3, #56	@ 0x38
 8006fb8:	3311      	adds	r3, #17
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f7fe f844 	bl	8005048 <ld_word>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006fc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fca:	891b      	ldrh	r3, [r3, #8]
 8006fcc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006fce:	8992      	ldrh	r2, [r2, #12]
 8006fd0:	0952      	lsrs	r2, r2, #5
 8006fd2:	b292      	uxth	r2, r2
 8006fd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8006fd8:	fb01 f202 	mul.w	r2, r1, r2
 8006fdc:	1a9b      	subs	r3, r3, r2
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d003      	beq.n	8006fec <find_volume+0x2a8>
 8006fe4:	230d      	movs	r3, #13
 8006fe6:	e126      	b.n	8007236 <find_volume+0x4f2>
 8006fe8:	20002394 	.word	0x20002394

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fee:	3338      	adds	r3, #56	@ 0x38
 8006ff0:	3313      	adds	r3, #19
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f7fe f828 	bl	8005048 <ld_word>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006ffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d106      	bne.n	8007010 <find_volume+0x2cc>
 8007002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007004:	3338      	adds	r3, #56	@ 0x38
 8007006:	3320      	adds	r3, #32
 8007008:	4618      	mov	r0, r3
 800700a:	f7fe f836 	bl	800507a <ld_dword>
 800700e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007012:	3338      	adds	r3, #56	@ 0x38
 8007014:	330e      	adds	r3, #14
 8007016:	4618      	mov	r0, r3
 8007018:	f7fe f816 	bl	8005048 <ld_word>
 800701c:	4603      	mov	r3, r0
 800701e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007020:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007022:	2b00      	cmp	r3, #0
 8007024:	d101      	bne.n	800702a <find_volume+0x2e6>
 8007026:	230d      	movs	r3, #13
 8007028:	e105      	b.n	8007236 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800702a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800702c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800702e:	4413      	add	r3, r2
 8007030:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007032:	8911      	ldrh	r1, [r2, #8]
 8007034:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007036:	8992      	ldrh	r2, [r2, #12]
 8007038:	0952      	lsrs	r2, r2, #5
 800703a:	b292      	uxth	r2, r2
 800703c:	fbb1 f2f2 	udiv	r2, r1, r2
 8007040:	b292      	uxth	r2, r2
 8007042:	4413      	add	r3, r2
 8007044:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007046:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800704a:	429a      	cmp	r2, r3
 800704c:	d201      	bcs.n	8007052 <find_volume+0x30e>
 800704e:	230d      	movs	r3, #13
 8007050:	e0f1      	b.n	8007236 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007052:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007056:	1ad3      	subs	r3, r2, r3
 8007058:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800705a:	8952      	ldrh	r2, [r2, #10]
 800705c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007060:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007064:	2b00      	cmp	r3, #0
 8007066:	d101      	bne.n	800706c <find_volume+0x328>
 8007068:	230d      	movs	r3, #13
 800706a:	e0e4      	b.n	8007236 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800706c:	2303      	movs	r3, #3
 800706e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007074:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8007078:	4293      	cmp	r3, r2
 800707a:	d802      	bhi.n	8007082 <find_volume+0x33e>
 800707c:	2302      	movs	r3, #2
 800707e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8007088:	4293      	cmp	r3, r2
 800708a:	d802      	bhi.n	8007092 <find_volume+0x34e>
 800708c:	2301      	movs	r3, #1
 800708e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007094:	1c9a      	adds	r2, r3, #2
 8007096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007098:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800709a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800709c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800709e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80070a0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80070a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070a4:	441a      	add	r2, r3
 80070a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a8:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80070aa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80070ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ae:	441a      	add	r2, r3
 80070b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b2:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 80070b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80070b8:	2b03      	cmp	r3, #3
 80070ba:	d11e      	bne.n	80070fa <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80070bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070be:	3338      	adds	r3, #56	@ 0x38
 80070c0:	332a      	adds	r3, #42	@ 0x2a
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7fd ffc0 	bl	8005048 <ld_word>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d001      	beq.n	80070d2 <find_volume+0x38e>
 80070ce:	230d      	movs	r3, #13
 80070d0:	e0b1      	b.n	8007236 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80070d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d4:	891b      	ldrh	r3, [r3, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d001      	beq.n	80070de <find_volume+0x39a>
 80070da:	230d      	movs	r3, #13
 80070dc:	e0ab      	b.n	8007236 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80070de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070e0:	3338      	adds	r3, #56	@ 0x38
 80070e2:	332c      	adds	r3, #44	@ 0x2c
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7fd ffc8 	bl	800507a <ld_dword>
 80070ea:	4602      	mov	r2, r0
 80070ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ee:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80070f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070f2:	69db      	ldr	r3, [r3, #28]
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80070f8:	e01f      	b.n	800713a <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80070fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070fc:	891b      	ldrh	r3, [r3, #8]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d101      	bne.n	8007106 <find_volume+0x3c2>
 8007102:	230d      	movs	r3, #13
 8007104:	e097      	b.n	8007236 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007108:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800710a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800710c:	441a      	add	r2, r3
 800710e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007110:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007112:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007116:	2b02      	cmp	r3, #2
 8007118:	d103      	bne.n	8007122 <find_volume+0x3de>
 800711a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800711c:	69db      	ldr	r3, [r3, #28]
 800711e:	005b      	lsls	r3, r3, #1
 8007120:	e00a      	b.n	8007138 <find_volume+0x3f4>
 8007122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007124:	69da      	ldr	r2, [r3, #28]
 8007126:	4613      	mov	r3, r2
 8007128:	005b      	lsls	r3, r3, #1
 800712a:	4413      	add	r3, r2
 800712c:	085a      	lsrs	r2, r3, #1
 800712e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007130:	69db      	ldr	r3, [r3, #28]
 8007132:	f003 0301 	and.w	r3, r3, #1
 8007136:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007138:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800713a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800713c:	6a1a      	ldr	r2, [r3, #32]
 800713e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007140:	899b      	ldrh	r3, [r3, #12]
 8007142:	4619      	mov	r1, r3
 8007144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007146:	440b      	add	r3, r1
 8007148:	3b01      	subs	r3, #1
 800714a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800714c:	8989      	ldrh	r1, [r1, #12]
 800714e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007152:	429a      	cmp	r2, r3
 8007154:	d201      	bcs.n	800715a <find_volume+0x416>
 8007156:	230d      	movs	r3, #13
 8007158:	e06d      	b.n	8007236 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800715a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715c:	f04f 32ff 	mov.w	r2, #4294967295
 8007160:	619a      	str	r2, [r3, #24]
 8007162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007164:	699a      	ldr	r2, [r3, #24]
 8007166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007168:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800716a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800716c:	2280      	movs	r2, #128	@ 0x80
 800716e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007170:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007174:	2b03      	cmp	r3, #3
 8007176:	d149      	bne.n	800720c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800717a:	3338      	adds	r3, #56	@ 0x38
 800717c:	3330      	adds	r3, #48	@ 0x30
 800717e:	4618      	mov	r0, r3
 8007180:	f7fd ff62 	bl	8005048 <ld_word>
 8007184:	4603      	mov	r3, r0
 8007186:	2b01      	cmp	r3, #1
 8007188:	d140      	bne.n	800720c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800718a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800718c:	3301      	adds	r3, #1
 800718e:	4619      	mov	r1, r3
 8007190:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007192:	f7fe fa0b 	bl	80055ac <move_window>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d137      	bne.n	800720c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800719c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800719e:	2200      	movs	r2, #0
 80071a0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80071a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a4:	3338      	adds	r3, #56	@ 0x38
 80071a6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7fd ff4c 	bl	8005048 <ld_word>
 80071b0:	4603      	mov	r3, r0
 80071b2:	461a      	mov	r2, r3
 80071b4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d127      	bne.n	800720c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80071bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071be:	3338      	adds	r3, #56	@ 0x38
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7fd ff5a 	bl	800507a <ld_dword>
 80071c6:	4603      	mov	r3, r0
 80071c8:	4a1d      	ldr	r2, [pc, #116]	@ (8007240 <find_volume+0x4fc>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d11e      	bne.n	800720c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80071ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d0:	3338      	adds	r3, #56	@ 0x38
 80071d2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7fd ff4f 	bl	800507a <ld_dword>
 80071dc:	4603      	mov	r3, r0
 80071de:	4a19      	ldr	r2, [pc, #100]	@ (8007244 <find_volume+0x500>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d113      	bne.n	800720c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80071e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e6:	3338      	adds	r3, #56	@ 0x38
 80071e8:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80071ec:	4618      	mov	r0, r3
 80071ee:	f7fd ff44 	bl	800507a <ld_dword>
 80071f2:	4602      	mov	r2, r0
 80071f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f6:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80071f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071fa:	3338      	adds	r3, #56	@ 0x38
 80071fc:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8007200:	4618      	mov	r0, r3
 8007202:	f7fd ff3a 	bl	800507a <ld_dword>
 8007206:	4602      	mov	r2, r0
 8007208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800720c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8007212:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007214:	4b0c      	ldr	r3, [pc, #48]	@ (8007248 <find_volume+0x504>)
 8007216:	881b      	ldrh	r3, [r3, #0]
 8007218:	3301      	adds	r3, #1
 800721a:	b29a      	uxth	r2, r3
 800721c:	4b0a      	ldr	r3, [pc, #40]	@ (8007248 <find_volume+0x504>)
 800721e:	801a      	strh	r2, [r3, #0]
 8007220:	4b09      	ldr	r3, [pc, #36]	@ (8007248 <find_volume+0x504>)
 8007222:	881a      	ldrh	r2, [r3, #0]
 8007224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007226:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8007228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722a:	4a08      	ldr	r2, [pc, #32]	@ (800724c <find_volume+0x508>)
 800722c:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800722e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007230:	f7fe f954 	bl	80054dc <clear_lock>
#endif
	return FR_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3758      	adds	r7, #88	@ 0x58
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop
 8007240:	41615252 	.word	0x41615252
 8007244:	61417272 	.word	0x61417272
 8007248:	20002398 	.word	0x20002398
 800724c:	200023bc 	.word	0x200023bc

08007250 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800725a:	2309      	movs	r3, #9
 800725c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d01c      	beq.n	800729e <validate+0x4e>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d018      	beq.n	800729e <validate+0x4e>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d013      	beq.n	800729e <validate+0x4e>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	889a      	ldrh	r2, [r3, #4]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	88db      	ldrh	r3, [r3, #6]
 8007280:	429a      	cmp	r2, r3
 8007282:	d10c      	bne.n	800729e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	785b      	ldrb	r3, [r3, #1]
 800728a:	4618      	mov	r0, r3
 800728c:	f7fd fe3e 	bl	8004f0c <disk_status>
 8007290:	4603      	mov	r3, r0
 8007292:	f003 0301 	and.w	r3, r3, #1
 8007296:	2b00      	cmp	r3, #0
 8007298:	d101      	bne.n	800729e <validate+0x4e>
			res = FR_OK;
 800729a:	2300      	movs	r3, #0
 800729c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800729e:	7bfb      	ldrb	r3, [r7, #15]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d102      	bne.n	80072aa <validate+0x5a>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	e000      	b.n	80072ac <validate+0x5c>
 80072aa:	2300      	movs	r3, #0
 80072ac:	683a      	ldr	r2, [r7, #0]
 80072ae:	6013      	str	r3, [r2, #0]
	return res;
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
	...

080072bc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b088      	sub	sp, #32
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	4613      	mov	r3, r2
 80072c8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80072ce:	f107 0310 	add.w	r3, r7, #16
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7ff fc9c 	bl	8006c10 <get_ldnumber>
 80072d8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	da01      	bge.n	80072e4 <f_mount+0x28>
 80072e0:	230b      	movs	r3, #11
 80072e2:	e02b      	b.n	800733c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80072e4:	4a17      	ldr	r2, [pc, #92]	@ (8007344 <f_mount+0x88>)
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072ec:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80072ee:	69bb      	ldr	r3, [r7, #24]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d005      	beq.n	8007300 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80072f4:	69b8      	ldr	r0, [r7, #24]
 80072f6:	f7fe f8f1 	bl	80054dc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	2200      	movs	r2, #0
 80072fe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d002      	beq.n	800730c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2200      	movs	r2, #0
 800730a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	490d      	ldr	r1, [pc, #52]	@ (8007344 <f_mount+0x88>)
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d002      	beq.n	8007322 <f_mount+0x66>
 800731c:	79fb      	ldrb	r3, [r7, #7]
 800731e:	2b01      	cmp	r3, #1
 8007320:	d001      	beq.n	8007326 <f_mount+0x6a>
 8007322:	2300      	movs	r3, #0
 8007324:	e00a      	b.n	800733c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007326:	f107 010c 	add.w	r1, r7, #12
 800732a:	f107 0308 	add.w	r3, r7, #8
 800732e:	2200      	movs	r2, #0
 8007330:	4618      	mov	r0, r3
 8007332:	f7ff fd07 	bl	8006d44 <find_volume>
 8007336:	4603      	mov	r3, r0
 8007338:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800733a:	7dfb      	ldrb	r3, [r7, #23]
}
 800733c:	4618      	mov	r0, r3
 800733e:	3720      	adds	r7, #32
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	20002394 	.word	0x20002394

08007348 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b09a      	sub	sp, #104	@ 0x68
 800734c:	af00      	add	r7, sp, #0
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	60b9      	str	r1, [r7, #8]
 8007352:	4613      	mov	r3, r2
 8007354:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d101      	bne.n	8007360 <f_open+0x18>
 800735c:	2309      	movs	r3, #9
 800735e:	e1b7      	b.n	80076d0 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007360:	79fb      	ldrb	r3, [r7, #7]
 8007362:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007366:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007368:	79fa      	ldrb	r2, [r7, #7]
 800736a:	f107 0114 	add.w	r1, r7, #20
 800736e:	f107 0308 	add.w	r3, r7, #8
 8007372:	4618      	mov	r0, r3
 8007374:	f7ff fce6 	bl	8006d44 <find_volume>
 8007378:	4603      	mov	r3, r0
 800737a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800737e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007382:	2b00      	cmp	r3, #0
 8007384:	f040 819b 	bne.w	80076be <f_open+0x376>
		dj.obj.fs = fs;
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	f107 0318 	add.w	r3, r7, #24
 8007392:	4611      	mov	r1, r2
 8007394:	4618      	mov	r0, r3
 8007396:	f7ff fbc5 	bl	8006b24 <follow_path>
 800739a:	4603      	mov	r3, r0
 800739c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80073a0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d118      	bne.n	80073da <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80073a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80073ac:	b25b      	sxtb	r3, r3
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	da03      	bge.n	80073ba <f_open+0x72>
				res = FR_INVALID_NAME;
 80073b2:	2306      	movs	r3, #6
 80073b4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80073b8:	e00f      	b.n	80073da <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80073ba:	79fb      	ldrb	r3, [r7, #7]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	bf8c      	ite	hi
 80073c0:	2301      	movhi	r3, #1
 80073c2:	2300      	movls	r3, #0
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	461a      	mov	r2, r3
 80073c8:	f107 0318 	add.w	r3, r7, #24
 80073cc:	4611      	mov	r1, r2
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7fd ff3c 	bl	800524c <chk_lock>
 80073d4:	4603      	mov	r3, r0
 80073d6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80073da:	79fb      	ldrb	r3, [r7, #7]
 80073dc:	f003 031c 	and.w	r3, r3, #28
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d07f      	beq.n	80074e4 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80073e4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d017      	beq.n	800741c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80073ec:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80073f0:	2b04      	cmp	r3, #4
 80073f2:	d10e      	bne.n	8007412 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80073f4:	f7fd ff86 	bl	8005304 <enq_lock>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d006      	beq.n	800740c <f_open+0xc4>
 80073fe:	f107 0318 	add.w	r3, r7, #24
 8007402:	4618      	mov	r0, r3
 8007404:	f7ff f8de 	bl	80065c4 <dir_register>
 8007408:	4603      	mov	r3, r0
 800740a:	e000      	b.n	800740e <f_open+0xc6>
 800740c:	2312      	movs	r3, #18
 800740e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007412:	79fb      	ldrb	r3, [r7, #7]
 8007414:	f043 0308 	orr.w	r3, r3, #8
 8007418:	71fb      	strb	r3, [r7, #7]
 800741a:	e010      	b.n	800743e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800741c:	7fbb      	ldrb	r3, [r7, #30]
 800741e:	f003 0311 	and.w	r3, r3, #17
 8007422:	2b00      	cmp	r3, #0
 8007424:	d003      	beq.n	800742e <f_open+0xe6>
					res = FR_DENIED;
 8007426:	2307      	movs	r3, #7
 8007428:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800742c:	e007      	b.n	800743e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800742e:	79fb      	ldrb	r3, [r7, #7]
 8007430:	f003 0304 	and.w	r3, r3, #4
 8007434:	2b00      	cmp	r3, #0
 8007436:	d002      	beq.n	800743e <f_open+0xf6>
 8007438:	2308      	movs	r3, #8
 800743a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800743e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007442:	2b00      	cmp	r3, #0
 8007444:	d168      	bne.n	8007518 <f_open+0x1d0>
 8007446:	79fb      	ldrb	r3, [r7, #7]
 8007448:	f003 0308 	and.w	r3, r3, #8
 800744c:	2b00      	cmp	r3, #0
 800744e:	d063      	beq.n	8007518 <f_open+0x1d0>
				dw = GET_FATTIME();
 8007450:	f7fd fcfe 	bl	8004e50 <get_fattime>
 8007454:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007458:	330e      	adds	r3, #14
 800745a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800745c:	4618      	mov	r0, r3
 800745e:	f7fd fe4a 	bl	80050f6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007464:	3316      	adds	r3, #22
 8007466:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007468:	4618      	mov	r0, r3
 800746a:	f7fd fe44 	bl	80050f6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800746e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007470:	330b      	adds	r3, #11
 8007472:	2220      	movs	r2, #32
 8007474:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800747a:	4611      	mov	r1, r2
 800747c:	4618      	mov	r0, r3
 800747e:	f7fe fe1a 	bl	80060b6 <ld_clust>
 8007482:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007488:	2200      	movs	r2, #0
 800748a:	4618      	mov	r0, r3
 800748c:	f7fe fe32 	bl	80060f4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007492:	331c      	adds	r3, #28
 8007494:	2100      	movs	r1, #0
 8007496:	4618      	mov	r0, r3
 8007498:	f7fd fe2d 	bl	80050f6 <st_dword>
					fs->wflag = 1;
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	2201      	movs	r2, #1
 80074a0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80074a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d037      	beq.n	8007518 <f_open+0x1d0>
						dw = fs->winsect;
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074ac:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80074ae:	f107 0318 	add.w	r3, r7, #24
 80074b2:	2200      	movs	r2, #0
 80074b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7fe fb22 	bl	8005b00 <remove_chain>
 80074bc:	4603      	mov	r3, r0
 80074be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 80074c2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d126      	bne.n	8007518 <f_open+0x1d0>
							res = move_window(fs, dw);
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7fe f86c 	bl	80055ac <move_window>
 80074d4:	4603      	mov	r3, r0
 80074d6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80074de:	3a01      	subs	r2, #1
 80074e0:	615a      	str	r2, [r3, #20]
 80074e2:	e019      	b.n	8007518 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80074e4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d115      	bne.n	8007518 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80074ec:	7fbb      	ldrb	r3, [r7, #30]
 80074ee:	f003 0310 	and.w	r3, r3, #16
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d003      	beq.n	80074fe <f_open+0x1b6>
					res = FR_NO_FILE;
 80074f6:	2304      	movs	r3, #4
 80074f8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80074fc:	e00c      	b.n	8007518 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80074fe:	79fb      	ldrb	r3, [r7, #7]
 8007500:	f003 0302 	and.w	r3, r3, #2
 8007504:	2b00      	cmp	r3, #0
 8007506:	d007      	beq.n	8007518 <f_open+0x1d0>
 8007508:	7fbb      	ldrb	r3, [r7, #30]
 800750a:	f003 0301 	and.w	r3, r3, #1
 800750e:	2b00      	cmp	r3, #0
 8007510:	d002      	beq.n	8007518 <f_open+0x1d0>
						res = FR_DENIED;
 8007512:	2307      	movs	r3, #7
 8007514:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007518:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800751c:	2b00      	cmp	r3, #0
 800751e:	d126      	bne.n	800756e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007520:	79fb      	ldrb	r3, [r7, #7]
 8007522:	f003 0308 	and.w	r3, r3, #8
 8007526:	2b00      	cmp	r3, #0
 8007528:	d003      	beq.n	8007532 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800752a:	79fb      	ldrb	r3, [r7, #7]
 800752c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007530:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800753a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007540:	79fb      	ldrb	r3, [r7, #7]
 8007542:	2b01      	cmp	r3, #1
 8007544:	bf8c      	ite	hi
 8007546:	2301      	movhi	r3, #1
 8007548:	2300      	movls	r3, #0
 800754a:	b2db      	uxtb	r3, r3
 800754c:	461a      	mov	r2, r3
 800754e:	f107 0318 	add.w	r3, r7, #24
 8007552:	4611      	mov	r1, r2
 8007554:	4618      	mov	r0, r3
 8007556:	f7fd fef7 	bl	8005348 <inc_lock>
 800755a:	4602      	mov	r2, r0
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d102      	bne.n	800756e <f_open+0x226>
 8007568:	2302      	movs	r3, #2
 800756a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800756e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007572:	2b00      	cmp	r3, #0
 8007574:	f040 80a3 	bne.w	80076be <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800757c:	4611      	mov	r1, r2
 800757e:	4618      	mov	r0, r3
 8007580:	f7fe fd99 	bl	80060b6 <ld_clust>
 8007584:	4602      	mov	r2, r0
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800758a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800758c:	331c      	adds	r3, #28
 800758e:	4618      	mov	r0, r3
 8007590:	f7fd fd73 	bl	800507a <ld_dword>
 8007594:	4602      	mov	r2, r0
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2200      	movs	r2, #0
 800759e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80075a0:	697a      	ldr	r2, [r7, #20]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	88da      	ldrh	r2, [r3, #6]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	79fa      	ldrb	r2, [r7, #7]
 80075b2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	3330      	adds	r3, #48	@ 0x30
 80075ca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80075ce:	2100      	movs	r1, #0
 80075d0:	4618      	mov	r0, r3
 80075d2:	f7fd fddd 	bl	8005190 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80075d6:	79fb      	ldrb	r3, [r7, #7]
 80075d8:	f003 0320 	and.w	r3, r3, #32
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d06e      	beq.n	80076be <f_open+0x376>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d06a      	beq.n	80076be <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	68da      	ldr	r2, [r3, #12]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	895b      	ldrh	r3, [r3, #10]
 80075f4:	461a      	mov	r2, r3
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	899b      	ldrh	r3, [r3, #12]
 80075fa:	fb02 f303 	mul.w	r3, r2, r3
 80075fe:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800760c:	e016      	b.n	800763c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007612:	4618      	mov	r0, r3
 8007614:	f7fe f887 	bl	8005726 <get_fat>
 8007618:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800761a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800761c:	2b01      	cmp	r3, #1
 800761e:	d802      	bhi.n	8007626 <f_open+0x2de>
 8007620:	2302      	movs	r3, #2
 8007622:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007626:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800762c:	d102      	bne.n	8007634 <f_open+0x2ec>
 800762e:	2301      	movs	r3, #1
 8007630:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007634:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007636:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800763c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007640:	2b00      	cmp	r3, #0
 8007642:	d103      	bne.n	800764c <f_open+0x304>
 8007644:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007646:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007648:	429a      	cmp	r2, r3
 800764a:	d8e0      	bhi.n	800760e <f_open+0x2c6>
				}
				fp->clust = clst;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007650:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007652:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007656:	2b00      	cmp	r3, #0
 8007658:	d131      	bne.n	80076be <f_open+0x376>
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	899b      	ldrh	r3, [r3, #12]
 800765e:	461a      	mov	r2, r3
 8007660:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007662:	fbb3 f1f2 	udiv	r1, r3, r2
 8007666:	fb01 f202 	mul.w	r2, r1, r2
 800766a:	1a9b      	subs	r3, r3, r2
 800766c:	2b00      	cmp	r3, #0
 800766e:	d026      	beq.n	80076be <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007674:	4618      	mov	r0, r3
 8007676:	f7fe f837 	bl	80056e8 <clust2sect>
 800767a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800767c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800767e:	2b00      	cmp	r3, #0
 8007680:	d103      	bne.n	800768a <f_open+0x342>
						res = FR_INT_ERR;
 8007682:	2302      	movs	r3, #2
 8007684:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007688:	e019      	b.n	80076be <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	899b      	ldrh	r3, [r3, #12]
 800768e:	461a      	mov	r2, r3
 8007690:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007692:	fbb3 f2f2 	udiv	r2, r3, r2
 8007696:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007698:	441a      	add	r2, r3
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	7858      	ldrb	r0, [r3, #1]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6a1a      	ldr	r2, [r3, #32]
 80076ac:	2301      	movs	r3, #1
 80076ae:	f7fd fc6d 	bl	8004f8c <disk_read>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d002      	beq.n	80076be <f_open+0x376>
 80076b8:	2301      	movs	r3, #1
 80076ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80076be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d002      	beq.n	80076cc <f_open+0x384>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80076cc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3768      	adds	r7, #104	@ 0x68
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b08e      	sub	sp, #56	@ 0x38
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
 80076e4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	2200      	movs	r2, #0
 80076ee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f107 0214 	add.w	r2, r7, #20
 80076f6:	4611      	mov	r1, r2
 80076f8:	4618      	mov	r0, r3
 80076fa:	f7ff fda9 	bl	8007250 <validate>
 80076fe:	4603      	mov	r3, r0
 8007700:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007704:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007708:	2b00      	cmp	r3, #0
 800770a:	d107      	bne.n	800771c <f_read+0x44>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	7d5b      	ldrb	r3, [r3, #21]
 8007710:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8007714:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007718:	2b00      	cmp	r3, #0
 800771a:	d002      	beq.n	8007722 <f_read+0x4a>
 800771c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007720:	e135      	b.n	800798e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	7d1b      	ldrb	r3, [r3, #20]
 8007726:	f003 0301 	and.w	r3, r3, #1
 800772a:	2b00      	cmp	r3, #0
 800772c:	d101      	bne.n	8007732 <f_read+0x5a>
 800772e:	2307      	movs	r3, #7
 8007730:	e12d      	b.n	800798e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	68da      	ldr	r2, [r3, #12]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	1ad3      	subs	r3, r2, r3
 800773c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	6a3b      	ldr	r3, [r7, #32]
 8007742:	429a      	cmp	r2, r3
 8007744:	f240 811e 	bls.w	8007984 <f_read+0x2ac>
 8007748:	6a3b      	ldr	r3, [r7, #32]
 800774a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800774c:	e11a      	b.n	8007984 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	699b      	ldr	r3, [r3, #24]
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	8992      	ldrh	r2, [r2, #12]
 8007756:	fbb3 f1f2 	udiv	r1, r3, r2
 800775a:	fb01 f202 	mul.w	r2, r1, r2
 800775e:	1a9b      	subs	r3, r3, r2
 8007760:	2b00      	cmp	r3, #0
 8007762:	f040 80d5 	bne.w	8007910 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	699b      	ldr	r3, [r3, #24]
 800776a:	697a      	ldr	r2, [r7, #20]
 800776c:	8992      	ldrh	r2, [r2, #12]
 800776e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007772:	697a      	ldr	r2, [r7, #20]
 8007774:	8952      	ldrh	r2, [r2, #10]
 8007776:	3a01      	subs	r2, #1
 8007778:	4013      	ands	r3, r2
 800777a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800777c:	69fb      	ldr	r3, [r7, #28]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d12f      	bne.n	80077e2 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	699b      	ldr	r3, [r3, #24]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d103      	bne.n	8007792 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007790:	e013      	b.n	80077ba <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007796:	2b00      	cmp	r3, #0
 8007798:	d007      	beq.n	80077aa <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	699b      	ldr	r3, [r3, #24]
 800779e:	4619      	mov	r1, r3
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	f7fe faaa 	bl	8005cfa <clmt_clust>
 80077a6:	6338      	str	r0, [r7, #48]	@ 0x30
 80077a8:	e007      	b.n	80077ba <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80077aa:	68fa      	ldr	r2, [r7, #12]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	69db      	ldr	r3, [r3, #28]
 80077b0:	4619      	mov	r1, r3
 80077b2:	4610      	mov	r0, r2
 80077b4:	f7fd ffb7 	bl	8005726 <get_fat>
 80077b8:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80077ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d804      	bhi.n	80077ca <f_read+0xf2>
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2202      	movs	r2, #2
 80077c4:	755a      	strb	r2, [r3, #21]
 80077c6:	2302      	movs	r3, #2
 80077c8:	e0e1      	b.n	800798e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80077ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d0:	d104      	bne.n	80077dc <f_read+0x104>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2201      	movs	r2, #1
 80077d6:	755a      	strb	r2, [r3, #21]
 80077d8:	2301      	movs	r3, #1
 80077da:	e0d8      	b.n	800798e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077e0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	69db      	ldr	r3, [r3, #28]
 80077e8:	4619      	mov	r1, r3
 80077ea:	4610      	mov	r0, r2
 80077ec:	f7fd ff7c 	bl	80056e8 <clust2sect>
 80077f0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d104      	bne.n	8007802 <f_read+0x12a>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2202      	movs	r2, #2
 80077fc:	755a      	strb	r2, [r3, #21]
 80077fe:	2302      	movs	r3, #2
 8007800:	e0c5      	b.n	800798e <f_read+0x2b6>
			sect += csect;
 8007802:	69ba      	ldr	r2, [r7, #24]
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	4413      	add	r3, r2
 8007808:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	899b      	ldrh	r3, [r3, #12]
 800780e:	461a      	mov	r2, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	fbb3 f3f2 	udiv	r3, r3, r2
 8007816:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781a:	2b00      	cmp	r3, #0
 800781c:	d041      	beq.n	80078a2 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800781e:	69fa      	ldr	r2, [r7, #28]
 8007820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007822:	4413      	add	r3, r2
 8007824:	697a      	ldr	r2, [r7, #20]
 8007826:	8952      	ldrh	r2, [r2, #10]
 8007828:	4293      	cmp	r3, r2
 800782a:	d905      	bls.n	8007838 <f_read+0x160>
					cc = fs->csize - csect;
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	895b      	ldrh	r3, [r3, #10]
 8007830:	461a      	mov	r2, r3
 8007832:	69fb      	ldr	r3, [r7, #28]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	7858      	ldrb	r0, [r3, #1]
 800783c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800783e:	69ba      	ldr	r2, [r7, #24]
 8007840:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007842:	f7fd fba3 	bl	8004f8c <disk_read>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d004      	beq.n	8007856 <f_read+0x17e>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2201      	movs	r2, #1
 8007850:	755a      	strb	r2, [r3, #21]
 8007852:	2301      	movs	r3, #1
 8007854:	e09b      	b.n	800798e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	7d1b      	ldrb	r3, [r3, #20]
 800785a:	b25b      	sxtb	r3, r3
 800785c:	2b00      	cmp	r3, #0
 800785e:	da18      	bge.n	8007892 <f_read+0x1ba>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6a1a      	ldr	r2, [r3, #32]
 8007864:	69bb      	ldr	r3, [r7, #24]
 8007866:	1ad3      	subs	r3, r2, r3
 8007868:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800786a:	429a      	cmp	r2, r3
 800786c:	d911      	bls.n	8007892 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6a1a      	ldr	r2, [r3, #32]
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	8992      	ldrh	r2, [r2, #12]
 800787a:	fb02 f303 	mul.w	r3, r2, r3
 800787e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007880:	18d0      	adds	r0, r2, r3
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	899b      	ldrh	r3, [r3, #12]
 800788c:	461a      	mov	r2, r3
 800788e:	f7fd fc5e 	bl	800514e <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	899b      	ldrh	r3, [r3, #12]
 8007896:	461a      	mov	r2, r3
 8007898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789a:	fb02 f303 	mul.w	r3, r2, r3
 800789e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80078a0:	e05c      	b.n	800795c <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6a1b      	ldr	r3, [r3, #32]
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d02e      	beq.n	800790a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	7d1b      	ldrb	r3, [r3, #20]
 80078b0:	b25b      	sxtb	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	da18      	bge.n	80078e8 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	7858      	ldrb	r0, [r3, #1]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6a1a      	ldr	r2, [r3, #32]
 80078c4:	2301      	movs	r3, #1
 80078c6:	f7fd fb81 	bl	8004fcc <disk_write>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d004      	beq.n	80078da <f_read+0x202>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2201      	movs	r2, #1
 80078d4:	755a      	strb	r2, [r3, #21]
 80078d6:	2301      	movs	r3, #1
 80078d8:	e059      	b.n	800798e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	7d1b      	ldrb	r3, [r3, #20]
 80078de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078e2:	b2da      	uxtb	r2, r3
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	7858      	ldrb	r0, [r3, #1]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80078f2:	2301      	movs	r3, #1
 80078f4:	69ba      	ldr	r2, [r7, #24]
 80078f6:	f7fd fb49 	bl	8004f8c <disk_read>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d004      	beq.n	800790a <f_read+0x232>
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2201      	movs	r2, #1
 8007904:	755a      	strb	r2, [r3, #21]
 8007906:	2301      	movs	r3, #1
 8007908:	e041      	b.n	800798e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	69ba      	ldr	r2, [r7, #24]
 800790e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	899b      	ldrh	r3, [r3, #12]
 8007914:	4618      	mov	r0, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	697a      	ldr	r2, [r7, #20]
 800791c:	8992      	ldrh	r2, [r2, #12]
 800791e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007922:	fb01 f202 	mul.w	r2, r1, r2
 8007926:	1a9b      	subs	r3, r3, r2
 8007928:	1ac3      	subs	r3, r0, r3
 800792a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800792c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	429a      	cmp	r2, r3
 8007932:	d901      	bls.n	8007938 <f_read+0x260>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	8992      	ldrh	r2, [r2, #12]
 8007946:	fbb3 f0f2 	udiv	r0, r3, r2
 800794a:	fb00 f202 	mul.w	r2, r0, r2
 800794e:	1a9b      	subs	r3, r3, r2
 8007950:	440b      	add	r3, r1
 8007952:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007954:	4619      	mov	r1, r3
 8007956:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007958:	f7fd fbf9 	bl	800514e <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800795c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800795e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007960:	4413      	add	r3, r2
 8007962:	627b      	str	r3, [r7, #36]	@ 0x24
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	699a      	ldr	r2, [r3, #24]
 8007968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800796a:	441a      	add	r2, r3
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	619a      	str	r2, [r3, #24]
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007976:	441a      	add	r2, r3
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	601a      	str	r2, [r3, #0]
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007980:	1ad3      	subs	r3, r2, r3
 8007982:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2b00      	cmp	r3, #0
 8007988:	f47f aee1 	bne.w	800774e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3738      	adds	r7, #56	@ 0x38
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b08c      	sub	sp, #48	@ 0x30
 800799a:	af00      	add	r7, sp, #0
 800799c:	60f8      	str	r0, [r7, #12]
 800799e:	60b9      	str	r1, [r7, #8]
 80079a0:	607a      	str	r2, [r7, #4]
 80079a2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	2200      	movs	r2, #0
 80079ac:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f107 0210 	add.w	r2, r7, #16
 80079b4:	4611      	mov	r1, r2
 80079b6:	4618      	mov	r0, r3
 80079b8:	f7ff fc4a 	bl	8007250 <validate>
 80079bc:	4603      	mov	r3, r0
 80079be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80079c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d107      	bne.n	80079da <f_write+0x44>
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	7d5b      	ldrb	r3, [r3, #21]
 80079ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80079d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d002      	beq.n	80079e0 <f_write+0x4a>
 80079da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80079de:	e16a      	b.n	8007cb6 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	7d1b      	ldrb	r3, [r3, #20]
 80079e4:	f003 0302 	and.w	r3, r3, #2
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d101      	bne.n	80079f0 <f_write+0x5a>
 80079ec:	2307      	movs	r3, #7
 80079ee:	e162      	b.n	8007cb6 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	699a      	ldr	r2, [r3, #24]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	441a      	add	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	699b      	ldr	r3, [r3, #24]
 80079fc:	429a      	cmp	r2, r3
 80079fe:	f080 814c 	bcs.w	8007c9a <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	699b      	ldr	r3, [r3, #24]
 8007a06:	43db      	mvns	r3, r3
 8007a08:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007a0a:	e146      	b.n	8007c9a <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	693a      	ldr	r2, [r7, #16]
 8007a12:	8992      	ldrh	r2, [r2, #12]
 8007a14:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a18:	fb01 f202 	mul.w	r2, r1, r2
 8007a1c:	1a9b      	subs	r3, r3, r2
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f040 80f1 	bne.w	8007c06 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	699b      	ldr	r3, [r3, #24]
 8007a28:	693a      	ldr	r2, [r7, #16]
 8007a2a:	8992      	ldrh	r2, [r2, #12]
 8007a2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	8952      	ldrh	r2, [r2, #10]
 8007a34:	3a01      	subs	r2, #1
 8007a36:	4013      	ands	r3, r2
 8007a38:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d143      	bne.n	8007ac8 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	699b      	ldr	r3, [r3, #24]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10c      	bne.n	8007a62 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d11a      	bne.n	8007a8a <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2100      	movs	r1, #0
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f7fe f8b6 	bl	8005bca <create_chain>
 8007a5e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007a60:	e013      	b.n	8007a8a <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d007      	beq.n	8007a7a <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	4619      	mov	r1, r3
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f7fe f942 	bl	8005cfa <clmt_clust>
 8007a76:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007a78:	e007      	b.n	8007a8a <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007a7a:	68fa      	ldr	r2, [r7, #12]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	69db      	ldr	r3, [r3, #28]
 8007a80:	4619      	mov	r1, r3
 8007a82:	4610      	mov	r0, r2
 8007a84:	f7fe f8a1 	bl	8005bca <create_chain>
 8007a88:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	f000 8109 	beq.w	8007ca4 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d104      	bne.n	8007aa2 <f_write+0x10c>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2202      	movs	r2, #2
 8007a9c:	755a      	strb	r2, [r3, #21]
 8007a9e:	2302      	movs	r3, #2
 8007aa0:	e109      	b.n	8007cb6 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa8:	d104      	bne.n	8007ab4 <f_write+0x11e>
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2201      	movs	r2, #1
 8007aae:	755a      	strb	r2, [r3, #21]
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e100      	b.n	8007cb6 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ab8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d102      	bne.n	8007ac8 <f_write+0x132>
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ac6:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	7d1b      	ldrb	r3, [r3, #20]
 8007acc:	b25b      	sxtb	r3, r3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	da18      	bge.n	8007b04 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	7858      	ldrb	r0, [r3, #1]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6a1a      	ldr	r2, [r3, #32]
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	f7fd fa73 	bl	8004fcc <disk_write>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d004      	beq.n	8007af6 <f_write+0x160>
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	2201      	movs	r2, #1
 8007af0:	755a      	strb	r2, [r3, #21]
 8007af2:	2301      	movs	r3, #1
 8007af4:	e0df      	b.n	8007cb6 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	7d1b      	ldrb	r3, [r3, #20]
 8007afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007afe:	b2da      	uxtb	r2, r3
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007b04:	693a      	ldr	r2, [r7, #16]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	69db      	ldr	r3, [r3, #28]
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	4610      	mov	r0, r2
 8007b0e:	f7fd fdeb 	bl	80056e8 <clust2sect>
 8007b12:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d104      	bne.n	8007b24 <f_write+0x18e>
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2202      	movs	r2, #2
 8007b1e:	755a      	strb	r2, [r3, #21]
 8007b20:	2302      	movs	r3, #2
 8007b22:	e0c8      	b.n	8007cb6 <f_write+0x320>
			sect += csect;
 8007b24:	697a      	ldr	r2, [r7, #20]
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	4413      	add	r3, r2
 8007b2a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	899b      	ldrh	r3, [r3, #12]
 8007b30:	461a      	mov	r2, r3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b38:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007b3a:	6a3b      	ldr	r3, [r7, #32]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d043      	beq.n	8007bc8 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007b40:	69ba      	ldr	r2, [r7, #24]
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	4413      	add	r3, r2
 8007b46:	693a      	ldr	r2, [r7, #16]
 8007b48:	8952      	ldrh	r2, [r2, #10]
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d905      	bls.n	8007b5a <f_write+0x1c4>
					cc = fs->csize - csect;
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	895b      	ldrh	r3, [r3, #10]
 8007b52:	461a      	mov	r2, r3
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	1ad3      	subs	r3, r2, r3
 8007b58:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	7858      	ldrb	r0, [r3, #1]
 8007b5e:	6a3b      	ldr	r3, [r7, #32]
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	69f9      	ldr	r1, [r7, #28]
 8007b64:	f7fd fa32 	bl	8004fcc <disk_write>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d004      	beq.n	8007b78 <f_write+0x1e2>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2201      	movs	r2, #1
 8007b72:	755a      	strb	r2, [r3, #21]
 8007b74:	2301      	movs	r3, #1
 8007b76:	e09e      	b.n	8007cb6 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6a1a      	ldr	r2, [r3, #32]
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	6a3a      	ldr	r2, [r7, #32]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d918      	bls.n	8007bb8 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6a1a      	ldr	r2, [r3, #32]
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	8992      	ldrh	r2, [r2, #12]
 8007b98:	fb02 f303 	mul.w	r3, r2, r3
 8007b9c:	69fa      	ldr	r2, [r7, #28]
 8007b9e:	18d1      	adds	r1, r2, r3
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	899b      	ldrh	r3, [r3, #12]
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	f7fd fad2 	bl	800514e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	7d1b      	ldrb	r3, [r3, #20]
 8007bae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bb2:	b2da      	uxtb	r2, r3
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	899b      	ldrh	r3, [r3, #12]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	6a3b      	ldr	r3, [r7, #32]
 8007bc0:	fb02 f303 	mul.w	r3, r2, r3
 8007bc4:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8007bc6:	e04b      	b.n	8007c60 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6a1b      	ldr	r3, [r3, #32]
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d016      	beq.n	8007c00 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	699a      	ldr	r2, [r3, #24]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d210      	bcs.n	8007c00 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	7858      	ldrb	r0, [r3, #1]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007be8:	2301      	movs	r3, #1
 8007bea:	697a      	ldr	r2, [r7, #20]
 8007bec:	f7fd f9ce 	bl	8004f8c <disk_read>
 8007bf0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d004      	beq.n	8007c00 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	755a      	strb	r2, [r3, #21]
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e05a      	b.n	8007cb6 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	899b      	ldrh	r3, [r3, #12]
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	699b      	ldr	r3, [r3, #24]
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	8992      	ldrh	r2, [r2, #12]
 8007c14:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c18:	fb01 f202 	mul.w	r2, r1, r2
 8007c1c:	1a9b      	subs	r3, r3, r2
 8007c1e:	1ac3      	subs	r3, r0, r3
 8007c20:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d901      	bls.n	8007c2e <f_write+0x298>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	699b      	ldr	r3, [r3, #24]
 8007c38:	693a      	ldr	r2, [r7, #16]
 8007c3a:	8992      	ldrh	r2, [r2, #12]
 8007c3c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c40:	fb00 f202 	mul.w	r2, r0, r2
 8007c44:	1a9b      	subs	r3, r3, r2
 8007c46:	440b      	add	r3, r1
 8007c48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c4a:	69f9      	ldr	r1, [r7, #28]
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7fd fa7e 	bl	800514e <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	7d1b      	ldrb	r3, [r3, #20]
 8007c56:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c5a:	b2da      	uxtb	r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007c60:	69fa      	ldr	r2, [r7, #28]
 8007c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c64:	4413      	add	r3, r2
 8007c66:	61fb      	str	r3, [r7, #28]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	699a      	ldr	r2, [r3, #24]
 8007c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6e:	441a      	add	r2, r3
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	619a      	str	r2, [r3, #24]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	68da      	ldr	r2, [r3, #12]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	bf38      	it	cc
 8007c80:	461a      	movcc	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	60da      	str	r2, [r3, #12]
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8c:	441a      	add	r2, r3
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	601a      	str	r2, [r3, #0]
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c96:	1ad3      	subs	r3, r2, r3
 8007c98:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	f47f aeb5 	bne.w	8007a0c <f_write+0x76>
 8007ca2:	e000      	b.n	8007ca6 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007ca4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	7d1b      	ldrb	r3, [r3, #20]
 8007caa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cae:	b2da      	uxtb	r2, r3
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3730      	adds	r7, #48	@ 0x30
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}

08007cbe <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007cbe:	b580      	push	{r7, lr}
 8007cc0:	b086      	sub	sp, #24
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f107 0208 	add.w	r2, r7, #8
 8007ccc:	4611      	mov	r1, r2
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7ff fabe 	bl	8007250 <validate>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007cd8:	7dfb      	ldrb	r3, [r7, #23]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d168      	bne.n	8007db0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	7d1b      	ldrb	r3, [r3, #20]
 8007ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d062      	beq.n	8007db0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	7d1b      	ldrb	r3, [r3, #20]
 8007cee:	b25b      	sxtb	r3, r3
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	da15      	bge.n	8007d20 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	7858      	ldrb	r0, [r3, #1]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1a      	ldr	r2, [r3, #32]
 8007d02:	2301      	movs	r3, #1
 8007d04:	f7fd f962 	bl	8004fcc <disk_write>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d001      	beq.n	8007d12 <f_sync+0x54>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e04f      	b.n	8007db2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	7d1b      	ldrb	r3, [r3, #20]
 8007d16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d1a:	b2da      	uxtb	r2, r3
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007d20:	f7fd f896 	bl	8004e50 <get_fattime>
 8007d24:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007d26:	68ba      	ldr	r2, [r7, #8]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	4610      	mov	r0, r2
 8007d30:	f7fd fc3c 	bl	80055ac <move_window>
 8007d34:	4603      	mov	r3, r0
 8007d36:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007d38:	7dfb      	ldrb	r3, [r7, #23]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d138      	bne.n	8007db0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d42:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	330b      	adds	r3, #11
 8007d48:	781a      	ldrb	r2, [r3, #0]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	330b      	adds	r3, #11
 8007d4e:	f042 0220 	orr.w	r2, r2, #32
 8007d52:	b2d2      	uxtb	r2, r2
 8007d54:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6818      	ldr	r0, [r3, #0]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	461a      	mov	r2, r3
 8007d60:	68f9      	ldr	r1, [r7, #12]
 8007d62:	f7fe f9c7 	bl	80060f4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f103 021c 	add.w	r2, r3, #28
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	4619      	mov	r1, r3
 8007d72:	4610      	mov	r0, r2
 8007d74:	f7fd f9bf 	bl	80050f6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	3316      	adds	r3, #22
 8007d7c:	6939      	ldr	r1, [r7, #16]
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7fd f9b9 	bl	80050f6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	3312      	adds	r3, #18
 8007d88:	2100      	movs	r1, #0
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f7fd f998 	bl	80050c0 <st_word>
					fs->wflag = 1;
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	2201      	movs	r2, #1
 8007d94:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f7fd fc35 	bl	8005608 <sync_fs>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	7d1b      	ldrb	r3, [r3, #20]
 8007da6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007daa:	b2da      	uxtb	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007db0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3718      	adds	r7, #24
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b084      	sub	sp, #16
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f7ff ff7b 	bl	8007cbe <f_sync>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007dcc:	7bfb      	ldrb	r3, [r7, #15]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d118      	bne.n	8007e04 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f107 0208 	add.w	r2, r7, #8
 8007dd8:	4611      	mov	r1, r2
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7ff fa38 	bl	8007250 <validate>
 8007de0:	4603      	mov	r3, r0
 8007de2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007de4:	7bfb      	ldrb	r3, [r7, #15]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d10c      	bne.n	8007e04 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7fd fb38 	bl	8005464 <dec_lock>
 8007df4:	4603      	mov	r3, r0
 8007df6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d102      	bne.n	8007e04 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2200      	movs	r2, #0
 8007e02:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3710      	adds	r7, #16
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}

08007e0e <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b088      	sub	sp, #32
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	60f8      	str	r0, [r7, #12]
 8007e16:	60b9      	str	r1, [r7, #8]
 8007e18:	607a      	str	r2, [r7, #4]
	int n = 0;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8007e22:	e01c      	b.n	8007e5e <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8007e24:	f107 0310 	add.w	r3, r7, #16
 8007e28:	f107 0114 	add.w	r1, r7, #20
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f7ff fc52 	bl	80076d8 <f_read>
		if (rc != 1) break;
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d117      	bne.n	8007e6a <f_gets+0x5c>
		c = s[0];
 8007e3a:	7d3b      	ldrb	r3, [r7, #20]
 8007e3c:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8007e3e:	7dfb      	ldrb	r3, [r7, #23]
 8007e40:	2b0d      	cmp	r3, #13
 8007e42:	d00b      	beq.n	8007e5c <f_gets+0x4e>
		*p++ = c;
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	1c5a      	adds	r2, r3, #1
 8007e48:	61ba      	str	r2, [r7, #24]
 8007e4a:	7dfa      	ldrb	r2, [r7, #23]
 8007e4c:	701a      	strb	r2, [r3, #0]
		n++;
 8007e4e:	69fb      	ldr	r3, [r7, #28]
 8007e50:	3301      	adds	r3, #1
 8007e52:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8007e54:	7dfb      	ldrb	r3, [r7, #23]
 8007e56:	2b0a      	cmp	r3, #10
 8007e58:	d009      	beq.n	8007e6e <f_gets+0x60>
 8007e5a:	e000      	b.n	8007e5e <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8007e5c:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	3b01      	subs	r3, #1
 8007e62:	69fa      	ldr	r2, [r7, #28]
 8007e64:	429a      	cmp	r2, r3
 8007e66:	dbdd      	blt.n	8007e24 <f_gets+0x16>
 8007e68:	e002      	b.n	8007e70 <f_gets+0x62>
		if (rc != 1) break;
 8007e6a:	bf00      	nop
 8007e6c:	e000      	b.n	8007e70 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8007e6e:	bf00      	nop
	}
	*p = 0;
 8007e70:	69bb      	ldr	r3, [r7, #24]
 8007e72:	2200      	movs	r2, #0
 8007e74:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8007e76:	69fb      	ldr	r3, [r7, #28]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d001      	beq.n	8007e80 <f_gets+0x72>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	e000      	b.n	8007e82 <f_gets+0x74>
 8007e80:	2300      	movs	r3, #0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3720      	adds	r7, #32
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8007e8a:	b580      	push	{r7, lr}
 8007e8c:	b084      	sub	sp, #16
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	6078      	str	r0, [r7, #4]
 8007e92:	460b      	mov	r3, r1
 8007e94:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8007e96:	78fb      	ldrb	r3, [r7, #3]
 8007e98:	2b0a      	cmp	r3, #10
 8007e9a:	d103      	bne.n	8007ea4 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8007e9c:	210d      	movs	r1, #13
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f7ff fff3 	bl	8007e8a <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	db25      	blt.n	8007efc <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	1c5a      	adds	r2, r3, #1
 8007eb4:	60fa      	str	r2, [r7, #12]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	4413      	add	r3, r2
 8007eba:	78fa      	ldrb	r2, [r7, #3]
 8007ebc:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2b3c      	cmp	r3, #60	@ 0x3c
 8007ec2:	dd12      	ble.n	8007eea <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6818      	ldr	r0, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f103 010c 	add.w	r1, r3, #12
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	f107 0308 	add.w	r3, r7, #8
 8007ed4:	f7ff fd5f 	bl	8007996 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8007ed8:	68ba      	ldr	r2, [r7, #8]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d101      	bne.n	8007ee4 <putc_bfd+0x5a>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	e001      	b.n	8007ee8 <putc_bfd+0x5e>
 8007ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ee8:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	1c5a      	adds	r2, r3, #1
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	609a      	str	r2, [r3, #8]
 8007efa:	e000      	b.n	8007efe <putc_bfd+0x74>
	if (i < 0) return;
 8007efc:	bf00      	nop
}
 8007efe:	3710      	adds	r7, #16
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	db16      	blt.n	8007f42 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6818      	ldr	r0, [r3, #0]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f103 010c 	add.w	r1, r3, #12
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	461a      	mov	r2, r3
 8007f24:	f107 030c 	add.w	r3, r7, #12
 8007f28:	f7ff fd35 	bl	8007996 <f_write>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d107      	bne.n	8007f42 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d102      	bne.n	8007f42 <putc_flush+0x3e>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	e001      	b.n	8007f46 <putc_flush+0x42>
	return EOF;
 8007f42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3710      	adds	r7, #16
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}

08007f4e <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b083      	sub	sp, #12
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
 8007f56:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	683a      	ldr	r2, [r7, #0]
 8007f5c:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	605a      	str	r2, [r3, #4]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	685a      	ldr	r2, [r3, #4]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	609a      	str	r2, [r3, #8]
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b096      	sub	sp, #88	@ 0x58
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
 8007f80:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8007f82:	f107 030c 	add.w	r3, r7, #12
 8007f86:	6839      	ldr	r1, [r7, #0]
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f7ff ffe0 	bl	8007f4e <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8007f8e:	e009      	b.n	8007fa4 <f_puts+0x2c>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	1c5a      	adds	r2, r3, #1
 8007f94:	607a      	str	r2, [r7, #4]
 8007f96:	781a      	ldrb	r2, [r3, #0]
 8007f98:	f107 030c 	add.w	r3, r7, #12
 8007f9c:	4611      	mov	r1, r2
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f7ff ff73 	bl	8007e8a <putc_bfd>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	781b      	ldrb	r3, [r3, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1f1      	bne.n	8007f90 <f_puts+0x18>
	return putc_flush(&pb);
 8007fac:	f107 030c 	add.w	r3, r7, #12
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f7ff ffa7 	bl	8007f04 <putc_flush>
 8007fb6:	4603      	mov	r3, r0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3758      	adds	r7, #88	@ 0x58
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007fd8:	7a5b      	ldrb	r3, [r3, #9]
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d131      	bne.n	8008044 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007fe2:	7a5b      	ldrb	r3, [r3, #9]
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007fea:	2100      	movs	r1, #0
 8007fec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007fee:	4b19      	ldr	r3, [pc, #100]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007ff0:	7a5b      	ldrb	r3, [r3, #9]
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	4a17      	ldr	r2, [pc, #92]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4413      	add	r3, r2
 8007ffa:	68fa      	ldr	r2, [r7, #12]
 8007ffc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007ffe:	4b15      	ldr	r3, [pc, #84]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8008000:	7a5b      	ldrb	r3, [r3, #9]
 8008002:	b2db      	uxtb	r3, r3
 8008004:	461a      	mov	r2, r3
 8008006:	4b13      	ldr	r3, [pc, #76]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8008008:	4413      	add	r3, r2
 800800a:	79fa      	ldrb	r2, [r7, #7]
 800800c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800800e:	4b11      	ldr	r3, [pc, #68]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8008010:	7a5b      	ldrb	r3, [r3, #9]
 8008012:	b2db      	uxtb	r3, r3
 8008014:	1c5a      	adds	r2, r3, #1
 8008016:	b2d1      	uxtb	r1, r2
 8008018:	4a0e      	ldr	r2, [pc, #56]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 800801a:	7251      	strb	r1, [r2, #9]
 800801c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800801e:	7dbb      	ldrb	r3, [r7, #22]
 8008020:	3330      	adds	r3, #48	@ 0x30
 8008022:	b2da      	uxtb	r2, r3
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	3301      	adds	r3, #1
 800802c:	223a      	movs	r2, #58	@ 0x3a
 800802e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	3302      	adds	r3, #2
 8008034:	222f      	movs	r2, #47	@ 0x2f
 8008036:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	3303      	adds	r3, #3
 800803c:	2200      	movs	r2, #0
 800803e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008040:	2300      	movs	r3, #0
 8008042:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008044:	7dfb      	ldrb	r3, [r7, #23]
}
 8008046:	4618      	mov	r0, r3
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	200025bc 	.word	0x200025bc

08008058 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008062:	2200      	movs	r2, #0
 8008064:	6839      	ldr	r1, [r7, #0]
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f7ff ffaa 	bl	8007fc0 <FATFS_LinkDriverEx>
 800806c:	4603      	mov	r3, r0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
	...

08008078 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	4603      	mov	r3, r0
 8008080:	6039      	str	r1, [r7, #0]
 8008082:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008084:	88fb      	ldrh	r3, [r7, #6]
 8008086:	2b7f      	cmp	r3, #127	@ 0x7f
 8008088:	d802      	bhi.n	8008090 <ff_convert+0x18>
		c = chr;
 800808a:	88fb      	ldrh	r3, [r7, #6]
 800808c:	81fb      	strh	r3, [r7, #14]
 800808e:	e025      	b.n	80080dc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00b      	beq.n	80080ae <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008096:	88fb      	ldrh	r3, [r7, #6]
 8008098:	2bff      	cmp	r3, #255	@ 0xff
 800809a:	d805      	bhi.n	80080a8 <ff_convert+0x30>
 800809c:	88fb      	ldrh	r3, [r7, #6]
 800809e:	3b80      	subs	r3, #128	@ 0x80
 80080a0:	4a12      	ldr	r2, [pc, #72]	@ (80080ec <ff_convert+0x74>)
 80080a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080a6:	e000      	b.n	80080aa <ff_convert+0x32>
 80080a8:	2300      	movs	r3, #0
 80080aa:	81fb      	strh	r3, [r7, #14]
 80080ac:	e016      	b.n	80080dc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80080ae:	2300      	movs	r3, #0
 80080b0:	81fb      	strh	r3, [r7, #14]
 80080b2:	e009      	b.n	80080c8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80080b4:	89fb      	ldrh	r3, [r7, #14]
 80080b6:	4a0d      	ldr	r2, [pc, #52]	@ (80080ec <ff_convert+0x74>)
 80080b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080bc:	88fa      	ldrh	r2, [r7, #6]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d006      	beq.n	80080d0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80080c2:	89fb      	ldrh	r3, [r7, #14]
 80080c4:	3301      	adds	r3, #1
 80080c6:	81fb      	strh	r3, [r7, #14]
 80080c8:	89fb      	ldrh	r3, [r7, #14]
 80080ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80080cc:	d9f2      	bls.n	80080b4 <ff_convert+0x3c>
 80080ce:	e000      	b.n	80080d2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80080d0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80080d2:	89fb      	ldrh	r3, [r7, #14]
 80080d4:	3380      	adds	r3, #128	@ 0x80
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80080dc:	89fb      	ldrh	r3, [r7, #14]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3714      	adds	r7, #20
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	080093cc 	.word	0x080093cc

080080f0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b087      	sub	sp, #28
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	4603      	mov	r3, r0
 80080f8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80080fa:	88fb      	ldrh	r3, [r7, #6]
 80080fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008100:	d201      	bcs.n	8008106 <ff_wtoupper+0x16>
 8008102:	4b3e      	ldr	r3, [pc, #248]	@ (80081fc <ff_wtoupper+0x10c>)
 8008104:	e000      	b.n	8008108 <ff_wtoupper+0x18>
 8008106:	4b3e      	ldr	r3, [pc, #248]	@ (8008200 <ff_wtoupper+0x110>)
 8008108:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	1c9a      	adds	r2, r3, #2
 800810e:	617a      	str	r2, [r7, #20]
 8008110:	881b      	ldrh	r3, [r3, #0]
 8008112:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8008114:	8a7b      	ldrh	r3, [r7, #18]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d068      	beq.n	80081ec <ff_wtoupper+0xfc>
 800811a:	88fa      	ldrh	r2, [r7, #6]
 800811c:	8a7b      	ldrh	r3, [r7, #18]
 800811e:	429a      	cmp	r2, r3
 8008120:	d364      	bcc.n	80081ec <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	1c9a      	adds	r2, r3, #2
 8008126:	617a      	str	r2, [r7, #20]
 8008128:	881b      	ldrh	r3, [r3, #0]
 800812a:	823b      	strh	r3, [r7, #16]
 800812c:	8a3b      	ldrh	r3, [r7, #16]
 800812e:	0a1b      	lsrs	r3, r3, #8
 8008130:	81fb      	strh	r3, [r7, #14]
 8008132:	8a3b      	ldrh	r3, [r7, #16]
 8008134:	b2db      	uxtb	r3, r3
 8008136:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8008138:	88fa      	ldrh	r2, [r7, #6]
 800813a:	8a79      	ldrh	r1, [r7, #18]
 800813c:	8a3b      	ldrh	r3, [r7, #16]
 800813e:	440b      	add	r3, r1
 8008140:	429a      	cmp	r2, r3
 8008142:	da49      	bge.n	80081d8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8008144:	89fb      	ldrh	r3, [r7, #14]
 8008146:	2b08      	cmp	r3, #8
 8008148:	d84f      	bhi.n	80081ea <ff_wtoupper+0xfa>
 800814a:	a201      	add	r2, pc, #4	@ (adr r2, 8008150 <ff_wtoupper+0x60>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008175 	.word	0x08008175
 8008154:	08008187 	.word	0x08008187
 8008158:	0800819d 	.word	0x0800819d
 800815c:	080081a5 	.word	0x080081a5
 8008160:	080081ad 	.word	0x080081ad
 8008164:	080081b5 	.word	0x080081b5
 8008168:	080081bd 	.word	0x080081bd
 800816c:	080081c5 	.word	0x080081c5
 8008170:	080081cd 	.word	0x080081cd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8008174:	88fa      	ldrh	r2, [r7, #6]
 8008176:	8a7b      	ldrh	r3, [r7, #18]
 8008178:	1ad3      	subs	r3, r2, r3
 800817a:	005b      	lsls	r3, r3, #1
 800817c:	697a      	ldr	r2, [r7, #20]
 800817e:	4413      	add	r3, r2
 8008180:	881b      	ldrh	r3, [r3, #0]
 8008182:	80fb      	strh	r3, [r7, #6]
 8008184:	e027      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8008186:	88fa      	ldrh	r2, [r7, #6]
 8008188:	8a7b      	ldrh	r3, [r7, #18]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	b29b      	uxth	r3, r3
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	b29b      	uxth	r3, r3
 8008194:	88fa      	ldrh	r2, [r7, #6]
 8008196:	1ad3      	subs	r3, r2, r3
 8008198:	80fb      	strh	r3, [r7, #6]
 800819a:	e01c      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800819c:	88fb      	ldrh	r3, [r7, #6]
 800819e:	3b10      	subs	r3, #16
 80081a0:	80fb      	strh	r3, [r7, #6]
 80081a2:	e018      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80081a4:	88fb      	ldrh	r3, [r7, #6]
 80081a6:	3b20      	subs	r3, #32
 80081a8:	80fb      	strh	r3, [r7, #6]
 80081aa:	e014      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80081ac:	88fb      	ldrh	r3, [r7, #6]
 80081ae:	3b30      	subs	r3, #48	@ 0x30
 80081b0:	80fb      	strh	r3, [r7, #6]
 80081b2:	e010      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80081b4:	88fb      	ldrh	r3, [r7, #6]
 80081b6:	3b1a      	subs	r3, #26
 80081b8:	80fb      	strh	r3, [r7, #6]
 80081ba:	e00c      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80081bc:	88fb      	ldrh	r3, [r7, #6]
 80081be:	3308      	adds	r3, #8
 80081c0:	80fb      	strh	r3, [r7, #6]
 80081c2:	e008      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80081c4:	88fb      	ldrh	r3, [r7, #6]
 80081c6:	3b50      	subs	r3, #80	@ 0x50
 80081c8:	80fb      	strh	r3, [r7, #6]
 80081ca:	e004      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80081cc:	88fb      	ldrh	r3, [r7, #6]
 80081ce:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80081d2:	80fb      	strh	r3, [r7, #6]
 80081d4:	bf00      	nop
			}
			break;
 80081d6:	e008      	b.n	80081ea <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80081d8:	89fb      	ldrh	r3, [r7, #14]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d195      	bne.n	800810a <ff_wtoupper+0x1a>
 80081de:	8a3b      	ldrh	r3, [r7, #16]
 80081e0:	005b      	lsls	r3, r3, #1
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4413      	add	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80081e8:	e78f      	b.n	800810a <ff_wtoupper+0x1a>
			break;
 80081ea:	bf00      	nop
	}

	return chr;
 80081ec:	88fb      	ldrh	r3, [r7, #6]
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	371c      	adds	r7, #28
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	080094cc 	.word	0x080094cc
 8008200:	080096c0 	.word	0x080096c0

08008204 <std>:
 8008204:	2300      	movs	r3, #0
 8008206:	b510      	push	{r4, lr}
 8008208:	4604      	mov	r4, r0
 800820a:	e9c0 3300 	strd	r3, r3, [r0]
 800820e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008212:	6083      	str	r3, [r0, #8]
 8008214:	8181      	strh	r1, [r0, #12]
 8008216:	6643      	str	r3, [r0, #100]	@ 0x64
 8008218:	81c2      	strh	r2, [r0, #14]
 800821a:	6183      	str	r3, [r0, #24]
 800821c:	4619      	mov	r1, r3
 800821e:	2208      	movs	r2, #8
 8008220:	305c      	adds	r0, #92	@ 0x5c
 8008222:	f000 f9f9 	bl	8008618 <memset>
 8008226:	4b0d      	ldr	r3, [pc, #52]	@ (800825c <std+0x58>)
 8008228:	6263      	str	r3, [r4, #36]	@ 0x24
 800822a:	4b0d      	ldr	r3, [pc, #52]	@ (8008260 <std+0x5c>)
 800822c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800822e:	4b0d      	ldr	r3, [pc, #52]	@ (8008264 <std+0x60>)
 8008230:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008232:	4b0d      	ldr	r3, [pc, #52]	@ (8008268 <std+0x64>)
 8008234:	6323      	str	r3, [r4, #48]	@ 0x30
 8008236:	4b0d      	ldr	r3, [pc, #52]	@ (800826c <std+0x68>)
 8008238:	6224      	str	r4, [r4, #32]
 800823a:	429c      	cmp	r4, r3
 800823c:	d006      	beq.n	800824c <std+0x48>
 800823e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008242:	4294      	cmp	r4, r2
 8008244:	d002      	beq.n	800824c <std+0x48>
 8008246:	33d0      	adds	r3, #208	@ 0xd0
 8008248:	429c      	cmp	r4, r3
 800824a:	d105      	bne.n	8008258 <std+0x54>
 800824c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008254:	f000 ba58 	b.w	8008708 <__retarget_lock_init_recursive>
 8008258:	bd10      	pop	{r4, pc}
 800825a:	bf00      	nop
 800825c:	08008469 	.word	0x08008469
 8008260:	0800848b 	.word	0x0800848b
 8008264:	080084c3 	.word	0x080084c3
 8008268:	080084e7 	.word	0x080084e7
 800826c:	200025c8 	.word	0x200025c8

08008270 <stdio_exit_handler>:
 8008270:	4a02      	ldr	r2, [pc, #8]	@ (800827c <stdio_exit_handler+0xc>)
 8008272:	4903      	ldr	r1, [pc, #12]	@ (8008280 <stdio_exit_handler+0x10>)
 8008274:	4803      	ldr	r0, [pc, #12]	@ (8008284 <stdio_exit_handler+0x14>)
 8008276:	f000 b869 	b.w	800834c <_fwalk_sglue>
 800827a:	bf00      	nop
 800827c:	20000024 	.word	0x20000024
 8008280:	08008fa5 	.word	0x08008fa5
 8008284:	20000034 	.word	0x20000034

08008288 <cleanup_stdio>:
 8008288:	6841      	ldr	r1, [r0, #4]
 800828a:	4b0c      	ldr	r3, [pc, #48]	@ (80082bc <cleanup_stdio+0x34>)
 800828c:	4299      	cmp	r1, r3
 800828e:	b510      	push	{r4, lr}
 8008290:	4604      	mov	r4, r0
 8008292:	d001      	beq.n	8008298 <cleanup_stdio+0x10>
 8008294:	f000 fe86 	bl	8008fa4 <_fflush_r>
 8008298:	68a1      	ldr	r1, [r4, #8]
 800829a:	4b09      	ldr	r3, [pc, #36]	@ (80082c0 <cleanup_stdio+0x38>)
 800829c:	4299      	cmp	r1, r3
 800829e:	d002      	beq.n	80082a6 <cleanup_stdio+0x1e>
 80082a0:	4620      	mov	r0, r4
 80082a2:	f000 fe7f 	bl	8008fa4 <_fflush_r>
 80082a6:	68e1      	ldr	r1, [r4, #12]
 80082a8:	4b06      	ldr	r3, [pc, #24]	@ (80082c4 <cleanup_stdio+0x3c>)
 80082aa:	4299      	cmp	r1, r3
 80082ac:	d004      	beq.n	80082b8 <cleanup_stdio+0x30>
 80082ae:	4620      	mov	r0, r4
 80082b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082b4:	f000 be76 	b.w	8008fa4 <_fflush_r>
 80082b8:	bd10      	pop	{r4, pc}
 80082ba:	bf00      	nop
 80082bc:	200025c8 	.word	0x200025c8
 80082c0:	20002630 	.word	0x20002630
 80082c4:	20002698 	.word	0x20002698

080082c8 <global_stdio_init.part.0>:
 80082c8:	b510      	push	{r4, lr}
 80082ca:	4b0b      	ldr	r3, [pc, #44]	@ (80082f8 <global_stdio_init.part.0+0x30>)
 80082cc:	4c0b      	ldr	r4, [pc, #44]	@ (80082fc <global_stdio_init.part.0+0x34>)
 80082ce:	4a0c      	ldr	r2, [pc, #48]	@ (8008300 <global_stdio_init.part.0+0x38>)
 80082d0:	601a      	str	r2, [r3, #0]
 80082d2:	4620      	mov	r0, r4
 80082d4:	2200      	movs	r2, #0
 80082d6:	2104      	movs	r1, #4
 80082d8:	f7ff ff94 	bl	8008204 <std>
 80082dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80082e0:	2201      	movs	r2, #1
 80082e2:	2109      	movs	r1, #9
 80082e4:	f7ff ff8e 	bl	8008204 <std>
 80082e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80082ec:	2202      	movs	r2, #2
 80082ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082f2:	2112      	movs	r1, #18
 80082f4:	f7ff bf86 	b.w	8008204 <std>
 80082f8:	20002700 	.word	0x20002700
 80082fc:	200025c8 	.word	0x200025c8
 8008300:	08008271 	.word	0x08008271

08008304 <__sfp_lock_acquire>:
 8008304:	4801      	ldr	r0, [pc, #4]	@ (800830c <__sfp_lock_acquire+0x8>)
 8008306:	f000 ba00 	b.w	800870a <__retarget_lock_acquire_recursive>
 800830a:	bf00      	nop
 800830c:	20002709 	.word	0x20002709

08008310 <__sfp_lock_release>:
 8008310:	4801      	ldr	r0, [pc, #4]	@ (8008318 <__sfp_lock_release+0x8>)
 8008312:	f000 b9fb 	b.w	800870c <__retarget_lock_release_recursive>
 8008316:	bf00      	nop
 8008318:	20002709 	.word	0x20002709

0800831c <__sinit>:
 800831c:	b510      	push	{r4, lr}
 800831e:	4604      	mov	r4, r0
 8008320:	f7ff fff0 	bl	8008304 <__sfp_lock_acquire>
 8008324:	6a23      	ldr	r3, [r4, #32]
 8008326:	b11b      	cbz	r3, 8008330 <__sinit+0x14>
 8008328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800832c:	f7ff bff0 	b.w	8008310 <__sfp_lock_release>
 8008330:	4b04      	ldr	r3, [pc, #16]	@ (8008344 <__sinit+0x28>)
 8008332:	6223      	str	r3, [r4, #32]
 8008334:	4b04      	ldr	r3, [pc, #16]	@ (8008348 <__sinit+0x2c>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1f5      	bne.n	8008328 <__sinit+0xc>
 800833c:	f7ff ffc4 	bl	80082c8 <global_stdio_init.part.0>
 8008340:	e7f2      	b.n	8008328 <__sinit+0xc>
 8008342:	bf00      	nop
 8008344:	08008289 	.word	0x08008289
 8008348:	20002700 	.word	0x20002700

0800834c <_fwalk_sglue>:
 800834c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008350:	4607      	mov	r7, r0
 8008352:	4688      	mov	r8, r1
 8008354:	4614      	mov	r4, r2
 8008356:	2600      	movs	r6, #0
 8008358:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800835c:	f1b9 0901 	subs.w	r9, r9, #1
 8008360:	d505      	bpl.n	800836e <_fwalk_sglue+0x22>
 8008362:	6824      	ldr	r4, [r4, #0]
 8008364:	2c00      	cmp	r4, #0
 8008366:	d1f7      	bne.n	8008358 <_fwalk_sglue+0xc>
 8008368:	4630      	mov	r0, r6
 800836a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800836e:	89ab      	ldrh	r3, [r5, #12]
 8008370:	2b01      	cmp	r3, #1
 8008372:	d907      	bls.n	8008384 <_fwalk_sglue+0x38>
 8008374:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008378:	3301      	adds	r3, #1
 800837a:	d003      	beq.n	8008384 <_fwalk_sglue+0x38>
 800837c:	4629      	mov	r1, r5
 800837e:	4638      	mov	r0, r7
 8008380:	47c0      	blx	r8
 8008382:	4306      	orrs	r6, r0
 8008384:	3568      	adds	r5, #104	@ 0x68
 8008386:	e7e9      	b.n	800835c <_fwalk_sglue+0x10>

08008388 <iprintf>:
 8008388:	b40f      	push	{r0, r1, r2, r3}
 800838a:	b507      	push	{r0, r1, r2, lr}
 800838c:	4906      	ldr	r1, [pc, #24]	@ (80083a8 <iprintf+0x20>)
 800838e:	ab04      	add	r3, sp, #16
 8008390:	6808      	ldr	r0, [r1, #0]
 8008392:	f853 2b04 	ldr.w	r2, [r3], #4
 8008396:	6881      	ldr	r1, [r0, #8]
 8008398:	9301      	str	r3, [sp, #4]
 800839a:	f000 fadb 	bl	8008954 <_vfiprintf_r>
 800839e:	b003      	add	sp, #12
 80083a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083a4:	b004      	add	sp, #16
 80083a6:	4770      	bx	lr
 80083a8:	20000030 	.word	0x20000030

080083ac <_puts_r>:
 80083ac:	6a03      	ldr	r3, [r0, #32]
 80083ae:	b570      	push	{r4, r5, r6, lr}
 80083b0:	6884      	ldr	r4, [r0, #8]
 80083b2:	4605      	mov	r5, r0
 80083b4:	460e      	mov	r6, r1
 80083b6:	b90b      	cbnz	r3, 80083bc <_puts_r+0x10>
 80083b8:	f7ff ffb0 	bl	800831c <__sinit>
 80083bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80083be:	07db      	lsls	r3, r3, #31
 80083c0:	d405      	bmi.n	80083ce <_puts_r+0x22>
 80083c2:	89a3      	ldrh	r3, [r4, #12]
 80083c4:	0598      	lsls	r0, r3, #22
 80083c6:	d402      	bmi.n	80083ce <_puts_r+0x22>
 80083c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083ca:	f000 f99e 	bl	800870a <__retarget_lock_acquire_recursive>
 80083ce:	89a3      	ldrh	r3, [r4, #12]
 80083d0:	0719      	lsls	r1, r3, #28
 80083d2:	d502      	bpl.n	80083da <_puts_r+0x2e>
 80083d4:	6923      	ldr	r3, [r4, #16]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d135      	bne.n	8008446 <_puts_r+0x9a>
 80083da:	4621      	mov	r1, r4
 80083dc:	4628      	mov	r0, r5
 80083de:	f000 f8c5 	bl	800856c <__swsetup_r>
 80083e2:	b380      	cbz	r0, 8008446 <_puts_r+0x9a>
 80083e4:	f04f 35ff 	mov.w	r5, #4294967295
 80083e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80083ea:	07da      	lsls	r2, r3, #31
 80083ec:	d405      	bmi.n	80083fa <_puts_r+0x4e>
 80083ee:	89a3      	ldrh	r3, [r4, #12]
 80083f0:	059b      	lsls	r3, r3, #22
 80083f2:	d402      	bmi.n	80083fa <_puts_r+0x4e>
 80083f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083f6:	f000 f989 	bl	800870c <__retarget_lock_release_recursive>
 80083fa:	4628      	mov	r0, r5
 80083fc:	bd70      	pop	{r4, r5, r6, pc}
 80083fe:	2b00      	cmp	r3, #0
 8008400:	da04      	bge.n	800840c <_puts_r+0x60>
 8008402:	69a2      	ldr	r2, [r4, #24]
 8008404:	429a      	cmp	r2, r3
 8008406:	dc17      	bgt.n	8008438 <_puts_r+0x8c>
 8008408:	290a      	cmp	r1, #10
 800840a:	d015      	beq.n	8008438 <_puts_r+0x8c>
 800840c:	6823      	ldr	r3, [r4, #0]
 800840e:	1c5a      	adds	r2, r3, #1
 8008410:	6022      	str	r2, [r4, #0]
 8008412:	7019      	strb	r1, [r3, #0]
 8008414:	68a3      	ldr	r3, [r4, #8]
 8008416:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800841a:	3b01      	subs	r3, #1
 800841c:	60a3      	str	r3, [r4, #8]
 800841e:	2900      	cmp	r1, #0
 8008420:	d1ed      	bne.n	80083fe <_puts_r+0x52>
 8008422:	2b00      	cmp	r3, #0
 8008424:	da11      	bge.n	800844a <_puts_r+0x9e>
 8008426:	4622      	mov	r2, r4
 8008428:	210a      	movs	r1, #10
 800842a:	4628      	mov	r0, r5
 800842c:	f000 f85f 	bl	80084ee <__swbuf_r>
 8008430:	3001      	adds	r0, #1
 8008432:	d0d7      	beq.n	80083e4 <_puts_r+0x38>
 8008434:	250a      	movs	r5, #10
 8008436:	e7d7      	b.n	80083e8 <_puts_r+0x3c>
 8008438:	4622      	mov	r2, r4
 800843a:	4628      	mov	r0, r5
 800843c:	f000 f857 	bl	80084ee <__swbuf_r>
 8008440:	3001      	adds	r0, #1
 8008442:	d1e7      	bne.n	8008414 <_puts_r+0x68>
 8008444:	e7ce      	b.n	80083e4 <_puts_r+0x38>
 8008446:	3e01      	subs	r6, #1
 8008448:	e7e4      	b.n	8008414 <_puts_r+0x68>
 800844a:	6823      	ldr	r3, [r4, #0]
 800844c:	1c5a      	adds	r2, r3, #1
 800844e:	6022      	str	r2, [r4, #0]
 8008450:	220a      	movs	r2, #10
 8008452:	701a      	strb	r2, [r3, #0]
 8008454:	e7ee      	b.n	8008434 <_puts_r+0x88>
	...

08008458 <puts>:
 8008458:	4b02      	ldr	r3, [pc, #8]	@ (8008464 <puts+0xc>)
 800845a:	4601      	mov	r1, r0
 800845c:	6818      	ldr	r0, [r3, #0]
 800845e:	f7ff bfa5 	b.w	80083ac <_puts_r>
 8008462:	bf00      	nop
 8008464:	20000030 	.word	0x20000030

08008468 <__sread>:
 8008468:	b510      	push	{r4, lr}
 800846a:	460c      	mov	r4, r1
 800846c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008470:	f000 f8fc 	bl	800866c <_read_r>
 8008474:	2800      	cmp	r0, #0
 8008476:	bfab      	itete	ge
 8008478:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800847a:	89a3      	ldrhlt	r3, [r4, #12]
 800847c:	181b      	addge	r3, r3, r0
 800847e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008482:	bfac      	ite	ge
 8008484:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008486:	81a3      	strhlt	r3, [r4, #12]
 8008488:	bd10      	pop	{r4, pc}

0800848a <__swrite>:
 800848a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800848e:	461f      	mov	r7, r3
 8008490:	898b      	ldrh	r3, [r1, #12]
 8008492:	05db      	lsls	r3, r3, #23
 8008494:	4605      	mov	r5, r0
 8008496:	460c      	mov	r4, r1
 8008498:	4616      	mov	r6, r2
 800849a:	d505      	bpl.n	80084a8 <__swrite+0x1e>
 800849c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084a0:	2302      	movs	r3, #2
 80084a2:	2200      	movs	r2, #0
 80084a4:	f000 f8d0 	bl	8008648 <_lseek_r>
 80084a8:	89a3      	ldrh	r3, [r4, #12]
 80084aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084b2:	81a3      	strh	r3, [r4, #12]
 80084b4:	4632      	mov	r2, r6
 80084b6:	463b      	mov	r3, r7
 80084b8:	4628      	mov	r0, r5
 80084ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084be:	f000 b8e7 	b.w	8008690 <_write_r>

080084c2 <__sseek>:
 80084c2:	b510      	push	{r4, lr}
 80084c4:	460c      	mov	r4, r1
 80084c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ca:	f000 f8bd 	bl	8008648 <_lseek_r>
 80084ce:	1c43      	adds	r3, r0, #1
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	bf15      	itete	ne
 80084d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084de:	81a3      	strheq	r3, [r4, #12]
 80084e0:	bf18      	it	ne
 80084e2:	81a3      	strhne	r3, [r4, #12]
 80084e4:	bd10      	pop	{r4, pc}

080084e6 <__sclose>:
 80084e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ea:	f000 b89d 	b.w	8008628 <_close_r>

080084ee <__swbuf_r>:
 80084ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f0:	460e      	mov	r6, r1
 80084f2:	4614      	mov	r4, r2
 80084f4:	4605      	mov	r5, r0
 80084f6:	b118      	cbz	r0, 8008500 <__swbuf_r+0x12>
 80084f8:	6a03      	ldr	r3, [r0, #32]
 80084fa:	b90b      	cbnz	r3, 8008500 <__swbuf_r+0x12>
 80084fc:	f7ff ff0e 	bl	800831c <__sinit>
 8008500:	69a3      	ldr	r3, [r4, #24]
 8008502:	60a3      	str	r3, [r4, #8]
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	071a      	lsls	r2, r3, #28
 8008508:	d501      	bpl.n	800850e <__swbuf_r+0x20>
 800850a:	6923      	ldr	r3, [r4, #16]
 800850c:	b943      	cbnz	r3, 8008520 <__swbuf_r+0x32>
 800850e:	4621      	mov	r1, r4
 8008510:	4628      	mov	r0, r5
 8008512:	f000 f82b 	bl	800856c <__swsetup_r>
 8008516:	b118      	cbz	r0, 8008520 <__swbuf_r+0x32>
 8008518:	f04f 37ff 	mov.w	r7, #4294967295
 800851c:	4638      	mov	r0, r7
 800851e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008520:	6823      	ldr	r3, [r4, #0]
 8008522:	6922      	ldr	r2, [r4, #16]
 8008524:	1a98      	subs	r0, r3, r2
 8008526:	6963      	ldr	r3, [r4, #20]
 8008528:	b2f6      	uxtb	r6, r6
 800852a:	4283      	cmp	r3, r0
 800852c:	4637      	mov	r7, r6
 800852e:	dc05      	bgt.n	800853c <__swbuf_r+0x4e>
 8008530:	4621      	mov	r1, r4
 8008532:	4628      	mov	r0, r5
 8008534:	f000 fd36 	bl	8008fa4 <_fflush_r>
 8008538:	2800      	cmp	r0, #0
 800853a:	d1ed      	bne.n	8008518 <__swbuf_r+0x2a>
 800853c:	68a3      	ldr	r3, [r4, #8]
 800853e:	3b01      	subs	r3, #1
 8008540:	60a3      	str	r3, [r4, #8]
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	6022      	str	r2, [r4, #0]
 8008548:	701e      	strb	r6, [r3, #0]
 800854a:	6962      	ldr	r2, [r4, #20]
 800854c:	1c43      	adds	r3, r0, #1
 800854e:	429a      	cmp	r2, r3
 8008550:	d004      	beq.n	800855c <__swbuf_r+0x6e>
 8008552:	89a3      	ldrh	r3, [r4, #12]
 8008554:	07db      	lsls	r3, r3, #31
 8008556:	d5e1      	bpl.n	800851c <__swbuf_r+0x2e>
 8008558:	2e0a      	cmp	r6, #10
 800855a:	d1df      	bne.n	800851c <__swbuf_r+0x2e>
 800855c:	4621      	mov	r1, r4
 800855e:	4628      	mov	r0, r5
 8008560:	f000 fd20 	bl	8008fa4 <_fflush_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	d0d9      	beq.n	800851c <__swbuf_r+0x2e>
 8008568:	e7d6      	b.n	8008518 <__swbuf_r+0x2a>
	...

0800856c <__swsetup_r>:
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	4b29      	ldr	r3, [pc, #164]	@ (8008614 <__swsetup_r+0xa8>)
 8008570:	4605      	mov	r5, r0
 8008572:	6818      	ldr	r0, [r3, #0]
 8008574:	460c      	mov	r4, r1
 8008576:	b118      	cbz	r0, 8008580 <__swsetup_r+0x14>
 8008578:	6a03      	ldr	r3, [r0, #32]
 800857a:	b90b      	cbnz	r3, 8008580 <__swsetup_r+0x14>
 800857c:	f7ff fece 	bl	800831c <__sinit>
 8008580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008584:	0719      	lsls	r1, r3, #28
 8008586:	d422      	bmi.n	80085ce <__swsetup_r+0x62>
 8008588:	06da      	lsls	r2, r3, #27
 800858a:	d407      	bmi.n	800859c <__swsetup_r+0x30>
 800858c:	2209      	movs	r2, #9
 800858e:	602a      	str	r2, [r5, #0]
 8008590:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008594:	81a3      	strh	r3, [r4, #12]
 8008596:	f04f 30ff 	mov.w	r0, #4294967295
 800859a:	e033      	b.n	8008604 <__swsetup_r+0x98>
 800859c:	0758      	lsls	r0, r3, #29
 800859e:	d512      	bpl.n	80085c6 <__swsetup_r+0x5a>
 80085a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085a2:	b141      	cbz	r1, 80085b6 <__swsetup_r+0x4a>
 80085a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085a8:	4299      	cmp	r1, r3
 80085aa:	d002      	beq.n	80085b2 <__swsetup_r+0x46>
 80085ac:	4628      	mov	r0, r5
 80085ae:	f000 f8af 	bl	8008710 <_free_r>
 80085b2:	2300      	movs	r3, #0
 80085b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80085b6:	89a3      	ldrh	r3, [r4, #12]
 80085b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085bc:	81a3      	strh	r3, [r4, #12]
 80085be:	2300      	movs	r3, #0
 80085c0:	6063      	str	r3, [r4, #4]
 80085c2:	6923      	ldr	r3, [r4, #16]
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	89a3      	ldrh	r3, [r4, #12]
 80085c8:	f043 0308 	orr.w	r3, r3, #8
 80085cc:	81a3      	strh	r3, [r4, #12]
 80085ce:	6923      	ldr	r3, [r4, #16]
 80085d0:	b94b      	cbnz	r3, 80085e6 <__swsetup_r+0x7a>
 80085d2:	89a3      	ldrh	r3, [r4, #12]
 80085d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085dc:	d003      	beq.n	80085e6 <__swsetup_r+0x7a>
 80085de:	4621      	mov	r1, r4
 80085e0:	4628      	mov	r0, r5
 80085e2:	f000 fd2d 	bl	8009040 <__smakebuf_r>
 80085e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ea:	f013 0201 	ands.w	r2, r3, #1
 80085ee:	d00a      	beq.n	8008606 <__swsetup_r+0x9a>
 80085f0:	2200      	movs	r2, #0
 80085f2:	60a2      	str	r2, [r4, #8]
 80085f4:	6962      	ldr	r2, [r4, #20]
 80085f6:	4252      	negs	r2, r2
 80085f8:	61a2      	str	r2, [r4, #24]
 80085fa:	6922      	ldr	r2, [r4, #16]
 80085fc:	b942      	cbnz	r2, 8008610 <__swsetup_r+0xa4>
 80085fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008602:	d1c5      	bne.n	8008590 <__swsetup_r+0x24>
 8008604:	bd38      	pop	{r3, r4, r5, pc}
 8008606:	0799      	lsls	r1, r3, #30
 8008608:	bf58      	it	pl
 800860a:	6962      	ldrpl	r2, [r4, #20]
 800860c:	60a2      	str	r2, [r4, #8]
 800860e:	e7f4      	b.n	80085fa <__swsetup_r+0x8e>
 8008610:	2000      	movs	r0, #0
 8008612:	e7f7      	b.n	8008604 <__swsetup_r+0x98>
 8008614:	20000030 	.word	0x20000030

08008618 <memset>:
 8008618:	4402      	add	r2, r0
 800861a:	4603      	mov	r3, r0
 800861c:	4293      	cmp	r3, r2
 800861e:	d100      	bne.n	8008622 <memset+0xa>
 8008620:	4770      	bx	lr
 8008622:	f803 1b01 	strb.w	r1, [r3], #1
 8008626:	e7f9      	b.n	800861c <memset+0x4>

08008628 <_close_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4d06      	ldr	r5, [pc, #24]	@ (8008644 <_close_r+0x1c>)
 800862c:	2300      	movs	r3, #0
 800862e:	4604      	mov	r4, r0
 8008630:	4608      	mov	r0, r1
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	f7f9 f8d5 	bl	80017e2 <_close>
 8008638:	1c43      	adds	r3, r0, #1
 800863a:	d102      	bne.n	8008642 <_close_r+0x1a>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	b103      	cbz	r3, 8008642 <_close_r+0x1a>
 8008640:	6023      	str	r3, [r4, #0]
 8008642:	bd38      	pop	{r3, r4, r5, pc}
 8008644:	20002704 	.word	0x20002704

08008648 <_lseek_r>:
 8008648:	b538      	push	{r3, r4, r5, lr}
 800864a:	4d07      	ldr	r5, [pc, #28]	@ (8008668 <_lseek_r+0x20>)
 800864c:	4604      	mov	r4, r0
 800864e:	4608      	mov	r0, r1
 8008650:	4611      	mov	r1, r2
 8008652:	2200      	movs	r2, #0
 8008654:	602a      	str	r2, [r5, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	f7f9 f8ea 	bl	8001830 <_lseek>
 800865c:	1c43      	adds	r3, r0, #1
 800865e:	d102      	bne.n	8008666 <_lseek_r+0x1e>
 8008660:	682b      	ldr	r3, [r5, #0]
 8008662:	b103      	cbz	r3, 8008666 <_lseek_r+0x1e>
 8008664:	6023      	str	r3, [r4, #0]
 8008666:	bd38      	pop	{r3, r4, r5, pc}
 8008668:	20002704 	.word	0x20002704

0800866c <_read_r>:
 800866c:	b538      	push	{r3, r4, r5, lr}
 800866e:	4d07      	ldr	r5, [pc, #28]	@ (800868c <_read_r+0x20>)
 8008670:	4604      	mov	r4, r0
 8008672:	4608      	mov	r0, r1
 8008674:	4611      	mov	r1, r2
 8008676:	2200      	movs	r2, #0
 8008678:	602a      	str	r2, [r5, #0]
 800867a:	461a      	mov	r2, r3
 800867c:	f7f9 f894 	bl	80017a8 <_read>
 8008680:	1c43      	adds	r3, r0, #1
 8008682:	d102      	bne.n	800868a <_read_r+0x1e>
 8008684:	682b      	ldr	r3, [r5, #0]
 8008686:	b103      	cbz	r3, 800868a <_read_r+0x1e>
 8008688:	6023      	str	r3, [r4, #0]
 800868a:	bd38      	pop	{r3, r4, r5, pc}
 800868c:	20002704 	.word	0x20002704

08008690 <_write_r>:
 8008690:	b538      	push	{r3, r4, r5, lr}
 8008692:	4d07      	ldr	r5, [pc, #28]	@ (80086b0 <_write_r+0x20>)
 8008694:	4604      	mov	r4, r0
 8008696:	4608      	mov	r0, r1
 8008698:	4611      	mov	r1, r2
 800869a:	2200      	movs	r2, #0
 800869c:	602a      	str	r2, [r5, #0]
 800869e:	461a      	mov	r2, r3
 80086a0:	f7f8 fc4c 	bl	8000f3c <_write>
 80086a4:	1c43      	adds	r3, r0, #1
 80086a6:	d102      	bne.n	80086ae <_write_r+0x1e>
 80086a8:	682b      	ldr	r3, [r5, #0]
 80086aa:	b103      	cbz	r3, 80086ae <_write_r+0x1e>
 80086ac:	6023      	str	r3, [r4, #0]
 80086ae:	bd38      	pop	{r3, r4, r5, pc}
 80086b0:	20002704 	.word	0x20002704

080086b4 <__errno>:
 80086b4:	4b01      	ldr	r3, [pc, #4]	@ (80086bc <__errno+0x8>)
 80086b6:	6818      	ldr	r0, [r3, #0]
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	20000030 	.word	0x20000030

080086c0 <__libc_init_array>:
 80086c0:	b570      	push	{r4, r5, r6, lr}
 80086c2:	4d0d      	ldr	r5, [pc, #52]	@ (80086f8 <__libc_init_array+0x38>)
 80086c4:	4c0d      	ldr	r4, [pc, #52]	@ (80086fc <__libc_init_array+0x3c>)
 80086c6:	1b64      	subs	r4, r4, r5
 80086c8:	10a4      	asrs	r4, r4, #2
 80086ca:	2600      	movs	r6, #0
 80086cc:	42a6      	cmp	r6, r4
 80086ce:	d109      	bne.n	80086e4 <__libc_init_array+0x24>
 80086d0:	4d0b      	ldr	r5, [pc, #44]	@ (8008700 <__libc_init_array+0x40>)
 80086d2:	4c0c      	ldr	r4, [pc, #48]	@ (8008704 <__libc_init_array+0x44>)
 80086d4:	f000 fd22 	bl	800911c <_init>
 80086d8:	1b64      	subs	r4, r4, r5
 80086da:	10a4      	asrs	r4, r4, #2
 80086dc:	2600      	movs	r6, #0
 80086de:	42a6      	cmp	r6, r4
 80086e0:	d105      	bne.n	80086ee <__libc_init_array+0x2e>
 80086e2:	bd70      	pop	{r4, r5, r6, pc}
 80086e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80086e8:	4798      	blx	r3
 80086ea:	3601      	adds	r6, #1
 80086ec:	e7ee      	b.n	80086cc <__libc_init_array+0xc>
 80086ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80086f2:	4798      	blx	r3
 80086f4:	3601      	adds	r6, #1
 80086f6:	e7f2      	b.n	80086de <__libc_init_array+0x1e>
 80086f8:	080097b8 	.word	0x080097b8
 80086fc:	080097b8 	.word	0x080097b8
 8008700:	080097b8 	.word	0x080097b8
 8008704:	080097bc 	.word	0x080097bc

08008708 <__retarget_lock_init_recursive>:
 8008708:	4770      	bx	lr

0800870a <__retarget_lock_acquire_recursive>:
 800870a:	4770      	bx	lr

0800870c <__retarget_lock_release_recursive>:
 800870c:	4770      	bx	lr
	...

08008710 <_free_r>:
 8008710:	b538      	push	{r3, r4, r5, lr}
 8008712:	4605      	mov	r5, r0
 8008714:	2900      	cmp	r1, #0
 8008716:	d041      	beq.n	800879c <_free_r+0x8c>
 8008718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800871c:	1f0c      	subs	r4, r1, #4
 800871e:	2b00      	cmp	r3, #0
 8008720:	bfb8      	it	lt
 8008722:	18e4      	addlt	r4, r4, r3
 8008724:	f000 f8e0 	bl	80088e8 <__malloc_lock>
 8008728:	4a1d      	ldr	r2, [pc, #116]	@ (80087a0 <_free_r+0x90>)
 800872a:	6813      	ldr	r3, [r2, #0]
 800872c:	b933      	cbnz	r3, 800873c <_free_r+0x2c>
 800872e:	6063      	str	r3, [r4, #4]
 8008730:	6014      	str	r4, [r2, #0]
 8008732:	4628      	mov	r0, r5
 8008734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008738:	f000 b8dc 	b.w	80088f4 <__malloc_unlock>
 800873c:	42a3      	cmp	r3, r4
 800873e:	d908      	bls.n	8008752 <_free_r+0x42>
 8008740:	6820      	ldr	r0, [r4, #0]
 8008742:	1821      	adds	r1, r4, r0
 8008744:	428b      	cmp	r3, r1
 8008746:	bf01      	itttt	eq
 8008748:	6819      	ldreq	r1, [r3, #0]
 800874a:	685b      	ldreq	r3, [r3, #4]
 800874c:	1809      	addeq	r1, r1, r0
 800874e:	6021      	streq	r1, [r4, #0]
 8008750:	e7ed      	b.n	800872e <_free_r+0x1e>
 8008752:	461a      	mov	r2, r3
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	b10b      	cbz	r3, 800875c <_free_r+0x4c>
 8008758:	42a3      	cmp	r3, r4
 800875a:	d9fa      	bls.n	8008752 <_free_r+0x42>
 800875c:	6811      	ldr	r1, [r2, #0]
 800875e:	1850      	adds	r0, r2, r1
 8008760:	42a0      	cmp	r0, r4
 8008762:	d10b      	bne.n	800877c <_free_r+0x6c>
 8008764:	6820      	ldr	r0, [r4, #0]
 8008766:	4401      	add	r1, r0
 8008768:	1850      	adds	r0, r2, r1
 800876a:	4283      	cmp	r3, r0
 800876c:	6011      	str	r1, [r2, #0]
 800876e:	d1e0      	bne.n	8008732 <_free_r+0x22>
 8008770:	6818      	ldr	r0, [r3, #0]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	6053      	str	r3, [r2, #4]
 8008776:	4408      	add	r0, r1
 8008778:	6010      	str	r0, [r2, #0]
 800877a:	e7da      	b.n	8008732 <_free_r+0x22>
 800877c:	d902      	bls.n	8008784 <_free_r+0x74>
 800877e:	230c      	movs	r3, #12
 8008780:	602b      	str	r3, [r5, #0]
 8008782:	e7d6      	b.n	8008732 <_free_r+0x22>
 8008784:	6820      	ldr	r0, [r4, #0]
 8008786:	1821      	adds	r1, r4, r0
 8008788:	428b      	cmp	r3, r1
 800878a:	bf04      	itt	eq
 800878c:	6819      	ldreq	r1, [r3, #0]
 800878e:	685b      	ldreq	r3, [r3, #4]
 8008790:	6063      	str	r3, [r4, #4]
 8008792:	bf04      	itt	eq
 8008794:	1809      	addeq	r1, r1, r0
 8008796:	6021      	streq	r1, [r4, #0]
 8008798:	6054      	str	r4, [r2, #4]
 800879a:	e7ca      	b.n	8008732 <_free_r+0x22>
 800879c:	bd38      	pop	{r3, r4, r5, pc}
 800879e:	bf00      	nop
 80087a0:	20002710 	.word	0x20002710

080087a4 <sbrk_aligned>:
 80087a4:	b570      	push	{r4, r5, r6, lr}
 80087a6:	4e0f      	ldr	r6, [pc, #60]	@ (80087e4 <sbrk_aligned+0x40>)
 80087a8:	460c      	mov	r4, r1
 80087aa:	6831      	ldr	r1, [r6, #0]
 80087ac:	4605      	mov	r5, r0
 80087ae:	b911      	cbnz	r1, 80087b6 <sbrk_aligned+0x12>
 80087b0:	f000 fca4 	bl	80090fc <_sbrk_r>
 80087b4:	6030      	str	r0, [r6, #0]
 80087b6:	4621      	mov	r1, r4
 80087b8:	4628      	mov	r0, r5
 80087ba:	f000 fc9f 	bl	80090fc <_sbrk_r>
 80087be:	1c43      	adds	r3, r0, #1
 80087c0:	d103      	bne.n	80087ca <sbrk_aligned+0x26>
 80087c2:	f04f 34ff 	mov.w	r4, #4294967295
 80087c6:	4620      	mov	r0, r4
 80087c8:	bd70      	pop	{r4, r5, r6, pc}
 80087ca:	1cc4      	adds	r4, r0, #3
 80087cc:	f024 0403 	bic.w	r4, r4, #3
 80087d0:	42a0      	cmp	r0, r4
 80087d2:	d0f8      	beq.n	80087c6 <sbrk_aligned+0x22>
 80087d4:	1a21      	subs	r1, r4, r0
 80087d6:	4628      	mov	r0, r5
 80087d8:	f000 fc90 	bl	80090fc <_sbrk_r>
 80087dc:	3001      	adds	r0, #1
 80087de:	d1f2      	bne.n	80087c6 <sbrk_aligned+0x22>
 80087e0:	e7ef      	b.n	80087c2 <sbrk_aligned+0x1e>
 80087e2:	bf00      	nop
 80087e4:	2000270c 	.word	0x2000270c

080087e8 <_malloc_r>:
 80087e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087ec:	1ccd      	adds	r5, r1, #3
 80087ee:	f025 0503 	bic.w	r5, r5, #3
 80087f2:	3508      	adds	r5, #8
 80087f4:	2d0c      	cmp	r5, #12
 80087f6:	bf38      	it	cc
 80087f8:	250c      	movcc	r5, #12
 80087fa:	2d00      	cmp	r5, #0
 80087fc:	4606      	mov	r6, r0
 80087fe:	db01      	blt.n	8008804 <_malloc_r+0x1c>
 8008800:	42a9      	cmp	r1, r5
 8008802:	d904      	bls.n	800880e <_malloc_r+0x26>
 8008804:	230c      	movs	r3, #12
 8008806:	6033      	str	r3, [r6, #0]
 8008808:	2000      	movs	r0, #0
 800880a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800880e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80088e4 <_malloc_r+0xfc>
 8008812:	f000 f869 	bl	80088e8 <__malloc_lock>
 8008816:	f8d8 3000 	ldr.w	r3, [r8]
 800881a:	461c      	mov	r4, r3
 800881c:	bb44      	cbnz	r4, 8008870 <_malloc_r+0x88>
 800881e:	4629      	mov	r1, r5
 8008820:	4630      	mov	r0, r6
 8008822:	f7ff ffbf 	bl	80087a4 <sbrk_aligned>
 8008826:	1c43      	adds	r3, r0, #1
 8008828:	4604      	mov	r4, r0
 800882a:	d158      	bne.n	80088de <_malloc_r+0xf6>
 800882c:	f8d8 4000 	ldr.w	r4, [r8]
 8008830:	4627      	mov	r7, r4
 8008832:	2f00      	cmp	r7, #0
 8008834:	d143      	bne.n	80088be <_malloc_r+0xd6>
 8008836:	2c00      	cmp	r4, #0
 8008838:	d04b      	beq.n	80088d2 <_malloc_r+0xea>
 800883a:	6823      	ldr	r3, [r4, #0]
 800883c:	4639      	mov	r1, r7
 800883e:	4630      	mov	r0, r6
 8008840:	eb04 0903 	add.w	r9, r4, r3
 8008844:	f000 fc5a 	bl	80090fc <_sbrk_r>
 8008848:	4581      	cmp	r9, r0
 800884a:	d142      	bne.n	80088d2 <_malloc_r+0xea>
 800884c:	6821      	ldr	r1, [r4, #0]
 800884e:	1a6d      	subs	r5, r5, r1
 8008850:	4629      	mov	r1, r5
 8008852:	4630      	mov	r0, r6
 8008854:	f7ff ffa6 	bl	80087a4 <sbrk_aligned>
 8008858:	3001      	adds	r0, #1
 800885a:	d03a      	beq.n	80088d2 <_malloc_r+0xea>
 800885c:	6823      	ldr	r3, [r4, #0]
 800885e:	442b      	add	r3, r5
 8008860:	6023      	str	r3, [r4, #0]
 8008862:	f8d8 3000 	ldr.w	r3, [r8]
 8008866:	685a      	ldr	r2, [r3, #4]
 8008868:	bb62      	cbnz	r2, 80088c4 <_malloc_r+0xdc>
 800886a:	f8c8 7000 	str.w	r7, [r8]
 800886e:	e00f      	b.n	8008890 <_malloc_r+0xa8>
 8008870:	6822      	ldr	r2, [r4, #0]
 8008872:	1b52      	subs	r2, r2, r5
 8008874:	d420      	bmi.n	80088b8 <_malloc_r+0xd0>
 8008876:	2a0b      	cmp	r2, #11
 8008878:	d917      	bls.n	80088aa <_malloc_r+0xc2>
 800887a:	1961      	adds	r1, r4, r5
 800887c:	42a3      	cmp	r3, r4
 800887e:	6025      	str	r5, [r4, #0]
 8008880:	bf18      	it	ne
 8008882:	6059      	strne	r1, [r3, #4]
 8008884:	6863      	ldr	r3, [r4, #4]
 8008886:	bf08      	it	eq
 8008888:	f8c8 1000 	streq.w	r1, [r8]
 800888c:	5162      	str	r2, [r4, r5]
 800888e:	604b      	str	r3, [r1, #4]
 8008890:	4630      	mov	r0, r6
 8008892:	f000 f82f 	bl	80088f4 <__malloc_unlock>
 8008896:	f104 000b 	add.w	r0, r4, #11
 800889a:	1d23      	adds	r3, r4, #4
 800889c:	f020 0007 	bic.w	r0, r0, #7
 80088a0:	1ac2      	subs	r2, r0, r3
 80088a2:	bf1c      	itt	ne
 80088a4:	1a1b      	subne	r3, r3, r0
 80088a6:	50a3      	strne	r3, [r4, r2]
 80088a8:	e7af      	b.n	800880a <_malloc_r+0x22>
 80088aa:	6862      	ldr	r2, [r4, #4]
 80088ac:	42a3      	cmp	r3, r4
 80088ae:	bf0c      	ite	eq
 80088b0:	f8c8 2000 	streq.w	r2, [r8]
 80088b4:	605a      	strne	r2, [r3, #4]
 80088b6:	e7eb      	b.n	8008890 <_malloc_r+0xa8>
 80088b8:	4623      	mov	r3, r4
 80088ba:	6864      	ldr	r4, [r4, #4]
 80088bc:	e7ae      	b.n	800881c <_malloc_r+0x34>
 80088be:	463c      	mov	r4, r7
 80088c0:	687f      	ldr	r7, [r7, #4]
 80088c2:	e7b6      	b.n	8008832 <_malloc_r+0x4a>
 80088c4:	461a      	mov	r2, r3
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	42a3      	cmp	r3, r4
 80088ca:	d1fb      	bne.n	80088c4 <_malloc_r+0xdc>
 80088cc:	2300      	movs	r3, #0
 80088ce:	6053      	str	r3, [r2, #4]
 80088d0:	e7de      	b.n	8008890 <_malloc_r+0xa8>
 80088d2:	230c      	movs	r3, #12
 80088d4:	6033      	str	r3, [r6, #0]
 80088d6:	4630      	mov	r0, r6
 80088d8:	f000 f80c 	bl	80088f4 <__malloc_unlock>
 80088dc:	e794      	b.n	8008808 <_malloc_r+0x20>
 80088de:	6005      	str	r5, [r0, #0]
 80088e0:	e7d6      	b.n	8008890 <_malloc_r+0xa8>
 80088e2:	bf00      	nop
 80088e4:	20002710 	.word	0x20002710

080088e8 <__malloc_lock>:
 80088e8:	4801      	ldr	r0, [pc, #4]	@ (80088f0 <__malloc_lock+0x8>)
 80088ea:	f7ff bf0e 	b.w	800870a <__retarget_lock_acquire_recursive>
 80088ee:	bf00      	nop
 80088f0:	20002708 	.word	0x20002708

080088f4 <__malloc_unlock>:
 80088f4:	4801      	ldr	r0, [pc, #4]	@ (80088fc <__malloc_unlock+0x8>)
 80088f6:	f7ff bf09 	b.w	800870c <__retarget_lock_release_recursive>
 80088fa:	bf00      	nop
 80088fc:	20002708 	.word	0x20002708

08008900 <__sfputc_r>:
 8008900:	6893      	ldr	r3, [r2, #8]
 8008902:	3b01      	subs	r3, #1
 8008904:	2b00      	cmp	r3, #0
 8008906:	b410      	push	{r4}
 8008908:	6093      	str	r3, [r2, #8]
 800890a:	da08      	bge.n	800891e <__sfputc_r+0x1e>
 800890c:	6994      	ldr	r4, [r2, #24]
 800890e:	42a3      	cmp	r3, r4
 8008910:	db01      	blt.n	8008916 <__sfputc_r+0x16>
 8008912:	290a      	cmp	r1, #10
 8008914:	d103      	bne.n	800891e <__sfputc_r+0x1e>
 8008916:	f85d 4b04 	ldr.w	r4, [sp], #4
 800891a:	f7ff bde8 	b.w	80084ee <__swbuf_r>
 800891e:	6813      	ldr	r3, [r2, #0]
 8008920:	1c58      	adds	r0, r3, #1
 8008922:	6010      	str	r0, [r2, #0]
 8008924:	7019      	strb	r1, [r3, #0]
 8008926:	4608      	mov	r0, r1
 8008928:	f85d 4b04 	ldr.w	r4, [sp], #4
 800892c:	4770      	bx	lr

0800892e <__sfputs_r>:
 800892e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008930:	4606      	mov	r6, r0
 8008932:	460f      	mov	r7, r1
 8008934:	4614      	mov	r4, r2
 8008936:	18d5      	adds	r5, r2, r3
 8008938:	42ac      	cmp	r4, r5
 800893a:	d101      	bne.n	8008940 <__sfputs_r+0x12>
 800893c:	2000      	movs	r0, #0
 800893e:	e007      	b.n	8008950 <__sfputs_r+0x22>
 8008940:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008944:	463a      	mov	r2, r7
 8008946:	4630      	mov	r0, r6
 8008948:	f7ff ffda 	bl	8008900 <__sfputc_r>
 800894c:	1c43      	adds	r3, r0, #1
 800894e:	d1f3      	bne.n	8008938 <__sfputs_r+0xa>
 8008950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008954 <_vfiprintf_r>:
 8008954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008958:	460d      	mov	r5, r1
 800895a:	b09d      	sub	sp, #116	@ 0x74
 800895c:	4614      	mov	r4, r2
 800895e:	4698      	mov	r8, r3
 8008960:	4606      	mov	r6, r0
 8008962:	b118      	cbz	r0, 800896c <_vfiprintf_r+0x18>
 8008964:	6a03      	ldr	r3, [r0, #32]
 8008966:	b90b      	cbnz	r3, 800896c <_vfiprintf_r+0x18>
 8008968:	f7ff fcd8 	bl	800831c <__sinit>
 800896c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800896e:	07d9      	lsls	r1, r3, #31
 8008970:	d405      	bmi.n	800897e <_vfiprintf_r+0x2a>
 8008972:	89ab      	ldrh	r3, [r5, #12]
 8008974:	059a      	lsls	r2, r3, #22
 8008976:	d402      	bmi.n	800897e <_vfiprintf_r+0x2a>
 8008978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800897a:	f7ff fec6 	bl	800870a <__retarget_lock_acquire_recursive>
 800897e:	89ab      	ldrh	r3, [r5, #12]
 8008980:	071b      	lsls	r3, r3, #28
 8008982:	d501      	bpl.n	8008988 <_vfiprintf_r+0x34>
 8008984:	692b      	ldr	r3, [r5, #16]
 8008986:	b99b      	cbnz	r3, 80089b0 <_vfiprintf_r+0x5c>
 8008988:	4629      	mov	r1, r5
 800898a:	4630      	mov	r0, r6
 800898c:	f7ff fdee 	bl	800856c <__swsetup_r>
 8008990:	b170      	cbz	r0, 80089b0 <_vfiprintf_r+0x5c>
 8008992:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008994:	07dc      	lsls	r4, r3, #31
 8008996:	d504      	bpl.n	80089a2 <_vfiprintf_r+0x4e>
 8008998:	f04f 30ff 	mov.w	r0, #4294967295
 800899c:	b01d      	add	sp, #116	@ 0x74
 800899e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a2:	89ab      	ldrh	r3, [r5, #12]
 80089a4:	0598      	lsls	r0, r3, #22
 80089a6:	d4f7      	bmi.n	8008998 <_vfiprintf_r+0x44>
 80089a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089aa:	f7ff feaf 	bl	800870c <__retarget_lock_release_recursive>
 80089ae:	e7f3      	b.n	8008998 <_vfiprintf_r+0x44>
 80089b0:	2300      	movs	r3, #0
 80089b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80089b4:	2320      	movs	r3, #32
 80089b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80089be:	2330      	movs	r3, #48	@ 0x30
 80089c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008b70 <_vfiprintf_r+0x21c>
 80089c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089c8:	f04f 0901 	mov.w	r9, #1
 80089cc:	4623      	mov	r3, r4
 80089ce:	469a      	mov	sl, r3
 80089d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089d4:	b10a      	cbz	r2, 80089da <_vfiprintf_r+0x86>
 80089d6:	2a25      	cmp	r2, #37	@ 0x25
 80089d8:	d1f9      	bne.n	80089ce <_vfiprintf_r+0x7a>
 80089da:	ebba 0b04 	subs.w	fp, sl, r4
 80089de:	d00b      	beq.n	80089f8 <_vfiprintf_r+0xa4>
 80089e0:	465b      	mov	r3, fp
 80089e2:	4622      	mov	r2, r4
 80089e4:	4629      	mov	r1, r5
 80089e6:	4630      	mov	r0, r6
 80089e8:	f7ff ffa1 	bl	800892e <__sfputs_r>
 80089ec:	3001      	adds	r0, #1
 80089ee:	f000 80a7 	beq.w	8008b40 <_vfiprintf_r+0x1ec>
 80089f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089f4:	445a      	add	r2, fp
 80089f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80089f8:	f89a 3000 	ldrb.w	r3, [sl]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	f000 809f 	beq.w	8008b40 <_vfiprintf_r+0x1ec>
 8008a02:	2300      	movs	r3, #0
 8008a04:	f04f 32ff 	mov.w	r2, #4294967295
 8008a08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a0c:	f10a 0a01 	add.w	sl, sl, #1
 8008a10:	9304      	str	r3, [sp, #16]
 8008a12:	9307      	str	r3, [sp, #28]
 8008a14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a18:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a1a:	4654      	mov	r4, sl
 8008a1c:	2205      	movs	r2, #5
 8008a1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a22:	4853      	ldr	r0, [pc, #332]	@ (8008b70 <_vfiprintf_r+0x21c>)
 8008a24:	f7f7 fbdc 	bl	80001e0 <memchr>
 8008a28:	9a04      	ldr	r2, [sp, #16]
 8008a2a:	b9d8      	cbnz	r0, 8008a64 <_vfiprintf_r+0x110>
 8008a2c:	06d1      	lsls	r1, r2, #27
 8008a2e:	bf44      	itt	mi
 8008a30:	2320      	movmi	r3, #32
 8008a32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a36:	0713      	lsls	r3, r2, #28
 8008a38:	bf44      	itt	mi
 8008a3a:	232b      	movmi	r3, #43	@ 0x2b
 8008a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a40:	f89a 3000 	ldrb.w	r3, [sl]
 8008a44:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a46:	d015      	beq.n	8008a74 <_vfiprintf_r+0x120>
 8008a48:	9a07      	ldr	r2, [sp, #28]
 8008a4a:	4654      	mov	r4, sl
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	f04f 0c0a 	mov.w	ip, #10
 8008a52:	4621      	mov	r1, r4
 8008a54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a58:	3b30      	subs	r3, #48	@ 0x30
 8008a5a:	2b09      	cmp	r3, #9
 8008a5c:	d94b      	bls.n	8008af6 <_vfiprintf_r+0x1a2>
 8008a5e:	b1b0      	cbz	r0, 8008a8e <_vfiprintf_r+0x13a>
 8008a60:	9207      	str	r2, [sp, #28]
 8008a62:	e014      	b.n	8008a8e <_vfiprintf_r+0x13a>
 8008a64:	eba0 0308 	sub.w	r3, r0, r8
 8008a68:	fa09 f303 	lsl.w	r3, r9, r3
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	9304      	str	r3, [sp, #16]
 8008a70:	46a2      	mov	sl, r4
 8008a72:	e7d2      	b.n	8008a1a <_vfiprintf_r+0xc6>
 8008a74:	9b03      	ldr	r3, [sp, #12]
 8008a76:	1d19      	adds	r1, r3, #4
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	9103      	str	r1, [sp, #12]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	bfbb      	ittet	lt
 8008a80:	425b      	neglt	r3, r3
 8008a82:	f042 0202 	orrlt.w	r2, r2, #2
 8008a86:	9307      	strge	r3, [sp, #28]
 8008a88:	9307      	strlt	r3, [sp, #28]
 8008a8a:	bfb8      	it	lt
 8008a8c:	9204      	strlt	r2, [sp, #16]
 8008a8e:	7823      	ldrb	r3, [r4, #0]
 8008a90:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a92:	d10a      	bne.n	8008aaa <_vfiprintf_r+0x156>
 8008a94:	7863      	ldrb	r3, [r4, #1]
 8008a96:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a98:	d132      	bne.n	8008b00 <_vfiprintf_r+0x1ac>
 8008a9a:	9b03      	ldr	r3, [sp, #12]
 8008a9c:	1d1a      	adds	r2, r3, #4
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	9203      	str	r2, [sp, #12]
 8008aa2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008aa6:	3402      	adds	r4, #2
 8008aa8:	9305      	str	r3, [sp, #20]
 8008aaa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008b80 <_vfiprintf_r+0x22c>
 8008aae:	7821      	ldrb	r1, [r4, #0]
 8008ab0:	2203      	movs	r2, #3
 8008ab2:	4650      	mov	r0, sl
 8008ab4:	f7f7 fb94 	bl	80001e0 <memchr>
 8008ab8:	b138      	cbz	r0, 8008aca <_vfiprintf_r+0x176>
 8008aba:	9b04      	ldr	r3, [sp, #16]
 8008abc:	eba0 000a 	sub.w	r0, r0, sl
 8008ac0:	2240      	movs	r2, #64	@ 0x40
 8008ac2:	4082      	lsls	r2, r0
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	3401      	adds	r4, #1
 8008ac8:	9304      	str	r3, [sp, #16]
 8008aca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ace:	4829      	ldr	r0, [pc, #164]	@ (8008b74 <_vfiprintf_r+0x220>)
 8008ad0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ad4:	2206      	movs	r2, #6
 8008ad6:	f7f7 fb83 	bl	80001e0 <memchr>
 8008ada:	2800      	cmp	r0, #0
 8008adc:	d03f      	beq.n	8008b5e <_vfiprintf_r+0x20a>
 8008ade:	4b26      	ldr	r3, [pc, #152]	@ (8008b78 <_vfiprintf_r+0x224>)
 8008ae0:	bb1b      	cbnz	r3, 8008b2a <_vfiprintf_r+0x1d6>
 8008ae2:	9b03      	ldr	r3, [sp, #12]
 8008ae4:	3307      	adds	r3, #7
 8008ae6:	f023 0307 	bic.w	r3, r3, #7
 8008aea:	3308      	adds	r3, #8
 8008aec:	9303      	str	r3, [sp, #12]
 8008aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008af0:	443b      	add	r3, r7
 8008af2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008af4:	e76a      	b.n	80089cc <_vfiprintf_r+0x78>
 8008af6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008afa:	460c      	mov	r4, r1
 8008afc:	2001      	movs	r0, #1
 8008afe:	e7a8      	b.n	8008a52 <_vfiprintf_r+0xfe>
 8008b00:	2300      	movs	r3, #0
 8008b02:	3401      	adds	r4, #1
 8008b04:	9305      	str	r3, [sp, #20]
 8008b06:	4619      	mov	r1, r3
 8008b08:	f04f 0c0a 	mov.w	ip, #10
 8008b0c:	4620      	mov	r0, r4
 8008b0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b12:	3a30      	subs	r2, #48	@ 0x30
 8008b14:	2a09      	cmp	r2, #9
 8008b16:	d903      	bls.n	8008b20 <_vfiprintf_r+0x1cc>
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d0c6      	beq.n	8008aaa <_vfiprintf_r+0x156>
 8008b1c:	9105      	str	r1, [sp, #20]
 8008b1e:	e7c4      	b.n	8008aaa <_vfiprintf_r+0x156>
 8008b20:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b24:	4604      	mov	r4, r0
 8008b26:	2301      	movs	r3, #1
 8008b28:	e7f0      	b.n	8008b0c <_vfiprintf_r+0x1b8>
 8008b2a:	ab03      	add	r3, sp, #12
 8008b2c:	9300      	str	r3, [sp, #0]
 8008b2e:	462a      	mov	r2, r5
 8008b30:	4b12      	ldr	r3, [pc, #72]	@ (8008b7c <_vfiprintf_r+0x228>)
 8008b32:	a904      	add	r1, sp, #16
 8008b34:	4630      	mov	r0, r6
 8008b36:	f3af 8000 	nop.w
 8008b3a:	4607      	mov	r7, r0
 8008b3c:	1c78      	adds	r0, r7, #1
 8008b3e:	d1d6      	bne.n	8008aee <_vfiprintf_r+0x19a>
 8008b40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b42:	07d9      	lsls	r1, r3, #31
 8008b44:	d405      	bmi.n	8008b52 <_vfiprintf_r+0x1fe>
 8008b46:	89ab      	ldrh	r3, [r5, #12]
 8008b48:	059a      	lsls	r2, r3, #22
 8008b4a:	d402      	bmi.n	8008b52 <_vfiprintf_r+0x1fe>
 8008b4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b4e:	f7ff fddd 	bl	800870c <__retarget_lock_release_recursive>
 8008b52:	89ab      	ldrh	r3, [r5, #12]
 8008b54:	065b      	lsls	r3, r3, #25
 8008b56:	f53f af1f 	bmi.w	8008998 <_vfiprintf_r+0x44>
 8008b5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b5c:	e71e      	b.n	800899c <_vfiprintf_r+0x48>
 8008b5e:	ab03      	add	r3, sp, #12
 8008b60:	9300      	str	r3, [sp, #0]
 8008b62:	462a      	mov	r2, r5
 8008b64:	4b05      	ldr	r3, [pc, #20]	@ (8008b7c <_vfiprintf_r+0x228>)
 8008b66:	a904      	add	r1, sp, #16
 8008b68:	4630      	mov	r0, r6
 8008b6a:	f000 f879 	bl	8008c60 <_printf_i>
 8008b6e:	e7e4      	b.n	8008b3a <_vfiprintf_r+0x1e6>
 8008b70:	0800977c 	.word	0x0800977c
 8008b74:	08009786 	.word	0x08009786
 8008b78:	00000000 	.word	0x00000000
 8008b7c:	0800892f 	.word	0x0800892f
 8008b80:	08009782 	.word	0x08009782

08008b84 <_printf_common>:
 8008b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b88:	4616      	mov	r6, r2
 8008b8a:	4698      	mov	r8, r3
 8008b8c:	688a      	ldr	r2, [r1, #8]
 8008b8e:	690b      	ldr	r3, [r1, #16]
 8008b90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b94:	4293      	cmp	r3, r2
 8008b96:	bfb8      	it	lt
 8008b98:	4613      	movlt	r3, r2
 8008b9a:	6033      	str	r3, [r6, #0]
 8008b9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008ba0:	4607      	mov	r7, r0
 8008ba2:	460c      	mov	r4, r1
 8008ba4:	b10a      	cbz	r2, 8008baa <_printf_common+0x26>
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	6033      	str	r3, [r6, #0]
 8008baa:	6823      	ldr	r3, [r4, #0]
 8008bac:	0699      	lsls	r1, r3, #26
 8008bae:	bf42      	ittt	mi
 8008bb0:	6833      	ldrmi	r3, [r6, #0]
 8008bb2:	3302      	addmi	r3, #2
 8008bb4:	6033      	strmi	r3, [r6, #0]
 8008bb6:	6825      	ldr	r5, [r4, #0]
 8008bb8:	f015 0506 	ands.w	r5, r5, #6
 8008bbc:	d106      	bne.n	8008bcc <_printf_common+0x48>
 8008bbe:	f104 0a19 	add.w	sl, r4, #25
 8008bc2:	68e3      	ldr	r3, [r4, #12]
 8008bc4:	6832      	ldr	r2, [r6, #0]
 8008bc6:	1a9b      	subs	r3, r3, r2
 8008bc8:	42ab      	cmp	r3, r5
 8008bca:	dc26      	bgt.n	8008c1a <_printf_common+0x96>
 8008bcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008bd0:	6822      	ldr	r2, [r4, #0]
 8008bd2:	3b00      	subs	r3, #0
 8008bd4:	bf18      	it	ne
 8008bd6:	2301      	movne	r3, #1
 8008bd8:	0692      	lsls	r2, r2, #26
 8008bda:	d42b      	bmi.n	8008c34 <_printf_common+0xb0>
 8008bdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008be0:	4641      	mov	r1, r8
 8008be2:	4638      	mov	r0, r7
 8008be4:	47c8      	blx	r9
 8008be6:	3001      	adds	r0, #1
 8008be8:	d01e      	beq.n	8008c28 <_printf_common+0xa4>
 8008bea:	6823      	ldr	r3, [r4, #0]
 8008bec:	6922      	ldr	r2, [r4, #16]
 8008bee:	f003 0306 	and.w	r3, r3, #6
 8008bf2:	2b04      	cmp	r3, #4
 8008bf4:	bf02      	ittt	eq
 8008bf6:	68e5      	ldreq	r5, [r4, #12]
 8008bf8:	6833      	ldreq	r3, [r6, #0]
 8008bfa:	1aed      	subeq	r5, r5, r3
 8008bfc:	68a3      	ldr	r3, [r4, #8]
 8008bfe:	bf0c      	ite	eq
 8008c00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c04:	2500      	movne	r5, #0
 8008c06:	4293      	cmp	r3, r2
 8008c08:	bfc4      	itt	gt
 8008c0a:	1a9b      	subgt	r3, r3, r2
 8008c0c:	18ed      	addgt	r5, r5, r3
 8008c0e:	2600      	movs	r6, #0
 8008c10:	341a      	adds	r4, #26
 8008c12:	42b5      	cmp	r5, r6
 8008c14:	d11a      	bne.n	8008c4c <_printf_common+0xc8>
 8008c16:	2000      	movs	r0, #0
 8008c18:	e008      	b.n	8008c2c <_printf_common+0xa8>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	4652      	mov	r2, sl
 8008c1e:	4641      	mov	r1, r8
 8008c20:	4638      	mov	r0, r7
 8008c22:	47c8      	blx	r9
 8008c24:	3001      	adds	r0, #1
 8008c26:	d103      	bne.n	8008c30 <_printf_common+0xac>
 8008c28:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c30:	3501      	adds	r5, #1
 8008c32:	e7c6      	b.n	8008bc2 <_printf_common+0x3e>
 8008c34:	18e1      	adds	r1, r4, r3
 8008c36:	1c5a      	adds	r2, r3, #1
 8008c38:	2030      	movs	r0, #48	@ 0x30
 8008c3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c3e:	4422      	add	r2, r4
 8008c40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c48:	3302      	adds	r3, #2
 8008c4a:	e7c7      	b.n	8008bdc <_printf_common+0x58>
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	4622      	mov	r2, r4
 8008c50:	4641      	mov	r1, r8
 8008c52:	4638      	mov	r0, r7
 8008c54:	47c8      	blx	r9
 8008c56:	3001      	adds	r0, #1
 8008c58:	d0e6      	beq.n	8008c28 <_printf_common+0xa4>
 8008c5a:	3601      	adds	r6, #1
 8008c5c:	e7d9      	b.n	8008c12 <_printf_common+0x8e>
	...

08008c60 <_printf_i>:
 8008c60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c64:	7e0f      	ldrb	r7, [r1, #24]
 8008c66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c68:	2f78      	cmp	r7, #120	@ 0x78
 8008c6a:	4691      	mov	r9, r2
 8008c6c:	4680      	mov	r8, r0
 8008c6e:	460c      	mov	r4, r1
 8008c70:	469a      	mov	sl, r3
 8008c72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c76:	d807      	bhi.n	8008c88 <_printf_i+0x28>
 8008c78:	2f62      	cmp	r7, #98	@ 0x62
 8008c7a:	d80a      	bhi.n	8008c92 <_printf_i+0x32>
 8008c7c:	2f00      	cmp	r7, #0
 8008c7e:	f000 80d1 	beq.w	8008e24 <_printf_i+0x1c4>
 8008c82:	2f58      	cmp	r7, #88	@ 0x58
 8008c84:	f000 80b8 	beq.w	8008df8 <_printf_i+0x198>
 8008c88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c90:	e03a      	b.n	8008d08 <_printf_i+0xa8>
 8008c92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c96:	2b15      	cmp	r3, #21
 8008c98:	d8f6      	bhi.n	8008c88 <_printf_i+0x28>
 8008c9a:	a101      	add	r1, pc, #4	@ (adr r1, 8008ca0 <_printf_i+0x40>)
 8008c9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ca0:	08008cf9 	.word	0x08008cf9
 8008ca4:	08008d0d 	.word	0x08008d0d
 8008ca8:	08008c89 	.word	0x08008c89
 8008cac:	08008c89 	.word	0x08008c89
 8008cb0:	08008c89 	.word	0x08008c89
 8008cb4:	08008c89 	.word	0x08008c89
 8008cb8:	08008d0d 	.word	0x08008d0d
 8008cbc:	08008c89 	.word	0x08008c89
 8008cc0:	08008c89 	.word	0x08008c89
 8008cc4:	08008c89 	.word	0x08008c89
 8008cc8:	08008c89 	.word	0x08008c89
 8008ccc:	08008e0b 	.word	0x08008e0b
 8008cd0:	08008d37 	.word	0x08008d37
 8008cd4:	08008dc5 	.word	0x08008dc5
 8008cd8:	08008c89 	.word	0x08008c89
 8008cdc:	08008c89 	.word	0x08008c89
 8008ce0:	08008e2d 	.word	0x08008e2d
 8008ce4:	08008c89 	.word	0x08008c89
 8008ce8:	08008d37 	.word	0x08008d37
 8008cec:	08008c89 	.word	0x08008c89
 8008cf0:	08008c89 	.word	0x08008c89
 8008cf4:	08008dcd 	.word	0x08008dcd
 8008cf8:	6833      	ldr	r3, [r6, #0]
 8008cfa:	1d1a      	adds	r2, r3, #4
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	6032      	str	r2, [r6, #0]
 8008d00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e09c      	b.n	8008e46 <_printf_i+0x1e6>
 8008d0c:	6833      	ldr	r3, [r6, #0]
 8008d0e:	6820      	ldr	r0, [r4, #0]
 8008d10:	1d19      	adds	r1, r3, #4
 8008d12:	6031      	str	r1, [r6, #0]
 8008d14:	0606      	lsls	r6, r0, #24
 8008d16:	d501      	bpl.n	8008d1c <_printf_i+0xbc>
 8008d18:	681d      	ldr	r5, [r3, #0]
 8008d1a:	e003      	b.n	8008d24 <_printf_i+0xc4>
 8008d1c:	0645      	lsls	r5, r0, #25
 8008d1e:	d5fb      	bpl.n	8008d18 <_printf_i+0xb8>
 8008d20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d24:	2d00      	cmp	r5, #0
 8008d26:	da03      	bge.n	8008d30 <_printf_i+0xd0>
 8008d28:	232d      	movs	r3, #45	@ 0x2d
 8008d2a:	426d      	negs	r5, r5
 8008d2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d30:	4858      	ldr	r0, [pc, #352]	@ (8008e94 <_printf_i+0x234>)
 8008d32:	230a      	movs	r3, #10
 8008d34:	e011      	b.n	8008d5a <_printf_i+0xfa>
 8008d36:	6821      	ldr	r1, [r4, #0]
 8008d38:	6833      	ldr	r3, [r6, #0]
 8008d3a:	0608      	lsls	r0, r1, #24
 8008d3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d40:	d402      	bmi.n	8008d48 <_printf_i+0xe8>
 8008d42:	0649      	lsls	r1, r1, #25
 8008d44:	bf48      	it	mi
 8008d46:	b2ad      	uxthmi	r5, r5
 8008d48:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d4a:	4852      	ldr	r0, [pc, #328]	@ (8008e94 <_printf_i+0x234>)
 8008d4c:	6033      	str	r3, [r6, #0]
 8008d4e:	bf14      	ite	ne
 8008d50:	230a      	movne	r3, #10
 8008d52:	2308      	moveq	r3, #8
 8008d54:	2100      	movs	r1, #0
 8008d56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d5a:	6866      	ldr	r6, [r4, #4]
 8008d5c:	60a6      	str	r6, [r4, #8]
 8008d5e:	2e00      	cmp	r6, #0
 8008d60:	db05      	blt.n	8008d6e <_printf_i+0x10e>
 8008d62:	6821      	ldr	r1, [r4, #0]
 8008d64:	432e      	orrs	r6, r5
 8008d66:	f021 0104 	bic.w	r1, r1, #4
 8008d6a:	6021      	str	r1, [r4, #0]
 8008d6c:	d04b      	beq.n	8008e06 <_printf_i+0x1a6>
 8008d6e:	4616      	mov	r6, r2
 8008d70:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d74:	fb03 5711 	mls	r7, r3, r1, r5
 8008d78:	5dc7      	ldrb	r7, [r0, r7]
 8008d7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d7e:	462f      	mov	r7, r5
 8008d80:	42bb      	cmp	r3, r7
 8008d82:	460d      	mov	r5, r1
 8008d84:	d9f4      	bls.n	8008d70 <_printf_i+0x110>
 8008d86:	2b08      	cmp	r3, #8
 8008d88:	d10b      	bne.n	8008da2 <_printf_i+0x142>
 8008d8a:	6823      	ldr	r3, [r4, #0]
 8008d8c:	07df      	lsls	r7, r3, #31
 8008d8e:	d508      	bpl.n	8008da2 <_printf_i+0x142>
 8008d90:	6923      	ldr	r3, [r4, #16]
 8008d92:	6861      	ldr	r1, [r4, #4]
 8008d94:	4299      	cmp	r1, r3
 8008d96:	bfde      	ittt	le
 8008d98:	2330      	movle	r3, #48	@ 0x30
 8008d9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008da2:	1b92      	subs	r2, r2, r6
 8008da4:	6122      	str	r2, [r4, #16]
 8008da6:	f8cd a000 	str.w	sl, [sp]
 8008daa:	464b      	mov	r3, r9
 8008dac:	aa03      	add	r2, sp, #12
 8008dae:	4621      	mov	r1, r4
 8008db0:	4640      	mov	r0, r8
 8008db2:	f7ff fee7 	bl	8008b84 <_printf_common>
 8008db6:	3001      	adds	r0, #1
 8008db8:	d14a      	bne.n	8008e50 <_printf_i+0x1f0>
 8008dba:	f04f 30ff 	mov.w	r0, #4294967295
 8008dbe:	b004      	add	sp, #16
 8008dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	f043 0320 	orr.w	r3, r3, #32
 8008dca:	6023      	str	r3, [r4, #0]
 8008dcc:	4832      	ldr	r0, [pc, #200]	@ (8008e98 <_printf_i+0x238>)
 8008dce:	2778      	movs	r7, #120	@ 0x78
 8008dd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008dd4:	6823      	ldr	r3, [r4, #0]
 8008dd6:	6831      	ldr	r1, [r6, #0]
 8008dd8:	061f      	lsls	r7, r3, #24
 8008dda:	f851 5b04 	ldr.w	r5, [r1], #4
 8008dde:	d402      	bmi.n	8008de6 <_printf_i+0x186>
 8008de0:	065f      	lsls	r7, r3, #25
 8008de2:	bf48      	it	mi
 8008de4:	b2ad      	uxthmi	r5, r5
 8008de6:	6031      	str	r1, [r6, #0]
 8008de8:	07d9      	lsls	r1, r3, #31
 8008dea:	bf44      	itt	mi
 8008dec:	f043 0320 	orrmi.w	r3, r3, #32
 8008df0:	6023      	strmi	r3, [r4, #0]
 8008df2:	b11d      	cbz	r5, 8008dfc <_printf_i+0x19c>
 8008df4:	2310      	movs	r3, #16
 8008df6:	e7ad      	b.n	8008d54 <_printf_i+0xf4>
 8008df8:	4826      	ldr	r0, [pc, #152]	@ (8008e94 <_printf_i+0x234>)
 8008dfa:	e7e9      	b.n	8008dd0 <_printf_i+0x170>
 8008dfc:	6823      	ldr	r3, [r4, #0]
 8008dfe:	f023 0320 	bic.w	r3, r3, #32
 8008e02:	6023      	str	r3, [r4, #0]
 8008e04:	e7f6      	b.n	8008df4 <_printf_i+0x194>
 8008e06:	4616      	mov	r6, r2
 8008e08:	e7bd      	b.n	8008d86 <_printf_i+0x126>
 8008e0a:	6833      	ldr	r3, [r6, #0]
 8008e0c:	6825      	ldr	r5, [r4, #0]
 8008e0e:	6961      	ldr	r1, [r4, #20]
 8008e10:	1d18      	adds	r0, r3, #4
 8008e12:	6030      	str	r0, [r6, #0]
 8008e14:	062e      	lsls	r6, r5, #24
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	d501      	bpl.n	8008e1e <_printf_i+0x1be>
 8008e1a:	6019      	str	r1, [r3, #0]
 8008e1c:	e002      	b.n	8008e24 <_printf_i+0x1c4>
 8008e1e:	0668      	lsls	r0, r5, #25
 8008e20:	d5fb      	bpl.n	8008e1a <_printf_i+0x1ba>
 8008e22:	8019      	strh	r1, [r3, #0]
 8008e24:	2300      	movs	r3, #0
 8008e26:	6123      	str	r3, [r4, #16]
 8008e28:	4616      	mov	r6, r2
 8008e2a:	e7bc      	b.n	8008da6 <_printf_i+0x146>
 8008e2c:	6833      	ldr	r3, [r6, #0]
 8008e2e:	1d1a      	adds	r2, r3, #4
 8008e30:	6032      	str	r2, [r6, #0]
 8008e32:	681e      	ldr	r6, [r3, #0]
 8008e34:	6862      	ldr	r2, [r4, #4]
 8008e36:	2100      	movs	r1, #0
 8008e38:	4630      	mov	r0, r6
 8008e3a:	f7f7 f9d1 	bl	80001e0 <memchr>
 8008e3e:	b108      	cbz	r0, 8008e44 <_printf_i+0x1e4>
 8008e40:	1b80      	subs	r0, r0, r6
 8008e42:	6060      	str	r0, [r4, #4]
 8008e44:	6863      	ldr	r3, [r4, #4]
 8008e46:	6123      	str	r3, [r4, #16]
 8008e48:	2300      	movs	r3, #0
 8008e4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e4e:	e7aa      	b.n	8008da6 <_printf_i+0x146>
 8008e50:	6923      	ldr	r3, [r4, #16]
 8008e52:	4632      	mov	r2, r6
 8008e54:	4649      	mov	r1, r9
 8008e56:	4640      	mov	r0, r8
 8008e58:	47d0      	blx	sl
 8008e5a:	3001      	adds	r0, #1
 8008e5c:	d0ad      	beq.n	8008dba <_printf_i+0x15a>
 8008e5e:	6823      	ldr	r3, [r4, #0]
 8008e60:	079b      	lsls	r3, r3, #30
 8008e62:	d413      	bmi.n	8008e8c <_printf_i+0x22c>
 8008e64:	68e0      	ldr	r0, [r4, #12]
 8008e66:	9b03      	ldr	r3, [sp, #12]
 8008e68:	4298      	cmp	r0, r3
 8008e6a:	bfb8      	it	lt
 8008e6c:	4618      	movlt	r0, r3
 8008e6e:	e7a6      	b.n	8008dbe <_printf_i+0x15e>
 8008e70:	2301      	movs	r3, #1
 8008e72:	4632      	mov	r2, r6
 8008e74:	4649      	mov	r1, r9
 8008e76:	4640      	mov	r0, r8
 8008e78:	47d0      	blx	sl
 8008e7a:	3001      	adds	r0, #1
 8008e7c:	d09d      	beq.n	8008dba <_printf_i+0x15a>
 8008e7e:	3501      	adds	r5, #1
 8008e80:	68e3      	ldr	r3, [r4, #12]
 8008e82:	9903      	ldr	r1, [sp, #12]
 8008e84:	1a5b      	subs	r3, r3, r1
 8008e86:	42ab      	cmp	r3, r5
 8008e88:	dcf2      	bgt.n	8008e70 <_printf_i+0x210>
 8008e8a:	e7eb      	b.n	8008e64 <_printf_i+0x204>
 8008e8c:	2500      	movs	r5, #0
 8008e8e:	f104 0619 	add.w	r6, r4, #25
 8008e92:	e7f5      	b.n	8008e80 <_printf_i+0x220>
 8008e94:	0800978d 	.word	0x0800978d
 8008e98:	0800979e 	.word	0x0800979e

08008e9c <__sflush_r>:
 8008e9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ea4:	0716      	lsls	r6, r2, #28
 8008ea6:	4605      	mov	r5, r0
 8008ea8:	460c      	mov	r4, r1
 8008eaa:	d454      	bmi.n	8008f56 <__sflush_r+0xba>
 8008eac:	684b      	ldr	r3, [r1, #4]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	dc02      	bgt.n	8008eb8 <__sflush_r+0x1c>
 8008eb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	dd48      	ble.n	8008f4a <__sflush_r+0xae>
 8008eb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008eba:	2e00      	cmp	r6, #0
 8008ebc:	d045      	beq.n	8008f4a <__sflush_r+0xae>
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ec4:	682f      	ldr	r7, [r5, #0]
 8008ec6:	6a21      	ldr	r1, [r4, #32]
 8008ec8:	602b      	str	r3, [r5, #0]
 8008eca:	d030      	beq.n	8008f2e <__sflush_r+0x92>
 8008ecc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ece:	89a3      	ldrh	r3, [r4, #12]
 8008ed0:	0759      	lsls	r1, r3, #29
 8008ed2:	d505      	bpl.n	8008ee0 <__sflush_r+0x44>
 8008ed4:	6863      	ldr	r3, [r4, #4]
 8008ed6:	1ad2      	subs	r2, r2, r3
 8008ed8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008eda:	b10b      	cbz	r3, 8008ee0 <__sflush_r+0x44>
 8008edc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ede:	1ad2      	subs	r2, r2, r3
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ee4:	6a21      	ldr	r1, [r4, #32]
 8008ee6:	4628      	mov	r0, r5
 8008ee8:	47b0      	blx	r6
 8008eea:	1c43      	adds	r3, r0, #1
 8008eec:	89a3      	ldrh	r3, [r4, #12]
 8008eee:	d106      	bne.n	8008efe <__sflush_r+0x62>
 8008ef0:	6829      	ldr	r1, [r5, #0]
 8008ef2:	291d      	cmp	r1, #29
 8008ef4:	d82b      	bhi.n	8008f4e <__sflush_r+0xb2>
 8008ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8008fa0 <__sflush_r+0x104>)
 8008ef8:	40ca      	lsrs	r2, r1
 8008efa:	07d6      	lsls	r6, r2, #31
 8008efc:	d527      	bpl.n	8008f4e <__sflush_r+0xb2>
 8008efe:	2200      	movs	r2, #0
 8008f00:	6062      	str	r2, [r4, #4]
 8008f02:	04d9      	lsls	r1, r3, #19
 8008f04:	6922      	ldr	r2, [r4, #16]
 8008f06:	6022      	str	r2, [r4, #0]
 8008f08:	d504      	bpl.n	8008f14 <__sflush_r+0x78>
 8008f0a:	1c42      	adds	r2, r0, #1
 8008f0c:	d101      	bne.n	8008f12 <__sflush_r+0x76>
 8008f0e:	682b      	ldr	r3, [r5, #0]
 8008f10:	b903      	cbnz	r3, 8008f14 <__sflush_r+0x78>
 8008f12:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f16:	602f      	str	r7, [r5, #0]
 8008f18:	b1b9      	cbz	r1, 8008f4a <__sflush_r+0xae>
 8008f1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f1e:	4299      	cmp	r1, r3
 8008f20:	d002      	beq.n	8008f28 <__sflush_r+0x8c>
 8008f22:	4628      	mov	r0, r5
 8008f24:	f7ff fbf4 	bl	8008710 <_free_r>
 8008f28:	2300      	movs	r3, #0
 8008f2a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f2c:	e00d      	b.n	8008f4a <__sflush_r+0xae>
 8008f2e:	2301      	movs	r3, #1
 8008f30:	4628      	mov	r0, r5
 8008f32:	47b0      	blx	r6
 8008f34:	4602      	mov	r2, r0
 8008f36:	1c50      	adds	r0, r2, #1
 8008f38:	d1c9      	bne.n	8008ece <__sflush_r+0x32>
 8008f3a:	682b      	ldr	r3, [r5, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d0c6      	beq.n	8008ece <__sflush_r+0x32>
 8008f40:	2b1d      	cmp	r3, #29
 8008f42:	d001      	beq.n	8008f48 <__sflush_r+0xac>
 8008f44:	2b16      	cmp	r3, #22
 8008f46:	d11e      	bne.n	8008f86 <__sflush_r+0xea>
 8008f48:	602f      	str	r7, [r5, #0]
 8008f4a:	2000      	movs	r0, #0
 8008f4c:	e022      	b.n	8008f94 <__sflush_r+0xf8>
 8008f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f52:	b21b      	sxth	r3, r3
 8008f54:	e01b      	b.n	8008f8e <__sflush_r+0xf2>
 8008f56:	690f      	ldr	r7, [r1, #16]
 8008f58:	2f00      	cmp	r7, #0
 8008f5a:	d0f6      	beq.n	8008f4a <__sflush_r+0xae>
 8008f5c:	0793      	lsls	r3, r2, #30
 8008f5e:	680e      	ldr	r6, [r1, #0]
 8008f60:	bf08      	it	eq
 8008f62:	694b      	ldreq	r3, [r1, #20]
 8008f64:	600f      	str	r7, [r1, #0]
 8008f66:	bf18      	it	ne
 8008f68:	2300      	movne	r3, #0
 8008f6a:	eba6 0807 	sub.w	r8, r6, r7
 8008f6e:	608b      	str	r3, [r1, #8]
 8008f70:	f1b8 0f00 	cmp.w	r8, #0
 8008f74:	dde9      	ble.n	8008f4a <__sflush_r+0xae>
 8008f76:	6a21      	ldr	r1, [r4, #32]
 8008f78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008f7a:	4643      	mov	r3, r8
 8008f7c:	463a      	mov	r2, r7
 8008f7e:	4628      	mov	r0, r5
 8008f80:	47b0      	blx	r6
 8008f82:	2800      	cmp	r0, #0
 8008f84:	dc08      	bgt.n	8008f98 <__sflush_r+0xfc>
 8008f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f8e:	81a3      	strh	r3, [r4, #12]
 8008f90:	f04f 30ff 	mov.w	r0, #4294967295
 8008f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f98:	4407      	add	r7, r0
 8008f9a:	eba8 0800 	sub.w	r8, r8, r0
 8008f9e:	e7e7      	b.n	8008f70 <__sflush_r+0xd4>
 8008fa0:	20400001 	.word	0x20400001

08008fa4 <_fflush_r>:
 8008fa4:	b538      	push	{r3, r4, r5, lr}
 8008fa6:	690b      	ldr	r3, [r1, #16]
 8008fa8:	4605      	mov	r5, r0
 8008faa:	460c      	mov	r4, r1
 8008fac:	b913      	cbnz	r3, 8008fb4 <_fflush_r+0x10>
 8008fae:	2500      	movs	r5, #0
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	bd38      	pop	{r3, r4, r5, pc}
 8008fb4:	b118      	cbz	r0, 8008fbe <_fflush_r+0x1a>
 8008fb6:	6a03      	ldr	r3, [r0, #32]
 8008fb8:	b90b      	cbnz	r3, 8008fbe <_fflush_r+0x1a>
 8008fba:	f7ff f9af 	bl	800831c <__sinit>
 8008fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d0f3      	beq.n	8008fae <_fflush_r+0xa>
 8008fc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008fc8:	07d0      	lsls	r0, r2, #31
 8008fca:	d404      	bmi.n	8008fd6 <_fflush_r+0x32>
 8008fcc:	0599      	lsls	r1, r3, #22
 8008fce:	d402      	bmi.n	8008fd6 <_fflush_r+0x32>
 8008fd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fd2:	f7ff fb9a 	bl	800870a <__retarget_lock_acquire_recursive>
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	4621      	mov	r1, r4
 8008fda:	f7ff ff5f 	bl	8008e9c <__sflush_r>
 8008fde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fe0:	07da      	lsls	r2, r3, #31
 8008fe2:	4605      	mov	r5, r0
 8008fe4:	d4e4      	bmi.n	8008fb0 <_fflush_r+0xc>
 8008fe6:	89a3      	ldrh	r3, [r4, #12]
 8008fe8:	059b      	lsls	r3, r3, #22
 8008fea:	d4e1      	bmi.n	8008fb0 <_fflush_r+0xc>
 8008fec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fee:	f7ff fb8d 	bl	800870c <__retarget_lock_release_recursive>
 8008ff2:	e7dd      	b.n	8008fb0 <_fflush_r+0xc>

08008ff4 <__swhatbuf_r>:
 8008ff4:	b570      	push	{r4, r5, r6, lr}
 8008ff6:	460c      	mov	r4, r1
 8008ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ffc:	2900      	cmp	r1, #0
 8008ffe:	b096      	sub	sp, #88	@ 0x58
 8009000:	4615      	mov	r5, r2
 8009002:	461e      	mov	r6, r3
 8009004:	da0d      	bge.n	8009022 <__swhatbuf_r+0x2e>
 8009006:	89a3      	ldrh	r3, [r4, #12]
 8009008:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800900c:	f04f 0100 	mov.w	r1, #0
 8009010:	bf14      	ite	ne
 8009012:	2340      	movne	r3, #64	@ 0x40
 8009014:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009018:	2000      	movs	r0, #0
 800901a:	6031      	str	r1, [r6, #0]
 800901c:	602b      	str	r3, [r5, #0]
 800901e:	b016      	add	sp, #88	@ 0x58
 8009020:	bd70      	pop	{r4, r5, r6, pc}
 8009022:	466a      	mov	r2, sp
 8009024:	f000 f848 	bl	80090b8 <_fstat_r>
 8009028:	2800      	cmp	r0, #0
 800902a:	dbec      	blt.n	8009006 <__swhatbuf_r+0x12>
 800902c:	9901      	ldr	r1, [sp, #4]
 800902e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009032:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009036:	4259      	negs	r1, r3
 8009038:	4159      	adcs	r1, r3
 800903a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800903e:	e7eb      	b.n	8009018 <__swhatbuf_r+0x24>

08009040 <__smakebuf_r>:
 8009040:	898b      	ldrh	r3, [r1, #12]
 8009042:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009044:	079d      	lsls	r5, r3, #30
 8009046:	4606      	mov	r6, r0
 8009048:	460c      	mov	r4, r1
 800904a:	d507      	bpl.n	800905c <__smakebuf_r+0x1c>
 800904c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	6123      	str	r3, [r4, #16]
 8009054:	2301      	movs	r3, #1
 8009056:	6163      	str	r3, [r4, #20]
 8009058:	b003      	add	sp, #12
 800905a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800905c:	ab01      	add	r3, sp, #4
 800905e:	466a      	mov	r2, sp
 8009060:	f7ff ffc8 	bl	8008ff4 <__swhatbuf_r>
 8009064:	9f00      	ldr	r7, [sp, #0]
 8009066:	4605      	mov	r5, r0
 8009068:	4639      	mov	r1, r7
 800906a:	4630      	mov	r0, r6
 800906c:	f7ff fbbc 	bl	80087e8 <_malloc_r>
 8009070:	b948      	cbnz	r0, 8009086 <__smakebuf_r+0x46>
 8009072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009076:	059a      	lsls	r2, r3, #22
 8009078:	d4ee      	bmi.n	8009058 <__smakebuf_r+0x18>
 800907a:	f023 0303 	bic.w	r3, r3, #3
 800907e:	f043 0302 	orr.w	r3, r3, #2
 8009082:	81a3      	strh	r3, [r4, #12]
 8009084:	e7e2      	b.n	800904c <__smakebuf_r+0xc>
 8009086:	89a3      	ldrh	r3, [r4, #12]
 8009088:	6020      	str	r0, [r4, #0]
 800908a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800908e:	81a3      	strh	r3, [r4, #12]
 8009090:	9b01      	ldr	r3, [sp, #4]
 8009092:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009096:	b15b      	cbz	r3, 80090b0 <__smakebuf_r+0x70>
 8009098:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800909c:	4630      	mov	r0, r6
 800909e:	f000 f81d 	bl	80090dc <_isatty_r>
 80090a2:	b128      	cbz	r0, 80090b0 <__smakebuf_r+0x70>
 80090a4:	89a3      	ldrh	r3, [r4, #12]
 80090a6:	f023 0303 	bic.w	r3, r3, #3
 80090aa:	f043 0301 	orr.w	r3, r3, #1
 80090ae:	81a3      	strh	r3, [r4, #12]
 80090b0:	89a3      	ldrh	r3, [r4, #12]
 80090b2:	431d      	orrs	r5, r3
 80090b4:	81a5      	strh	r5, [r4, #12]
 80090b6:	e7cf      	b.n	8009058 <__smakebuf_r+0x18>

080090b8 <_fstat_r>:
 80090b8:	b538      	push	{r3, r4, r5, lr}
 80090ba:	4d07      	ldr	r5, [pc, #28]	@ (80090d8 <_fstat_r+0x20>)
 80090bc:	2300      	movs	r3, #0
 80090be:	4604      	mov	r4, r0
 80090c0:	4608      	mov	r0, r1
 80090c2:	4611      	mov	r1, r2
 80090c4:	602b      	str	r3, [r5, #0]
 80090c6:	f7f8 fb98 	bl	80017fa <_fstat>
 80090ca:	1c43      	adds	r3, r0, #1
 80090cc:	d102      	bne.n	80090d4 <_fstat_r+0x1c>
 80090ce:	682b      	ldr	r3, [r5, #0]
 80090d0:	b103      	cbz	r3, 80090d4 <_fstat_r+0x1c>
 80090d2:	6023      	str	r3, [r4, #0]
 80090d4:	bd38      	pop	{r3, r4, r5, pc}
 80090d6:	bf00      	nop
 80090d8:	20002704 	.word	0x20002704

080090dc <_isatty_r>:
 80090dc:	b538      	push	{r3, r4, r5, lr}
 80090de:	4d06      	ldr	r5, [pc, #24]	@ (80090f8 <_isatty_r+0x1c>)
 80090e0:	2300      	movs	r3, #0
 80090e2:	4604      	mov	r4, r0
 80090e4:	4608      	mov	r0, r1
 80090e6:	602b      	str	r3, [r5, #0]
 80090e8:	f7f8 fb97 	bl	800181a <_isatty>
 80090ec:	1c43      	adds	r3, r0, #1
 80090ee:	d102      	bne.n	80090f6 <_isatty_r+0x1a>
 80090f0:	682b      	ldr	r3, [r5, #0]
 80090f2:	b103      	cbz	r3, 80090f6 <_isatty_r+0x1a>
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	bd38      	pop	{r3, r4, r5, pc}
 80090f8:	20002704 	.word	0x20002704

080090fc <_sbrk_r>:
 80090fc:	b538      	push	{r3, r4, r5, lr}
 80090fe:	4d06      	ldr	r5, [pc, #24]	@ (8009118 <_sbrk_r+0x1c>)
 8009100:	2300      	movs	r3, #0
 8009102:	4604      	mov	r4, r0
 8009104:	4608      	mov	r0, r1
 8009106:	602b      	str	r3, [r5, #0]
 8009108:	f7f8 fba0 	bl	800184c <_sbrk>
 800910c:	1c43      	adds	r3, r0, #1
 800910e:	d102      	bne.n	8009116 <_sbrk_r+0x1a>
 8009110:	682b      	ldr	r3, [r5, #0]
 8009112:	b103      	cbz	r3, 8009116 <_sbrk_r+0x1a>
 8009114:	6023      	str	r3, [r4, #0]
 8009116:	bd38      	pop	{r3, r4, r5, pc}
 8009118:	20002704 	.word	0x20002704

0800911c <_init>:
 800911c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911e:	bf00      	nop
 8009120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009122:	bc08      	pop	{r3}
 8009124:	469e      	mov	lr, r3
 8009126:	4770      	bx	lr

08009128 <_fini>:
 8009128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800912a:	bf00      	nop
 800912c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800912e:	bc08      	pop	{r3}
 8009130:	469e      	mov	lr, r3
 8009132:	4770      	bx	lr
