<profile>

<section name = "Vivado HLS Report for 'StreamGenerator'" level="0">
<item name = "Date">Sat Dec 22 16:01:10 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">StreamGenerator</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 1.915, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">203, 203, 203, 203, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- read_A">201, 201, 3, 1, 1, 200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 73</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 302, 488</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 189</column>
<column name="Register">-, -, 113, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="StreamGenerator_CONTROL_BUS_s_axi_U">StreamGenerator_CONTROL_BUS_s_axi, 0, 0, 302, 488</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_188_p2">+, 0, 0, 15, 8, 1</column>
<column name="OUTPUT_STREAM_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond_fu_182_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="tmp_last_V_fu_199_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUTPUT_STREAM_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_STREAM_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="OUTPUT_STREAM_V_data_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_id_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="OUTPUT_STREAM_V_last_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_user_V_1_state">15, 3, 2, 6</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_data_V_phi_fu_174_p4">9, 2, 8, 16</column>
<column name="tmp_data_V_reg_170">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OUTPUT_STREAM_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_id_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_state">2, 0, 2, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="exitcond_reg_206">1, 0, 1, 0</column>
<column name="exitcond_reg_206_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_reg_210">8, 0, 8, 0</column>
<column name="tmp_data_V_reg_170">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 7, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 7, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamGenerator, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, StreamGenerator, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, StreamGenerator, return value</column>
<column name="OUTPUT_STREAM_TDATA">out, 32, axis, OUTPUT_STREAM_V_data_V, pointer</column>
<column name="OUTPUT_STREAM_TVALID">out, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TREADY">in, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TDEST">out, 6, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TKEEP">out, 4, axis, OUTPUT_STREAM_V_keep_V, pointer</column>
<column name="OUTPUT_STREAM_TSTRB">out, 4, axis, OUTPUT_STREAM_V_strb_V, pointer</column>
<column name="OUTPUT_STREAM_TUSER">out, 2, axis, OUTPUT_STREAM_V_user_V, pointer</column>
<column name="OUTPUT_STREAM_TLAST">out, 1, axis, OUTPUT_STREAM_V_last_V, pointer</column>
<column name="OUTPUT_STREAM_TID">out, 5, axis, OUTPUT_STREAM_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
