$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_SIPO $end
   $var wire 32 9 SIZE_DATA_IN [31:0] $end
   $var wire 32 : SIZE_DATA_OUT [31:0] $end
   $var wire 1 2 w_clk $end
   $var wire 1 3 w_rst_n $end
   $var wire 1 4 w_start $end
   $var wire 1 5 w_idata [0:0] $end
   $var wire 8 # w_odata [7:0] $end
   $var wire 1 $ w_done $end
   $scope module uut $end
    $var wire 32 9 SIZE_DATA_IN [31:0] $end
    $var wire 32 : SIZE_DATA_OUT [31:0] $end
    $var wire 1 2 i_clk $end
    $var wire 1 3 i_rst_n $end
    $var wire 1 4 i_start $end
    $var wire 1 5 i_data [0:0] $end
    $var wire 8 # o_data [7:0] $end
    $var wire 1 $ o_done $end
    $var wire 32 : DEPTH [31:0] $end
    $var wire 32 ; SIZE_DEPTH [31:0] $end
    $var wire 1 % shift_reg[0] [0:0] $end
    $var wire 1 & shift_reg[1] [0:0] $end
    $var wire 1 ' shift_reg[2] [0:0] $end
    $var wire 1 ( shift_reg[3] [0:0] $end
    $var wire 1 ) shift_reg[4] [0:0] $end
    $var wire 1 * shift_reg[5] [0:0] $end
    $var wire 1 + shift_reg[6] [0:0] $end
    $var wire 1 , shift_reg[7] [0:0] $end
    $var wire 3 - count [2:0] $end
    $var wire 3 6 ncount [2:0] $end
    $var wire 1 7 w_update_count $end
    $var wire 1 . w_count $end
    $var wire 1 8 w_count_next $end
    $var wire 1 5 w_idata [0:0] $end
    $var wire 8 / w_odata [7:0] $end
    $var wire 1 0 w_done $end
    $scope module proc_shift_count $end
     $scope module unnamedblk1 $end
      $var wire 32 1 i [31:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
0%
0&
0'
0(
0)
0*
0+
0,
b000 -
0.
b00000000 /
00
b00000000000000000000000000000000 1
02
03
04
05
b000 6
07
08
b00000000000000000000000000000001 9
b00000000000000000000000000001000 :
b00000000000000000000000000000011 ;
#5000
b00000000000000000000000000001000 1
12
#10000
02
13
#15000
12
#20000
02
14
17
#25000
1.
12
b001 6
18
#30000
02
#35000
b001 -
12
b010 6
#40000
02
#45000
b010 -
12
b011 6
#50000
02
#55000
b011 -
12
b100 6
#60000
02
#65000
b100 -
12
b101 6
#70000
02
#75000
b101 -
12
b110 6
#80000
02
#85000
b110 -
12
b111 6
#90000
02
#95000
0.
12
04
b110 6
07
08
#100000
02
#105000
1+
b01000000 /
12
15
#110000
02
#115000
12
#120000
02
#125000
12
#130000
02
#135000
12
#140000
02
#145000
12
#150000
02
#155000
0+
b00000000 /
12
05
#160000
02
#165000
12
#170000
02
#175000
1+
1.
b01000000 /
12
14
15
b111 6
17
18
#180000
02
#185000
0+
b111 -
b00000000 /
10
12
05
b000 6
#190000
02
#195000
1$
b000 -
00
12
07
08
#200000
02
#205000
0$
1%
0.
b00000001 /
12
15
17
#210000
02
#215000
0%
1.
b00000000 /
12
05
b001 6
18
#220000
02
#225000
1%
b001 -
b00000001 /
12
15
b010 6
#230000
02
#235000
b010 -
12
05
b011 6
#240000
02
#245000
b011 -
12
b100 6
#250000
02
#255000
b100 -
12
b101 6
#260000
02
#265000
b101 -
12
b110 6
#270000
02
#275000
0%
b000 -
0.
b00000000 /
12
03
b000 6
08
#280000
02
#285000
12
#290000
02
#295000
1.
12
13
b001 6
18
#300000
02
#305000
b001 -
12
b010 6
#310000
02
#315000
b010 -
12
b011 6
#320000
02
#325000
b011 -
12
b100 6
#330000
02
#335000
b100 -
12
b101 6
#340000
02
#345000
b101 -
12
b110 6
#350000
02
#355000
b110 -
12
b111 6
#360000
02
#365000
b111 -
10
12
b000 6
#370000
02
#375000
1$
b000 -
00
12
07
08
#380000
02
#385000
0$
1%
0.
b00000001 /
12
15
17
#390000
02
#395000
0%
1.
b00000000 /
12
05
b001 6
18
#400000
02
#405000
b001 -
12
b010 6
#410000
02
#415000
b010 -
12
b011 6
#420000
02
#425000
b011 -
12
b100 6
#430000
02
#435000
b100 -
12
b101 6
#440000
02
#445000
b101 -
12
b110 6
#450000
02
#455000
b110 -
12
b111 6
#460000
02
#465000
b111 -
10
12
b000 6
#470000
02
#475000
1$
b000 -
00
12
07
08
#480000
02
#485000
0$
0.
12
17
#490000
02
#495000
1.
12
b001 6
18
