
% =====================================================================
%                     Physical Design Summary
% =====================================================================
%{{{
@inproceedings{PD_ISPD2000_Cong,
  title     = {Incremental physical design},
  author    = {Jason Cong and Majid Sarrafzadeh},
  booktitle = ispd,
  pages     = {84--92},
  year      = {2000},
}
@inproceedings{PD_ICCAD2000_Coudert,
  title     = {Incremental {CAD}},
  author    = {Coudert, Olivier and Cong, Jason and Malik, Sharad and Sarrafzadeh, Majid},
  booktitle = iccad,
  pages     = {236--244},
  year      = {2000},
}
% ==== placement summary
@inproceedings{PLACE_ICCAD2013_Contest,
  title     = {{ICCAD-2013 CAD} contest in placement finishing and benchmark suite},
  author    = {Kim, Myung-Chul and Viswanathan, Natarajan and Li, Zhuo and Alpert, Charles},
  booktitle = iccad,
  pages     = {268--270},
  year      = {2013},
  abstract  = {iccad'13 placement contest},
}
@inproceedings{PLACE_ICCAD2014_Contest,
  title     = {{ICCAD-2014 CAD} Contest in Incremental Timing-driven Placement and Benchmark Suite},
  author    = {Kim, Myung-Chul and Hu, Jin and Viswanathan, Natarajan},
  booktitle = iccad,
  pages     = {361--366},
  year      = {2014},
  abstract  = {iccad'14 incremental timing driven placement contest},
}
% ==== routing summary
@inproceedings{ROUTE_ISPD2007_Contest,
  title     = {{ISPD} Placement Contest Updates and {ISPD} 2007 Global Routing Contest},
  author    = {Nam, Gi-Joon and Yildiz, Mehmet and Pan, David Z. and Madden, Patrick H.},
  booktitle = ispd,
  pages     = {167--167},
  year      = {2007},
  abstract  = {ispd'07 global routing contest},
}
@inproceedings{ROUTE_ISPD2008_Contest,
  title     = {The {ISPD} global routing benchmark suite},
  author    = {Nam, Gi-Joon and Sze, Cliff and Yildiz, Mehmet},
  booktitle = ispd,
  pages     = {156--159},
  year      = {2008},
  abstract  = {ispd'08 global routing contest},
}
%}}}


% =====================================================================
%                            Placement
% =====================================================================
% ==== partition global place
%{{{
@article{PLACE_TCAD2004_Hu, 
  title   = {Fine granularity clustering-based placement}, 
  author  = {Bo Hu and Marek-Sadowska, M.}, 
  journal = tcad,
  year    = {2004}, 
  month   = {april}, 
  volume  = {23}, 
  number  = {4}, 
  pages   = {527--536}, 
}
%}}}

% ==== quadratic global place
%{{{
@inproceedings{PLACE_ICCAD2005_Kahng,
  title     = {Architecture and details of a high quality, large-scale analytical placer},
  author    = {Kahng, Andrew B and Reda, Sherief and Wang, Qinke},
  booktitle = iccad,
  pages     = {891--898},
  year      = {2005},
}
@inproceedings{PLACE_ISPD2005_Chen,
  title     = {{NTUplace}: a ratio partitioning based placement algorithm for large-scale mixed-size designs},
  author    = {Chen, Tung-Chieh and Hsu, Tien-Chang and Jiang, Zhe-Wei and Chang, Yao-Wen},
  booktitle = ispd,
  pages     = {236--238},
  year      = {2005},
}
@inproceedings{PLACE_ASPDAC2007_Luo,
  title     = {{DPlace2.0}: a stable and efficient analytical placement based on diffusion},
  author    = {Luo, Tao and Pan, David Z.},
  booktitle = aspdac,
  year      = {2008},
  pages     = {346--351},
} 
@inproceedings{PLACE_ASPDAC2007_Viswanathan,
  title     = {{FastPlace} 3.0: A fast multilevel quadratic placement algorithm with placement congestion control},
  author    = {Viswanathan, Natarajan and Pan, Min and Chu, Chris},
  booktitle = aspdac,
  pages     = {135--140},
  year      = {2007},
}
@article{PLACE_TCAD2012_Kim,
  title={{SimPL}: An effective placement algorithm},
  author    = {Kim, Myung-Chul and Lee, Dong-Jin and Markov, Igor L.},
  journal   = tcad,
  volume    = {31},
  number    = {1},
  pages     = {50--60},
  year      = {2012},
  publisher = {IEEE},
}
@inproceedings{PLACE_ISPD2012_Kim,
  title     = {{MAPLE}: multilevel adaptive placement for mixed-size designs},
  author    = {Kim, Myung-Chul and Viswanathan, Natarajan and Charles J.~Alpert and Igor L.~Markov and Ramji, Shyam},
  booktitle = ispd,
  pages     = {193--200},
  year      = {2012},
}
@inproceedings{PLACE_ICCAD2013_Lin,
  title     = {{POLAR}: placement based on novel rough legalization and refinement},
  author    = {Lin, Tao and Chu, Chris and Shinnerl, Joseph R and Bustany, Ismail and Nedelchev, Ivailo},
  booktitle = iccad,
  pages     = {357--362},
  year      = {2013},
}
@article{PLACE_TCAD2015_Lu,
  title     = {{ePlace-MS}: Electrostatics-Based Placement for Mixed-Size Circuits},
  author    = {Lu, Jingwei and Zhuang, Hao and Chen, Pengwen and Chang, Hongliang and Chang, Chin-Chih and Wong, Yiu-Chung and Sha, Lu and Huang, Dennis and Luo, Yufeng and Teng, Chin-Chi and others},
  journal   = tcad,
  volume    = {34},
  number    = {5},
  pages     = {685--698},
  year      = {2015},
  publisher = {IEEE},
}
%}}}

% ==== non-linear global place

% ==== detailed / linear place 
%{{{
@article{PLACE_TCAS1981_Goto,
  title   = {An efficient algorithm for the two-dimensional placement problem in electrical circuit layout},
  author  = {Satoshi Goto},
  journal = tcas,
  volume  = {28},
  number  = {1},
  pages   = {12--18},
  year    = {1981},
}
@inproceedings{PLACE_DATE1998_Vygen,
  title     = {Algorithms for detailed placement of standard cells},
  author    = {Vygen, Jens},
  booktitle = date,
  pages     = {321--324},
  year      = {1998},
}
@inproceedings{PLACE_ASPDAC1999_Kahng,
  title     = {Optimization of linear placements for wirelength minimization with free sites},
  author    = {Kahng, Andrew B and Tucker, Paul and Zelikovsky, Alex},
  booktitle = aspdac,
  pages     = {241--244},
  year      = {1999},
}
@inproceedings{PLACE_DATE2000_Brenner,
  title     = {Faster optimal single-row placement with fixed ordering},
  author    = {Brenner, Ulrich and Vygen, Jens},
  booktitle = date,
  pages     = {117--121},
  year      = {2000},
}
@inproceedings{PLACE_ISPD2004_Brenner,
  title     = {Almost optimum placement legalization by minimum cost flow and dynamic programming},
  author    = {Brenner, Ulrich and Pauli, Anna and Vygen, Jens},
  booktitle = ispd,
  pages     = {2--9},
  year      = {2004},
}
@inproceedings{PLACE_GLSVLSI2004_Kahng,
  title     = {On legalization of row-based placements},
  author    = {Kahng, Andrew B. and Markov, Igor L. and Reda, Sherief},
  booktitle = glsvlsi,
  pages     = {214--219},
  year      = {2004},
}
@inproceedings{PLACE_ICCAD2005_Pan,
  title     = {An efficient and effective detailed placement algorithm},
  author    = {Pan, Min and Viswanathan, Natarajan and Chu, Chris},
  booktitle = iccad,
  pages     = {48--55},
  year      = {2005},
}
@inproceedings{PLACE_ISPD2008_Spindler,
  title     = {Abacus: fast legalization of standard cell circuits with minimal movement},
  author    = {Spindler, Peter and Schlichtmann, Ulf and Johannes, Frank M},
  booktitle = ispd,
  pages     = {47--53},
  year      = {2008},
}
@inproceedings{PLACE_DAC2014_Popovych,
  title     = {Density-aware Detailed Placement with Instant Legalization},
  author    = {Popovych, Sergiy and Lai, Hung-Hao and Wang, Chieh-Min and Li, Yih-Lang and Liu, Wen-Hao and Wang, Ting-Chi},
  booktitle = dac,
  pages     = {122:1--122:6},
  year      = {2014},
}
@inproceedings{PLACE_ISPD2014_Chow,
  title     = {Cell Density-driven Detailed Placement with Displacement Constraint},
  author    = {Chow, Wing-Kai and Kuang, Jian and He, Xu and Cai, Wenzan and Young, Evangeline F.Y.},
  booktitle = ispd,
  year      = {2014},
  pages     = {3--10},
  numpages  = {8},
  abstract  = {ripple-dp},
}
@article{PLACE_TCAD2015_Wu,
  title     = {Detailed Placement Algorithm for {VLSI} Design with Double-Row Height Standard Cells},
  author    = {Wu, Gang and Chu, Chris},
  journal   = tcad,
  year      = {2015},
  publisher = {IEEE},
}
@inproceedings{PLACE_DAC2016_Chow,
  title     = {Legalization Algorithm for Multiple-Row Height Standard Cell Design},
  author    = {Chow, Wing-Kai and Pui, Chak-Wa and Young, Evangeline F.Y.},
  booktitle = dac,
  year      = {2016},
}
%}}}

% ==== routability driven place
%{{{
@inproceedings{PLACE_ICCAD2010_Taghavi,
  title     = {New placement prediction and mitigation techniques for local routing congestion},
  author    = {Taghavi, Taraneh and Alpert, Charles and Huber, Andrew and Li, Zhuo and Nam, Gi-Joon and Ramji, Shyam},
  booktitle = iccad,
  pages     = {621--624},
  year      = {2010},
}
@inproceedings{PLACE_DAC2012_Wei,
  title     = {{GLARE}: Global and local wiring aware routability evaluation},
  author    = {Wei, Yaoguang and Sze, Cliff and Viswanathan, Natarajan and Li, Zhuo and Alpert, Charles J and Reddy, Lakshmi and Huber, Andrew D and Tellez, Gustavo E and Keller, Douglas and Sapatnekar, Sachin S},
  booktitle = dac,
  pages     = {768--773},
  year      = {2012},
  abstract  = {local pin density into the congestion model},
}
@inproceedings{PLACE_DAC2013_Liu,
  title     = {Optimization of placement solutions for routability},
  author    = {Liu, Wen-Hao and Koh, Cheng-Kok and Li, Yih-Lang},
  booktitle = dac,
  pages     = {153:1--153:9},
  year      = {2013},
  abstract  = {global re-placement + local detailed placement further minimizes the local congestion and wirelength},
}
@inproceedings{PLACE_DAC2013_He,
  title     = {Ripple 2.0: High quality routability-driven placement via global router integration},
  author    = {He, Xu and Huang, Tao and Chow, Wing-Kai and Kuang, Jian and Lam, Ka-Chun and Cai, Wenzan and Young, Evangeline FY},
  booktitle = dac,
  pages     = {152:1--152:6},
  year      = {2013},
}
%}}}

% ==== incremental place (migration)
%{{{
@article{PLACE_TCAD1994_Doll,
  title    = {Iterative placement improvement by network flow methods},
  author   = {Doll, Konrad and Johannes, Frank M and Antreich, Kurt J},
  journal  = tcad,
  volume   = {13},
  number   = {10},
  pages    = {1189--1200},
  year     = {1994},
  abstract = {incremental improvement through min-cost flow},
}
@inproceedings{PLACE_DAC2005_Ren,
  title     = {Diffusion-based placement migration},
  author    = {Ren, Haoxing and Pan, David Z. and Alpert, Charles J. and Villarrubia, Paul},
  booktitle = dac,
  year      = {2005},
  pages     = {515--520},
}
@inproceedings{PLACE_DAC2005_Chowdhary,
  title     = {How accurately can we model timing in a placement engine?},
  author    = {Chowdhary, Amit and Rajagopal, Karthik and Venkatesan, Satish and Cao, Tung and Tiourin, Vladimir and Parasuram, Yegna and Halpin, Bill},
  booktitle = dac,
  pages     = {801--806},
  year      = {2005},
  abstract  = {differential timing analysis, LP},
}
@inproceedings{PLACE_ICCAD2005_Luo,
  title     = {Computational geometry based placement migration},
  author    = {Luo, T. and Ren, H. and Alpert, C. J. and Pan, D. Z.},
  booktitle = iccad,
  pages     = {41--47},
  year      = {2005},
  abstract  = {},
}
@inproceedings{PLACE_DAC2006_Luo,
  title     = {A new {LP} based incremental timing driven placement for high performance designs},
  author    = {Luo, Tao and Newmark, David and Pan, David Z.},
  booktitle = dac,
  pages     = {1115--1120},
  year      = {2006},
  abstract  = {},
}
@inproceedings{PLACE_ASPDAC2007_Ren,
  title     = {Hippocrates: first-do-no-harm detailed placement},
  author    = {Ren, Haoxing and Pan, David Z. and Alpert, Charles J. and Nam, Gi-Joon and Villarrubia, Paul},
  booktitle = aspdac,
  pages     = {141--146},
  year      = {2007},
  abstract  = {incremental timing-driven placement},
}
@inproceedings{PLACE_ASPDAC2007_Roy,
  title     = {{ECO}-system: Embracing the Change in Placement},
  author    = {Roy, J.A. and Markov, I.L.},
  booktitle = aspdac,
  pages     = {147--152},
  year      = {2007},
  abstract  = {},
}
@article{PLACE_TCAD2007_Roy,
  title    = {{ECO}-system: Embracing the Change in Placement},
  author   = {Roy, Jarrod A. and Markov, Igor L.},
  journal  = tcad,
  volume   = {26},
  number   = {12},
  pages    = {2173--2185},
  year     = {2007},
  abstract = {},
}
@inproceedings{PLACE_ICCAD2008_Luo,
  title     = {Pyramids: an efficient computational geometry-based approach for timing-driven placement},
  author    = {Luo, Tao and Papa, David A. and Li, Zhuo and Sze, C. N. and Alpert, Charles J. and Pan, David Z.},
  booktitle = iccad,
  year      = {2008},
  pages     = {204--211},
  abstract  = {timing-driven incremental placement},
}
@inproceedings{PLACE_ISPD2010_Viswanathan,
  title     = {{ITOP}: Integrating Timing Optimization Within Placement},
  author    = {Viswanathan, Natarajan and Nam, Gi-Joon and Roy, Jarrod A. and Li, Zhuo and Alpert, Charles J. and Ramji, Shyam and Chu, Chris},
  booktitle = ispd,
  year      = {2010},
  pages     = {83--90},
} 
%}}}

% ==== timing driven place
%{{{
@inproceedings{PLACE_ASPDAC2008_Luo,
  title     = {Total power optimization combining placement, sizing and multi-{Vt} through slack distribution management},
  author    = {Luo, Tao and Newmark, David and Pan, David Z.},
  booktitle = aspdac,
  pages     = {352--357},
  year      = {2008},
}
%}}}

% ==== data-path place
%{{{
@inproceedings{PLACE_ISPD2011_Ward,
  title     = {Quantifying academic placer performance on custom designs},
  author    = {Ward, Samuel I and Papa, David A. and Li, Zhuo and Sze, Cliff N. and Alpert, Charles J. and Swartzlander, Earl},
  booktitle = ispd,
  pages     = {91--98},
  year      = {2011},
}
@inproceedings{PLACE_ISPD2012_Ward,
  title     = {Keep it straight: teaching placement how to better handle designs with datapaths},
  author    = {Ward, Samuel I and Kim, Myung-Chul and Viswanathan, Natarajan and Li, Zhuo and Alpert, Charles and Swartzlander, Earl and Pan, David Z.},
  booktitle = ispd,
  pages     = {79--86},
  year      = {2012},
}
@inproceedings{PLACE_DAC2012_Ward,
  title     = {{PADE}: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning},
  author    = {Ward, Samuel and Ding, Duo and Pan, David Z.},
  booktitle = dac,
  pages     = {756--761},
  year      = {2012},
}
@inproceedings{PLACE_DAC2012_Chou,
  title     = {Structure-aware placement for datapath-intensive circuit designs},
  author    = {Chou, Sheng and Hsu, Meng-Kai and Chang, Yao-Wen},
  booktitle = dac,
  pages     = {762--767},
  year      = {2012},
}
@inproceedings{PLACE_ISPD2013_Xiang,
  title     = {Network flow based datapath bit slicing},
  author    = {Xiang, Hua and Cho, Minsik and Ren, Haoxing and Ziegler, Matthew and Puri, Ruchir},
  booktitle = ispd,
  pages     = {139--146},
  year      = {2013},
}
%}}}


% =====================================================================
%                          Routing
% =====================================================================
%{{{
@article{ROUTE_JVLSI2001_Hu,
  title     = {A survey on multi-net global routing for integrated circuits},
  author    = {Hu, Jiang and Sapatnekar, Sachin S},
  journal   = jvlsi,
  volume    = {31},
  number    = {1},
  pages     = {1--49},
  year      = {2001},
  publisher = {Elsevier},
}
@inproceedings{ROUTE_DAC2012_Gester,
  title     = {Algorithms and data structures for fast and good {VLSI} routing},
  author    = {Gester, Michael and M{\"u}ller, Dirk and Nieberg, Tim and Panten, Christian and Schulte, Christian and Vygen, Jens},
  booktitle = dac,
  pages     = {459--464},
  year      = {2012},
  abstract  = {Bonn-Router},
}
@inproceedings{ROUTE_DAC2012_Zhang,
  title     = {{GDRouter}: Interleaved global routing and detailed routing for ultimate routability},
  author    = {Zhang, Yanheng and Chu, Chris},
  booktitle = dac,
  pages     = {597--602},
  year      = {2012},
  abstract  = {incremental global routing though applying detailed routing, improve routability},
}
%}}}

% ==== sequential global routing
%{{{
@inproceedings{ROUTE_ICCAD2007_Roy,
  title     = {High-performance routing at the nanometer scale},
  author    = {Roy, Jarrod A. and Markov, Igor L.},
  booktitle = iccad,
  pages     = {496--502},
  year      = {2007},
  abstract  = {directly 3D routing, combining 2D routing and layer assignment},
}
@article{ROUTE_TCAD2008_Roy,
  title    = {High-Performance Routing at the Nanometer Scale},
  author   = {Roy, J.A. and Markov, I.L.},
  journal  = tcad,
  volume   = {27},
  number   = {6},
  pages    = {1066--1077},
  year     = {2008},
  abstract = {},
}
@inproceedings{ROUTE_ASPDAC2008_Moffitt,
  title     = {{MaizeRouter}: engineering an effective global router},
  author    = {Moffitt, Michael D},
  booktitle = aspdac,
  pages     = {226--231},
  year      = {2008},
  abstract = {cheap and incremental topological reconstruction},
}
@article{ROUTE_TCAD2008_Moffitt,
  title    = {{MaizeRouter}: Engineering an effective global router},
  author   = {Moffitt, Michael D},
  journal  = tcad,
  volume   = {27},
  number   = {11},
  pages    = {2017--2026},
  year     = {2008},
}
@inproceedings{ROUTE_ICCAD2008_Hsu,
  title     = {Multi-layer global routing considering via and wire capacities},
  author    = {Hsu, Chin-Hsiung and Chen, Huang-Yu and Chang, Yao-Wen},
  booktitle = iccad,
  pages     = {350--355},
  year      = {2008},
  abstract  = {via \& wire capacities model},
}
@article{ROUTE_TCAD2010_Hsu,
  title    = {Multilayer global routing with via and wire capacity considerations},
  author   = {Hsu, Chin-Hsiung and Chen, Huang-Yu and Chang, Yao-Wen},
  journal  = tcad,
  volume   = {29},
  number   = {5},
  pages    = {685--696},
  year     = {2010},
  abstract = {iccad'08 extension},
}
@article{ROUTE_TCAD2010_Chang,
  title    = {{NTHU-Route} 2.0: a robust global router for modern designs},
  author   = {Chang, Yen-Jung and Lee, Yu-Ting and Gao, Jhih-Rong and Wu, Pei-Ci and Wang, Ting-Chi},
  journal  = tcad,
  volume   = {29},
  number   = {12},
  pages    = {1931--1944},
  year     = {2010},
  abstract = {},
}
@inproceedings{ROUTE_ASPDAC2009_Dai,
  title     = {Efficient simulated evolution based rerouting and congestion-relaxed layer assignment on {3-D} global routing},
  author    = {Dai, Ke-Ren and Liu, Wen-Hao and Li, Yih-Lang},
  booktitle = aspdac,
  pages     = {570--575},
  year      = {2009},
  abstract  = {layer assignment: extended DP equation over TCAD'2008_Lee},
}
@article{ROUTE_TVLSI2012_Dai,
  title     = {{NCTU-GR}: efficient simulated evolution-based rerouting and congestion-relaxed layer assignment on {3-D} global routing},
  author    = {Dai, Ke-Ren and Liu, Wen-Hao and Li, Yih-Lang},
  journal   = tvlsi,
  volume    = {20},
  number    = {3},
  pages     = {459--472},
  year      = {2012},
  publisher = {IEEE},
  abstract  = {aspdac09 extension}
}
@article{ROUTE_TCAD2013_Liu,
  title     = {{NCTU-GR} 2.0: multithreaded collision-aware global routing with bounded-length maze routing},
  author    = {Liu, Wen-Hao and Kao, Wei-Chun and Li, Yih-Lang and Chao, Kai-Yuan},
  journal   = tcad,
  volume    = {32},
  number    = {5},
  pages     = {709--722},
  year      = {2013},
  publisher = {IEEE},
  abstract  = {NCTU-GR 2.0},
}
@inproceedings{ROUTE_ICCAD2012_Zhang,
  title     = {Reclaiming over-the-{IP}-block routing resources with buffering-aware rectilinear Steiner minimum tree construction},
  author    = {Zhang, Yilin and Chakraborty, Ashutosh and Chowdhury, Salim and Pan, David Z.},
  booktitle = iccad,
  pages     = {137--143},
  year      = {2012},
}
%}}}

% ==== concurrent global routing
%{{{
@inproceedings{ROUTE_ISPD2000_Albrecht,
  title     = {Provably good global routing by a new approximation algorithm for multicommodity flow},
  author    = {Christoph Albrecht},
  booktitle = ispd,
  pages     = {19--25},
  year      = {2000},
  abstract  = {MCF based on FOCS'99},
}
@inproceedings{ROUTE_ICCAD2000_Hu,
  title     = {A timing-constrained algorithm for simultaneous global routing of multiple nets},
  author    = {Hu, Jiang and Sapatnekar, Sachin S},
  booktitle = iccad,
  pages     = {99--103},
  year      = {2000},
}
@article{ROUTE_TCAD2001_Albrecht,
  title    = {Global routing by new approximation algorithms for multicommodity flow},
  author   = {Albrecht, Christoph},
  journal  = tcad,
  volume   = {20},
  number   = {5},
  pages    = {622--632},
  year     = {2001},
  abstract = {ispd'00 extension},
}
@inproceedings{ROUTE_DAC2006_Cho,
  title     = {{BoxRouter}: a new global router based on box expansion and progressive {ILP}},
  author    = {Cho, Minsik and Pan, David Z.},
  booktitle = dac,
  pages     = {373--378},
  year      = {2006},
  abstract  = {ILP based 2D router},
}
@article{ROUTE_TCAD2007_Cho,
  title    = {{BoxRouter}: a new global router based on box expansion and progressive {ILP}},
  author   = {Cho, Minsik and Pan, David Z.},
  journal  = tcad,
  volume   = {26},
  number   = {12},
  pages    = {2130--2143},
  year     = {2007},
  abstract = {},
}
@inproceedings{ROUTE_ICCAD2006_Muller,
  title     = {Optimizing yield in global routing},
  author    = {Muller, Dirk},
  booktitle = iccad,
  pages     = {480--486},
  year      = {2006},
}
@inproceedings{ROUTE_ICCAD2007_Cho,
  title     = {{BoxRouter} 2.0: architecture and implementation of a hybrid and robust global router},
  author    = {Cho, Minsik and Lu, Katrina and Yuan, Kun and Pan, David Z.},
  booktitle = iccad,
  pages     = {503--508},
  year      = {2007},
  abstract  = {ILP based layer assignment, tend to occupy the lower layers},
}
@inproceedings{ROUTE_DAC2009_Wu,
  title     = {{GRIP}: scalable {3D} global routing using integer programming},
  author    = {Wu, Tai-Hsuan and Davoodi, Azadeh and Linderoth, Jeffrey T},
  booktitle = dac,
  pages     = {320--325},
  year      = {2009},
}
@inproceedings{ROUTE_DAC2010_Wu,
  title     = {A parallel integer programming approach to global routing},
  author    = {Wu, Tai-Hsuan and Davoodi, Azadeh and Linderoth, Jeffrey T},
  booktitle = dac,
  pages     = {194--199},
  year      = {2010},
}
@article{ROUTE_TCAD2011_Wu,
  title    = {{GRIP}: Global routing via integer programming},
  author   = {Wu, Tai-Hsuan and Davoodi, Azadeh and Linderoth, Jeffrey T},
  journal  = tcad,
  volume   = {30},
  number   = {1},
  pages    = {72--84},
  year     = {2011},
  abstract = {dac'09 journal extension},
}
%}}}

% ==== layer assignment
%{{{
@article{ROUTE_TOC1989_Naclerio,
  title    = {The via minimization problem is {NP}-complete},
  author   = {Naclerio, Nicholas J. and Masuda, Sumio and Nakajima, Kazuo},
  journal  = toc,
  volume   = {38},
  number   = {11},
  pages    = {1604--1608},
  year     = {1989},
  abstract = {NP-completeness of layer assignment, even for some special cases},
}
@inproceedings{ROUTE_DAC1997_Chang,
  author    = {Chang, Chin-Chih and Cong, Jason},
  title     = {An efficient approach to multi-layer layer assignment with application to via minimization},
  booktitle = dac,
  year      = {1997},
  pages     = {600--603},
  abstract  = {multiple-CVM},
}
@article{ROUTE_TCAD1999_Chang,
  title    = {An efficient approach to multilayer layer assignment with an application to via minimization},
  author   = {Chang, Chin-Chih and Cong, Jason},
  journal  = tcad,
  volume   = {18},
  number   = {5},
  pages    = {608--620},
  year     = {1999},
  abstract = {dac'97 extension},
}
@inproceedings{ROUTE_ISPD2005_Wu,
  title     = {Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment},
  author    = {Di Wu and Jiang Hu and Rabi Mahapatra},
  booktitle = ispd,
  pages     = {20--27},
  year      = {2005},
}
@inproceedings{ROUTE_ISPD2008_Li,
  title     = {Fast interconnect synthesis with layer assignment},
  author    = {Li, Zhuo and Alpert, Charles J and Hu, Shiyan and Muhmud, Tuhin and Quay, Stephen T and Villarrubia, Paul G},
  booktitle = ispd,
  pages     = {71--77},
  year      = {2008},
  abstract  = {buffer insertion + layer assignment, but underuse the thicker layers, and prefer to buffer insertion},
}
@inproceedings{ROUTE_ICCAD2008_Hu,
  title     = {A polynomial time approximation scheme for timing constrained minimum cost layer assignment},
  author    = {Hu, Shiyan and Li, Zhuo and Alpert, Charles J},
  booktitle = iccad,
  pages     = {112--115},
  year      = {2008},
}
@article{ROUTE_TCASII2009_Hu,
  title    = {A fully polynomial-time approximation scheme for timing-constrained minimum cost layer assignment},
  author   = {Hu, Shiyan and Li, Zhuo and Alpert, Charles J},
  journal  = tcasii,
  volume   = {56},
  number   = {7},
  pages    = {580--584},
  year     = {2009},
  abstract = {layer assignment on buffered tree considering the timing is NP-complete.},
}
@inproceedings{ROUTE_ISPD2009_Hu,
  title     = {A faster approximation scheme for timing driven minimum cost layer assignment},
  author    = {Hu, Shiyan and Li, Zhuo and Alpert, Charles J},
  booktitle = ispd,
  pages     = {167--174},
  year      = {2009},
}
@article{ROUTE_TCAD2008_Lee,
  title    = {Congestion-constrained layer assignment for via minimization in global routing},
  author   = {Lee, Tsung-Hsien and Wang, Ting-Chi},
  journal  = tcad,
  volume   = {27},
  number   = {9},
  pages    = {1643--1656},
  year     = {2008},
  abstract = {DP based single net layer assignment},
}
@inproceedings{ROUTE_ISPD2009_Lee,
  title     = {Robust layer assignment for via optimization in multi-layer global routing},
  author    = {Lee, Tsung-Hsien and Wang, Ting-Chi},
  booktitle = ispd,
  pages     = {159--166},
  year      = {2009},
  abstract  = {extend TCAD'08 DP based layer assignment; net ordering score; greedy based refinment},
}
@inproceedings{ROUTE_ICCAD2010_Lee,
  title     = {Simultaneous Antenna Avoidance and Via Optimization in Layer Assignment of Multi-layer Global Routing},
  author    = {Tsung-Hsien Lee and Ting-Chi Wang},
  booktitle = iccad,
  pages     = {312--318},
  year      = {2010},
  abstract  = {TCAD'08 + min-cost flow based refinement},
}
@inproceedings{ROUTE_ASPDAC2011_Liu,
  title     = {Negotiation-based layer assignment for via count and via overflow minimization},
  author    = {Liu, Wen-Hao and Li, Yih-Lang},
  booktitle = aspdac,
  pages     = {539--544},
  year      = {2011},
  abstract  = {NVM (negotiation via minimization) to remove the net order impact}
}
@inproceedings{ROUTE_ISPD2012_Liu,
  title     = {Optimizing the Antenna Area and Separators in Layer Assignment of Multi-Layer Global Routing},
  author    = {Wen-Hao Liu and Yih-Lang Li},
  booktitle = ispd,
  pages     = {137--144},
  year      = {2012},
}
@inproceedings{ROUTE_ISPD2013_Ao,
  title     = {Delay-Driven Layer Assignment in Global Routing under Multi-tier Interconnect Structure},
  author    = {Jianchang Ao and Sheqin Dong and Song Chen and Satoshi Goto},
  booktitle = ispd,
  pages     = {101--107},
  year      = {2013},
}
@inproceedings{ROUTE_ICCAD2015_Yu,
  title     = {{TILA}: Timing-Driven Incremental Layer Assignment},
  author    = {Bei Yu and Derong Liu and Salim Chowdhury and David Z. Pan},
  booktitle = iccad,
  pages     = {110--117},
  year      = {2015},
}
%}}}

% ==== layer directive
%{{{
@inproceedings{ROUTE_ASPDAC2011_Moffitt,
  title     = {Wire synthesizable global routing for timing closure},
  author    = {Moffitt, Michael D and Sze, CN},
  booktitle = aspdac,
  pages     = {545--550},
  year      = {2011},
  abstract  = {layer directive aware routing},
}
@inproceedings{ROUTE_ISPD2011_Lee,
  title     = {An enhanced global router with consideration of general layer directives},
  author    = {Lee, Tsung-Hsien and Chang, Yen-Jung and Wang, Ting-Chi},
  booktitle = ispd,
  pages     = {53--60},
  year      = {2011},
  abstract  = {layer directive aware routing; layer assignment refinement by min-cost flow toward via num},
}
@inproceedings{ROUTE_DATE2013_Wei,
  title     = {{CATALYST}: planning layer directives for effective design closure},
  author    = {Wei, Yaoguang and Li, Zhuo and Sze, Cliff and Hu, Shiyan and Alpert, Charles J and Sapatnekar, Sachin S},
  booktitle = date,
  pages     = {1873--1878},
  year      = {2013},
}
%}}}

% ==== track assignment
%{{{
@inproceedings{ROUTE_DAC2007_Cho,
  title     = {{TROY}: Track Router with Yield-driven Wire Planning},
  author    = {Minsik Cho and Hua Xiang and Ruchir Puri and David Z. Pan},
  booktitle = dac,
  pages     = {55--58},
  year      = {2007},
}
%}}}

% ==== detailed routing
%{{{
@article{ROUTE_TCAD2000_Cong,
  title     = {Via design rule consideration in multilayer maze routing algorithms},
  author    = {Cong, Jason and Fang, Jie and Khoo, Kei-Yong},
  journal   = tcad,
  volume    = {19},
  number    = {2},
  pages     = {215--223},
  year      = {2000},
  publisher = {IEEE},
  abstract  = {extend maze routing to practical via rules},
}
@article{ROUTE_TCAD2009_Ozdal,
  title     = {Detailed-routing algorithms for dense pin clusters in integrated circuits},
  author    = {Ozdal, Muhammet Mustafa},
  journal   = tcad,
  volume    = {28},
  number    = {3},
  pages     = {340--349},
  year      = {2009},
  publisher = {IEEE},
}
@inproceedings{ROUTE_ICCAD2014_Jia,
  title     = {{MCFRoute}: a detailed router based on multi-commodity flow method},
  author    = {Jia, Xiaotao and Cai, Yici and Zhou, Qiang and Chen, Gang and Li, Zhuoyuan and Li, Zuowei},
  booktitle = iccad,
  pages     = {397--404},
  year      = {2014},
}
%}}}

% ==== channel routing 
%{{{
@inproceedings{ROUTE_DAC1971_Hashimoto,
  title     = {Wire routing by optimizing channel assignment within large apertures},
  author    = {Hashimoto, Akihiro and Stevens, James},
  booktitle = dac,
  pages     = {155--169},
  year      = {1971},
  abstract  = {left-edge algorithm, no dog-leg is allowed},
}
%}}}

% ==== routability eveluation 
%{{{
@inproceedings{ROUTE_DAC2013_Liu,
  title    = {Routing congestion estimation with real design constraints},
  author   = {Liu, Wen-Hao and Wei, Yaoguang and Sze, Cliff and Alpert, Charles J and Li, Zhuo and Li, Yih-Lang and Viswanathan, Natarajan},
  booktitle= dac,
  year     = {2013},
  pages    = {92:1--92:8},
  abstract = {consider the net grouping during routing},
}
@article{ROUTE_TODAES2014_Wei,
  title   = {Techniques for scalable and effective routability evaluation},
  author  = {Wei, Yaoguang and Sze, Cliff and Viswanathan, Natarajan and Li, Zhuo and Alpert, Charles J and Reddy, Lakshmi and Huber, Andrew D and Tellez, Gustavo E and Keller, Douglas and Sapatnekar, Sachin S},
  journal = todaes,
  volume  = {19},
  number  = {2},
  pages   = {17},
  year    = {2014},
}
%}}}


% =====================================================================
%                   Redundant Via Insertion 
% =====================================================================
% ==== post-route redundant via
%{{{
@inproceedings{RVI_SPIE1997_Allan,
  title     = {Automated redundant via placement for increased yield and reliability},
  author    = {Allan, Gerard A and Walton, Anthony J},
  booktitle = spie,
  volume    = 3216,
  pages     = {114--125},
  year      = {1997},
}
@article{RVI_TSM2004_Allan,
  title     = {Targeted layout modifications for semiconductor yield/reliability enhancement},
  author    = {Allan, Gerard A},
  journal   = tsm,
  volume    = {17},
  number    = {4},
  pages     = {573--581},
  year      = {2004},
  publisher = {IEEE},
  abstract  = {},
}
@inproceedings{RVI_ASPDAC2006_Lee,
  title     = {Post-routing redundant via insertion for yield/reliability improvement},
  author    = {Lee, Kuang-Yao and Wang, Ting-Chi},
  booktitle = aspdac,
  pages     = {303--308},
  year      = {2006},
  abstract  = {MIS based},
}
@inproceedings{RVI_ICCAD2006_Lee,
  title     = {Post-routing redundant via insertion and line end extension with via density consideration},
  author    = {Lee, Kuang-Yao and Wang, Ting-Chi and Chao, Kai-Yuan},
  booktitle = iccad,
  pages     = {633--640},
  year      = {2006},
  abstract  = {MIS based, redundant via + line-end extension},
}
@inproceedings{RVI_ISPD2008_Lee,
  title     = {Optimal post-routing redundant via insertion},
  author    = {Lee, Kuang-Yao and Koh, Cheng-Kok and Wang, Ting-Chi and Chao, Kai-Yuan},
  booktitle = ispd,
  pages     = {111--117},
  year      = {2008},
  abstract  = {ILP based},
}
@article{RVI_TCAD2008_Lee,
  title     = {Fast and optimal redundant via insertion},
  author    = {Lee, Kuang-Yao and Koh, Cheng-Kok and Wang, Ting-Chi and Chao, Kai-Yuan},
  journal   = tcad,
  volume    = {27},
  number    = {12},
  pages     = {2197--2208},
  year      = {2008},
  publisher = {IEEE},
  abstract  = {ispd08 journal version},
}
@inproceedings{RVI_ASPDAC2009_Lei,
  title     = {Post-routing redundant via insertion with wire spreading capability},
  author    = {Lei, Cheok-Kei and Chiang, Po-Yi and Lee, Yu-Min},
  booktitle = aspdac,
  pages     = {468--473},
  year      = {2009},
}
@inproceedings{RVI_ISPD2009_Lee,
  title     = {Redundant via insertion with wire bending},
  author    = {Lee, Kuang-Yao and Lin, Shing-Tung and Wang, Ting-Chi},
  booktitle = ispd,
  pages     = {123--130},
  year      = {2009},
  abstract  = {redundant via + wire bending, 0-1 ILP},
}
@inproceedings{RVI_ASPDAC2011_Lin,
  title     = {Simultaneous redundant via insertion and line end extension for yield optimization},
  author    = {Lin, Shing-Tung and Lee, Kuang-Yao and Wang, Ting-Chi and Koh, Cheng-Kok and Chao, Kai-Yuan},
  booktitle = aspdac,
  pages     = {633--638},
  year      = {2011},
  abstract  = {},
}
@inproceedings{RVI_SPIE2012_Abdulghany,
  title     = {Smart double-cut via insertion flow with dynamic design-rules compliance for fast new technology adoption},
  author    = {Abdulghany, Ahmad and Fathy, Rami and Capodieci, Luigi and Pathak, Piyush and Madhavan, Sriram and Malik, Shobhit},
  booktitle = spie,
  volume    = 8327,
  year      = {2012},
}
%}}}

% ==== redundant via aware routing
%{{{
@inproceedings{ROUTE_ASPDAC2005_Xu,
  title     = {Redundant-via enhanced maze routing for yield improvement},
  author    = {Xu, Gang and Huang, Li-Da and Pan, David Z. and Wong, Martin D.F.},
  booktitle = aspdac,
  pages     = {1148--1151},
  year      = {2005},
  abstract  = {lagrangian relaxation; constrainted shortest path},
}
@inproceedings{ROUTE_GLSVLSI2005_Yao,
  title     = {Improved multilevel routing with redundant via placement for yield and reliability},
  author    = {Yao, Hailong and Cai, Yici and Hong, Xianlong and Zhou, Qiang},
  booktitle = glsvlsi,
  pages     = {143--146},
  year      = {2005},
}
@article{ROUTE_TCAD2008_Chen,
  title     = {Full-chip routing considering double-via insertion},
  author    = {Chen, Huang-Yu and Chiang, Mei-Fang and Chang, Yao-Wen and Chen, Lumdo and Han, Brian},
  journal   = tcad,
  volume    = {27},
  number    = {5},
  pages     = {844--857},
  year      = {2008},
  publisher = {IEEE},
}
@inproceedings{ROUTE_ASPDAC2010_Lin,
  title     = {Dead via minimization by simultaneous routing and redundant via insertion},
  author    = {Lin, Chih-Ta and Lin, Yen-Hung and Su, Guan-Chan and Li, Yih-Lang},
  booktitle = aspdac,
  pages     = {657--662},
  year      = {2010},
}
%}}}


% =====================================================================
%                         Floorplanning
% =====================================================================
% ==== fixed-outline floorplan
%{{{
@inproceedings{FLOOR_ASPDAC2001_Dong,
  title     = {{VLSI} Block Placement Using Less Flexibility First Principles},
  author    = {Sheqin Dong and Xianlong Hong and Youliang Wu and Yizhou Lin and Jun Gu},
  booktitle = aspdac,
  pages     = {601--604},
  year      = {2001},
}
@article{FLOOR_TVLSI2003_Adya,
  title   = {Fixed-outline floorplanning: Enabling hierarchical design},
  author  = {Adya, Saurabh N. and Markov, Igor L.},
  journal = tvlsi,
  volume  = {11},
  number  = {6},
  pages   = {1120--1135},
  year    = {2003},
}
@inproceedings{FLOOR_DAC2008_Yan,
  title     = {{DeFer}: Deferred Decision Making Enabled Fixed-Outline Floorplanner},
  author    = {Jackey Z. Yan and Chris Chu},
  booktitle = dac,
  pages     = {161--166},
  year      = {2008},
}
%}}}

% ==== area optimization
%{{{
@inproceedings{FLOOR_DAC2000_Chen,
  title     = {Floorplan Sizing by Linear Programming Approximation},
  author    = {Pinhong Chen and Ernest S. Kuh},
  booktitle = dac,
  year      = {2000},
  pages     = {468--471},
}
%}}}

% ==== wire-length optimization
%{{{
@article{FLOOR_TOC1991_Cheng,
  title    = {The Orientation of Modules Based on Graph Decomposition},
  author   = {Cheng, C. K. and Yao, S. Z. and Hu, T. C.},
  journal  = toc,
  volume   = {40},
  issue    = {6},
  month    = {June},
  pages    = {774--780},
  year     = {1991},
  abstract = {},
} 
@inproceedings{FLOOR_ASPDAC2005_Tang,
  title     = {Optimal redistribution of white space for wire length minimization},
  author    = {Tang, Xiaoping and Tian, Ruiqi and Wong, Martin DF},
  booktitle = aspdac,
  pages     = {412--417},
  year      = {2005},
  abstract  = {},
}
@inproceedings{FLOOR_ICCAD2005_Hao,
  title     = {Wirelength optimization by optimal block orientation},
  author    = {Hao, Xin and Brewer, F.},
  booktitle = iccad,
  pages     = {64--70},
  year      = {2005},
  abstract  = {},
}
@inproceedings{FLOOR_DAC2006_Sham, 
  title     = {Optimal cell flipping in placement and floorplanning}, 
  author    ={Chiu-Wing Sham and Young, F.Y. and Chu, Chris}, 
  booktitle = dac,
  pages     = {1109--1114}, 
  year      = {2006}, 
  abstract  = {},
}
%}}}

% ==== data structure
%{{{
@inproceedings{FLOOR_DAC2000_BTree,
  title     = {{B*-Trees}: A New Representation for Non-Slicing Floorplans},
  author    = {Yun-Chih Chang and Yao-Wen Chang and Guang-Ming Wu and Shu-Wei Wu},
  booktitle = dac,
  pages     = {458--463},
  year      = {2000},
}
@article{FLOOR_TCAD2001_OTREE,
  title   = {Floorplanning Using a Tree Representation},
  author  = {Pei Ning Guo and Toshihiko Takahashi and Chung Kuan Cheng and Takeshi Yoshimura},
  journal = tcad,
  volume  = {20},
  pages   = {281-289},
  year    = {2001},
}
@article{FLOOR_TCASII2004_CBL,
  title   = {Non-slicing floorplan and placement using corner block list topological representation},
  author  = {Xianlong Hong and Sheqin Dong},
  year    = {2004},
  volume  = {51},
  journal = tcasii,
}
@inproceedings{FLOOR_DAC2001_TCG,
  title     = {{TCG}: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans},
  author    = {Jai-Ming Lin and Yao-Wen Chang},
  booktitle = dac,
  year      = {2001},
  pages     = {764--769},
}
@inproceedings{FLOOR_ICCAD1995_SP,
  title     = {Rectangle-packing based module placement},
  author    = {H. Murata and K. Fujiyoshi and S. Nakatake and Y. Kajitani},
  booktitle = iccad,
  year      = {1995},
  pages     = {472--479},
}
@article{FLOOR_TCAD1996_SP,
  title   = {{VLSI} module placement based on rectangle-packing by the sequence-pair},
  author  = {H. Murata and K. Fujiyoshi and S. Nakatake and Y. Kajitani},
  journal = tcad,
  year    = {1996},
  volume  = {12},
  pages   = {1518--1524},
}
%}}}

% ==== ILP based 
%{{{
@article{FLOOR_TCAD1991_Sutanthavibul, 
  title     = {An analytical approach to floorplan design and optimization}, 
  author    = {Sutanthavibul, S. and Shragowitz, E. and Rosen, J.B.}, 
  journal   = tcad,
  year      = {1991}, 
  month     = {jun}, 
  volume    = {10}, 
  number    = {6}, 
  pages     = {761--769},
  abstract  = {},
}
%}}}



% =====================================================================
%                  Latch / Register Placement
% =====================================================================
%{{{
@article{LATCH_MM2011_Papa,
  title     = {Physical synthesis with clock-network optimization for large systems on chips},
  author    = {Papa, David and Alpert, Charles and Sze, Cliff and Li, Zhuo and Viswanathan, Natarajan and Nam, Gi-Joon and Markov, Igor L.},
  journal   = mm,
  volume    = {31},
  number    = {4},
  pages     = {51--62},
  year      = {2011},
  publisher = {IEEE},
}
@inproceedings{LATCH_ICCAD2013_Cho,
  title     = {{LatchPlanner}: latch placement algorithm for datapath-oriented high-performance {VLSI} designs},
  author    = {Cho, Minsik and Xiang, Hua and Ren, Haoxing and Ziegler, Matthew M and Puri, Ruchir},
  booktitle = iccad,
  pages     = {342--348},
  year      = {2013},
}
@inproceedings{LATCH_ICCAD2013_Ward,
  title     = {Clock power minimization using structured latch templates and decision tree induction},
  author    = {Ward, Samuel I. and Viswanathan, Natarajan and Zhou, Nancy Y. and Sze, Cliff C.N. and Li, Zhuo and Alpert, Charles J. and Pan, David Z.},
  booktitle = iccad,
  pages     = {599--606},
  year      = {2013},
}
@inproceedings{LATCH_DAC2014_Held,
  title     = {Post-Routing Latch Optimization for Timing Closure},
  author    = {Held, Stephan and Schorr, Ulrike},
  booktitle = dac,
  pages     = {7:1--7:6},
  year      = {2014},
}
%}}}

% =====================================================================
%                  Multi-bit Flip-Flop
% =====================================================================
@inproceedings{MBFF_MWSCAS2011_Lin,
  title     = {Recent research in clock power saving with multi-bit flip-flops},
  author    = {Lin, Mark Po-Hung and Hsu, Chih-Cheng and Chang, Yao-Tsung},
  booktitle = mwscas,
  pages     = {1--4},
  year      = {2011},
}
@inproceedings{MBFF_ISPD2013_Tsai,
  title     = {{FF-Bond}: multi-bit flip-flop bonding at placement},
  author    = {Tsai, Chang-Cheng and Shi, Yiyu and Luo, Guojie and Jiang, Iris Hui-Ru},
  booktitle = ispd,
  pages     = {147--153},
  year      = {2013},
}
@inproceedings{MBFF_ICCAD2013_Hsu,
  title     = {In-placement clock-tree aware multi-bit flip-flop generation for power optimization},
  author    = {Hsu, Chih-Cheng and Chen, Yu-Chuan and Lin, Mark Po-Hung},
  booktitle = iccad,
  pages     = {592--598},
  year      = {2013},
}
