
---------- Begin Simulation Statistics ----------
final_tick                               340338706500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216405                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666880                       # Number of bytes of host memory used
host_op_rate                                   398659                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   462.10                       # Real time elapsed on the host
host_tick_rate                              736509934                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340339                       # Number of seconds simulated
sim_ticks                                340338706500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.806774                       # CPI: cycles per instruction
system.cpu.discardedOps                          4357                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       461618458                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146912                       # IPC: instructions per cycle
system.cpu.numCycles                        680677413                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       219058955                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2615598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5247780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          323                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2635636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          289                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5271996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            289                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658228                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650002                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650201                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648835                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987174                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2714                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81114241                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81114241                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81114285                       # number of overall hits
system.cpu.dcache.overall_hits::total        81114285                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5266232                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5266232                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5266259                       # number of overall misses
system.cpu.dcache.overall_misses::total       5266259                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499517421500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499517421500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499517421500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499517421500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380473                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380544                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94852.908398                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94852.908398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94852.422089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94852.422089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2633531                       # number of writebacks
system.cpu.dcache.writebacks::total           2633531                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630405                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2635827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2635827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2635844                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2635844                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245252166000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245252166000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245253732000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245253732000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93045.623252                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93045.623252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93045.617267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93045.617267                       # average overall mshr miss latency
system.cpu.dcache.replacements                2635331                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2041596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2041596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50612500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50612500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22237.478032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22237.478032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45921500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45921500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20620.341266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20620.341266                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79072645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79072645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5263956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5263956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499466809000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499466809000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94884.305454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94884.305454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630356                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630356                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2633600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2633600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245206244500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245206244500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93106.866836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93106.866836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.380282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.380282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1566000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1566000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92117.647059                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92117.647059                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.649961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2635843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.773590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.649961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89016455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89016455                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071052                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086449                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32052777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32052777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32052777                       # number of overall hits
system.cpu.icache.overall_hits::total        32052777                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          516                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          516                       # number of overall misses
system.cpu.icache.overall_misses::total           516                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37673000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37673000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32053293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32053293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32053293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32053293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73009.689922                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73009.689922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73009.689922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73009.689922                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37157000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37157000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72009.689922                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72009.689922                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72009.689922                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72009.689922                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32052777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32052777                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          516                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           516                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32053293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32053293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73009.689922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73009.689922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72009.689922                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72009.689922                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           190.414219                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32053293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          62118.784884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   190.414219                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.743806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.743806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32053809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32053809                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 340338706500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4034                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4157                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 123                       # number of overall hits
system.l2.overall_hits::.cpu.data                4034                       # number of overall hits
system.l2.overall_hits::total                    4157                       # number of overall hits
system.l2.demand_misses::.cpu.inst                393                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631810                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632203                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               393                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631810                       # number of overall misses
system.l2.overall_misses::total               2632203                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34991500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241248304000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241283295500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34991500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241248304000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241283295500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2635844                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2636360                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2635844                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2636360                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.761628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998423                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.761628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998423                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89036.895674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91666.307218                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91665.914635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89036.895674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91666.307218                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91665.914635                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2615243                       # number of writebacks
system.l2.writebacks::total                   2615243                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214929461500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214960429500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214929461500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214960429500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.757752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.757752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998420                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79202.046036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81666.242306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81665.876261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79202.046036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81666.242306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81665.876261                       # average overall mshr miss latency
system.l2.replacements                        2615876                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2633531                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2633531                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2633531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2633531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          285                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              285                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          285                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          285                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1994                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1994                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241228484000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241228484000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2633600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2633600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91665.881595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91665.881595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214912434000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214912434000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81665.885395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81665.885395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34991500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34991500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.761628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.761628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89036.895674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89036.895674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30968000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30968000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.757752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.757752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79202.046036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79202.046036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19820000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19820000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97156.862745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97156.862745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17027500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17027500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.087790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86434.010152                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86434.010152                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16213.920776                       # Cycle average of tags in use
system.l2.tags.total_refs                     5271663                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632260                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.002714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.389010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.199213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16209.332553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989619                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44805644                       # Number of tag accesses
system.l2.tags.data_accesses                 44805644                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000218939500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326891                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326891                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10262429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4918260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632193                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2615243                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264386                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230486                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264386                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230486                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 214471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 112432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       326891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.104402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.358763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326888    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326891                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.047220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326818     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326891                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336920704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334751104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    989.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    983.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  340338657000                       # Total gap between requests
system.mem_ctrls.avgGap                      64858.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        50048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336870656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334749888                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 147053.505946141930                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 989810002.700941801071                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 983578657.398464441299                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          782                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263604                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230486                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27496250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 201664017250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8331967577750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35161.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38312.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1592962.41                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        50048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336870656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336920704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        50048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        50048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334751104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334751104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          391                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631802                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632193                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2615243                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2615243                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       147054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    989810003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        989957056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       147054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       147054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    983582230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       983582230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    983582230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       147054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    989810003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1973539287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264386                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230467                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       326964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       326967                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       326942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       326998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       326998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            102984276000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321930000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       201691513500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19562.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38312.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4859165                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4857324                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       778363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   862.927020                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   764.777728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.201849                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8918      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        52649      6.76%      7.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18417      2.37%     10.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        25067      3.22%     13.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        40884      5.25%     18.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        21712      2.79%     21.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        33591      4.32%     25.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        36780      4.73%     30.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       540345     69.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       778363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336920704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334749888                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              989.957056                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              983.578657                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2779502040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1477336575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796649760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13653781740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26865914400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  81881319660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61737373440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  207191877615                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   608.781410                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 157645119000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11364600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 171328987500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2778016920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1476551010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18791066280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13649256000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26865914400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  81853957380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61760415360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  207175177350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   608.732340                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157695220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11364600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 171278886500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                588                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2615243                       # Transaction distribution
system.membus.trans_dist::CleanEvict              344                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631605                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           588                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7879973                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7879973                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671671808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671671808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632193                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632193    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632193                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26192076500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24388995500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5248774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2633600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2633599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           516                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2244                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1337                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7907018                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7908355                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       105088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    674479872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              674584960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2615876                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334751104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5252236                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010794                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5251624     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    612      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5252236                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 340338706500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7903670000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1290998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6589610993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
