[{"source": "https://linuxgizmos.com/feed/", "title": "Renesas reveals its first 32-bit RISC-V CPU", "description": "Renesas Electronics recently announced the release of its first 32-bit CPU core based on the RISC-V open-standard instruction set architecture (ISA). This development represents Renesas&#8217; entry into the RISC-V based market. The new CPU core will be compatible with Renesas&#8217; e2 studio IDE, in addition to supporting third-party IDEs tailored for RISC-V based MCUs, facilitating [&#8230;]", "link": "https://linuxgizmos.com/renesas-reveals-its-first-32-bit-risc-v-cpu", "date_published": "2023-12-01T05:17:40+00:00", "permanent": false, "bookmarked": false, "dead": false, "artist": "LinuxGizmos.com", "album": "LinuxGizmos.com", "user": null, "language": "en-US", "thumbnail": null, "age": null, "page_rating_contents": 0, "page_rating_votes": 0, "page_rating_visits": 0, "page_rating": 0, "tags": [], "comments": [], "vote": 0}]