/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "CPS" of TriCore TC1796B (6 SFRs) */

#ifndef _HAVE_TRICORE_CPS_ADDRESSES_H_
#define _HAVE_TRICORE_CPS_ADDRESSES_H_

#define CPS_ID_ADDR           0xF7E0FF08     /* "CPS Module Identification Register" */
#define CPU_SBSRC0_ADDR       0xF7E0FFBC     /* "CPU Software Break Service Request Control Register" */
#define CPU_SRC3_ADDR         0xF7E0FFF0     /* "CPU Service Request Control Register 3" */
#define CPU_SRC2_ADDR         0xF7E0FFF4     /* "CPU Service Request Control Register 2" */
#define CPU_SRC1_ADDR         0xF7E0FFF8     /* "CPU Service Request Control Register 1" */
#define CPU_SRC0_ADDR         0xF7E0FFFC     /* "CPU Service Request Control Register 0" */


#endif /* _HAVE_TRICORE_CPS_ADDRESSES_H_ (block "CPS") */


