ENOMEM	,	V_48
irq_alloc	,	F_15
irq_set_affinity	,	F_32
nid	,	V_72
is_64	,	V_55
num_msiq	,	V_83
err_get_head	,	V_15
msi_table_alloc	,	F_27
dev	,	V_43
len	,	V_77
host_controller	,	V_45
"%s: No MSI support.\n"	,	L_26
first_msiq	,	V_82
msi32_low	,	V_92
val	,	V_76
unlikely	,	F_2
likely	,	F_3
"msi-eq-devino"	,	L_13
cookie	,	V_2
irq_set_msi_desc	,	F_17
request_irq	,	F_33
"MSI: Set head[%lu] on msiqid[%lu] "	,	L_4
irq_set_chip_and_handler_name	,	F_16
msiq_irq_cookies	,	V_68
msi_table_free	,	F_28
mrng	,	V_89
DEFINE_SPINLOCK	,	F_7
msi_desc	,	V_41
IRQ_HANDLED	,	V_23
msi_irq_table	,	V_18
size	,	V_65
setup_msi_irq	,	V_106
cpumask_of_node	,	F_31
"#msi-eqs"	,	L_10
msiq_ent_count	,	V_98
of_node	,	V_79
pci_pbm_info	,	V_5
GFP_KERNEL	,	V_67
msiq_first_devino	,	V_75
address_lo	,	V_59
"MSI"	,	L_5
IRQ_NONE	,	V_26
kfree	,	F_26
flags	,	V_28
cpumask_t	,	T_3
of_get_property	,	F_36
msiq_free	,	V_103
mqp	,	V_85
msi_bitmap_alloc	,	F_22
msiq_prop	,	V_81
"msi-address-ranges"	,	L_18
"%s: MSI first[%u] num[%u] mask[0x%x] "	,	L_21
dequeue_msi	,	V_17
err_set_head	,	V_22
msi_first	,	V_19
msiq_rotor	,	V_31
numa_mask	,	V_74
msi_data_mask	,	V_99
"gives error %d\n"	,	L_3
clear_bit	,	F_13
KERN_EMERG	,	V_24
rotor_lock	,	V_27
free_msi	,	F_12
err	,	V_12
out_msi_free	,	V_56
msi32_high	,	V_91
irq	,	V_1
i	,	V_34
numa_node	,	V_73
ENOENT	,	V_37
msi_bitmap	,	V_36
alloc_msi	,	F_10
msiqid	,	V_7
p	,	V_69
"width[%u]\n"	,	L_22
cpumask_copy	,	F_30
test_and_set_bit	,	F_11
msi64_start	,	V_58
msi64_low	,	V_95
rotor	,	V_30
msg	,	V_47
msi	,	V_16
data	,	V_61
write_msi_msg	,	F_18
first_msi	,	V_87
arng	,	V_97
"msi-ranges"	,	L_15
"irq %u, gives error %d\n"	,	L_8
num_msi	,	V_88
addr_range_prop	,	V_90
orig_head	,	V_10
pdev	,	V_40
sparc64_teardown_msi_irq	,	F_21
msi_irq	,	V_50
u32	,	T_2
msiq_first	,	V_32
msi_setup	,	V_53
teardown_msi_irq	,	V_107
"MSI: Dequeue head[%lu] from msiqid[%lu] "	,	L_2
"%s: teardown: ops-&gt;teardown() on MSI %u, "	,	L_7
"msix-data-width"	,	L_17
ret	,	V_29
msiq_alloc	,	V_102
irq_p	,	V_38
err_out	,	V_25
"msi-data-mask"	,	L_16
"%s: MSI queues at RA [%016lx]\n"	,	L_25
"devino[0x%x]\n"	,	L_20
sparc64_msiq_ops	,	V_8
"%s: teardown: No MSI for irq %u\n"	,	L_6
"addr64[0x%llx:0x%x]\n"	,	L_24
archdata	,	V_44
spin_unlock_irqrestore	,	F_9
entry	,	V_42
pci_dev	,	V_39
ops	,	V_9
spin_lock_irqsave	,	F_8
msi_range_prop	,	V_86
msi64_high	,	V_94
msix_data_width	,	V_100
name	,	V_63
"msi-eq-size"	,	L_11
msiq_build_irq	,	V_71
pbm	,	V_6
generic_handle_irq	,	F_4
"MSI: Get head on msiqid[%lu] gives error %d\n"	,	L_1
msi64_len	,	V_96
address_hi	,	V_57
irq_free	,	F_20
KERN_INFO	,	V_104
sparc64_setup_msi_irq	,	F_14
BUG_ON	,	F_23
set_head	,	V_21
printk	,	F_5
msiq_num	,	V_33
msi_bitmap_free	,	F_25
sparc64_msiq_interrupt	,	F_1
bringup_one_msi_queue	,	F_29
first_devino	,	V_84
msi_ops	,	V_13
handle_simple_irq	,	V_51
head	,	V_11
kzalloc	,	F_24
msi32_len	,	V_93
"msi-eq-to-devino"	,	L_12
sparc64_msiq_cookie	,	V_3
"MSIQ"	,	L_9
irq_set_chip	,	F_19
"%s: MSI addr32[0x%llx:0x%x] "	,	L_23
devino	,	V_70
sparc64_pbm_msi_init	,	F_35
op	,	V_78
get_head	,	V_14
"#msi"	,	L_14
irqreturn_t	,	T_1
sparc64_bringup_msi_queues	,	F_34
msi_attrib	,	V_54
out_irq_free	,	V_52
msi32_start	,	V_60
msiq_cookie	,	V_4
u64	,	V_101
msi_num	,	V_35
pick_msiq	,	F_6
"%s: MSI Queue first[%u] num[%u] count[%u] "	,	L_19
KERN_ERR	,	V_62
bits_per_ulong	,	V_66
err_dequeue	,	V_20
no_msi	,	V_80
msi_msg	,	V_46
msi_queues	,	V_105
msi_teardown	,	V_64
__pa	,	F_37
out_err	,	V_49
