Version:9.1.3.4
ACTGENU_CALL:1
BATCH:T
FAM:SmartFusion
OUTFORMAT:VHDL
LPMTYPE:LPM_ADD_SUB
LPM_HINT:SKADD
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:D:/Work/marmote/projects/DDC_test/smartgen\dc_comp_adder
GEN_BEHV_MODULE:T
SMARTGEN_DIE:IP4X3M1
SMARTGEN_PACKAGE:fg484
AGENIII_IS_SUBPROJECT_LIBERO:T
CI_POLARITY:2
CO_POLARITY:2
WIDTH:14
MAXFANOUT:11
DEBUG:0
