

================================================================
== Vitis HLS Report for 'updateKey'
================================================================
* Date:           Thu Jan 14 21:36:50 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        aes256CbcDecryptKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.601 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146| 0.584 us | 0.584 us |  146|  146|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- key_gen_loop  |      144|      144|        15|         10|          1|    14|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      596|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      316|    -|
|Register             |        -|     -|     3152|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|     3152|      912|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |decipher_0_3_U  |updateKey_decipher_0_3  |        1|  0|   0|    0|  2048|    8|     1|        16384|
    +----------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                        |        1|  0|   0|    0|  2048|    8|     1|        16384|
    +----------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |i_fu_871_p2               |     +    |   0|  0|  12|           4|           1|
    |ap_condition_1884         |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_n         |    and   |   0|  0|   2|           2|           2|
    |ap_int_blocking_n         |    and   |   0|  0|   2|           2|           2|
    |ap_str_blocking_n         |    and   |   0|  0|   2|           2|           2|
    |icmp_ln874_1_fu_771_p2    |   icmp   |   0|  0|   9|           4|           3|
    |icmp_ln874_fu_659_p2      |   icmp   |   0|  0|   9|           4|           1|
    |icmp_ln882_fu_649_p2      |   icmp   |   0|  0|   9|           4|           2|
    |round_tmp_fu_711_p3       |  select  |   0|  0|  32|           1|          32|
    |select_ln558_fu_703_p3    |  select  |   0|  0|   3|           1|           1|
    |ap_enable_pp0             |    xor   |   0|  0|   2|           1|           2|
    |xor_ln1354_10_fu_1223_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_11_fu_1229_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_12_fu_1235_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_13_fu_1275_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_14_fu_1281_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_15_fu_1287_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_16_fu_1363_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_17_fu_1369_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_18_fu_1375_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_19_fu_1415_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_1_fu_834_p2    |    xor   |   0|  0|  32|          32|          32|
    |xor_ln1354_20_fu_1421_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_21_fu_1427_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_22_fu_1467_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_23_fu_1473_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_24_fu_1479_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_25_fu_1519_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_26_fu_1525_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_27_fu_1531_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_28_fu_1599_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_29_fu_1605_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_2_fu_839_p2    |    xor   |   0|  0|  32|          32|          32|
    |xor_ln1354_30_fu_1611_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_31_fu_1651_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_32_fu_1657_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_33_fu_1663_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_34_fu_1703_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_35_fu_1709_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_36_fu_1715_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_37_fu_1755_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_38_fu_1761_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_39_fu_1767_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_3_fu_844_p2    |    xor   |   0|  0|  32|          32|          32|
    |xor_ln1354_40_fu_1849_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_41_fu_1855_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_42_fu_1861_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_43_fu_1891_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_44_fu_1897_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_45_fu_1903_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_46_fu_1933_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_47_fu_1939_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_48_fu_1945_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_49_fu_1981_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_4_fu_1119_p2   |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_50_fu_1987_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_51_fu_1993_p2  |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_5_fu_1125_p2   |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_6_fu_1131_p2   |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_7_fu_1171_p2   |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_8_fu_1177_p2   |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_9_fu_1183_p2   |    xor   |   0|  0|   8|           8|           8|
    |xor_ln1354_fu_829_p2      |    xor   |   0|  0|  32|          32|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 596|         538|         561|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_542_p4                   |   9|          2|    4|          8|
    |ap_phi_mux_roundkey_2_4_phi_fu_531_p4          |   9|          2|  128|        256|
    |ap_phi_reg_pp0_iter0_roundkey_22_1848_reg_561  |   9|          2|  128|        256|
    |ap_phi_reg_pp0_iter0_roundkey_22_1849_reg_550  |   9|          2|  128|        256|
    |decipher_0_3_address0                          |  50|         11|   11|        121|
    |decipher_0_3_address1                          |  50|         11|   11|        121|
    |i_2_reg_538                                    |   9|          2|    4|          8|
    |roundkey_2_4_reg_528                           |   9|          2|  128|        256|
    |roundkey_2_fu_212                              |   9|          2|  128|        256|
    |this_0_4_address0                              |  44|          9|    8|         72|
    |this_0_4_address1                              |  44|          9|    8|         72|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 316|         69|  688|       1697|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |   12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_roundkey_22_1848_reg_561  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter0_roundkey_22_1849_reg_550  |  128|   0|  128|          0|
    |decipher_0_3_load_1_reg_2359                   |    8|   0|    8|          0|
    |decipher_0_3_load_reg_2354                     |    8|   0|    8|          0|
    |i_2_reg_538                                    |    4|   0|    4|          0|
    |i_2_reg_538_pp0_iter1_reg                      |    4|   0|    4|          0|
    |i_reg_2394                                     |    4|   0|    4|          0|
    |icmp_ln874_1_reg_2350                          |    1|   0|    1|          0|
    |icmp_ln874_1_reg_2350_pp0_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln874_reg_2326                            |    1|   0|    1|          0|
    |icmp_ln874_reg_2326_pp0_iter1_reg              |    1|   0|    1|          0|
    |icmp_ln882_reg_2322                            |    1|   0|    1|          0|
    |icmp_ln882_reg_2322_pp0_iter1_reg              |    1|   0|    1|          0|
    |p_Result_10_reg_2389                           |   32|   0|   32|          0|
    |p_Result_11_fu_176                             |  128|   0|  128|          0|
    |p_Result_13_reg_2409                           |    8|   0|    8|          0|
    |p_Result_14_reg_2414                           |    8|   0|    8|          0|
    |p_Result_15_reg_2419                           |    8|   0|    8|          0|
    |p_Result_16_reg_2424                           |    8|   0|    8|          0|
    |p_Result_17_reg_2429                           |    8|   0|    8|          0|
    |p_Result_18_reg_2434                           |    8|   0|    8|          0|
    |p_Result_19_reg_2439                           |    8|   0|    8|          0|
    |p_Result_1_fu_160                              |  128|   0|  128|          0|
    |p_Result_20_reg_2444                           |    8|   0|    8|          0|
    |p_Result_21_reg_2449                           |    8|   0|    8|          0|
    |p_Result_22_reg_2454                           |    8|   0|    8|          0|
    |p_Result_23_reg_2459                           |    8|   0|    8|          0|
    |p_Result_24_reg_2464                           |    8|   0|    8|          0|
    |p_Result_25_reg_2469                           |    8|   0|    8|          0|
    |p_Result_26_reg_2474                           |    8|   0|    8|          0|
    |p_Result_2_reg_2340                            |    8|   0|    8|          0|
    |p_Result_30_fu_180                             |  128|   0|  128|          0|
    |p_Result_31_fu_184                             |  128|   0|  128|          0|
    |p_Result_36_fu_188                             |  128|   0|  128|          0|
    |p_Result_3_reg_2345                            |    8|   0|    8|          0|
    |p_Result_41_fu_192                             |  128|   0|  128|          0|
    |p_Result_46_fu_196                             |  128|   0|  128|          0|
    |p_Result_47_fu_200                             |  128|   0|  128|          0|
    |p_Result_4_fu_164                              |  128|   0|  128|          0|
    |p_Result_52_fu_204                             |  128|   0|  128|          0|
    |p_Result_57_fu_208                             |  128|   0|  128|          0|
    |p_Result_5_fu_168                              |  128|   0|  128|          0|
    |p_Result_7_reg_2379                            |   32|   0|   32|          0|
    |p_Result_8_reg_2384                            |   32|   0|   32|          0|
    |p_Result_9_fu_172                              |  128|   0|  128|          0|
    |p_Val2_s_fu_156                                |  128|   0|  128|          0|
    |reg_622                                        |   32|   0|   32|          0|
    |reg_626                                        |   32|   0|   32|          0|
    |roundkey_1_3_reg_2316                          |  128|   0|  128|          0|
    |roundkey_22_1848_reg_561                       |  128|   0|  128|          0|
    |roundkey_2_1_reg_2310                          |  128|   0|  128|          0|
    |roundkey_2_4_reg_528                           |  128|   0|  128|          0|
    |roundkey_2_fu_212                              |  128|   0|  128|          0|
    |trunc_ln674_1_reg_2374                         |   32|   0|   32|          0|
    |xor_ln1354_12_reg_2549                         |    8|   0|    8|          0|
    |xor_ln1354_15_reg_2554                         |    8|   0|    8|          0|
    |xor_ln1354_18_reg_2599                         |    8|   0|    8|          0|
    |xor_ln1354_21_reg_2604                         |    8|   0|    8|          0|
    |xor_ln1354_24_reg_2609                         |    8|   0|    8|          0|
    |xor_ln1354_27_reg_2614                         |    8|   0|    8|          0|
    |xor_ln1354_30_reg_2649                         |    8|   0|    8|          0|
    |xor_ln1354_33_reg_2654                         |    8|   0|    8|          0|
    |xor_ln1354_36_reg_2659                         |    8|   0|    8|          0|
    |xor_ln1354_39_reg_2664                         |    8|   0|    8|          0|
    |xor_ln1354_6_reg_2539                          |    8|   0|    8|          0|
    |xor_ln1354_9_reg_2544                          |    8|   0|    8|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          | 3152|   0| 3152|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   updateKey  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   updateKey  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   updateKey  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   updateKey  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   updateKey  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   updateKey  | return value |
|ap_return_0        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_1        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_2        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_3        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_4        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_5        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_6        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_7        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_8        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_9        | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_10       | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_11       | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_12       | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_13       | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_return_14       | out |  128| ap_ctrl_hs |   updateKey  | return value |
|ap_ext_blocking_n  | out |    1| ap_ctrl_hs |   updateKey  | return value |
|ap_str_blocking_n  | out |    1| ap_ctrl_hs |   updateKey  | return value |
|ap_int_blocking_n  | out |    1| ap_ctrl_hs |   updateKey  | return value |
|this_0_4_address0  | out |    8|  ap_memory |   this_0_4   |     array    |
|this_0_4_ce0       | out |    1|  ap_memory |   this_0_4   |     array    |
|this_0_4_q0        |  in |   32|  ap_memory |   this_0_4   |     array    |
|this_0_4_address1  | out |    8|  ap_memory |   this_0_4   |     array    |
|this_0_4_ce1       | out |    1|  ap_memory |   this_0_4   |     array    |
|this_0_4_q1        |  in |   32|  ap_memory |   this_0_4   |     array    |
|cipherkey          |  in |  256|   ap_none  |   cipherkey  |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

