

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s'
================================================================
* Date:           Wed Feb 26 01:38:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.166 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_27_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %data_27_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_12_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_12_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 4 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 45, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %data_12_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i8 %data_12_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %data_12_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_12_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i10 %tmp_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.74ns)   --->   "%sub_ln42 = sub i12 %p_shl1, i12 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'sub' 'sub_ln42' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i12 %sub_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %data_12_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%sub_ln42_1 = sub i11 %p_shl2, i11 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'sub' 'sub_ln42_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i11 %sub_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i12 %p_shl1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i4 %data_27_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %data_27_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i7 %shl_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %data_27_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %data_27_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i6 %tmp_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_2 = sub i9 %p_shl3, i9 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'sub' 'sub_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %data_27_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i8 %tmp_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%sub_ln42_3 = sub i9 0, i9 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'sub' 'sub_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i9 %sub_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i7 %shl_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%sub_ln42_4 = sub i8 0, i8 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'sub' 'sub_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i8 %sub_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 30 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%add_ln58 = add i10 %zext_ln42_9, i10 706" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 31 'add' 'add_ln58' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i10 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 32 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.74ns)   --->   "%add_ln58_4 = add i13 %sext_ln58_1, i13 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 33 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln58_5 = add i9 %sub_ln42_2, i9 270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 34 'add' 'add_ln58_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i9 %add_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 35 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%add_ln58_6 = add i12 %sext_ln58_2, i12 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 36 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%add_ln58_7 = add i10 %sext_ln42, i10 957" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 37 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i10 %add_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 38 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%add_ln58_8 = add i12 %sext_ln58_3, i12 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 39 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%tmp = add i9 %zext_ln42_8, i9 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'add' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i9 %tmp" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %empty, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %tmp, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl5 = zext i12 %tmp_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = sub i13 %p_shl5, i13 %p_shl" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'sub' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_9 = add i13 %tmp1, i13 510" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 46 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.71ns)   --->   "%add_ln58_10 = add i9 %sext_ln58, i9 311" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 47 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %add_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 48 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.74ns)   --->   "%sub_ln58 = sub i13 %zext_ln58, i13 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 49 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln58_4, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln58_6, i32 1, i32 11" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 51 'partselect' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i11 %trunc_ln111_2" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 52 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln58_8, i32 1, i32 11" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 53 'partselect' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i11 %trunc_ln111_3" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 54 'sext' 'sext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln58_9, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 55 'partselect' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln58, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 56 'partselect' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv = insertvalue i60 <undef>, i12 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 57 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i60 %mrv, i12 %sext_ln111" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 58 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i60 %mrv_1, i12 %sext_ln111_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 59 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i60 %mrv_2, i12 %trunc_ln111_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 60 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i60 %mrv_3, i12 %trunc_ln111_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 61 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i60 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 62 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_27_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_27_val_read       (read             ) [ 00]
data_12_val_read       (read             ) [ 00]
specpipeline_ln33      (specpipeline     ) [ 00]
specresourcelimit_ln33 (specresourcelimit) [ 00]
zext_ln42              (zext             ) [ 00]
zext_ln42_3            (zext             ) [ 00]
p_shl1                 (bitconcatenate   ) [ 00]
tmp_22                 (bitconcatenate   ) [ 00]
zext_ln42_4            (zext             ) [ 00]
sub_ln42               (sub              ) [ 00]
zext_ln42_5            (zext             ) [ 00]
p_shl2                 (bitconcatenate   ) [ 00]
sub_ln42_1             (sub              ) [ 00]
zext_ln42_6            (zext             ) [ 00]
zext_ln42_7            (zext             ) [ 00]
zext_ln42_8            (zext             ) [ 00]
shl_ln42_1             (bitconcatenate   ) [ 00]
zext_ln42_9            (zext             ) [ 00]
p_shl3                 (bitconcatenate   ) [ 00]
tmp_23                 (bitconcatenate   ) [ 00]
zext_ln42_10           (zext             ) [ 00]
sub_ln42_2             (sub              ) [ 00]
tmp_24                 (bitconcatenate   ) [ 00]
zext_ln42_11           (zext             ) [ 00]
sub_ln42_3             (sub              ) [ 00]
sext_ln42              (sext             ) [ 00]
zext_ln42_12           (zext             ) [ 00]
sub_ln42_4             (sub              ) [ 00]
sext_ln58              (sext             ) [ 00]
add_ln58               (add              ) [ 00]
sext_ln58_1            (sext             ) [ 00]
add_ln58_4             (add              ) [ 00]
add_ln58_5             (add              ) [ 00]
sext_ln58_2            (sext             ) [ 00]
add_ln58_6             (add              ) [ 00]
add_ln58_7             (add              ) [ 00]
sext_ln58_3            (sext             ) [ 00]
add_ln58_8             (add              ) [ 00]
tmp                    (add              ) [ 00]
empty                  (trunc            ) [ 00]
p_shl                  (bitconcatenate   ) [ 00]
tmp_25                 (bitconcatenate   ) [ 00]
p_shl5                 (zext             ) [ 00]
tmp1                   (sub              ) [ 00]
add_ln58_9             (add              ) [ 00]
add_ln58_10            (add              ) [ 00]
zext_ln58              (zext             ) [ 00]
sub_ln58               (sub              ) [ 00]
trunc_ln               (partselect       ) [ 00]
trunc_ln111_2          (partselect       ) [ 00]
sext_ln111             (sext             ) [ 00]
trunc_ln111_3          (partselect       ) [ 00]
sext_ln111_1           (sext             ) [ 00]
trunc_ln111_4          (partselect       ) [ 00]
trunc_ln111_5          (partselect       ) [ 00]
mrv                    (insertvalue      ) [ 00]
mrv_1                  (insertvalue      ) [ 00]
mrv_2                  (insertvalue      ) [ 00]
mrv_3                  (insertvalue      ) [ 00]
mrv_4                  (insertvalue      ) [ 00]
ret_ln68               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_12_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_27_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_27_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="data_27_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_27_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_12_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln42_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln42_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_shl1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_22_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln42_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sub_ln42_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln42_5_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_shl2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sub_ln42_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln42_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln42_7_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln42_8_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln42_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln42_9_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_9/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_shl3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_23_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln42_10_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_10/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sub_ln42_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_24_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln42_11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_11/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sub_ln42_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_3/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln42_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln42_12_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_12/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub_ln42_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_4/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln58_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln58_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln58_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln58_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="0"/>
<pin id="235" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_4/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln58_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="9" slack="0"/>
<pin id="241" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_5/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln58_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln58_6_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_6/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln58_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_7/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln58_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_3/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln58_8_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_8/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="empty_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_25_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="9" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_shl5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="13" slack="0"/>
<pin id="303" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln58_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_9/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln58_10_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_10/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln58_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sub_ln58_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="12" slack="0"/>
<pin id="325" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="13" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="5" slack="0"/>
<pin id="333" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln111_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="0" index="3" bw="5" slack="0"/>
<pin id="343" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln111_2/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln111_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln111_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="12" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="0" index="3" bw="5" slack="0"/>
<pin id="357" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln111_3/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln111_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln111_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="13" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="0" index="3" bw="5" slack="0"/>
<pin id="371" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln111_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln111_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="13" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="0" index="3" bw="5" slack="0"/>
<pin id="381" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln111_5/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mrv_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="60" slack="0"/>
<pin id="388" dir="0" index="1" bw="12" slack="0"/>
<pin id="389" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mrv_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="60" slack="0"/>
<pin id="394" dir="0" index="1" bw="11" slack="0"/>
<pin id="395" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mrv_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="60" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mrv_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="60" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mrv_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="60" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="0"/>
<pin id="413" dir="1" index="2" bw="60" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="78" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="78" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="78" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="92" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="108" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="78" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="88" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="92" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="72" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="72" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="72" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="72" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="160" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="72" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="148" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="156" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="118" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="180" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="108" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="204" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="136" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="144" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="84" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="270" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="280" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="218" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="140" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="232" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="248" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="10" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="264" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="10" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="352" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="306" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="10" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="322" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="328" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="348" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="362" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="366" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="376" pin="4"/><net_sink comp="410" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> : data_12_val | {1 }
	Port: dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> : data_27_val | {1 }
  - Chain level:
	State 1
		zext_ln42_4 : 1
		sub_ln42 : 2
		zext_ln42_5 : 3
		sub_ln42_1 : 1
		zext_ln42_6 : 2
		zext_ln42_7 : 1
		zext_ln42_9 : 1
		zext_ln42_10 : 1
		sub_ln42_2 : 2
		zext_ln42_11 : 1
		sub_ln42_3 : 2
		sext_ln42 : 3
		zext_ln42_12 : 1
		sub_ln42_4 : 2
		sext_ln58 : 3
		add_ln58 : 2
		sext_ln58_1 : 3
		add_ln58_4 : 4
		add_ln58_5 : 3
		sext_ln58_2 : 4
		add_ln58_6 : 5
		add_ln58_7 : 4
		sext_ln58_3 : 5
		add_ln58_8 : 6
		tmp : 1
		empty : 2
		p_shl : 3
		tmp_25 : 2
		p_shl5 : 3
		tmp1 : 4
		add_ln58_9 : 5
		add_ln58_10 : 4
		zext_ln58 : 5
		sub_ln58 : 6
		trunc_ln : 5
		trunc_ln111_2 : 6
		sext_ln111 : 7
		trunc_ln111_3 : 7
		sext_ln111_1 : 8
		trunc_ln111_4 : 6
		trunc_ln111_5 : 7
		mrv : 6
		mrv_1 : 8
		mrv_2 : 9
		mrv_3 : 10
		mrv_4 : 11
		ret_ln68 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln58_fu_222       |    0    |    17   |
|          |      add_ln58_4_fu_232      |    0    |    19   |
|          |      add_ln58_5_fu_238      |    0    |    18   |
|          |      add_ln58_6_fu_248      |    0    |    17   |
|    add   |      add_ln58_7_fu_254      |    0    |    16   |
|          |      add_ln58_8_fu_264      |    0    |    18   |
|          |          tmp_fu_270         |    0    |    15   |
|          |      add_ln58_9_fu_306      |    0    |    17   |
|          |      add_ln58_10_fu_312     |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |       sub_ln42_fu_112       |    0    |    19   |
|          |      sub_ln42_1_fu_130      |    0    |    18   |
|          |      sub_ln42_2_fu_180      |    0    |    18   |
|    sub   |      sub_ln42_3_fu_198      |    0    |    15   |
|          |      sub_ln42_4_fu_212      |    0    |    14   |
|          |         tmp1_fu_300         |    0    |    17   |
|          |       sub_ln58_fu_322       |    0    |    19   |
|----------|-----------------------------|---------|---------|
|   read   | data_27_val_read_read_fu_72 |    0    |    0    |
|          | data_12_val_read_read_fu_78 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln42_fu_84       |    0    |    0    |
|          |      zext_ln42_3_fu_88      |    0    |    0    |
|          |      zext_ln42_4_fu_108     |    0    |    0    |
|          |      zext_ln42_5_fu_118     |    0    |    0    |
|          |      zext_ln42_6_fu_136     |    0    |    0    |
|          |      zext_ln42_7_fu_140     |    0    |    0    |
|   zext   |      zext_ln42_8_fu_144     |    0    |    0    |
|          |      zext_ln42_9_fu_156     |    0    |    0    |
|          |     zext_ln42_10_fu_176     |    0    |    0    |
|          |     zext_ln42_11_fu_194     |    0    |    0    |
|          |     zext_ln42_12_fu_208     |    0    |    0    |
|          |        p_shl5_fu_296        |    0    |    0    |
|          |       zext_ln58_fu_318      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_shl1_fu_92        |    0    |    0    |
|          |        tmp_22_fu_100        |    0    |    0    |
|          |        p_shl2_fu_122        |    0    |    0    |
|          |      shl_ln42_1_fu_148      |    0    |    0    |
|bitconcatenate|        p_shl3_fu_160        |    0    |    0    |
|          |        tmp_23_fu_168        |    0    |    0    |
|          |        tmp_24_fu_186        |    0    |    0    |
|          |         p_shl_fu_280        |    0    |    0    |
|          |        tmp_25_fu_288        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       sext_ln42_fu_204      |    0    |    0    |
|          |       sext_ln58_fu_218      |    0    |    0    |
|          |      sext_ln58_1_fu_228     |    0    |    0    |
|   sext   |      sext_ln58_2_fu_244     |    0    |    0    |
|          |      sext_ln58_3_fu_260     |    0    |    0    |
|          |      sext_ln111_fu_348      |    0    |    0    |
|          |     sext_ln111_1_fu_362     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         empty_fu_276        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln_fu_328       |    0    |    0    |
|          |     trunc_ln111_2_fu_338    |    0    |    0    |
|partselect|     trunc_ln111_3_fu_352    |    0    |    0    |
|          |     trunc_ln111_4_fu_366    |    0    |    0    |
|          |     trunc_ln111_5_fu_376    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          mrv_fu_386         |    0    |    0    |
|          |         mrv_1_fu_392        |    0    |    0    |
|insertvalue|         mrv_2_fu_398        |    0    |    0    |
|          |         mrv_3_fu_404        |    0    |    0    |
|          |         mrv_4_fu_410        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   273   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   273  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   273  |
+-----------+--------+--------+
