-- Project:   ColorBowlRobot_G15
-- Generated: 08/15/2023 20:30:03
-- PSoC Creator  4.4

ENTITY ColorBowlRobot_G15 IS
    PORT(
        MOTOR_1_IN_LEFT(0)_PAD : OUT std_ulogic;
        MOTOR_1_IN_RIGHT(0)_PAD : OUT std_ulogic;
        MOTOR_2_IN_LEFT(0)_PAD : OUT std_ulogic;
        MOTOR_2_IN_RIGHT(0)_PAD : OUT std_ulogic;
        MOTOR_EN(0)_PAD : OUT std_ulogic;
        MOTOR_LEFT_PHASE_A(0)_PAD : IN std_ulogic;
        MOTOR_LEFT_PHASE_B(0)_PAD : IN std_ulogic;
        MOTOR_RIGHT_PHASE_A(0)_PAD : IN std_ulogic;
        MOTOR_RIGHT_PHASE_B(0)_PAD : IN std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END ColorBowlRobot_G15;

ARCHITECTURE __DEFAULT__ OF ColorBowlRobot_G15 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL MOTOR_1_IN_LEFT(0)__PA : bit;
    SIGNAL MOTOR_1_IN_RIGHT(0)__PA : bit;
    SIGNAL MOTOR_2_IN_LEFT(0)__PA : bit;
    SIGNAL MOTOR_2_IN_RIGHT(0)__PA : bit;
    SIGNAL MOTOR_EN(0)__PA : bit;
    SIGNAL MOTOR_LEFT_PHASE_A(0)__PA : bit;
    SIGNAL MOTOR_LEFT_PHASE_B(0)__PA : bit;
    SIGNAL MOTOR_RIGHT_PHASE_A(0)__PA : bit;
    SIGNAL MOTOR_RIGHT_PHASE_B(0)__PA : bit;
    SIGNAL Net_104 : bit;
    SIGNAL Net_105 : bit;
    SIGNAL Net_110 : bit;
    SIGNAL Net_114 : bit;
    SIGNAL Net_164 : bit;
    SIGNAL Net_46 : bit;
    ATTRIBUTE udbclken_assigned OF Net_46 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_46 : SIGNAL IS true;
    SIGNAL Net_46_local : bit;
    SIGNAL Net_53 : bit;
    SIGNAL Net_99 : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \PWM_1:Net_54\ : bit;
    SIGNAL \PWM_1:Net_63\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \QuadDec_1:Net_1203\ : bit;
    SIGNAL \QuadDec_1:Net_1203_split\ : bit;
    SIGNAL \QuadDec_1:Net_1251\ : bit;
    SIGNAL \QuadDec_1:Net_1251_split\ : bit;
    SIGNAL \QuadDec_1:Net_1260\ : bit;
    SIGNAL \QuadDec_1:Net_1275\ : bit;
    SIGNAL \QuadDec_1:Net_530\ : bit;
    SIGNAL \QuadDec_1:Net_611\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:error\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:state_0\ : bit;
    SIGNAL \QuadDec_1:bQuadDec:state_1\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \QuadDec_2:Net_1203\ : bit;
    SIGNAL \QuadDec_2:Net_1203_split\ : bit;
    SIGNAL \QuadDec_2:Net_1251\ : bit;
    SIGNAL \QuadDec_2:Net_1251_split\ : bit;
    SIGNAL \QuadDec_2:Net_1260\ : bit;
    SIGNAL \QuadDec_2:Net_1275\ : bit;
    SIGNAL \QuadDec_2:Net_530\ : bit;
    SIGNAL \QuadDec_2:Net_611\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:error\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:state_0\ : bit;
    SIGNAL \QuadDec_2:bQuadDec:state_1\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    SIGNAL \UART_1:BUART:txn\ : bit;
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:run_mode\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ce0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:status_tc\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:timer_enable\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:trig_disable\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__MOTOR_1_IN_LEFT_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__MOTOR_1_IN_LEFT_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cl0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.z0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ff0__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ce1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cl1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.z1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ff1__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u3.sor__sig\ : bit;
    SIGNAL \Wheel_Timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1251_split\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF MOTOR_1_IN_LEFT(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF MOTOR_1_IN_LEFT(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF MOTOR_1_IN_RIGHT(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF MOTOR_1_IN_RIGHT(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF MOTOR_2_IN_LEFT(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF MOTOR_2_IN_LEFT(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF MOTOR_2_IN_RIGHT(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF MOTOR_2_IN_RIGHT(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF MOTOR_EN(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF MOTOR_EN(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF MOTOR_LEFT_PHASE_A(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF MOTOR_LEFT_PHASE_A(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MOTOR_LEFT_PHASE_B(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF MOTOR_LEFT_PHASE_B(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF MOTOR_RIGHT_PHASE_A(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF MOTOR_RIGHT_PHASE_A(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF MOTOR_RIGHT_PHASE_B(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF MOTOR_RIGHT_PHASE_B(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_530\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_611\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_530\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_611\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF Net_114 : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:Stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:sT32:timerdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:sT32:timerdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:sT32:timerdp:u2\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:sT32:timerdp:u3\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1251\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1275\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1251_split\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1203\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_A_filt\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:quad_B_filt\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1260\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:error\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:state_1\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \QuadDec_1:bQuadDec:state_0\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1251\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1275\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \QuadDec_1:Net_1203_split\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1203\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_A_filt\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:quad_B_filt\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1260\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:error\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:state_1\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \QuadDec_2:bQuadDec:state_0\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \QuadDec_2:Net_1203_split\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \Wheel_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell85";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \QuadDec_2:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1251_split\,
            main_0 => \QuadDec_2:Net_1251\,
            main_1 => \QuadDec_2:Net_1260\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_2:bQuadDec:error\,
            main_5 => \QuadDec_2:bQuadDec:state_1\,
            main_6 => \QuadDec_2:bQuadDec:state_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_46,
            dclk_0 => Net_46_local,
            dclk_glb_1 => \UART_1:Net_9\,
            dclk_1 => \UART_1:Net_9_local\,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\);

    MOTOR_1_IN_LEFT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1_IN_LEFT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1_IN_LEFT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_1_IN_LEFT(0)__PA,
            oe => open,
            pad_in => MOTOR_1_IN_LEFT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_1_IN_RIGHT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "09fa09e7-273f-4b62-aebb-d402c277276f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1_IN_RIGHT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1_IN_RIGHT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_1_IN_RIGHT(0)__PA,
            oe => open,
            pad_in => MOTOR_1_IN_RIGHT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2_IN_LEFT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "555f9ef7-f64f-4932-a19b-0bbb92c56bfa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2_IN_LEFT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2_IN_LEFT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_2_IN_LEFT(0)__PA,
            oe => open,
            pad_in => MOTOR_2_IN_LEFT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2_IN_RIGHT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c534e92f-a76c-455b-8073-aa5ee2274574",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2_IN_RIGHT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2_IN_RIGHT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_2_IN_RIGHT(0)__PA,
            oe => open,
            pad_in => MOTOR_2_IN_RIGHT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "716507ed-8825-4e8d-937b-2557580f1ae4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_EN(0)__PA,
            oe => open,
            pin_input => Net_53,
            pad_out => MOTOR_EN(0)_PAD,
            pad_in => MOTOR_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_LEFT_PHASE_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "874ff7ed-a19f-4500-a6b3-6423b4561c98",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_LEFT_PHASE_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_LEFT_PHASE_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_LEFT_PHASE_A(0)__PA,
            oe => open,
            fb => Net_99,
            pad_in => MOTOR_LEFT_PHASE_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_LEFT_PHASE_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c263bf58-c47f-4742-903f-63a3f6945ded",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_LEFT_PHASE_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_LEFT_PHASE_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_LEFT_PHASE_B(0)__PA,
            oe => open,
            fb => Net_164,
            pad_in => MOTOR_LEFT_PHASE_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_RIGHT_PHASE_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "adfef9dc-847e-4f6f-8405-adeac0c01ace",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_RIGHT_PHASE_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_RIGHT_PHASE_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_RIGHT_PHASE_A(0)__PA,
            oe => open,
            fb => Net_104,
            pad_in => MOTOR_RIGHT_PHASE_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_RIGHT_PHASE_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d304fa33-5823-4363-85f7-83ba61dc99f7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_RIGHT_PHASE_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_RIGHT_PHASE_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_RIGHT_PHASE_B(0)__PA,
            oe => open,
            fb => Net_105,
            pad_in => MOTOR_RIGHT_PHASE_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_110,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_114,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \QuadDec_1:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_1:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_1:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_1:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_1:Net_1203\);

    \QuadDec_1:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_530\,
            main_0 => \QuadDec_1:Net_1275\,
            main_1 => \QuadDec_1:Net_1251\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_1:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_611\,
            main_0 => \QuadDec_1:Net_1275\,
            main_1 => \QuadDec_1:Net_1251\,
            main_2 => \QuadDec_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_2:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_2:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_2:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_2:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_2:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_2:Net_1203\);

    \QuadDec_2:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_530\,
            main_0 => \QuadDec_2:Net_1275\,
            main_1 => \QuadDec_2:Net_1251\,
            main_2 => \QuadDec_2:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_2:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_611\,
            main_0 => \QuadDec_2:Net_1275\,
            main_1 => \QuadDec_2:Net_1251\,
            main_2 => \QuadDec_2:Cnt16:CounterUDB:prevCompare\);

    Net_114:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_114,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => Net_110,
            main_2 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \Wheel_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Wheel_Timer:TimerUDB:status_tc\,
            main_0 => \Wheel_Timer:TimerUDB:run_mode\,
            main_1 => \Wheel_Timer:TimerUDB:per_zero\);

    \PWM_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_1:Net_63\,
            cmp => Net_53,
            irq => \PWM_1:Net_54\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_1:Net_1260\,
            clock => Net_46,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\);

    \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            cs_addr_2 => \QuadDec_1:Net_1251\,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            cs_addr_2 => \QuadDec_1:Net_1251\,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_1:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_46,
            main_0 => Net_99);

    \QuadDec_1:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_0\);

    \QuadDec_1:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_1\);

    \QuadDec_1:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_46,
            main_0 => Net_164);

    \QuadDec_1:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_0\);

    \QuadDec_1:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_1\);

    \QuadDec_1:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_1:bQuadDec:error\,
            status_2 => \QuadDec_1:Net_1260\,
            status_1 => \QuadDec_1:Net_611\,
            status_0 => \QuadDec_1:Net_530\);

    \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_2:Net_1260\,
            clock => Net_46,
            status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\);

    \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            cs_addr_2 => \QuadDec_2:Net_1251\,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            cs_addr_2 => \QuadDec_2:Net_1251\,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_2:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_46,
            main_0 => Net_104);

    \QuadDec_2:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:bQuadDec:quad_A_delayed_0\);

    \QuadDec_2:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:bQuadDec:quad_A_delayed_1\);

    \QuadDec_2:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_46,
            main_0 => Net_105);

    \QuadDec_2:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:bQuadDec:quad_B_delayed_0\);

    \QuadDec_2:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:bQuadDec:quad_B_delayed_1\);

    \QuadDec_2:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_2:bQuadDec:error\,
            status_2 => \QuadDec_2:Net_1260\,
            status_1 => \QuadDec_2:Net_611\,
            status_0 => \QuadDec_2:Net_530\);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \Wheel_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            control_7 => \Wheel_Timer:TimerUDB:control_7\,
            control_6 => \Wheel_Timer:TimerUDB:control_6\,
            control_5 => \Wheel_Timer:TimerUDB:control_5\,
            control_4 => \Wheel_Timer:TimerUDB:control_4\,
            control_3 => \Wheel_Timer:TimerUDB:control_3\,
            control_2 => \Wheel_Timer:TimerUDB:control_2\,
            control_1 => \Wheel_Timer:TimerUDB:control_1\,
            control_0 => \Wheel_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Wheel_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Wheel_Timer:TimerUDB:status_3\,
            status_2 => \Wheel_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Wheel_Timer:TimerUDB:status_tc\);

    \Wheel_Timer:TimerUDB:sT32:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            cs_addr_1 => \Wheel_Timer:TimerUDB:timer_enable\,
            cs_addr_0 => \Wheel_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            co_msb => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sol_msb => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbo => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sil => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbi => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\);

    \Wheel_Timer:TimerUDB:sT32:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            cs_addr_1 => \Wheel_Timer:TimerUDB:timer_enable\,
            cs_addr_0 => \Wheel_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            ci => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sir => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbi => \Wheel_Timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sor => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbo => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\,
            ce0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            co_msb => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sol_msb => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbo => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sil => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbi => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\);

    \Wheel_Timer:TimerUDB:sT32:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            cs_addr_1 => \Wheel_Timer:TimerUDB:timer_enable\,
            cs_addr_0 => \Wheel_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            ci => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sir => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbi => \Wheel_Timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sor => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbo => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\,
            ce0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0 => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1 => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            co_msb => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sol_msb => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbo => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sil => \Wheel_Timer:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbi => \Wheel_Timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \Wheel_Timer:TimerUDB:sT32:timerdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_46,
            cs_addr_1 => \Wheel_Timer:TimerUDB:timer_enable\,
            cs_addr_0 => \Wheel_Timer:TimerUDB:per_zero\,
            z0_comb => \Wheel_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Wheel_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Wheel_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0i => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1i => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            ci => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sir => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbi => \Wheel_Timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sor => \Wheel_Timer:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbo => \Wheel_Timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \QuadDec_1:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1251\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Net_1251\,
            main_1 => \QuadDec_1:Net_1260\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\,
            main_7 => \QuadDec_1:Net_1251_split\);

    \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\);

    \QuadDec_1:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1275\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_1:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDec_1:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1251_split\,
            main_0 => \QuadDec_1:Net_1251\,
            main_1 => \QuadDec_1:Net_1260\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Net_1203\);

    \QuadDec_1:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1203\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_1 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_2 => \QuadDec_1:bQuadDec:error\,
            main_3 => \QuadDec_1:bQuadDec:state_1\,
            main_4 => \QuadDec_1:bQuadDec:state_0\,
            main_5 => \QuadDec_1:Net_1203_split\);

    \QuadDec_1:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_A_filt\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_1:bQuadDec:quad_A_filt\);

    \QuadDec_1:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:quad_B_filt\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_1:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\);

    \QuadDec_1:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1260\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:error\,
            main_2 => \QuadDec_1:bQuadDec:state_1\,
            main_3 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:error\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:state_1\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_1:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:bQuadDec:state_0\,
            clock_0 => Net_46,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_1:bQuadDec:error\,
            main_4 => \QuadDec_1:bQuadDec:state_1\,
            main_5 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_2:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1251\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Net_1251\,
            main_1 => \QuadDec_2:Net_1260\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_2:bQuadDec:error\,
            main_5 => \QuadDec_2:bQuadDec:state_1\,
            main_6 => \QuadDec_2:bQuadDec:state_0\,
            main_7 => \QuadDec_2:Net_1251_split\);

    \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:status_1\);

    \QuadDec_2:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1275\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_2:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDec_1:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_1:Net_1203_split\,
            main_0 => \QuadDec_1:Net_1260\,
            main_1 => \QuadDec_1:Net_1203\,
            main_2 => \QuadDec_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_1:bQuadDec:error\,
            main_5 => \QuadDec_1:bQuadDec:state_1\,
            main_6 => \QuadDec_1:bQuadDec:state_0\);

    \QuadDec_2:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Net_1203\);

    \QuadDec_2:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1203\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_1 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_2 => \QuadDec_2:bQuadDec:error\,
            main_3 => \QuadDec_2:bQuadDec:state_1\,
            main_4 => \QuadDec_2:bQuadDec:state_0\,
            main_5 => \QuadDec_2:Net_1203_split\);

    \QuadDec_2:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_A_filt\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_2:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_2:bQuadDec:quad_A_filt\);

    \QuadDec_2:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:quad_B_filt\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_2:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_filt\);

    \QuadDec_2:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1260\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:bQuadDec:error\,
            main_2 => \QuadDec_2:bQuadDec:state_1\,
            main_3 => \QuadDec_2:bQuadDec:state_0\);

    \QuadDec_2:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:error\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_2:bQuadDec:error\,
            main_4 => \QuadDec_2:bQuadDec:state_1\,
            main_5 => \QuadDec_2:bQuadDec:state_0\);

    \QuadDec_2:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:state_1\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_2:bQuadDec:error\,
            main_4 => \QuadDec_2:bQuadDec:state_1\,
            main_5 => \QuadDec_2:bQuadDec:state_0\);

    \QuadDec_2:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:bQuadDec:state_0\,
            clock_0 => Net_46,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_2:bQuadDec:error\,
            main_4 => \QuadDec_2:bQuadDec:state_1\,
            main_5 => \QuadDec_2:bQuadDec:state_0\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:pollcount_1\,
            main_9 => Net_110,
            main_10 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => Net_110,
            main_9 => \UART_1:BUART:rx_last\);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => Net_110,
            main_4 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => Net_110,
            main_3 => \UART_1:BUART:pollcount_0\);

    \QuadDec_2:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_2:Net_1203_split\,
            main_0 => \QuadDec_2:Net_1260\,
            main_1 => \QuadDec_2:Net_1203\,
            main_2 => \QuadDec_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_2:bQuadDec:error\,
            main_5 => \QuadDec_2:bQuadDec:state_1\,
            main_6 => \QuadDec_2:bQuadDec:state_0\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:pollcount_1\,
            main_6 => Net_110,
            main_7 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_110);

    \Wheel_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Wheel_Timer:TimerUDB:run_mode\,
            clock_0 => Net_46,
            main_0 => \Wheel_Timer:TimerUDB:control_7\);

    \Wheel_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_4) + (main_0 * !main_2 * !main_4) + (main_0 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Wheel_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_46,
            main_0 => \Wheel_Timer:TimerUDB:control_7\,
            main_1 => \Wheel_Timer:TimerUDB:timer_enable\,
            main_2 => \Wheel_Timer:TimerUDB:run_mode\,
            main_3 => \Wheel_Timer:TimerUDB:per_zero\,
            main_4 => \Wheel_Timer:TimerUDB:trig_disable\);

    \Wheel_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Wheel_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_46,
            main_0 => \Wheel_Timer:TimerUDB:timer_enable\,
            main_1 => \Wheel_Timer:TimerUDB:run_mode\,
            main_2 => \Wheel_Timer:TimerUDB:per_zero\,
            main_3 => \Wheel_Timer:TimerUDB:trig_disable\);

END __DEFAULT__;
