
*** Running vivado
    with args -log b2000t_c2c_bram_system_ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_system_ila_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source b2000t_c2c_bram_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1327.656 ; gain = 312.469 ; free physical = 67695 ; free virtual = 176010
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/synth/b2000t_c2c_bram_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_6d24' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hdl/bd_6d24.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_g_inst_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_1/synth/bd_6d24_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_g_inst_0_gigantic_mux' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_1/bd_6d24_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_g_inst_0_gigantic_mux' (1#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_1/bd_6d24_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_g_inst_0' (2#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_1/synth/bd_6d24_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_ila_lib_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_0/synth/bd_6d24_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_ila_lib_0' (48#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_0/synth/bd_6d24_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_ar_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_5/synth/bd_6d24_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_ar_0' (50#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_5/synth/bd_6d24_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_aw_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_2/synth/bd_6d24_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_aw_0' (51#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_2/synth/bd_6d24_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_b_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_4/synth/bd_6d24_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_b_0' (52#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_4/synth/bd_6d24_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_r_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_6/synth/bd_6d24_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (52#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_r_0' (53#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_6/synth/bd_6d24_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_slot_0_w_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_3/synth/bd_6d24_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (53#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_slot_0_w_0' (54#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_3/synth/bd_6d24_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24' (55#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hdl/bd_6d24.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila_0' (56#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/synth/b2000t_c2c_bram_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1658.473 ; gain = 643.285 ; free physical = 68437 ; free virtual = 176757
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1658.473 ; gain = 643.285 ; free physical = 68435 ; free virtual = 176755
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2221.523 ; gain = 0.004 ; free physical = 68050 ; free virtual = 176372
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 68026 ; free virtual = 176349
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 68026 ; free virtual = 176349
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67953 ; free virtual = 176275
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67745 ; free virtual = 176067
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67492 ; free virtual = 175821
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:25 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67268 ; free virtual = 175597
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67268 ; free virtual = 175597
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:27 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67232 ; free virtual = 175561
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67218 ; free virtual = 175547
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67218 ; free virtual = 175547
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67208 ; free virtual = 175537
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67207 ; free virtual = 175536
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67204 ; free virtual = 175532
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67203 ; free virtual = 175532

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    69|
|2     |CFGLUT5  |   198|
|3     |LUT1     |    33|
|4     |LUT2     |    58|
|5     |LUT3     |   136|
|6     |LUT4     |   268|
|7     |LUT5     |   112|
|8     |LUT6     |   764|
|9     |MUXF7    |    51|
|10    |MUXF8    |    16|
|11    |RAMB36E1 |     5|
|12    |SRL16E   |   180|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  2472|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 2221.523 ; gain = 1206.336 ; free physical = 67203 ; free virtual = 175532
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:25 . Memory (MB): peak = 2221.523 ; gain = 1019.363 ; free physical = 67056 ; free virtual = 175385
