

================================================================
== Vitis HLS Report for 'store_result_Pipeline_mem_wr'
================================================================
* Date:           Wed May  7 22:03:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        krnl_vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.875 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4098|     4098|  20.490 us|  20.490 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_wr  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      61|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|      96|    -|
|Register         |        -|     -|       34|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       34|     157|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_121_p2        |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |icmp_ln114_fu_115_p2       |      icmp|   0|  0|  16|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  61|          72|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |  32|          2|   31|         62|
    |gmem0_blk_n_W            |   8|          2|    1|          2|
    |i_fu_54                  |  32|          2|   31|         62|
    |out_stream_blk_n         |   8|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  96|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_54                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|out_stream_dout            |   in|   32|     ap_fifo|                    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    3|     ap_fifo|                    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    3|     ap_fifo|                    out_stream|       pointer|
|out_stream_empty_n         |   in|    1|     ap_fifo|                    out_stream|       pointer|
|out_stream_read            |  out|    1|     ap_fifo|                    out_stream|       pointer|
|m_axi_gmem0_AWVALID        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWREADY        |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWADDR         |  out|   64|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWID           |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWLEN          |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWSIZE         |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWBURST        |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWLOCK         |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWCACHE        |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWPROT         |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWQOS          |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWREGION       |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWUSER         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WVALID         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WREADY         |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WDATA          |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WSTRB          |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WLAST          |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WID            |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WUSER          |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARVALID        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARREADY        |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARADDR         |  out|   64|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARID           |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARLEN          |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARSIZE         |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARBURST        |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARLOCK         |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARCACHE        |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARPROT         |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARQOS          |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARREGION       |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARUSER         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RVALID         |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RREADY         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RDATA          |   in|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RLAST          |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RID            |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM       |   in|    9|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RUSER          |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RRESP          |   in|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BVALID         |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BREADY         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BRESP          |   in|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BID            |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BUSER          |   in|    1|       m_axi|                         gmem0|       pointer|
|size_load                  |   in|   32|     ap_none|                     size_load|        scalar|
|sext_ln114                 |   in|   62|     ap_none|                    sext_ln114|        scalar|
+---------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln114_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_sext_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln114_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln114"   --->   Operation 7 'read' 'sext_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_size_load_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load"   --->   Operation 9 'read' 'size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln114_cast = sext i62 %sext_ln114_read"   --->   Operation 10 'sext' 'sext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 13 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 14 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i" [krnl_vadd.cpp:114]   --->   Operation 16 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 17 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [krnl_vadd.cpp:114]   --->   Operation 18 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i31 %i_load" [krnl_vadd.cpp:114]   --->   Operation 19 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%icmp_ln114 = icmp_slt  i32 %zext_ln114, i32 %size_load_read" [krnl_vadd.cpp:114]   --->   Operation 20 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %store_result.exit.exitStub, void %for.inc.split.i" [krnl_vadd.cpp:114]   --->   Operation 21 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln114 = add i31 %i_load, i31 1" [krnl_vadd.cpp:114]   --->   Operation 22 'add' 'add_ln114' <Predicate = (icmp_ln114)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln114 = muxlogic i31 %add_ln114"   --->   Operation 23 'muxlogic' 'muxLogicData_to_store_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln114 = muxlogic i31 %i"   --->   Operation 24 'muxlogic' 'muxLogicAddr_to_store_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.40ns)   --->   "%store_ln114 = store i31 %add_ln114, i31 %i" [krnl_vadd.cpp:114]   --->   Operation 25 'store' 'store_ln114' <Predicate = (icmp_ln114)> <Delay = 0.40>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln114_cast" [krnl_vadd.cpp:114]   --->   Operation 26 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [krnl_vadd.cpp:114]   --->   Operation 27 'specpipeline' 'specpipeline_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [krnl_vadd.cpp:115]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [krnl_vadd.cpp:114]   --->   Operation 29 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicCE_to_out_stream_read = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicCE_to_out_stream_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.57ns)   --->   "%out_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %out_stream" [krnl_vadd.cpp:116]   --->   Operation 31 'read' 'out_stream_read' <Predicate = true> <Delay = 0.57> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln116 = muxlogic i32 %out_stream_read"   --->   Operation 32 'muxlogic' 'muxLogicData_to_write_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.29ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem0_addr, i32 %out_stream_read, i4 15" [krnl_vadd.cpp:116]   --->   Operation 33 'write' 'write_ln116' <Predicate = true> <Delay = 1.29> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.34> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i" [krnl_vadd.cpp:114]   --->   Operation 34 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca           ) [ 010]
muxLogicCE_to_sext_ln114_read (muxlogic         ) [ 000]
sext_ln114_read               (read             ) [ 000]
muxLogicCE_to_size_load_read  (muxlogic         ) [ 000]
size_load_read                (read             ) [ 000]
sext_ln114_cast               (sext             ) [ 011]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
muxLogicData_to_store_ln0     (muxlogic         ) [ 000]
muxLogicAddr_to_store_ln0     (muxlogic         ) [ 000]
store_ln0                     (store            ) [ 000]
br_ln114                      (br               ) [ 000]
MuxLogicAddr_to_i_load        (muxlogic         ) [ 000]
i_load                        (load             ) [ 000]
zext_ln114                    (zext             ) [ 000]
icmp_ln114                    (icmp             ) [ 010]
br_ln114                      (br               ) [ 000]
add_ln114                     (add              ) [ 000]
muxLogicData_to_store_ln114   (muxlogic         ) [ 000]
muxLogicAddr_to_store_ln114   (muxlogic         ) [ 000]
store_ln114                   (store            ) [ 000]
gmem0_addr                    (getelementptr    ) [ 000]
specpipeline_ln114            (specpipeline     ) [ 000]
speclooptripcount_ln115       (speclooptripcount) [ 000]
specloopname_ln114            (specloopname     ) [ 000]
muxLogicCE_to_out_stream_read (muxlogic         ) [ 000]
out_stream_read               (read             ) [ 000]
muxLogicData_to_write_ln116   (muxlogic         ) [ 000]
write_ln116                   (write            ) [ 000]
br_ln114                      (br               ) [ 000]
ret_ln0                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln114">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln114_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="62" slack="0"/>
<pin id="60" dir="0" index="1" bw="62" slack="0"/>
<pin id="61" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln114_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="size_load_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_load_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="out_stream_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln116_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="1" slack="0"/>
<pin id="81" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="muxLogicCE_to_sext_ln114_read_fu_85">
<pin_list>
<pin id="86" dir="1" index="0" bw="62" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sext_ln114_read/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="muxLogicCE_to_size_load_read_fu_87">
<pin_list>
<pin id="88" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_size_load_read/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sext_ln114_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="62" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="muxLogicData_to_store_ln0_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="muxLogicAddr_to_store_ln0_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="31" slack="0"/>
<pin id="99" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="31" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="MuxLogicAddr_to_i_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="0"/>
<pin id="107" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln114_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln114_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln114_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="muxLogicData_to_store_ln114_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln114/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="muxLogicAddr_to_store_ln114_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="0"/>
<pin id="133" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln114/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln114_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="31" slack="0"/>
<pin id="136" dir="0" index="1" bw="31" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem0_addr_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="muxLogicCE_to_out_stream_read_fu_145">
<pin_list>
<pin id="146" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_out_stream_read/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="muxLogicData_to_write_ln116_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln116/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="0"/>
<pin id="153" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="161" class="1005" name="sext_ln114_cast_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln114_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="92"><net_src comp="58" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="64" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="108" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="121" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="139" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="150"><net_src comp="70" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="54" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="164"><net_src comp="89" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {2 }
	Port: out_stream | {}
 - Input state : 
	Port: store_result_Pipeline_mem_wr : size_load | {1 }
	Port: store_result_Pipeline_mem_wr : gmem0 | {}
	Port: store_result_Pipeline_mem_wr : sext_ln114 | {1 }
	Port: store_result_Pipeline_mem_wr : out_stream | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_i_load : 1
		i_load : 1
		zext_ln114 : 2
		icmp_ln114 : 3
		br_ln114 : 4
		add_ln114 : 2
		muxLogicData_to_store_ln114 : 3
		muxLogicAddr_to_store_ln114 : 1
		store_ln114 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln114_fu_121           |    0    |    31   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln114_fu_115          |    0    |    16   |
|----------|--------------------------------------|---------|---------|
|          |      sext_ln114_read_read_fu_58      |    0    |    0    |
|   read   |       size_load_read_read_fu_64      |    0    |    0    |
|          |      out_stream_read_read_fu_70      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln116_write_fu_76       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |  muxLogicCE_to_sext_ln114_read_fu_85 |    0    |    0    |
|          |  muxLogicCE_to_size_load_read_fu_87  |    0    |    0    |
|          |    muxLogicData_to_store_ln0_fu_93   |    0    |    0    |
|          |    muxLogicAddr_to_store_ln0_fu_97   |    0    |    0    |
| muxlogic |     MuxLogicAddr_to_i_load_fu_105    |    0    |    0    |
|          |  muxLogicData_to_store_ln114_fu_127  |    0    |    0    |
|          |  muxLogicAddr_to_store_ln114_fu_131  |    0    |    0    |
|          | muxLogicCE_to_out_stream_read_fu_145 |    0    |    0    |
|          |  muxLogicData_to_write_ln116_fu_147  |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |         sext_ln114_cast_fu_89        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln114_fu_111          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    47   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_151       |   31   |
|sext_ln114_cast_reg_161|   64   |
+-----------------------+--------+
|         Total         |   95   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   47   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   95   |   47   |
+-----------+--------+--------+
