INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/check_101/check_101.srcs/sources_1/new/check_101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_101
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/check_101/check_101.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/22321/Desktop/project/vivado/check_101/check_101.srcs/sim_1/new/testbench.v:29]
