#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fe80aa4cda0 .scope module, "memory" "memory" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
o0x750c8706b018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5fe80aa43e40_0 .net "addr", 7 0, o0x750c8706b018;  0 drivers
o0x750c8706b048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fe80aa43ee0_0 .net "clk", 0 0, o0x750c8706b048;  0 drivers
o0x750c8706b078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5fe80aa7fae0_0 .net "data_in", 7 0, o0x750c8706b078;  0 drivers
v0x5fe80aa7fba0_0 .var "data_out", 7 0;
v0x5fe80aa7fc80_0 .var/i "i", 31 0;
v0x5fe80aa7fdb0 .array "mem", 0 255, 7 0;
o0x750c8706b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fe80aa7fe70_0 .net "write_enable", 0 0, o0x750c8706b108;  0 drivers
E_0x5fe80aa49d80 .event posedge, v0x5fe80aa43ee0_0;
S_0x5fe80aa4cf30 .scope module, "tb_cpu" "tb_cpu" 3 1;
 .timescale 0 0;
v0x5fe80aa829e0_0 .var "clk", 0 0;
v0x5fe80aa82aa0_0 .var "instr", 12 0;
v0x5fe80aa82b60_0 .var "reset", 0 0;
v0x5fe80aa82c30_0 .net "result", 7 0, v0x5fe80aa82800_0;  1 drivers
S_0x5fe80aa7ffd0 .scope module, "uut" "cpu" 3 15, 4 1 0, S_0x5fe80aa4cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 13 "instr";
    .port_info 3 /OUTPUT 8 "result";
L_0x5fe80aa82ec0 .functor BUFZ 8, v0x5fe80aa813b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5fe80aa82fd0 .functor BUFZ 8, v0x5fe80aa81470_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5fe80aa81c40_0 .var "alu_op", 2 0;
v0x5fe80aa81d20_0 .net "alu_result", 7 0, v0x5fe80aa80780_0;  1 drivers
v0x5fe80aa81df0_0 .net "clk", 0 0, v0x5fe80aa829e0_0;  1 drivers
v0x5fe80aa81f10_0 .var "cycle", 1 0;
v0x5fe80aa81fb0_0 .var "dest_reg", 2 0;
v0x5fe80aa820e0_0 .net "instr", 12 0, v0x5fe80aa82aa0_0;  1 drivers
v0x5fe80aa821c0_0 .net "operand1", 7 0, L_0x5fe80aa82ec0;  1 drivers
v0x5fe80aa82280_0 .net "operand2", 7 0, L_0x5fe80aa82fd0;  1 drivers
v0x5fe80aa82320_0 .net "pc", 7 0, v0x5fe80aa80d80_0;  1 drivers
v0x5fe80aa823f0_0 .var "pc_enable", 0 0;
v0x5fe80aa824c0_0 .net "reg_data1", 7 0, v0x5fe80aa813b0_0;  1 drivers
v0x5fe80aa82590_0 .net "reg_data2", 7 0, v0x5fe80aa81470_0;  1 drivers
v0x5fe80aa82660_0 .var "reg_write_data", 7 0;
v0x5fe80aa82730_0 .net "reset", 0 0, v0x5fe80aa82b60_0;  1 drivers
v0x5fe80aa82800_0 .var "result", 7 0;
v0x5fe80aa828a0_0 .var "write_enable", 0 0;
L_0x5fe80aa82cd0 .part v0x5fe80aa82aa0_0, 9, 3;
L_0x5fe80aa82df0 .part v0x5fe80aa82aa0_0, 6, 3;
S_0x5fe80aa801d0 .scope module, "alu_inst" "alu" 4 39, 5 1 0, S_0x5fe80aa7ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "operand1";
    .port_info 1 /INPUT 8 "operand2";
    .port_info 2 /INPUT 3 "operation";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 8 "result";
L_0x750c86cd0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fe80aa80420_0 .net "enable", 0 0, L_0x750c86cd0018;  1 drivers
v0x5fe80aa80500_0 .net "operand1", 7 0, L_0x5fe80aa82ec0;  alias, 1 drivers
v0x5fe80aa805e0_0 .net "operand2", 7 0, L_0x5fe80aa82fd0;  alias, 1 drivers
v0x5fe80aa806a0_0 .net "operation", 2 0, v0x5fe80aa81c40_0;  1 drivers
v0x5fe80aa80780_0 .var "result", 7 0;
E_0x5fe80aa4a450 .event edge, v0x5fe80aa80420_0, v0x5fe80aa806a0_0, v0x5fe80aa80500_0, v0x5fe80aa805e0_0;
S_0x5fe80aa80950 .scope module, "pc_inst" "program_counter" 4 20, 6 1 0, S_0x5fe80aa7ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 8 "pc";
v0x5fe80aa80be0_0 .net "clk", 0 0, v0x5fe80aa829e0_0;  alias, 1 drivers
v0x5fe80aa80cc0_0 .net "enable", 0 0, v0x5fe80aa823f0_0;  1 drivers
v0x5fe80aa80d80_0 .var "pc", 7 0;
v0x5fe80aa80e40_0 .net "reset", 0 0, v0x5fe80aa82b60_0;  alias, 1 drivers
E_0x5fe80aa34a30 .event posedge, v0x5fe80aa80e40_0, v0x5fe80aa80be0_0;
S_0x5fe80aa80fb0 .scope module, "reg_file" "register" 4 28, 7 1 0, S_0x5fe80aa7ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 3 "read_reg1";
    .port_info 3 /INPUT 3 "read_reg2";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data1";
    .port_info 6 /OUTPUT 8 "read_data2";
v0x5fe80aa812c0_0 .net "clk", 0 0, v0x5fe80aa829e0_0;  alias, 1 drivers
v0x5fe80aa813b0_0 .var "read_data1", 7 0;
v0x5fe80aa81470_0 .var "read_data2", 7 0;
v0x5fe80aa81560_0 .net "read_reg1", 2 0, L_0x5fe80aa82cd0;  1 drivers
v0x5fe80aa81640_0 .net "read_reg2", 2 0, L_0x5fe80aa82df0;  1 drivers
v0x5fe80aa81770 .array "reg_file", 0 7, 7 0;
v0x5fe80aa81980_0 .net "write_data", 7 0, v0x5fe80aa82660_0;  1 drivers
v0x5fe80aa81a60_0 .net "write_enable", 0 0, v0x5fe80aa828a0_0;  1 drivers
v0x5fe80aa81770_0 .array/port v0x5fe80aa81770, 0;
v0x5fe80aa81770_1 .array/port v0x5fe80aa81770, 1;
v0x5fe80aa81770_2 .array/port v0x5fe80aa81770, 2;
E_0x5fe80aa454e0/0 .event edge, v0x5fe80aa81560_0, v0x5fe80aa81770_0, v0x5fe80aa81770_1, v0x5fe80aa81770_2;
v0x5fe80aa81770_3 .array/port v0x5fe80aa81770, 3;
v0x5fe80aa81770_4 .array/port v0x5fe80aa81770, 4;
v0x5fe80aa81770_5 .array/port v0x5fe80aa81770, 5;
v0x5fe80aa81770_6 .array/port v0x5fe80aa81770, 6;
E_0x5fe80aa454e0/1 .event edge, v0x5fe80aa81770_3, v0x5fe80aa81770_4, v0x5fe80aa81770_5, v0x5fe80aa81770_6;
v0x5fe80aa81770_7 .array/port v0x5fe80aa81770, 7;
E_0x5fe80aa454e0/2 .event edge, v0x5fe80aa81770_7, v0x5fe80aa81640_0;
E_0x5fe80aa454e0 .event/or E_0x5fe80aa454e0/0, E_0x5fe80aa454e0/1, E_0x5fe80aa454e0/2;
E_0x5fe80aa45520 .event posedge, v0x5fe80aa80be0_0;
    .scope S_0x5fe80aa4cda0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fe80aa7fc80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5fe80aa7fc80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5fe80aa7fc80_0;
    %store/vec4a v0x5fe80aa7fdb0, 4, 0;
    %load/vec4 v0x5fe80aa7fc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fe80aa7fc80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5fe80aa4cda0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fe80aa7fba0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x5fe80aa4cda0;
T_2 ;
    %wait E_0x5fe80aa49d80;
    %load/vec4 v0x5fe80aa7fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5fe80aa7fae0_0;
    %load/vec4 v0x5fe80aa43e40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fe80aa7fdb0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fe80aa43e40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5fe80aa7fdb0, 4;
    %assign/vec4 v0x5fe80aa7fba0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fe80aa80950;
T_3 ;
    %wait E_0x5fe80aa34a30;
    %load/vec4 v0x5fe80aa80e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fe80aa80d80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5fe80aa80cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5fe80aa80d80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5fe80aa80d80_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5fe80aa80fb0;
T_4 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fe80aa81770, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fe80aa81770, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fe80aa81770, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fe80aa81770, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fe80aa81770, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fe80aa81770, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fe80aa81770, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fe80aa81770, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5fe80aa80fb0;
T_5 ;
    %wait E_0x5fe80aa45520;
    %load/vec4 v0x5fe80aa81a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5fe80aa81980_0;
    %load/vec4 v0x5fe80aa81560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fe80aa81770, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5fe80aa80fb0;
T_6 ;
    %wait E_0x5fe80aa454e0;
    %load/vec4 v0x5fe80aa81560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5fe80aa81770, 4;
    %store/vec4 v0x5fe80aa813b0_0, 0, 8;
    %load/vec4 v0x5fe80aa81640_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5fe80aa81770, 4;
    %store/vec4 v0x5fe80aa81470_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5fe80aa801d0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5fe80aa80780_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x5fe80aa801d0;
T_8 ;
    %wait E_0x5fe80aa4a450;
    %load/vec4 v0x5fe80aa80420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5fe80aa806a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fe80aa80780_0, 0;
    %jmp T_8.10;
T_8.2 ;
    %load/vec4 v0x5fe80aa80500_0;
    %load/vec4 v0x5fe80aa805e0_0;
    %add;
    %assign/vec4 v0x5fe80aa80780_0, 0;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v0x5fe80aa80500_0;
    %load/vec4 v0x5fe80aa805e0_0;
    %sub;
    %assign/vec4 v0x5fe80aa80780_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x5fe80aa80500_0;
    %load/vec4 v0x5fe80aa805e0_0;
    %mul;
    %assign/vec4 v0x5fe80aa80780_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x5fe80aa80500_0;
    %load/vec4 v0x5fe80aa805e0_0;
    %div;
    %assign/vec4 v0x5fe80aa80780_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x5fe80aa80500_0;
    %load/vec4 v0x5fe80aa805e0_0;
    %and;
    %assign/vec4 v0x5fe80aa80780_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x5fe80aa80500_0;
    %load/vec4 v0x5fe80aa805e0_0;
    %or;
    %assign/vec4 v0x5fe80aa80780_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x5fe80aa80500_0;
    %load/vec4 v0x5fe80aa805e0_0;
    %xor;
    %assign/vec4 v0x5fe80aa80780_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5fe80aa7ffd0;
T_9 ;
    %wait E_0x5fe80aa34a30;
    %load/vec4 v0x5fe80aa82730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fe80aa81f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe80aa823f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5fe80aa81f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x5fe80aa820e0_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x5fe80aa81fb0_0, 0;
    %load/vec4 v0x5fe80aa820e0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5fe80aa82660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe80aa828a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5fe80aa81f10_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x5fe80aa820e0_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x5fe80aa81fb0_0, 0;
    %load/vec4 v0x5fe80aa820e0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5fe80aa82660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe80aa828a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5fe80aa81f10_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5fe80aa820e0_0;
    %parti/s 3, 3, 3;
    %assign/vec4 v0x5fe80aa81fb0_0, 0;
    %load/vec4 v0x5fe80aa820e0_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x5fe80aa81c40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5fe80aa81f10_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x5fe80aa820e0_0;
    %parti/s 3, 3, 3;
    %assign/vec4 v0x5fe80aa81fb0_0, 0;
    %load/vec4 v0x5fe80aa81d20_0;
    %assign/vec4 v0x5fe80aa82660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fe80aa828a0_0, 0;
    %load/vec4 v0x5fe80aa81d20_0;
    %assign/vec4 v0x5fe80aa82800_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5fe80aa81f10_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5fe80aa4cf30;
T_10 ;
    %vpi_call 3 10 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 3 11 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5fe80aa4cf30;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x5fe80aa829e0_0;
    %inv;
    %store/vec4 v0x5fe80aa829e0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5fe80aa4cf30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe80aa829e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe80aa82b60_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5fe80aa82aa0_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fe80aa82b60_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fe80aa82b60_0, 0, 1;
    %pushi/vec4 5636, 0, 13;
    %store/vec4 v0x5fe80aa82aa0_0, 0, 13;
    %delay 10, 0;
    %pushi/vec4 5123, 0, 13;
    %store/vec4 v0x5fe80aa82aa0_0, 0, 13;
    %delay 10, 0;
    %pushi/vec4 1674, 0, 13;
    %store/vec4 v0x5fe80aa82aa0_0, 0, 13;
    %delay 20, 0;
    %vpi_call 3 49 "$display", "Result: %b", v0x5fe80aa82c30_0 {0 0 0};
    %vpi_call 3 53 "$stop" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/memory.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/testbench/cpu_tb.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/cpu.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/alu.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/program_counter.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/register.v";
