$date
	Thu May 15 22:59:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_Encoder_4x2 $end
$var wire 2 ! B [1:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$scope module u_Encoder_4x2 $end
$var wire 4 $ D [3:0] $end
$var reg 2 % B [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
0#
b0 "
b0 !
$end
#10000
1#
#20000
0#
#30000
b1 !
b1 %
b10 "
b10 $
1#
#40000
0#
#50000
b10 !
b10 %
b100 "
b100 $
1#
#60000
0#
#70000
b11 !
b11 %
b1000 "
b1000 $
1#
#80000
0#
#90000
1#
