# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_RAM_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_Mux2_32Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_32Bit_B_Logic_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_32Bit_LogicCircuit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_ArithmeticLogicUnit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_CFlagMux2_1Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_FullAdder_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_FunctionalUnit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_Mux3_1Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_RippleCarryAdder32Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_ShifterCFlagMux2_1Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_Shifter_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_SingleBit_B_Logic_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_SingleBit_LogicCircuit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_ZeroDetection_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/RF_DestReg_Decoder_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/RF_Mux16_32Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/RF_Mux32_32Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/RF_Register32Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/RF_RegisterFile_32_15_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/RF_TempDestReg_Decoder_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_Datapath_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/DP_Mux_4_to_1_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/RF_Mux3_32Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_ControlMemory_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_IR_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_ZeroFill_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_PC_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_SignExtend_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_SMux_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_Mux2_17Bit_20332706.vhd" \
"../../../../Project.srcs/sources_1/imports/Submission Files/CPU_CAR_20332706.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_RAM_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_Datapath_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_Mux2_32Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/RF_Mux32_32Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_RippleCarryAdder32Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_32Bit_B_Logic_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_SingleBit_B_Logic_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/RF_Mux16_32Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_FunctionalUnit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/RF_TempDestReg_Decoder_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_SingleBit_LogicCircuit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_ShifterCFlagMux2_1Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_FullAdder_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/RF_Mux3_32Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/RF_DestReg_Decoder_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_32Bit_LogicCircuit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_ArithmeticLogicUnit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_Mux3_1Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_ZeroDetection_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/RF_RegisterFile_32_15_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_Shifter_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/RF_Register32Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/DP_CFlagMux2_1Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_ControlMemory_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_IR_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_ZeroFill_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_PC_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_SignExtend_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_SMux_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_Mux2_17Bit_20332706_TB.vhd" \
"../../../../Project.srcs/sim_1/imports/Submission Files/CPU_CAR_20332706_TB.vhd" \

# Do not sort compile order
nosort
