{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716885749080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716885749080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 16:42:29 2024 " "Processing started: Tue May 28 16:42:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716885749080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716885749080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716885749080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716885749346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716885749346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scan.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/scan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scan " "Found entity 1: scan" {  } { { "src/scan.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/scan.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716885754284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716885754284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716885754285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716885754285 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/parking_lot_counter_TB.sv " "Can't analyze file -- file src/parking_lot_counter_TB.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716885754287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/parking_lot_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/parking_lot_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parking_lot_counter " "Found entity 1: parking_lot_counter" {  } { { "src/parking_lot_counter.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/parking_lot_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716885754288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716885754288 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/LED_mux.sv " "Can't analyze file -- file src/LED_mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716885754289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncing_button.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/debouncing_button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing_button " "Found entity 1: debouncing_button" {  } { { "src/debouncing_button.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/debouncing_button.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716885754290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716885754290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716885754310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(54) " "Verilog HDL assignment warning at top.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716885754312 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(57) " "Verilog HDL assignment warning at top.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716885754312 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing_button debouncing_button:db_m0 " "Elaborating entity \"debouncing_button\" for hierarchy \"debouncing_button:db_m0\"" {  } { { "src/top.sv" "db_m0" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716885754317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncing_button.sv(37) " "Verilog HDL assignment warning at debouncing_button.sv(37): truncated value with size 32 to match size of target (20)" {  } { { "src/debouncing_button.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/debouncing_button.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716885754317 "|top|debouncing_button:db_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parking_lot_counter parking_lot_counter:lot_m0 " "Elaborating entity \"parking_lot_counter\" for hierarchy \"parking_lot_counter:lot_m0\"" {  } { { "src/top.sv" "lot_m0" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716885754318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan scan:scan_m0 " "Elaborating entity \"scan\" for hierarchy \"scan:scan_m0\"" {  } { { "src/top.sv" "scan_m0" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716885754319 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out1\[1\] GND " "Pin \"seg_out1\[1\]\" is stuck at GND" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out1\[2\] GND " "Pin \"seg_out1\[2\]\" is stuck at GND" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out1\[6\] VCC " "Pin \"seg_out1\[6\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out2\[0\] VCC " "Pin \"seg_out2\[0\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out2\[1\] VCC " "Pin \"seg_out2\[1\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out2\[2\] VCC " "Pin \"seg_out2\[2\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out2\[6\] VCC " "Pin \"seg_out2\[6\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out3\[0\] VCC " "Pin \"seg_out3\[0\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out3\[1\] VCC " "Pin \"seg_out3\[1\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out3\[2\] VCC " "Pin \"seg_out3\[2\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out3\[6\] VCC " "Pin \"seg_out3\[6\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out4\[0\] VCC " "Pin \"seg_out4\[0\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out4\[6\] VCC " "Pin \"seg_out4\[6\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out5\[1\] VCC " "Pin \"seg_out5\[1\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out5\[2\] VCC " "Pin \"seg_out5\[2\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out5\[3\] VCC " "Pin \"seg_out5\[3\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/final/src/top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716885754737 "|top|seg_out5[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716885754737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716885754778 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716885754964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716885755046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716885755046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "298 " "Implemented 298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716885755075 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716885755075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716885755075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716885755075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716885755084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 16:42:35 2024 " "Processing ended: Tue May 28 16:42:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716885755084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716885755084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716885755084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716885755084 ""}
