Microsemi Libero Software
Version: 11.1.0.14
Release: v11.1


 Netlist Reading Time = 0.0 seconds
Imported the files:
   C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\synthesis\WuPu.edn
   C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\component\work\WuPu\W\
uPu.pdc

The Import command succeeded ( 00:00:04 )
Info: The design C:\Users\Victor
      Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer\impl1\\
      WuPu.adb was last modified by software version 11.1.0.14.
Opened an existing Libero design C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer\impl1\WuPu.a\
db.
'BA_NAME' set to 'WuPu_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
=====================================================================
Parameters used to run compile:
===============================

Family      : IGLOO
Device      : AGL030V5
Package     : 100 VQFP
Source      : C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\synthesis\WuPu.edn
              C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\component\work\WuPu\W\
uPu.pdc
Format      : EDIF
Topcell     : WuPu
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Combiner is turned off (switch COB_DO_COB = 0). Skipping optimizations. Only netlist
legalization will be performed.
WARNING: Combiner is turned-off, tie-off will not be done
WARNING: Combiner is turned-off, logic combining will not be done
WARNING: Combiner is turned-off, gobbler will not be done

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  0

Warning: CMP503: Remapped 3 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 1 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================

Reading user pdc (Physical Design Constraints) file(s) postcompile


There were 0 error(s) and 0 warning(s) in reading the user pdc.

=====================================================================
Compile report:
===============

    CORE                       Used:     31  Total:    768   (4.04%)
    IO (W/ clocks)             Used:     12  Total:     77   (15.58%)
    GLOBAL (Chip)              Used:      1  Total:      6   (16.67%)
    Low Static ICC             Used:      1  Total:      1   (100.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 6  (16.67%)*

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 19           | 19
    SEQ     | 12           | 12

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 4             | 0            | 0
    Output I/O                    | 8             | 0            | 0
    Bidirectional I/O             | 0             | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS15                        | 1.50v | N/A   | 4     | 8      | 0

I/O Placement:

    Locked  :  10 ( 83.33% )
    Placed  :   0
    UnPlaced:   2 ( 16.67% )

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    3       SET/RESET_NET Net   : RST_c_c_c_c
                          Driver: RST_pad

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    1       INT_NET       Net   : CLK_GATED_c
                          Driver:
FF_0/FF_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating_Clkint
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    14      CLK_NET       Net   : CLK_OUT_c
                          Driver: NAND2_0
    13      SET/RESET_NET Net   : RST_c_c_c_c
                          Driver: RST_pad
    7       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg_i_0
                          Driver: FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg
    4       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[1]
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[1]
    4       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[5]
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[5]
    3       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request_0_sqmuxa
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_RNI8CFC[3]
    3       INT_NET       Net   : FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/N_Housekeeping
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1
    2       INT_NET       Net   : FF_0/FF_wrapper_inst/U0/control_user_clock_net
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1
    2       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc_0_sqmuxa
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_RNI6AFC[1]
    2       INT_NET       Net   : FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/N_58
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_ns_a3_RNICH6G[4]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    14      CLK_NET       Net   : CLK_OUT_c
                          Driver: NAND2_0
    13      SET/RESET_NET Net   : RST_c_c_c_c
                          Driver: RST_pad
    7       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg_i_0
                          Driver: FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg
    4       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[1]
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[1]
    4       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[5]
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[5]
    3       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request_0_sqmuxa
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_RNI8CFC[3]
    3       INT_NET       Net   : FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/N_Housekeeping
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1
    2       INT_NET       Net   : FF_0/FF_wrapper_inst/U0/control_user_clock_net
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1
    2       INT_NET       Net   :
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc_0_sqmuxa
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_RNI6AFC[1]
    2       INT_NET       Net   : FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/N_58
                          Driver:
FF_0/FF_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_ns_a3_RNICH6G[4]
====================
Flash*Freeze report:
====================

Info: This design uses Flash*Freeze type 2.
The Flash*Freeze port name is "Flash_Freeze_N".

====================

The Compile command succeeded ( 00:00:02 )
Warning: The following files already exist:
         
         C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer\imp\
         l1\WuPu.pdb
         
         Do you want to replace the files? [YES]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...

Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Jul 29 17:31:51 2013

Placer Finished: Mon Jul 29 17:31:52 2013
Total Placer CPU Time:     00:00:01

                        o - o - o - o - o - o

INFO: NO_TOP_AGGREGATION option enabled

Timing-driven Router 
Design: WuPu                            Started: Mon Jul 29 17:31:54 2013

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: WuPu                            
Finished: Mon Jul 29 17:31:56 2013
Total CPU Time:     00:00:01            Total Elapsed Time: 00:00:02
Total Memory Usage: 86.4 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:09 )
INFO: NO_TOP_AGGREGATION option enabled

The Export-map command succeeded ( 00:00:03 )
Error: Cannot access 'C:/Users/Victor
       Ros/Documents/Cookies/wake_up_radio/auxpoyect/testAGL30k/RingOsc_Version3/designer/impl1\
       /WuPu.pdb' for reading/writing. It is currently been used by another session.
       
           Locked by: Victor
           Hostname: VICTOR_PHDROOM
           ExecutableID: C:\Microsemi\Libero_v11.1\Designer\bin\FlashPro.exe.
Error: Unable to create PDB file. C:\Users\Victor
       Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer\impl1\
       \WuPu.pdb is locked by another application.

The Generate programming file command failed ( 00:00:17 )
Warning: The following files already exist:
         
         C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer\imp\
         l1\WuPu.pdb
         
         Do you want to replace the files? [YES]
INFO: NO_TOP_AGGREGATION option enabled

The Export-map command succeeded ( 00:00:03 )
Warning: Overwriting the existing file: C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer\imp\
         l1\WuPu.pdb.
Wrote to the file: C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer\impl1\WuPu.p\
db
CHECKSUM: BFAB

The Generate programming file command succeeded ( 00:00:04 )
Design saved to file C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\designer\impl1\WuPu.a\
db.
Design closed.

