"monica1991","Monica Patel",,"https://www.linkedin.com/in/monica1991/","Monica","Patel","Electrical Engineer at Microsoft","https://media-exp1.licdn.com/dms/image/C5603AQGzVkCFOAJkYA/profile-displayphoto-shrink_400_400/0?e=1597881600&v=beta&t=4ONf_ZdWjPi9RqRNlkYe6S6oUHw1ltB7iievQOe2j-I","Raleigh-Durham, North Carolina Area",,,"Graduate student with extensive background in Analog and mixed signals circuits and systems. Skilled in design, simulation, bench validation, characterization, qualification of Analog, and power management circuits. I have 7 months internship experience at Integrated Device Technology as Product validation engineering intern. Currently seeking full time opportunities in a company where I could compliment the experience I gained at my internship and as a graduate student. I have good understanding and command on Verilog, C, C++, Python, LABVIEW  Simulation Tools : Cadence (Virtuoso), analog design using gm/ID methodology and full custom analog layout on Cadence, AWR Microwave Office, Visual System Simulator (VSS), MATLAB, ModelSim, Xilinx ISE, LABVIEW automation, ATE test data analysis tools (Galaxy and DANA). Hspice, Siliconsmart ACE(Synopsys), Synopsys Tetramax, Static timing analysis (Primetime).  Hardware Equipment : Power supplies, DMMs (Agilent, Keithley, PXIe), Oscilloscopes, AWGs, SMUs, PXIe instruments.  I would appreciate an opportunity to discuss my candidacy in further detail. Please feel free to contact me at +1 (214) 206-6679 or via e-mail at patelmonica98@gmail.com.  Work Authorization: US permanent resident",,,,,,,,,,,,,,,,,"Microsoft","Electrical Engineer","Apr 2019","PRESENT","Analog/Mixed Signal Circuit design engineer","Raleigh, North Carolina","https://www.linkedin.com/company/microsoft","microsoft",,,"IDT - Integrated Device Technology, Inc.","Product Validation Engineering Intern","Jan 2018","Aug 2018","• Strong understanding of power analog devices and switching power device • Performed full device characterization, statistical analysis, and qualification of Integrated circuit. • Bench testing and Verification of trims and important EC table parameters. • Experience and hands on automated testing tool (LABVIEW) and Lab instruments. • Experience with digital interfaces I2C • Understanding of HW Silicon validation boards schematic, performed schematic design and capture on cadence Allegro. see less","San Jose, California","https://www.linkedin.com/company/integrated-device-technology-inc","integrated-device-technology-inc",,,"Xtint Technology, Ahmedabad, India","Electronics Engineer","Jul 2013","Jun 2015","","","https://www.linkedin.com/search/results/all/?keywords=Xtint%20Technology%2C%20Ahmedabad%2C%20India",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"The University of Texas at Dallas","Master of Science (M.S.)","Electrical Engineering","3.78","2016","2018","Student of the University of Texas Dallas with Circuit and Systems major. Worked on project based on Verilog, Cadence virtuoso, Xilinx ISE, Synopsys.Have a good proficiency on C, Verilog, Matlab, Cadence Virtuoso","The Dharmsinh Desai University","Master’s Degree","Master of Technology in Electronics and Communications Systems","7.41","2013","2015","Pursued Masters in Electronics and communication systems with dissertation in Image Processing. Having good command on Matlab and C.","Gujarat Technological University, Ahmedbabd","Bachelor of Engineering (B.Eng.)","Electrical, Electronics and Communications Engineering","8.13","2009","2013","","""Cadence Virtuoso : 3, Xilinx ISE : 2, Very-Large-Scale Integration (VLSI) : 2, Analog Circuit Design : 1, Testing : 0, Image Processing : 0, Engineering : 1, ASIC : 0, Circuit Design : 0, Electrical Engineering : 0, Data Analysis : 0, Characterization : 0, Integrated Circuits (IC) : 0, Mixed Signal : 0, Verilog : 3, C : 2, C++ : 3, Java : 3, Matlab : 4, Unix : 0, Microsoft Office : 4, Python : 0, LaTeX : 1, Microsoft PowerPoint : 0, Visual Studio : 1, NI LabVIEW : 0, Customer Service : 2, Communication : 0, Leadership : 1, Teamwork : 0, Tutoring : 0, Synopsys tools : 2, Computer Architecture : 1, VLSI CAD : 0, VSS : 0, AWR : 0, power management : 0, IC qualification : 0, DC-DC : 0, Verilog AMS : 0, CMOS : 0, ""","",2,,"Computer Software",1,"Archana Vijayan","Archana Vijayan",,"AT&T; University of Texas at Dallas Students & Alumni; Bill Gates; Satya Nadella; Microsoft; RF/Analog/Mixed signal circuit design & product/test engineering"
