"use strict";(self.webpackChunkmy_docs=self.webpackChunkmy_docs||[]).push([[8378],{3905:(e,t,r)=>{r.d(t,{Zo:()=>u,kt:()=>g});var i=r(7294);function n(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function o(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);t&&(i=i.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,i)}return r}function a(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?o(Object(r),!0).forEach((function(t){n(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):o(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function l(e,t){if(null==e)return{};var r,i,n=function(e,t){if(null==e)return{};var r,i,n={},o=Object.keys(e);for(i=0;i<o.length;i++)r=o[i],t.indexOf(r)>=0||(n[r]=e[r]);return n}(e,t);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(i=0;i<o.length;i++)r=o[i],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(n[r]=e[r])}return n}var s=i.createContext({}),d=function(e){var t=i.useContext(s),r=t;return e&&(r="function"==typeof e?e(t):a(a({},t),e)),r},u=function(e){var t=d(e.components);return i.createElement(s.Provider,{value:t},e.children)},m="mdxType",p={inlineCode:"code",wrapper:function(e){var t=e.children;return i.createElement(i.Fragment,{},t)}},c=i.forwardRef((function(e,t){var r=e.components,n=e.mdxType,o=e.originalType,s=e.parentName,u=l(e,["components","mdxType","originalType","parentName"]),m=d(r),c=n,g=m["".concat(s,".").concat(c)]||m[c]||p[c]||o;return r?i.createElement(g,a(a({ref:t},u),{},{components:r})):i.createElement(g,a({ref:t},u))}));function g(e,t){var r=arguments,n=t&&t.mdxType;if("string"==typeof e||n){var o=r.length,a=new Array(o);a[0]=c;var l={};for(var s in t)hasOwnProperty.call(t,s)&&(l[s]=t[s]);l.originalType=e,l[m]="string"==typeof e?e:n,a[1]=l;for(var d=2;d<o;d++)a[d]=r[d];return i.createElement.apply(null,a)}return i.createElement.apply(null,r)}c.displayName="MDXCreateElement"},1802:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>s,contentTitle:()=>a,default:()=>p,frontMatter:()=>o,metadata:()=>l,toc:()=>d});var i=r(7462),n=(r(7294),r(3905));const o={},a=void 0,l={unversionedId:"TFM/projectTool/modelsim_intro",id:"TFM/projectTool/modelsim_intro",title:"modelsim_intro",description:"ModelSim is a popular simulation and debugging tool primarily used for the design and verification of digital circuits and systems. It allows engineers and designers to simulate, test, and debug their hardware designs written in hardware description languages like VHDL  or in our case Verilog/System Verilog.",source:"@site/docs/TFM/projectTool/modelsim_intro.md",sourceDirName:"TFM/projectTool",slug:"/TFM/projectTool/modelsim_intro",permalink:"/fpga_mafia_wiki/docs/TFM/projectTool/modelsim_intro",draft:!1,editUrl:"https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/TFM/projectTool/modelsim_intro.md",tags:[],version:"current",frontMatter:{},sidebar:"TFM",previous:{title:"Docusaurus",permalink:"/fpga_mafia_wiki/docs/TFM/projectTool/docusaurus"},next:{title:"hw_compile",permalink:"/fpga_mafia_wiki/docs/TFM/projectTool/hw_compile"}},s={},d=[{value:"Download Modelsim  - a system Verilog compiler &amp; simulator (lite free version), Quartus and DE10-LITE",id:"download-modelsim----a-system-verilog-compiler--simulator-lite-free-version-quartus-and-de10-lite",level:2}],u={toc:d},m="wrapper";function p(e){let{components:t,...r}=e;return(0,n.kt)(m,(0,i.Z)({},u,r,{components:t,mdxType:"MDXLayout"}),(0,n.kt)("p",null,"ModelSim is a popular simulation and debugging tool primarily used for the design and verification of digital circuits and systems. It allows engineers and designers to simulate, test, and debug their hardware designs written in hardware description languages like VHDL  or in our case Verilog/System Verilog."),(0,n.kt)("p",null,"Key points about ModelSim:"),(0,n.kt)("ul",null,(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("p",{parentName:"li"},"Simulation: ModelSim provides a simulation environment where digital designs can be tested and analyzed before they are physically implemented. It helps catch design issues early in the development process.")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("p",{parentName:"li"},"Debugging: It offers powerful debugging features, such as waveform viewing, breakpoints, and signal tracing, to help engineers identify and resolve issues in their designs.")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("p",{parentName:"li"},"Types of Simulation: ModelSim supports various types of simulation, including behavioral, RTL (Register-Transfer Level), and gate-level simulations, which cater to different stages of the design process.")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("p",{parentName:"li"},"Compatibility: It is often integrated with FPGA (Field-Programmable Gate Array) design tools, making it a crucial component in the development of hardware-based systems.")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("p",{parentName:"li"},"Educational and Research Use: ModelSim is also used in educational institutions for teaching digital design and in research projects for simulating and analyzing hardware designs."))),(0,n.kt)("p",null,"In summary, ModelSim is a versatile and widely used tool in the field of digital design and verification, helping engineers and designers ensure the correctness and performance of their hardware designs through simulation and debugging."),(0,n.kt)("p",null,(0,n.kt)("strong",{parentName:"p"},(0,n.kt)("em",{parentName:"strong"},"The best way to learn ModelSim is by practicing, so don't worry, we'll come back to it later."))),(0,n.kt)("p",null,"Please be aware that we're using the free version, and some features might not work. But don't worry, the free version includes everything we need."),(0,n.kt)("p",null,"Even though we're discussing ModelSim, we will download all the necessary hardware tools (ModelSim, Quartus, and DE10-Lite) simultaneously, and then we'll provide separate explanations for each of them."),(0,n.kt)("h2",{id:"download-modelsim----a-system-verilog-compiler--simulator-lite-free-version-quartus-and-de10-lite"},"Download Modelsim  - a system Verilog compiler & simulator (lite free version), Quartus and DE10-LITE"),(0,n.kt)("ul",null,(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.intel.com/content/www/us/en/software-kit/660907/intel-quartus-prime-lite-edition-design-software-version-20-1-1-for-windows.html"},"https://www.intel.com/content/www/us/en/software-kit/660907/intel-quartus-prime-lite-edition-design-software-version-20-1-1-for-windows.html"),(0,n.kt)("br",{parentName:"li"}),'Download indevidual files: modelsim, quartus, "Intel MAX 10 Device Support".  ',(0,n.kt)("ul",{parentName:"li"},(0,n.kt)("li",{parentName:"ul"},"Note: after all three programs are downloaded, run the Quartus installation, which will automatically install Modelsim & MAX10.")))))}p.isMDXComponent=!0}}]);