Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 14:59:56 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CLOCK_timing_summary_routed.rpt -pb CLOCK_timing_summary_routed.pb -rpx CLOCK_timing_summary_routed.rpx -warn_on_violation
| Design       : CLOCK
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  137         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (319)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 137 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (319)
--------------------------------------------------
 There are 319 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  329          inf        0.000                      0                  329           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           329 Endpoints
Min Delay           329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            night_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.998ns  (logic 3.601ns (22.511%)  route 12.397ns (77.489%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    11.502 r  time_hr1[3]_i_6/O
                         net (fo=10, routed)          1.138    12.640    time_hr1[3]_i_6_n_0
    SLICE_X83Y153        LUT5 (Prop_lut5_I1_O)        0.152    12.792 f  time_hr1[3]_i_4/O
                         net (fo=5, routed)           0.745    13.537    time_hr1[3]_i_4_n_0
    SLICE_X82Y154        LUT4 (Prop_lut4_I1_O)        0.320    13.857 f  time_hr1[2]_i_3/O
                         net (fo=2, routed)           0.674    14.531    time_hr1[2]_i_3_n_0
    SLICE_X83Y154        LUT6 (Prop_lut6_I1_O)        0.326    14.857 r  time_hr2[1]_i_2/O
                         net (fo=3, routed)           1.017    15.874    time_hr2[1]_i_1_n_0
    SLICE_X83Y155        LUT6 (Prop_lut6_I3_O)        0.124    15.998 r  night[0][6]_i_1/O
                         net (fo=1, routed)           0.000    15.998    night[0][6]_i_1_n_0
    SLICE_X83Y155        FDRE                                         r  night_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            night_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.627ns  (logic 3.601ns (23.045%)  route 12.026ns (76.955%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    11.502 r  time_hr1[3]_i_6/O
                         net (fo=10, routed)          1.138    12.640    time_hr1[3]_i_6_n_0
    SLICE_X83Y153        LUT5 (Prop_lut5_I1_O)        0.152    12.792 r  time_hr1[3]_i_4/O
                         net (fo=5, routed)           0.745    13.537    time_hr1[3]_i_4_n_0
    SLICE_X82Y154        LUT4 (Prop_lut4_I1_O)        0.320    13.857 r  time_hr1[2]_i_3/O
                         net (fo=2, routed)           0.451    14.308    time_hr1[2]_i_3_n_0
    SLICE_X82Y154        LUT5 (Prop_lut5_I2_O)        0.326    14.634 f  time_hr1[2]_i_1/O
                         net (fo=3, routed)           0.869    15.503    time_hr1[2]
    SLICE_X83Y155        LUT6 (Prop_lut6_I2_O)        0.124    15.627 r  night[1][4]_i_1/O
                         net (fo=1, routed)           0.000    15.627    night[1][4]_i_1_n_0
    SLICE_X83Y155        FDRE                                         r  night_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            time_hr2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.249ns  (logic 3.477ns (22.803%)  route 11.772ns (77.197%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    11.502 r  time_hr1[3]_i_6/O
                         net (fo=10, routed)          1.138    12.640    time_hr1[3]_i_6_n_0
    SLICE_X83Y153        LUT5 (Prop_lut5_I1_O)        0.152    12.792 f  time_hr1[3]_i_4/O
                         net (fo=5, routed)           0.745    13.537    time_hr1[3]_i_4_n_0
    SLICE_X82Y154        LUT4 (Prop_lut4_I1_O)        0.320    13.857 f  time_hr1[2]_i_3/O
                         net (fo=2, routed)           0.674    14.531    time_hr1[2]_i_3_n_0
    SLICE_X83Y154        LUT6 (Prop_lut6_I1_O)        0.326    14.857 r  time_hr2[1]_i_2/O
                         net (fo=3, routed)           0.392    15.249    time_hr2[1]_i_1_n_0
    SLICE_X83Y154        FDCE                                         r  time_hr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            time_hr1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.983ns  (logic 3.477ns (23.209%)  route 11.505ns (76.791%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    11.502 r  time_hr1[3]_i_6/O
                         net (fo=10, routed)          1.138    12.640    time_hr1[3]_i_6_n_0
    SLICE_X83Y153        LUT5 (Prop_lut5_I1_O)        0.152    12.792 f  time_hr1[3]_i_4/O
                         net (fo=5, routed)           0.745    13.537    time_hr1[3]_i_4_n_0
    SLICE_X82Y154        LUT4 (Prop_lut4_I1_O)        0.320    13.857 f  time_hr1[2]_i_3/O
                         net (fo=2, routed)           0.451    14.308    time_hr1[2]_i_3_n_0
    SLICE_X82Y154        LUT5 (Prop_lut5_I2_O)        0.326    14.634 r  time_hr1[2]_i_1/O
                         net (fo=3, routed)           0.348    14.983    time_hr1[2]
    SLICE_X82Y154        FDCE                                         r  time_hr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            time_hr1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.392ns  (logic 3.157ns (21.938%)  route 11.234ns (78.062%))
  Logic Levels:           11  (IBUF=1 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    11.502 r  time_hr1[3]_i_6/O
                         net (fo=10, routed)          1.138    12.640    time_hr1[3]_i_6_n_0
    SLICE_X83Y153        LUT5 (Prop_lut5_I1_O)        0.152    12.792 f  time_hr1[3]_i_4/O
                         net (fo=5, routed)           0.745    13.537    time_hr1[3]_i_4_n_0
    SLICE_X82Y154        LUT5 (Prop_lut5_I3_O)        0.326    13.863 r  time_hr1[3]_i_1/O
                         net (fo=3, routed)           0.528    14.392    time_hr1[3]
    SLICE_X82Y154        FDCE                                         r  time_hr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            time_hr1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.106ns  (logic 3.157ns (22.383%)  route 10.948ns (77.617%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    11.502 r  time_hr1[3]_i_6/O
                         net (fo=10, routed)          1.147    12.649    time_hr1[3]_i_6_n_0
    SLICE_X82Y153        LUT4 (Prop_lut4_I1_O)        0.152    12.801 r  time_hr1[2]_i_5/O
                         net (fo=3, routed)           0.600    13.401    time_hr1[2]_i_5_n_0
    SLICE_X83Y154        LUT2 (Prop_lut2_I1_O)        0.326    13.727 r  time_hr1[0]_i_1/O
                         net (fo=1, routed)           0.379    14.106    time_hr1[0]_i_1_n_0
    SLICE_X83Y154        FDCE                                         r  time_hr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            time_hr2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.940ns  (logic 3.157ns (22.648%)  route 10.783ns (77.352%))
  Logic Levels:           11  (IBUF=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    11.502 r  time_hr1[3]_i_6/O
                         net (fo=10, routed)          1.138    12.640    time_hr1[3]_i_6_n_0
    SLICE_X83Y153        LUT5 (Prop_lut5_I1_O)        0.152    12.792 r  time_hr1[3]_i_4/O
                         net (fo=5, routed)           0.823    13.614    time_hr1[3]_i_4_n_0
    SLICE_X82Y154        LUT6 (Prop_lut6_I4_O)        0.326    13.940 r  time_hr2[0]_i_1/O
                         net (fo=2, routed)           0.000    13.940    time_hr2[0]_i_1_n_0
    SLICE_X82Y154        FDCE                                         r  time_hr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            time_hr1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.759ns  (logic 2.927ns (21.275%)  route 10.832ns (78.725%))
  Logic Levels:           11  (IBUF=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    11.502 r  time_hr1[3]_i_6/O
                         net (fo=10, routed)          0.982    12.484    time_hr1[3]_i_6_n_0
    SLICE_X82Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.608 r  time_hr1[3]_i_2/O
                         net (fo=6, routed)           0.619    13.226    time_hr1[3]_i_2_n_0
    SLICE_X82Y153        LUT6 (Prop_lut6_I0_O)        0.124    13.350 r  time_hr1[1]_i_1/O
                         net (fo=4, routed)           0.409    13.759    time_hr1[1]
    SLICE_X82Y153        FDCE                                         r  time_hr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            time_min2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.101ns  (logic 2.707ns (22.372%)  route 9.394ns (77.628%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.688    11.378    time_min2[3]_i_2_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I1_O)        0.152    11.530 r  time_min2[3]_i_1/O
                         net (fo=1, routed)           0.572    12.101    time_min2[3]_i_1_n_0
    SLICE_X79Y156        FDCE                                         r  time_min2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk200
                            (input port)
  Destination:            time_min2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.633ns  (logic 2.679ns (23.032%)  route 8.953ns (76.968%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  clk200 (IN)
                         net (fo=0)                   0.000     0.000    clk200
    U4                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  clk200_IBUF_inst/O
                         net (fo=4, routed)           3.159     4.650    clk200_IBUF
    SLICE_X76Y152        LUT5 (Prop_lut5_I4_O)        0.116     4.766 r  time_sec1[0]_i_17/O
                         net (fo=1, routed)           0.797     5.563    time_sec1[0]_i_17_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.328     5.891 r  time_sec1[0]_i_7/O
                         net (fo=1, routed)           0.656     6.547    time_sec1[0]_i_7_n_0
    SLICE_X77Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.671 f  time_sec1[0]_i_2/O
                         net (fo=3, routed)           0.829     7.500    time_sec1[0]_i_2_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I0_O)        0.124     7.624 r  CLK_SEC[9]_i_2/O
                         net (fo=12, routed)          1.212     8.836    CLK_SEC[9]_i_2_n_0
    SLICE_X78Y155        LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  time_sec1[3]_i_4/O
                         net (fo=6, routed)           1.049    10.008    time_sec1[3]_i_4_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  time_min2[3]_i_3/O
                         net (fo=1, routed)           0.433    10.566    time_min2[3]_i_3_n_0
    SLICE_X79Y156        LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  time_min2[3]_i_2/O
                         net (fo=5, routed)           0.819    11.509    time_min2[3]_i_2_n_0
    SLICE_X79Y157        LUT2 (Prop_lut2_I1_O)        0.124    11.633 r  time_min2[0]_i_1/O
                         net (fo=1, routed)           0.000    11.633    time_min2[0]
    SLICE_X79Y157        FDCE                                         r  time_min2_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 time_min2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.328%)  route 0.169ns (47.672%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y157        FDCE                         0.000     0.000 r  time_min2_reg[0]/C
    SLICE_X79Y157        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_min2_reg[0]/Q
                         net (fo=6, routed)           0.169     0.310    data2[0]
    SLICE_X79Y156        LUT5 (Prop_lut5_I3_O)        0.045     0.355 r  time_min2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    time_min2[1]_i_1_n_0
    SLICE_X79Y156        FDCE                                         r  time_min2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.190ns (52.859%)  route 0.169ns (47.141%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y157        FDCE                         0.000     0.000 r  time_min2_reg[0]/C
    SLICE_X79Y157        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_min2_reg[0]/Q
                         net (fo=6, routed)           0.169     0.310    data2[0]
    SLICE_X79Y156        LUT5 (Prop_lut5_I3_O)        0.049     0.359 r  time_min2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    time_min2[2]_i_1_n_0
    SLICE_X79Y156        FDCE                                         r  time_min2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y155        FDCE                         0.000     0.000 r  time_min1_reg[1]/C
    SLICE_X79Y155        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_min1_reg[1]/Q
                         net (fo=5, routed)           0.180     0.321    data3[1]
    SLICE_X79Y155        LUT5 (Prop_lut5_I1_O)        0.042     0.363 r  time_min1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    time_min1[3]_i_1_n_0
    SLICE_X79Y155        FDCE                                         r  time_min1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y157        FDCE                         0.000     0.000 r  time_min2_reg[0]/C
    SLICE_X79Y157        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_min2_reg[0]/Q
                         net (fo=6, routed)           0.180     0.321    data2[0]
    SLICE_X79Y157        LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  time_min2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    time_min2[0]
    SLICE_X79Y157        FDCE                                         r  time_min2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y155        FDCE                         0.000     0.000 r  time_min1_reg[1]/C
    SLICE_X79Y155        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_min1_reg[1]/Q
                         net (fo=5, routed)           0.180     0.321    data3[1]
    SLICE_X79Y155        LUT5 (Prop_lut5_I2_O)        0.045     0.366 r  time_min1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    time_min1[1]_i_1_n_0
    SLICE_X79Y155        FDCE                                         r  time_min1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_c_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_rs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.707%)  route 0.181ns (49.293%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y157        FDRE                         0.000     0.000 r  state_c_reg/C
    SLICE_X83Y157        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_c_reg/Q
                         net (fo=16, routed)          0.181     0.322    state_c
    SLICE_X83Y158        LUT6 (Prop_lut6_I5_O)        0.045     0.367 r  lcd_rs_i_2/O
                         net (fo=1, routed)           0.000     0.367    lcd_rs_i_2_n_0
    SLICE_X83Y158        FDCE                                         r  lcd_rs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_hr2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_hr2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.731%)  route 0.188ns (50.269%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y154        FDCE                         0.000     0.000 r  time_hr2_reg[1]/C
    SLICE_X83Y154        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  time_hr2_reg[1]/Q
                         net (fo=5, routed)           0.188     0.329    time_hr2_reg_n_0_[1]
    SLICE_X82Y154        LUT6 (Prop_lut6_I0_O)        0.045     0.374 r  time_hr2[0]_i_1/O
                         net (fo=2, routed)           0.000     0.374    time_hr2[0]_i_1_n_0
    SLICE_X82Y154        FDCE                                         r  time_hr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_min1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_min1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDCE                         0.000     0.000 r  time_min1_reg[2]/C
    SLICE_X81Y156        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_min1_reg[2]/Q
                         net (fo=5, routed)           0.193     0.334    data3[2]
    SLICE_X81Y156        LUT3 (Prop_lut3_I2_O)        0.045     0.379 r  time_min1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    time_min1[2]_i_1_n_0
    SLICE_X81Y156        FDCE                                         r  time_min1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_sec2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_sec2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.226ns (59.616%)  route 0.153ns (40.384%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDCE                         0.000     0.000 r  time_sec2_reg[2]/C
    SLICE_X78Y157        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_sec2_reg[2]/Q
                         net (fo=7, routed)           0.153     0.281    data4[2]
    SLICE_X78Y157        LUT3 (Prop_lut3_I2_O)        0.098     0.379 r  time_sec2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.379    time_sec2[3]_i_1_n_0
    SLICE_X78Y157        FDCE                                         r  time_sec2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEC_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_SEC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDCE                         0.000     0.000 r  CLK_SEC_reg[0]/C
    SLICE_X74Y151        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  CLK_SEC_reg[0]/Q
                         net (fo=9, routed)           0.187     0.351    CLK_SEC[0]
    SLICE_X74Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.396 r  CLK_SEC[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    CLK_SEC[0]_i_1_n_0
    SLICE_X74Y151        FDCE                                         r  CLK_SEC_reg[0]/D
  -------------------------------------------------------------------    -------------------





