/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [5:0] _02_;
  reg [19:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [38:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [14:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [32:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [26:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[48] & in_data[90]);
  assign celloutsig_0_43z = ~(celloutsig_0_3z & in_data[30]);
  assign celloutsig_0_2z = ~(in_data[1] & celloutsig_0_0z);
  assign celloutsig_0_32z = !(celloutsig_0_11z ? celloutsig_0_4z : celloutsig_0_29z);
  assign celloutsig_0_34z = !(_00_ ? in_data[56] : celloutsig_0_26z);
  assign celloutsig_0_5z = !(celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_1z);
  assign celloutsig_0_9z = !(celloutsig_0_8z[8] ? celloutsig_0_8z[7] : celloutsig_0_0z);
  assign celloutsig_0_10z = !(celloutsig_0_8z[8] ? celloutsig_0_2z : celloutsig_0_6z[0]);
  assign celloutsig_0_17z = !(celloutsig_0_9z ? celloutsig_0_14z : celloutsig_0_4z);
  assign celloutsig_0_29z = !(celloutsig_0_13z ? celloutsig_0_25z : celloutsig_0_18z[6]);
  assign celloutsig_1_1z = ~(in_data[113] | in_data[124]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[12] | in_data[170]);
  assign celloutsig_0_25z = ~(celloutsig_0_6z[3] | celloutsig_0_2z);
  assign celloutsig_0_26z = ~(celloutsig_0_19z | celloutsig_0_17z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_3z) & celloutsig_0_3z);
  assign celloutsig_0_20z = ~((celloutsig_0_17z | celloutsig_0_10z) & celloutsig_0_19z);
  assign celloutsig_1_19z = celloutsig_1_2z | in_data[115];
  assign celloutsig_0_3z = ~(in_data[6] ^ celloutsig_0_2z);
  assign celloutsig_0_31z = ~(celloutsig_0_21z ^ celloutsig_0_17z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ in_data[75]);
  reg [5:0] _24_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 6'h00;
    else _24_ <= { _01_[5:3], celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_11z };
  assign { _02_[5:4], _00_, _02_[2:0] } = _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 20'h00000;
    else _03_ <= in_data[129:110];
  reg [2:0] _26_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 3'h0;
    else _26_ <= { celloutsig_0_15z[21], celloutsig_0_21z, celloutsig_0_0z };
  assign _01_[5:3] = _26_;
  assign celloutsig_0_52z = { celloutsig_0_8z[11:6], celloutsig_0_29z, celloutsig_0_19z, _01_[5:3], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_25z } / { 1'h1, celloutsig_0_36z[11:3], celloutsig_0_44z, celloutsig_0_25z, _01_[5:3] };
  assign celloutsig_1_9z = { celloutsig_1_0z[16:9], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[29:5], celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_13z } / { 1'h1, celloutsig_0_8z[13:0], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[149:117] / { 1'h1, in_data[179:148] };
  assign celloutsig_1_3z = celloutsig_1_0z[23:12] / { 1'h1, celloutsig_1_0z[19:9] };
  assign celloutsig_0_18z = { celloutsig_0_15z[28:9], celloutsig_0_4z } / { 1'h1, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_51z = { celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_43z } === { _01_[4:3], celloutsig_0_5z, celloutsig_0_29z };
  assign celloutsig_0_21z = { celloutsig_0_8z[5:4], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } === celloutsig_0_8z[8:2];
  assign celloutsig_1_2z = { in_data[142:126], celloutsig_1_1z } > in_data[122:105];
  assign celloutsig_0_11z = { celloutsig_0_8z[14:8], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z } > { in_data[32:27], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[5:3] <= celloutsig_1_0z[20:18];
  assign celloutsig_1_18z = { celloutsig_1_9z[18:13], celloutsig_1_1z } <= _03_[14:8];
  assign celloutsig_0_1z = in_data[64:62] <= { in_data[63:62], celloutsig_0_0z };
  assign celloutsig_0_14z = ! { in_data[37], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_44z = celloutsig_0_31z & ~(celloutsig_0_10z);
  assign celloutsig_1_6z = celloutsig_1_2z & ~(celloutsig_1_5z);
  assign celloutsig_0_19z = celloutsig_0_9z & ~(celloutsig_0_11z);
  assign celloutsig_0_6z = { in_data[22:20], celloutsig_0_2z } <<< { in_data[62:60], celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, 1'h1 } <<< celloutsig_1_0z[32:29];
  assign celloutsig_0_8z = { in_data[50:43], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z } <<< { in_data[76:63], celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[28:23], celloutsig_0_5z, celloutsig_0_7z } <<< { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_36z = { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_2z, celloutsig_0_26z } >>> { celloutsig_0_15z[34:24], celloutsig_0_32z, celloutsig_0_7z };
  assign celloutsig_0_13z = ~((celloutsig_0_12z[7] & celloutsig_0_5z) | (celloutsig_0_12z[0] & celloutsig_0_2z));
  assign _01_[2:0] = { celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_11z };
  assign _02_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
