$date
	Thu Dec 21 01:26:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! out [31:0] $end
$var reg 4 " byte_addr [3:0] $end
$var reg 32 # data_i [31:0] $end
$var reg 1 $ e_read $end
$var reg 1 % e_write $end
$scope module DM $end
$var wire 4 & byte_addr [3:0] $end
$var wire 32 ' data_i [31:0] $end
$var wire 1 $ e_read $end
$var wire 1 % e_write $end
$var wire 4 ( start_addr [3:0] $end
$var reg 32 ) out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx00 (
bx '
bx &
0%
0$
bx #
bx "
b0 !
$end
#1
bx !
bx )
1$
#2
b10000001000000011 !
b10000001000000011 )
b0 (
b0 "
b0 &
#3
b1 "
b1 &
#4
b10 "
b10 &
#5
b11 "
b11 &
#6
b100000001010000011000000111 !
b100000001010000011000000111 )
b100 (
b100 "
b100 &
#7
b0 !
b0 )
b11010001010110011110001001101 #
b11010001010110011110001001101 '
0$
1%
b101 "
b101 &
#8
b11010001010110011110001001101 !
b11010001010110011110001001101 )
1$
0%
b110 "
b110 &
#9
b0 !
b0 )
0$
b111 "
b111 &
#10
b1000000010010000101000001011 !
b1000000010010000101000001011 )
b1000 (
1$
b1000 "
b1000 &
#11
b11010001010110011110001001101 !
b11010001010110011110001001101 )
b100 (
b100 "
b100 &
#12
b101 "
b101 &
#13
b110 "
b110 &
#14
b111 "
b111 &
#15
b1100000011010000111000001111 !
b1100000011010000111000001111 )
b1100 (
b1101 "
b1101 &
#16
b1110 "
b1110 &
#17
b1111 "
b1111 &
#22
