// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Variane_testharness.h for the primary calling header

#include "Variane_testharness.h"
#include "Variane_testharness__Syms.h"

#include "verilated_dpi.h"

VL_INLINE_OPT void Variane_testharness::_sequent__TOP__30(Variane_testharness__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Variane_testharness::_sequent__TOP__30\n"); );
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q 
        = vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q;
    vlTOPp->__Vdly__ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q 
        = vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q;
    if (vlTOPp->rst_ni) {
        vlTOPp->ariane_testharness__DOT__rvfi_tracer_i__DOT__cycles 
            = ((IData)(1U) + vlTOPp->ariane_testharness__DOT__rvfi_tracer_i__DOT__cycles);
        vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__id_q 
            = vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__id_d;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__rvfi_tracer_i__DOT__cycles = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
    }
    if (vlTOPp->rst_ni) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q = 0ULL;
    }
    vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__addr_offset_q 
        = ((IData)(vlTOPp->rst_ni) & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__addr_offset_d));
    vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__cache_line_q 
        = ((IData)(vlTOPp->rst_ni) ? vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__cache_line_d
            : 0ULL);
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q 
        = (1U & ((~ (IData)(vlTOPp->rst_ni)) | (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_d_aligned)));
    vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_q 
        = ((IData)(vlTOPp->rst_ni) & (IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_src_q));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q 
        = ((IData)(vlTOPp->rst_ni) & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned));
    if (vlTOPp->rst_ni) {
        if (((IData)(vlTOPp->ariane_testharness__DOT__jtag_resp_valid) 
             & (IData)(vlTOPp->ariane_testharness__DOT__jtag_resp_ready))) {
            vlTOPp->__Vdly__ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q 
                = (1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q)));
        }
    } else {
        vlTOPp->__Vdly__ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q = 0U;
    }
    if (vlTOPp->rst_ni) {
        vlTOPp->ariane_testharness__DOT__dmi_del_cnt_q 
            = vlTOPp->ariane_testharness__DOT__dmi_del_cnt_d;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_enable32_q 
            = ((IData)((vlTOPp->ariane_testharness__DOT__dm_slave_addr 
                        >> 2U)) & 1U);
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__req_addr_q 
            = vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__req_addr_d;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__dmi_del_cnt_q = 0x1f4U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_enable32_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__req_addr_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q = 0U;
    }
    if (vlTOPp->rst_ni) {
        if ((((IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q0) 
              != (IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q1)) 
             & (~ (IData)(vlTOPp->ariane_testharness__DOT__jtag_req_valid)))) {
            vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                = vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__data_src_q;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q = 0ULL;
    }
    if (vlTOPp->rst_ni) {
        if (((IData)(vlTOPp->ariane_testharness__DOT__jtag_req_valid) 
             & (2U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
            vlTOPp->__Vdly__ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q 
                = (1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q)));
        }
    } else {
        vlTOPp->__Vdly__ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q = 0U;
    }
    if (vlTOPp->rst_ni) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q 
            = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q 
            = ((0x800U <= (0xfffU & (IData)(vlTOPp->ariane_testharness__DOT__dm_slave_addr))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__cnt_d;
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_d[0U];
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_d[1U];
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_d[2U];
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__cnt_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__cnt_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q = 0U;
    }
    if (vlTOPp->rst_ni) {
        if ((1U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q)) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_d;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_d;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_d;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_d;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_d;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[0U];
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[1U];
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[2U];
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[3U];
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[4U];
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[5U];
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[6U];
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[7U] 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[7U];
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_d;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q 
                = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d;
        } else {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0x7fffffffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[0U] = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[1U] = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[2U] = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[3U] = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[4U] = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[5U] = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[6U] = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[7U] = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q = 0ULL;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q = 0U;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q = 0ULL;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q = 0ULL;
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xbfffffffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xdfffffffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xefffffffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xf7ffffffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xfbffffffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xfc00ffffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xffff003fU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xffffffcfU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xfffffff7U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xfffffffbU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = (0xfffffffdU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q);
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                = ((0xfffffffeU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q) 
                   | (1U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_d));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q = 0ULL;
    }
    vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_src_q 
        = ((IData)(vlTOPp->rst_ni) & (IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__ack_dst_q));
    vlTOPp->ariane_testharness__DOT__dmi_del_cnt_d 
        = ((0U != vlTOPp->ariane_testharness__DOT__dmi_del_cnt_q)
            ? (vlTOPp->ariane_testharness__DOT__dmi_del_cnt_q 
               - (IData)(1U)) : 0U);
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__go = 0U;
    if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q))) {
        if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q))) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__go = 0U;
        }
    } else {
        if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q))) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__go = 1U;
        }
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__resume = 0U;
    if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q))) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q)))) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__resume = 1U;
        }
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__cmdbusy 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q) 
                  >> 1U) | (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q)));
    vlTOPp->ariane_testharness__DOT__debug_req = ((1U 
                                                   & vlTOPp->ariane_testharness__DOT__jtag_enable)
                                                   ? vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q
                                                   : vlTOPp->ariane_testharness__DOT__dmi_req);
    vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q1 
        = ((IData)(vlTOPp->rst_ni) & (IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q0));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q 
        = ((IData)(vlTOPp->rst_ni) ? (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n)
            : 0U);
    vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.b_valid = 0U;
    if ((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
        if ((4U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
            if ((1U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                if ((2U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                    if ((3U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                        vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.b_valid = 1U;
                    }
                }
            }
        }
    }
    vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.r_valid = 0U;
    if ((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
        if ((4U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
            if ((1U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.r_valid = 1U;
            }
        }
    }
    vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.r_id 
        = (0x1fU & (vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[2U] 
                    >> 0xdU));
    if ((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
        if ((4U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
            if ((1U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.r_id 
                    = (0x1fU & (vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[2U] 
                                >> 0xdU));
            }
        }
    }
    vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.b_id = 0U;
    if ((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
        if ((4U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
            if ((1U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                if ((2U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                    if ((3U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                        vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.b_id 
                            = (0x1fU & (vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[2U] 
                                        >> 0xdU));
                    }
                }
            }
        }
    }
    vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.r_data 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q)
            ? vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rom_rdata
            : vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q);
    if ((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
        if ((4U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
            if ((1U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q))) {
                vlSymsp->TOP__ariane_testharness__DOT__master__BRA__9__KET__.r_data 
                    = ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q)
                        ? vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rom_rdata
                        : vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q);
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__we = 0U;
    if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
                vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__we = 1U;
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0U] = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[1U] = 0x517U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[2U] = 0xc55513U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[3U] = 0xc51513U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[4U] = 0x13U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[5U] = 0x13U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[6U] = 0x13U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[7U] = 0x13U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[8U] = 0x7b302573U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[9U] = 0x100073U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0xaU] = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0xbU] = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0xcU] = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0xdU] = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0xeU] = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0xfU] = 0U;
    if ((0U == (0xffU & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                         >> 0x18U)))) {
        if ((((4U > (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                           >> 0x14U))) & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x11U)) 
             & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                >> 0x10U))) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0U] = 0x7b351073U;
            if ((0U != (3U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                              >> 0xeU)))) {
                vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0U] = 0x100073U;
                vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command = 1U;
            } else {
                if ((((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                       >> 0xcU) & (~ (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                      >> 5U))) & (0xaU 
                                                  == 
                                                  (0x1fU 
                                                   & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q)))) {
                    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[4U] = 0x7b241073U;
                    vlTOPp->__Vfunc_load__17__size 
                        = (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                 >> 0x14U));
                    vlTOPp->__Vfunc_load__17__Vfuncout 
                        = (0x38050403U | ((IData)(vlTOPp->__Vfunc_load__17__size) 
                                          << 0xcU));
                    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[5U] 
                        = vlTOPp->__Vfunc_load__17__Vfuncout;
                    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[6U] = 0x7b341073U;
                    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[7U] = 0x7b202473U;
                } else {
                    if ((0x1000U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q)) {
                        vlTOPp->__Vfunc_load__21__dest 
                            = (0x1fU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q);
                        vlTOPp->__Vfunc_load__21__size 
                            = (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                     >> 0x14U));
                        vlTOPp->__Vfunc_load__21__Vfuncout 
                            = (0x38050003U | (((IData)(vlTOPp->__Vfunc_load__21__size) 
                                               << 0xcU) 
                                              | ((IData)(vlTOPp->__Vfunc_load__21__dest) 
                                                 << 7U)));
                        vlTOPp->__Vfunc_float_load__20__dest 
                            = (0x1fU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q);
                        vlTOPp->__Vfunc_float_load__20__size 
                            = (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                     >> 0x14U));
                        vlTOPp->__Vfunc_float_load__20__Vfuncout 
                            = (0x38050007U | (((IData)(vlTOPp->__Vfunc_float_load__20__size) 
                                               << 0xcU) 
                                              | ((IData)(vlTOPp->__Vfunc_float_load__20__dest) 
                                                 << 7U)));
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[4U] 
                            = ((0x20U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q)
                                ? vlTOPp->__Vfunc_float_load__20__Vfuncout
                                : vlTOPp->__Vfunc_load__21__Vfuncout);
                    } else {
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[4U] = 0x7b241073U;
                        vlTOPp->__Vfunc_load__23__size 
                            = (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                     >> 0x14U));
                        vlTOPp->__Vfunc_load__23__Vfuncout 
                            = (0x38050403U | ((IData)(vlTOPp->__Vfunc_load__23__size) 
                                              << 0xcU));
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[5U] 
                            = vlTOPp->__Vfunc_load__23__Vfuncout;
                        vlTOPp->__Vfunc_csrw__24__csr 
                            = (0xfffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q);
                        vlTOPp->__Vfunc_csrw__24__Vfuncout 
                            = (0x41073U | ((IData)(vlTOPp->__Vfunc_csrw__24__csr) 
                                           << 0x14U));
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[6U] 
                            = vlTOPp->__Vfunc_csrw__24__Vfuncout;
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[7U] = 0x7b202473U;
                    }
                }
            }
        } else {
            if ((((4U > (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                               >> 0x14U))) & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                              >> 0x11U)) 
                 & (~ (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                       >> 0x10U)))) {
                vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0U] = 0x7b351073U;
                if ((0U != (3U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                  >> 0xeU)))) {
                    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0U] = 0x100073U;
                    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command = 1U;
                } else {
                    if ((((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                           >> 0xcU) & (~ (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                          >> 5U))) 
                         & (0xaU == (0x1fU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q)))) {
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[4U] = 0x7b241073U;
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[5U] = 0x7b302473U;
                        vlTOPp->__Vfunc_store__30__size 
                            = (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                     >> 0x14U));
                        vlTOPp->__Vfunc_store__30__Vfuncout 
                            = (0x38850023U | ((IData)(vlTOPp->__Vfunc_store__30__size) 
                                              << 0xcU));
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[6U] 
                            = vlTOPp->__Vfunc_store__30__Vfuncout;
                        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[7U] = 0x7b202473U;
                    } else {
                        if ((0x1000U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q)) {
                            vlTOPp->__Vfunc_store__33__src 
                                = (0x1fU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q);
                            vlTOPp->__Vfunc_store__33__size 
                                = (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x14U));
                            vlTOPp->__Vfunc_store__33__Vfuncout 
                                = (0x38050023U | (((IData)(vlTOPp->__Vfunc_store__33__src) 
                                                   << 0x14U) 
                                                  | ((IData)(vlTOPp->__Vfunc_store__33__size) 
                                                     << 0xcU)));
                            vlTOPp->__Vfunc_float_store__32__src 
                                = (0x1fU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q);
                            vlTOPp->__Vfunc_float_store__32__size 
                                = (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x14U));
                            vlTOPp->__Vfunc_float_store__32__Vfuncout 
                                = (0x38050027U | (((IData)(vlTOPp->__Vfunc_float_store__32__src) 
                                                   << 0x14U) 
                                                  | ((IData)(vlTOPp->__Vfunc_float_store__32__size) 
                                                     << 0xcU)));
                            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[4U] 
                                = ((0x20U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q)
                                    ? vlTOPp->__Vfunc_float_store__32__Vfuncout
                                    : vlTOPp->__Vfunc_store__33__Vfuncout);
                        } else {
                            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[4U] = 0x7b241073U;
                            vlTOPp->__Vfunc_csrr__35__csr 
                                = (0xfffU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q);
                            vlTOPp->__Vfunc_csrr__35__Vfuncout 
                                = (0x2473U | ((IData)(vlTOPp->__Vfunc_csrr__35__csr) 
                                              << 0x14U));
                            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[5U] 
                                = vlTOPp->__Vfunc_csrr__35__Vfuncout;
                            vlTOPp->__Vfunc_store__36__size 
                                = (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x14U));
                            vlTOPp->__Vfunc_store__36__Vfuncout 
                                = (0x38850023U | ((IData)(vlTOPp->__Vfunc_store__36__size) 
                                                  << 0xcU));
                            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[6U] 
                                = vlTOPp->__Vfunc_store__36__Vfuncout;
                            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[7U] = 0x7b202473U;
                        }
                    }
                }
            } else {
                if ((1U & ((4U <= (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x14U))) 
                           | (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                              >> 0x13U)))) {
                    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0U] = 0x100073U;
                    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command = 1U;
                }
            }
        }
        if ((1U & ((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                    >> 0x12U) & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command))))) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[9U] = 0x13U;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[0U] = 0x100073U;
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command = 1U;
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__hartsel 
        = ((0xffc00U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                        << 4U)) | (0x3ffU & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                             >> 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__sberror = 0U;
    if (((3U < (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                      >> 0x11U))) & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__sberror = 3U;
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__sberror_valid = 0U;
    if (((3U < (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                      >> 0x11U))) & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__sberror_valid = 1U;
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = 0U;
    if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
                vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = 1U;
            }
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
                vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = 1U;
            }
        }
    }
    if (((3U < (7U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                      >> 0x11U))) & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask = 0U;
    if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                  >> 0x13U)))) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask 
            = ((0x40000U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q)
                ? ((0x20000U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q)
                    ? 0xffU : ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask) 
                               | ((IData)(0xfU) << 
                                  (4U & ((IData)((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                                                  >> 2U)) 
                                         << 2U)))))
                : ((0x20000U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask) 
                       | ((IData)(3U) << (6U & ((IData)(
                                                        (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                                                         >> 1U)) 
                                                << 1U))))
                    : ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask) 
                       | ((IData)(1U) << (7U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q))))));
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart 
        = (1U & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__hartsel);
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__haltreq = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__resumereq = 0U;
    if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart))) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                     >> 0x1fU));
        if (VL_LIKELY((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)))) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__haltreq 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__haltreq)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)));
        }
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound2 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                     >> 0x1eU));
        if (VL_LIKELY((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)))) {
            vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__resumereq 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__resumereq)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound2) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum0 = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx0 
        = (0x7fffU & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__hartsel 
                      >> 5U));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted 
        = ((0xfffffffeU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped0 
        = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted;
    if ((1U > (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx0))) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum0 
            = (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped0 
               >> (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx0) 
                            << 5U)));
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be = 0U;
    if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
                vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be 
                    = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask;
            }
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
                vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be 
                    = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask;
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q0 
        = ((IData)(vlTOPp->rst_ni) & (IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_dst_q));
    vlTOPp->ariane_testharness__DOT__debug_req_core 
        = ((~ (IData)((0U != vlTOPp->ariane_testharness__DOT__dmi_del_cnt_q))) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__debug_enable) 
              & (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__haltreq)));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat1 = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum1 = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx1 
        = (0x3ffU & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__hartsel 
                     >> 0xaU));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat1 
        = ((0xfffffffeU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat1) 
           | (0U != vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped0));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped1 
        = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat1;
    if ((1U > (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx1))) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum1 
            = (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped1 
               >> (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx1) 
                            << 5U)));
    }
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
        = (0xfffeffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
        = ((0x1fffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]) 
           | (0xffe00000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q) 
                             << 0x15U)));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[7U] 
        = ((0x1fffffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q) 
                         >> 0xbU)) | (0xffe00000U & 
                                      ((IData)((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                                                >> 0x20U)) 
                                       << 0x15U)));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[8U] 
        = ((0x1e00000U & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[8U]) 
           | (0x1fffffU & ((IData)((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                                    >> 0x20U)) >> 0xbU)));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
        = (0xfffffff8U & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
        = (0xf0ffffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
        = (0xffe01fffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
        = (0xc00U | (0xffffe3ffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
        = (0x100U | (0xfffffcffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
        = (0xffffff7fU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
        = (0xffffff87U & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
        = (0xfffffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[8U] 
        = (0x1fffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[8U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
        = (0xff03ffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
        = (0xfffdffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xfffffffdU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[1U] 
        = (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[2U] 
        = (IData)((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xffffc7ffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xffffff87U & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xffffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0x600000U | (0xff1fffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0x80000U | (0xffe7ffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xfffbffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xfffc3fffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xfffff87fU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
        = (0xfffffff0U & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xfffffffbU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
        = (0xffffffdfU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
        = ((0xffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]) 
           | (0xffff0000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q) 
                             << 0x10U)));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[4U] 
        = ((0xffffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q) 
                       >> 0x10U)) | (0xffff0000U & 
                                     ((IData)((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q 
                                               >> 0x20U)) 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
        = ((0xffff0000U & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]) 
           | (0xffffU & ((IData)((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q 
                                  >> 0x20U)) >> 0x10U)));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
        = ((0xffff00ffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]) 
           | (0xffffff00U & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be) 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
        = (0xffffff7fU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
        = (0xffffffbfU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
        = (0xffffffefU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
        = (0xfffffffeU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
    if (((((((((0U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q)) 
               | (2U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) 
              | (4U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) 
             | (5U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) 
            | (3U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) 
           | (1U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) 
          | ((7U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q)) 
             | (6U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q)))) 
         | (8U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q)))) {
        if ((0U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) {
            if (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__req) {
                if (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__we) {
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
                        = (0x10000U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                        = (0x20U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                        = (0x80U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
                } else {
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
                        = (2U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) {
                vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
                    = (0x10000U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
            } else {
                if ((4U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) {
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                        = (0x20U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                        = ((0xffffff7fU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]) 
                           | (0x80U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__cnt_q)) 
                                       << 7U)));
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                        = ((0xffffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]) 
                           | (0xffff0000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q) 
                                             << 0x10U)));
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[4U] 
                        = ((0xffffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q) 
                                       >> 0x10U)) | 
                           (0xffff0000U & ((IData)(
                                                   (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q 
                                                    >> 0x20U)) 
                                           << 0x10U)));
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
                        = ((0xffff0000U & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]) 
                           | (0xffffU & ((IData)((vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q 
                                                  >> 0x20U)) 
                                         >> 0x10U)));
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                        = ((0xffff00ffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]) 
                           | (0xffffff00U & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be) 
                                             << 8U)));
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
                        = (0x10000U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
                        = (0xffe01fffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]);
                } else {
                    if ((5U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) {
                        vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U] 
                            = (0x10000U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[5U]);
                        vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U] 
                            = (0xffe01fffU & vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[6U]);
                    } else {
                        if ((3U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) {
                            vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                                = (0x20U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
                            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__cnt_q)))) {
                                vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                                    = (0x80U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
                            }
                        } else {
                            if ((1U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q))) {
                                vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U] 
                                    = (0x10U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[3U]);
                            } else {
                                if (((7U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q)) 
                                     | (6U == (IData)(vlTOPp->ariane_testharness__DOT__i_dm_axi_master__DOT__state_q)))) {
                                    vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U] 
                                        = (1U | vlTOPp->ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[0U]);
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat2 = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum2 = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx2 
        = (0x1fU & (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__hartsel 
                    >> 0xfU));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat2 
        = ((0xfffffffeU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat2) 
           | (0U != vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped1));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped2 
        = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat2;
    if ((1U > (IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx2))) {
        vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum2 
            = (vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped2 
               >> (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx2) 
                            << 5U)));
    }
    vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_dst_q 
        = ((IData)(vlTOPp->rst_ni) & (IData)(vlTOPp->ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__req_src_q));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat3 = 0U;
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat3 
        = ((0xfffffffeU & vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat3) 
           | (0U != vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped2));
    vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum3 
        = vlTOPp->ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat3;
}

VL_INLINE_OPT void Variane_testharness::_sequent__TOP__32(Variane_testharness__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Variane_testharness::_sequent__TOP__32\n"); );
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    // Begin mtask footprint all: 
    CData/*7:0*/ __Vtask_ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__uart_tx__44__ch;
    CData/*5:0*/ __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q;
    WData/*89:0*/ __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[3];
    CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0;
    CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v32;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v0;
    CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v0;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v1;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v2;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v3;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v4;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v5;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v6;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v7;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v8;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v9;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v10;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v11;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v12;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v13;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v14;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v15;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v16;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v17;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v18;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v19;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v20;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v21;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v22;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v23;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v24;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v25;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v26;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v27;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v28;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v29;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v30;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v31;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v32;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v33;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v34;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v35;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v36;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v37;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v38;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v39;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v40;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v41;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v42;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v43;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v44;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v45;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v46;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v47;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v48;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v49;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v50;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v51;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v52;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v53;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v54;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v55;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v56;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v57;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v58;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v59;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v60;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v61;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v62;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v63;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v64;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v65;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v66;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v67;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v68;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v69;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v70;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v71;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v72;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v73;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v74;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v75;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v76;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v77;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v78;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v79;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v80;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v81;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v82;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v83;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v84;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v85;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v86;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v87;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v88;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v89;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v90;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v91;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v92;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v93;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v94;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v95;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v96;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v97;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v98;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v99;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v100;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v101;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v102;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v103;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v104;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v105;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v106;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v107;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v108;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v109;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v110;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v111;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v112;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v113;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v114;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v115;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v116;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v117;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v118;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v119;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v120;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v121;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v122;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v123;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v124;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v125;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v126;
    CData/*2:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v127;
    CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v128;
    CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0;
    CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v4;
    CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0;
    CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v4;
    CData/*5:0*/ __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q;
    SData/*9:0*/ __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q;
    SData/*8:0*/ __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q;
    SData/*8:0*/ __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q;
    SData/*8:0*/ __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q;
    SData/*8:0*/ __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q;
    QData/*59:0*/ __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q;
    IData/*29:0*/ __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia;
    WData/*95:0*/ __Vtemp9387[3];
    WData/*127:0*/ __Vtemp9388[4];
    WData/*95:0*/ __Vtemp9389[3];
    WData/*127:0*/ __Vtemp9390[4];
    WData/*127:0*/ __Vtemp9391[4];
    QData/*63:0*/ __Vtemp9523;
    WData/*95:0*/ __Vtemp9540[3];
    WData/*191:0*/ __Vtemp9549[6];
    WData/*95:0*/ __Vtemp9576[3];
    IData/*31:0*/ __Vilp;
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v1[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v2[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v3[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v4[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v5[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v6[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v7[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v8[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v9[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v10[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v11[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v12[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v13[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v14[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v15[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v16[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v17[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v18[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v19[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v20[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v21[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v22[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v23[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v24[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v25[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v26[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v27[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v28[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v29[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v30[3];
    WData/*64:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v31[3];
    WData/*130:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[5];
    WData/*130:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[5];
    WData/*130:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[5];
    WData/*130:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[5];
    WData/*130:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[5];
    WData/*130:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[5];
    WData/*130:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[5];
    WData/*130:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[5];
    WData/*191:0*/ __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[6];
    WData/*127:0*/ __Vtemp9400[4];
    QData/*63:0*/ __Vtemp9435;
    QData/*63:0*/ __Vtemp9481;
    QData/*63:0*/ __Vtemp9497;
    WData/*127:0*/ __Vtemp9518[4];
    QData/*63:0*/ __Vtemp9558;
    WData/*191:0*/ __Vtemp9583[6];
    QData/*63:0*/ __Vtemp9593;
    // Body
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia;
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q;
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q;
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q;
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[0U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[0U];
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[1U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[1U];
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U];
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U];
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[4U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[4U];
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[5U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[5U];
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q;
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q;
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q;
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q;
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q;
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U];
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U];
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U];
    __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0 = 0U;
    __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v4 = 0U;
    __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0 = 0U;
    __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v4 = 0U;
    __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0 = 0U;
    __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v32 = 0U;
    __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v0 = 0U;
    __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v128 = 0U;
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q;
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q;
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q;
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q;
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready;
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q;
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U];
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U];
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U];
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U];
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__unnamedblk3__DOT__i = 2U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__unnamedblk2__DOT__i = 0x1eU;
    }
    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__unnamedblk1__DOT__i = 0x10U;
    }
    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 2U;
    }
    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__unnamedblk1__DOT__i = 0x40U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__unnamedblk4__DOT__i = 0x20U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__j = 2U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__unnamedblk4__DOT__i = 0x20U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__j = 2U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__unnamedblk6__DOT__i = 0x10U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_aux_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                   ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_aux_q)
                   : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_aux_q) 
                      >> 1U))) << 1U));
    __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
            ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia 
                | vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__set) 
               & (~ vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__complete))
            : 0U);
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q 
        = ((0x1fU & (IData)(__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q) 
                                >> 5U))) : 0U) << 5U));
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q 
        = ((7U & (IData)(__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtvec_rst_load_q 
        = (1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                   ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q)
                   : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q) 
                      >> 1U))) << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_fmt_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_fmt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_fmt_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_fmt_q) 
                             >> 3U))) : 0U) << 3U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_off_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_off_d;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__i_sync_edge__DOT__serial_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_clint__DOT__i_sync_edge__DOT__i_sync__DOT__reg_q) 
                >> 1U) & 1U);
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__i_sync_edge__DOT__i_sync__DOT__reg_q 
            = ((2U & ((IData)(vlTOPp->ariane_testharness__DOT__i_clint__DOT__i_sync_edge__DOT__i_sync__DOT__reg_q) 
                      << 1U)) | (IData)(vlTOPp->rtc_i));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__lfsr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__lfsr_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_off_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__i_sync_edge__DOT__serial_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__i_sync_edge__DOT__i_sync__DOT__reg_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__lfsr_q = 3U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_first_q 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)) 
                 | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_first_d)));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__mask_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__mask_d;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__cnt_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__mask_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__cnt_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                   ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q)
                   : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q) 
                      >> 1U))) << 1U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__cycle_counter_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__cycle_counter_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__cycle_counter_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__cycle_counter_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__cycle_counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__cycle_counter_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_first_q 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)) 
                 | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_first_d)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__write_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__write_pointer_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                   ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q)
                   : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q) 
                      >> 1U))) << 1U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__flush_ack_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__flush_ack_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__flush_ack_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DP 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DN;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__write_pointer_q 
            = (((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__flush_amo_buffer)) 
                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__write_pointer_n)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_write_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_write_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_be_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_be_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__write_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__speculative_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__speculative_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_read_pointer_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_be_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__speculative_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                   ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q)
                   : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q) 
                      >> 1U))) << 1U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_RDATA_1) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RDATA_Q_1 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__timer_prdata;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RDATA_Q_1 = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_RDATA_0) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RDATA_Q_0 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__timer_prdata;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RDATA_Q_0 = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_RDATA_1) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RDATA_Q_1 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_prdata;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RDATA_Q_1 = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_RDATA_0) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RDATA_Q_0 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_prdata;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RDATA_Q_0 = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__read_pointer_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__src_d 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__irq_sources;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__repl_way_oh_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__repl_way_oh_d;
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__req_addr_q 
            = vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__req_addr_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__src_d = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__repl_way_oh_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__req_addr_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__req_addr_q 
            = vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__req_addr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__write_pointer_n));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_size_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_size_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__write_pointer_n));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__write_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__write_pointer_n));
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__req_addr_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_size_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__write_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__write_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__reset_address_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__reset_address_d;
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__reset_address_q = 1U;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__reset_address_q = 1U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__cnt_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_tree_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_tree_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_tree_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_tree_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_zero_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_zero_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__comp_inv_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__comp_inv_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_d;
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_d[0U];
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_d[1U];
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_d[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWADDR_Q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_AW)
                ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__incr_AWADDR)
                    ? (4ULL + (0xfffffffffffffff8ULL 
                               & (((QData)((IData)(
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                   << 0x3aU) | (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                 << 0x1aU) 
                                                | (0x3fffffffffffff8ULL 
                                                   & ((QData)((IData)(
                                                                      vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                      >> 6U))))))
                    : (0xfffffffffffffff8ULL & (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                                 << 0x3aU) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                    << 0x1aU) 
                                                   | (0x3fffffffffffff8ULL 
                                                      & ((QData)((IData)(
                                                                         vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                         >> 6U))))))
                : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__incr_AWADDR)
                    ? (4ULL + vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWADDR_Q)
                    : vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWADDR_Q));
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_tree_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_tree_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_zero_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__comp_inv_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_q = 0xfU;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__ax_req_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWADDR_Q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_RDATA_1) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RDATA_Q_1 
                = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__resp_o 
                           >> 2U));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RDATA_Q_1 = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_RDATA_0) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RDATA_Q_0 
                = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__resp_o 
                           >> 2U));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RDATA_Q_0 = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARADDR_Q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
            ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_AR)
                ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__incr_ARADDR)
                    ? (4ULL + (0xfffffffffffffff8ULL 
                               & (((QData)((IData)(
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                   << 0x3aU) | (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                 << 0x1aU) 
                                                | (0x3fffffffffffff8ULL 
                                                   & ((QData)((IData)(
                                                                      vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                      >> 6U))))))
                    : (0xfffffffffffffff8ULL & (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                                 << 0x3aU) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                    << 0x1aU) 
                                                   | (0x3fffffffffffff8ULL 
                                                      & ((QData)((IData)(
                                                                         vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                         >> 6U))))))
                : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__incr_ARADDR)
                    ? (4ULL + vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARADDR_Q)
                    : vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARADDR_Q))
            : 0ULL);
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_penable) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__write_req))) {
            if (((((((((0U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                     >> 2U))) | (1U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                                     >> 2U)))) 
                      | (2U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                      >> 2U)))) | (3U 
                                                   == 
                                                   (7U 
                                                    & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                                       >> 2U)))) 
                    | (4U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                    >> 2U)))) | (5U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                                     >> 2U)))) 
                  | (6U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                  >> 2U)))) | (7U == 
                                               (7U 
                                                & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                                   >> 2U))))) {
                if ((0U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                  >> 2U)))) {
                    if (VL_LIKELY((0U != (0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__lcr))))) {
                        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__dll 
                            = (0xffU & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                    } else {
                        __Vtask_ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__uart_tx__44__ch 
                            = (0xffU & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                        VL_WRITEF("%c",8,__Vtask_ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__uart_tx__44__ch);
                    }
                } else {
                    if ((1U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                      >> 2U)))) {
                        if ((0U != (0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__lcr)))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__dlm 
                                = (0xffU & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                        } else {
                            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__ier 
                                = (0xfU & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                        }
                    } else {
                        if ((2U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                          >> 2U)))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__fifo_enabled 
                                = (1U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                        } else {
                            if ((3U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                              >> 2U)))) {
                                vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__lcr 
                                    = (0xffU & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                            } else {
                                if ((4U == (7U & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                                  >> 2U)))) {
                                    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__mcr 
                                        = (0x1fU & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                                } else {
                                    if ((5U == (7U 
                                                & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                                   >> 2U)))) {
                                        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__lsr 
                                            = (0xffU 
                                               & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                                    } else {
                                        if ((6U == 
                                             (7U & 
                                              (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address 
                                               >> 2U)))) {
                                            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__msr 
                                                = (0xffU 
                                                   & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                                        } else {
                                            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__scr 
                                                = (0xffU 
                                                   & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata);
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__global_mapping_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__global_mapping_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tlb_update_asid_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tlb_update_asid_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__amo_op_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__amo_op_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__stores_inflight_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__stores_inflight_d;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tlb_update_asid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__amo_op_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__stores_inflight_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[6U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[6U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_cnt_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_en) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_gen_r_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_gen_r_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lfsr_inv__DOT__lfsr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lfsr_inv__DOT__lfsr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_gen_r_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lfsr_inv__DOT__lfsr_q = 0xffU;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_lvl_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_lvl_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_d) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi2mem__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_lvl_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_AR) {
            __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q 
                = (0x1ffU & ((IData)(2U) + (0x1feU 
                                            & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                                << 0x13U) 
                                               | (0x7fffeU 
                                                  & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                     >> 0xdU))))));
        } else {
            if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__decr_ARLEN) {
                __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q 
                    = (0x1ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q) 
                                 - (IData)(1U)));
            }
        }
    } else {
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q = 0U;
    }
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U] 
        = (IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__gen_bypass_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U]))))
                    : 0ULL));
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U] 
        = (IData)((((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__gen_bypass_pipeline__BRA__0__KET____DOT__reg_ena)
                         ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[0U])))
                         : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U]))))
                     : 0ULL) >> 0x20U));
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[4U] 
        = (IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__gen_bypass_pipeline__BRA__1__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[5U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[4U]))))
                    : 0ULL));
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[5U] 
        = (IData)((((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__gen_bypass_pipeline__BRA__1__KET____DOT__reg_ena)
                         ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U])))
                         : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[5U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[4U]))))
                     : 0ULL) >> 0x20U));
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q 
        = ((0x1c7U & (IData)(__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__gen_bypass_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q) 
                             >> 3U))) : 0U) << 3U));
    __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q 
        = ((0x3fU & (IData)(__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__gen_bypass_pipeline__BRA__1__KET____DOT__reg_ena)
                          ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q) 
                             >> 3U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q) 
                                       >> 6U))) : 0U) 
              << 6U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound4 
            = (7U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_we_o))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__threshold_o)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q 
            = ((0x38U & (IData)(__Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q)) 
               | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound4));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound4 
            = (7U & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_we_o))
                      ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__threshold_o) 
                         >> 3U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q) 
                                   >> 3U)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q 
            = ((7U & (IData)(__Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q)) 
               | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound4) 
                  << 3U));
    } else {
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ip 
            = ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ip 
                | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__set 
                   & (~ vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia))) 
               & (~ vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__claim));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_ptr_q1 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_ptr_q;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__read_pointer_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ip = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_ptr_q1 = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__mem_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_rst_load_q 
        = (1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWLEN_Q 
            = (0x1ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_AW)
                          ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__decr_AWLEN)
                              ? (0x1feU & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                            << 0x13U) 
                                           | (0x7fffeU 
                                              & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                 >> 0xdU))))
                              : ((IData)(1U) + (0x1feU 
                                                & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                                    << 0x13U) 
                                                   | (0x7fffeU 
                                                      & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                         >> 0xdU))))))
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__decr_AWLEN)
                              ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWLEN_Q) 
                                 - (IData)(1U)) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWLEN_Q))));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__1__KET____DOT__i_target__irq_id 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__1__KET____DOT__i_target__DOT__gen_sequential__DOT__irq_id_next;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__0__KET____DOT__i_target__irq_id 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__0__KET____DOT__i_target__DOT__gen_sequential__DOT__irq_id_next;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[5U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[5U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[6U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[6U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[7U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[7U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[8U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[8U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[9U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[9U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xaU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0xaU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xbU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0xbU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xcU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0xcU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xdU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0xdU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xeU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0xeU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xfU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0xfU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x10U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0x10U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x11U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0x11U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x12U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0x12U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x13U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0x13U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x14U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0x14U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x15U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0x15U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x16U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[0x16U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[5U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[5U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[6U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[6U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[7U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[7U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[8U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[8U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[9U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[9U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xaU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0xaU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xbU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0xbU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xcU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0xcU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xdU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0xdU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xeU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0xeU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xfU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0xfU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x10U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x10U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x11U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x11U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x12U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x12U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x13U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x13U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x14U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x14U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x15U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x15U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x16U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x16U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x17U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x17U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x18U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x18U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x19U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x19U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1aU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x1aU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1bU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x1bU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1cU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x1cU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1dU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x1dU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1eU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x1eU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1fU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[0x1fU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_en_q1 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_en_q) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWLEN_Q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__1__KET____DOT__i_target__irq_id = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__0__KET____DOT__i_target__irq_id = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xcU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xdU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xeU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0xfU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x10U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x11U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x12U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x13U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x14U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x15U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[0x16U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xcU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xdU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xeU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0xfU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x10U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x11U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x12U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x13U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x14U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x15U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x16U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x17U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x18U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x19U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1aU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1bU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1cU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1dU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1eU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[0x1fU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_en_q1 = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[1U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 1U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[2U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[3U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 2U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[4U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[5U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 3U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[6U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[7U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 4U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[8U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[9U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 5U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xaU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xbU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 6U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xcU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xdU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 7U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xeU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xfU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 8U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x10U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x11U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 9U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x12U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x13U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0xaU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x14U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x15U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0xbU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x16U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x17U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0xcU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x18U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x19U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0xdU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0xeU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0xfU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x10U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x20U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x21U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x11U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x22U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x23U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x12U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x24U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x25U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x13U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x26U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x27U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x14U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x28U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x29U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x15U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x16U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x17U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x18U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x30U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x31U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x19U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x32U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x33U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x1aU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x34U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x35U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x1bU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x36U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x37U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x1cU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x38U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x39U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x1dU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x1eU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x1fU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[1U] = 0U;
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x20U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[1U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x21U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[2U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[3U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x22U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[4U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[5U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x23U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[6U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[7U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x24U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[8U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[9U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x25U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xaU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xbU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x26U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xcU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xdU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x27U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xeU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0xfU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x28U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x10U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x11U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x29U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x12U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x13U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x2aU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x14U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x15U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x2bU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x16U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x17U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x2cU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x18U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x19U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x2dU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x2eU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x2fU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x1fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x30U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x20U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x21U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x31U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x22U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x23U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x32U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x24U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x25U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x33U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x26U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x27U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x34U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x28U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x29U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x35U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x36U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x37U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x2fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x38U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x30U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x31U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x39U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x32U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x33U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x3aU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x34U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x35U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x3bU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x36U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x37U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x3cU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x38U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x39U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x3dU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x3eU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec 
                           >> 0x3fU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0x3fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[1U] = 0U;
    } else {
        __Vilp = 0U;
        while ((__Vilp <= 0x3fU)) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[__Vilp] = 0U;
            __Vilp = ((IData)(1U) + __Vilp);
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_d));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__CS 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__NS;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_d) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__CS = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[1U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 1U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[2U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[3U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 2U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[4U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[5U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 3U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[6U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[7U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 4U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[8U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[9U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 5U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xaU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xbU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 6U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xcU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xdU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 7U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xeU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xfU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 8U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x10U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x11U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 9U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x12U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x13U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0xaU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x14U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x15U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0xbU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x16U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x17U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0xcU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x18U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x19U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0xdU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0xeU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0xfU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x10U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x20U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x21U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x11U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x22U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x23U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x12U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x24U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x25U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x13U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x26U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x27U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x14U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x28U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x29U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x15U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x16U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x17U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x18U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x30U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x31U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x19U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x32U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x33U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x1aU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x34U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x35U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x1bU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x36U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x37U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x1cU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x38U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x39U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x1dU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x1eU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x1fU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[0U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x20U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[1U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x21U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[2U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[3U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x22U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[4U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[5U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x23U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[6U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[7U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x24U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[8U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[9U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x25U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xaU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xbU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x26U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xcU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xdU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x27U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xeU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0xfU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x28U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x10U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x11U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x29U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x12U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x13U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x2aU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x14U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x15U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x2bU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x16U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x17U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x2cU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x18U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x19U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x2dU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x2eU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x2fU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x1fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x30U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x20U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x21U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x31U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x22U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x23U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x32U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x24U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x25U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x33U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x26U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x27U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x34U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x28U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x29U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x35U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x36U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x37U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x2fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x38U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x30U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x31U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x39U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x32U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x33U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x3aU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x34U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x35U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x3bU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x36U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x37U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x3cU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x38U] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x39U] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x3dU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3aU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3bU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x3eU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3cU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3dU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
        if ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec 
                           >> 0x3fU)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3eU] 
                = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[0x3fU] 
                = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[2U]))) 
                           >> 0x20U));
        }
    } else {
        __Vilp = 0U;
        while ((__Vilp <= 0x3fU)) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[__Vilp] = 0U;
            __Vilp = ((IData)(1U) + __Vilp);
        }
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound5 
            = (0x3fffffffU & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_we_o))
                               ? (IData)((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__ie_o 
                                          >> 1U)) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q 
            = ((0xfffffffc0000000ULL & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q) 
               | (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound5)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound5 
            = (0x3fffffffU & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_we_o))
                               ? (IData)((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__ie_o 
                                          >> 0x20U))
                               : (IData)((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q 
                                          >> 0x1eU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q 
            = ((0x3fffffffULL & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q) 
               | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound5)) 
                  << 0x1eU));
    } else {
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q = 0ULL;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d)
            : 0U);
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_AR) {
            __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q 
                = (0x1ffU & ((IData)(2U) + (0x1feU 
                                            & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                                << 0x13U) 
                                               | (0x7fffeU 
                                                  & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                     >> 0xdU))))));
        } else {
            if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__decr_ARLEN) {
                __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q 
                    = (0x1ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q) 
                                 - (IData)(1U)));
            }
        }
    } else {
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_d[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_d[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_d[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_d[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d;
        __Vilp = 0U;
        while ((__Vilp <= 0x3fU)) {
            vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[__Vilp] 
                = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[__Vilp];
            __Vilp = ((IData)(1U) + __Vilp);
        }
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWLEN_Q 
            = (0x1ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_AW)
                          ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__decr_AWLEN)
                              ? (0x1feU & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                            << 0x13U) 
                                           | (0x7fffeU 
                                              & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                 >> 0xdU))))
                              : ((IData)(1U) + (0x1feU 
                                                & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                                    << 0x13U) 
                                                   | (0x7fffeU 
                                                      & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                         >> 0xdU))))))
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__decr_AWLEN)
                              ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWLEN_Q) 
                                 - (IData)(1U)) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWLEN_Q))));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARADDR_Q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_AR)
                ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__incr_ARADDR)
                    ? (4ULL + (0xfffffffffffffff8ULL 
                               & (((QData)((IData)(
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                   << 0x3aU) | (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                 << 0x1aU) 
                                                | (0x3fffffffffffff8ULL 
                                                   & ((QData)((IData)(
                                                                      vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                      >> 6U))))))
                    : (0xfffffffffffffff8ULL & (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                                 << 0x3aU) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                    << 0x1aU) 
                                                   | (0x3fffffffffffff8ULL 
                                                      & ((QData)((IData)(
                                                                         vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                         >> 6U))))))
                : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__incr_ARADDR)
                    ? (4ULL + vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARADDR_Q)
                    : vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARADDR_Q));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_q = 0ULL;
        __Vilp = 0U;
        while ((__Vilp <= 0x3fU)) {
            vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[__Vilp] = 0U;
            __Vilp = ((IData)(1U) + __Vilp);
        }
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWLEN_Q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARADDR_Q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[6U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_AR) {
            __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q 
                = (0x1ffU & ((IData)(2U) + (0x1feU 
                                            & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                                << 0x13U) 
                                               | (0x7fffeU 
                                                  & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                     >> 0xdU))))));
        } else {
            if (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__decr_ARLEN) {
                __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q 
                    = (0x1ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q) 
                                 - (IData)(1U)));
            }
        }
    } else {
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_tid_q 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__mem_q) 
                     >> (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__read_pointer_q) 
                               << 1U))));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__CS 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__NS;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWADDR_Q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_AW)
                ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__incr_AWADDR)
                    ? (4ULL + (0xfffffffffffffff8ULL 
                               & (((QData)((IData)(
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                   << 0x3aU) | (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                 << 0x1aU) 
                                                | (0x3fffffffffffff8ULL 
                                                   & ((QData)((IData)(
                                                                      vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                      >> 6U))))))
                    : (0xfffffffffffffff8ULL & (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                                 << 0x3aU) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                    << 0x1aU) 
                                                   | (0x3fffffffffffff8ULL 
                                                      & ((QData)((IData)(
                                                                         vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                         >> 6U))))))
                : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__incr_AWADDR)
                    ? (4ULL + vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWADDR_Q)
                    : vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWADDR_Q));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__rd_ack_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack) 
                >> 1U) & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__rd_ack_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARADDR_Q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_AR)
                ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__incr_ARADDR)
                    ? (4ULL + (0xfffffffffffffff8ULL 
                               & (((QData)((IData)(
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                   << 0x3aU) | (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                 << 0x1aU) 
                                                | (0x3fffffffffffff8ULL 
                                                   & ((QData)((IData)(
                                                                      vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                      >> 6U))))))
                    : (0xfffffffffffffff8ULL & (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                                 << 0x3aU) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                    << 0x1aU) 
                                                   | (0x3fffffffffffff8ULL 
                                                      & ((QData)((IData)(
                                                                         vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                         >> 6U))))))
                : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__incr_ARADDR)
                    ? (4ULL + vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARADDR_Q)
                    : vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARADDR_Q));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_tid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__CS = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWADDR_Q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__rd_ack_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__rd_ack_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARADDR_Q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWADDR_Q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_AW)
                ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__incr_AWADDR)
                    ? (4ULL + (0xfffffffffffffff8ULL 
                               & (((QData)((IData)(
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                   << 0x3aU) | (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                 << 0x1aU) 
                                                | (0x3fffffffffffff8ULL 
                                                   & ((QData)((IData)(
                                                                      vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                      >> 6U))))))
                    : (0xfffffffffffffff8ULL & (((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U])) 
                                                 << 0x3aU) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[1U])) 
                                                    << 0x1aU) 
                                                   | (0x3fffffffffffff8ULL 
                                                      & ((QData)((IData)(
                                                                         vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[0U])) 
                                                         >> 6U))))))
                : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__incr_AWADDR)
                    ? (4ULL + vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWADDR_Q)
                    : vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWADDR_Q));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWADDR_Q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[6U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_op_q 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_op_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_op_q)
                            : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_op_q) 
                               >> 4U))) : 0U) << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[6U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__rr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__pc_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__pc_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_ds_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 1U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_ds_d));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__pc_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_ds_q = 1U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[6U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[6U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWLEN_Q 
            = (0x1ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_AW)
                          ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__decr_AWLEN)
                              ? (0x1feU & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                            << 0x13U) 
                                           | (0x7fffeU 
                                              & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                 >> 0xdU))))
                              : ((IData)(1U) + (0x1feU 
                                                & ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3U] 
                                                    << 0x13U) 
                                                   | (0x7fffeU 
                                                      & (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                                         >> 0xdU))))))
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__decr_AWLEN)
                              ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWLEN_Q) 
                                 - (IData)(1U)) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWLEN_Q))));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__CS 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__NS;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWLEN_Q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__CS = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[6U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[7U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[7U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[8U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[8U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[9U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[9U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xaU] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[0xaU];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xbU] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[0xbU];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xcU] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[0xcU];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xcU] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[6U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[7U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[7U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[8U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[8U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[9U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[9U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xaU] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[0xaU];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xbU] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[0xbU];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xcU] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[0xcU];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[0xcU] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[6U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[7U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[7U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[7U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__read_pointer_n));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__read_pointer_n));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__read_pointer_n));
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__result_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__result_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_user_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_user_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__dirty_rd_en))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__status_cnt_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__status_cnt_n));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__cnt_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__enable_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__enable_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_user_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__region_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__region_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__qos_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__qos_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__cache_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__cache_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__prot_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__prot_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__result_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_user_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__enable_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__region_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__qos_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__cache_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__prot_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((2U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                       >> 3U)) : vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xfffffff8U & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((4U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                       >> 6U)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                   << 0x1dU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                                     >> 3U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xffffffc7U & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 3U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((8U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 0x17U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                       >> 9U)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                   << 0x1aU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                                     >> 6U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xfffffe3fU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xffffffc0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 6U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x10U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                       >> 0xcU)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                       << 0x17U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                    >> 9U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xfffff1ffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xfffffe00U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 9U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x20U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 0x11U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                       >> 0xfU)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                       << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                    >> 0xcU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xffff8fffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xfffff000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0xcU)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x40U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                      >> 0x12U)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                       << 0x11U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                    >> 0xfU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xfffc7fffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xffff8000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0xfU)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x80U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 0xbU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                      >> 0x15U)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                       << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                   >> 0x12U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xffe3ffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xfffc0000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x12U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x100U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                    >> 0x18U)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                   << 0xbU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                                     >> 0x15U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xff1fffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xffe00000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x15U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x200U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 5U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                    >> 0x1bU)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                   << 8U) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                                     >> 0x18U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xf8ffffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xff000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x18U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x400U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                          << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[0U] 
                                    >> 0x1eU)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                   << 5U) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                                     >> 0x1bU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0xc7ffffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xf8000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x1bU)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x800U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                       >> 1U)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                   << 2U) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
                                                     >> 0x1eU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
            = ((0x3fffffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U]) 
               | (0xc0000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x1eU)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xfffffffeU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0x3fffffffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 >> 2U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x1000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                       >> 4U)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                                   << 0x1fU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                     >> 1U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xfffffff1U & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xfffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 1U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x2000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 0x19U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                       >> 7U)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                                   << 0x1cU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                     >> 4U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xffffff8fU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xfffffff0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 4U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x4000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                       >> 0xaU)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                       << 0x19U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                    >> 7U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xfffffc7fU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xffffff80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 7U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x8000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 0x13U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                       >> 0xdU)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                       << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                    >> 0xaU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xffffe3ffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xfffffc00U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0xaU)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x10000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                       >> 0x10U)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                       << 0x13U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                    >> 0xdU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xffff1fffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xffffe000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0xdU)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x20000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 0xdU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                      >> 0x13U)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                       << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                    >> 0x10U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xfff8ffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xffff0000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x10U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x40000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                      >> 0x16U)) : 
                     ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                       << 0xdU) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                   >> 0x13U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xffc7ffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xfff80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x13U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x80000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 7U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                    >> 0x19U)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                                   << 0xaU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                     >> 0x16U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xfe3fffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xffc00000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x16U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x100000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                    >> 0x1cU)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                                   << 7U) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                     >> 0x19U))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0xf1ffffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xfe000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x19U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x200000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                          << 1U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[1U] 
                                    >> 0x1fU)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                                   << 4U) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                                     >> 0x1cU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0x8fffffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0xf0000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x1cU)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x400000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 2U) : ((vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                    << 1U) | (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
                                              >> 0x1fU))));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
            = ((0x7fffffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U]) 
               | (0x80000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x1fU)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x3fffffcU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0x7fffffffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 >> 1U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x800000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 5U) : (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                   >> 2U)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x3ffffe3U & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0xfffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 2U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x1000000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 8U) : (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                   >> 5U)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x3ffff1fU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 5U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x2000000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 0xbU) : (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                     >> 8U)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x3fff8ffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0xffffff00U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 8U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x4000000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 0xeU) : (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                     >> 0xbU)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x3ffc7ffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0xfffff800U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0xbU)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x8000000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 0x11U) : (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                      >> 0xeU)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x3fe3fffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0xffffc000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0xeU)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x10000000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 0x14U) : (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                      >> 0x11U)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x3f1ffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0xfffe0000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x11U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x20000000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 0x17U) : (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                      >> 0x14U)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x38fffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0xfff00000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x14U)));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3 
            = (7U & ((0x40000000U & vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o)
                      ? (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[2U] 
                         >> 0x1aU) : (vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
                                      >> 0x17U)));
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
            = ((0x7fffffU & __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U]) 
               | (0xff800000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3) 
                                 << 0x17U)));
    } else {
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] = 0U;
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] = 0U;
        __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__rr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__read_pointer_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((2U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U])) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_ex_valid_q 
                = ((0xcULL == (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[4U])) 
                                << 0x3fU) | (((QData)((IData)(
                                                              vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[3U])) 
                                              << 0x1fU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[2U])) 
                                                >> 1U))))
                    ? 2U : ((1ULL == (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[4U])) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[3U])) 
                                        << 0x1fU) | 
                                       ((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[2U])) 
                                        >> 1U)))) ? 1U
                             : 0U));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_ex_valid_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_rdrd_collision_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_rdrd_collision_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__status_cnt_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__status_cnt_n));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__status_cnt_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__status_cnt_n));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_is_q 
            = (((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)) 
                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_is_d)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__word_op_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__word_op_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_inv_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_inv_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DN;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_data_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_data_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__rd_req_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__rd_req_o) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__rd_req_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__rd_req_o) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__rem_sel_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__rem_sel_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_a_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_a_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__miss_req_masked_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__miss_req_masked_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__id_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__id_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__operator_q 
            = (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                        >> 3U));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_rdrd_collision_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_is_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__word_op_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_inv_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_data_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__rd_req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__rd_req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__rem_sel_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_a_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__miss_req_masked_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__operator_q = 0x44U;
    }
    __Vtemp9387[0U] = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U])) 
                                << 0x3dU) | (((QData)((IData)(
                                                              vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[5U])) 
                                              << 0x1dU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[4U])) 
                                                >> 3U))));
    __Vtemp9387[1U] = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U])) 
                                 << 0x3dU) | (((QData)((IData)(
                                                               vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[5U])) 
                                               << 0x1dU) 
                                              | ((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[4U])) 
                                                 >> 3U))) 
                               >> 0x20U));
    __Vtemp9387[2U] = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                        >> 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__sign_a));
    VL_EXTENDS_WW(128,65, __Vtemp9388, __Vtemp9387);
    __Vtemp9389[0U] = (IData)((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[4U])) 
                                << 0x3dU) | (((QData)((IData)(
                                                              vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[3U])) 
                                              << 0x1dU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[2U])) 
                                                >> 3U))));
    __Vtemp9389[1U] = (IData)(((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[4U])) 
                                 << 0x3dU) | (((QData)((IData)(
                                                               vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[3U])) 
                                               << 0x1dU) 
                                              | ((QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[2U])) 
                                                 >> 3U))) 
                               >> 0x20U));
    __Vtemp9389[2U] = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[4U] 
                        >> 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__sign_b));
    VL_EXTENDS_WW(128,65, __Vtemp9390, __Vtemp9389);
    VL_MULS_WWW(128,128,128, __Vtemp9391, __Vtemp9388, __Vtemp9390);
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[0U] 
            = __Vtemp9391[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[1U] 
            = __Vtemp9391[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[2U] 
            = __Vtemp9391[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[3U] 
            = __Vtemp9391[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DN;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_ex[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_ex[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_ex[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_ex[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[4U] 
            = ((0xfffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_result) 
                               << 1U)) | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_ex[4U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[5U] 
            = ((1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_result) 
                      >> 0x1fU)) | (0xfffffffeU & ((IData)(
                                                           (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_result 
                                                            >> 0x20U)) 
                                                   << 1U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[6U] 
            = ((0xfffffff0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_valid) 
                               << 4U)) | ((0xfffffffeU 
                                           & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_trans_id) 
                                              << 1U)) 
                                          | (1U & ((IData)(
                                                           (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_result 
                                                            >> 0x20U)) 
                                                   >> 0x1fU))));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[6U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_dst_fmt_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_dst_fmt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_dst_fmt_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_dst_fmt_q) 
                             >> 3U))) : 0U) << 3U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        __Vtemp9400[1U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[1U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[5U]);
        __Vtemp9400[2U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[2U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[6U]);
        __Vtemp9400[3U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[3U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[7U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[4U] 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[0U]
                : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[4U]);
    } else {
        __Vtemp9400[1U] = 0U;
        __Vtemp9400[2U] = 0U;
        __Vtemp9400[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[4U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[5U] 
        = __Vtemp9400[1U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[6U] 
        = __Vtemp9400[2U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[7U] 
        = __Vtemp9400[3U];
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__trans_id_q 
            = (7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[0U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[5U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[5U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[6U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[6U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[7U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[7U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[8U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[8U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[9U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[9U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[0xaU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[0xaU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[0xbU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[0xbU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__signed_q 
            = ((((0x25U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d))) 
                 | (0x28U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d)))) 
                | (0x2bU == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d)))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__fp_sign_q 
            = ((((0x52U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d))) 
                 | (0x53U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d)))) 
                | (0x54U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d)))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__idx_q 
            = (7U & (((0x25U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d))) 
                      | (0x52U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d))))
                      ? ((IData)(3U) + (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d) 
                                              >> 7U)))
                      : (((0x28U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d))) 
                          | (0x53U == (0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d))))
                          ? ((IData)(1U) + (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d) 
                                                  >> 7U)))
                          : (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d) 
                                   >> 7U)))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_fpr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_fpr_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_gpr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_gpr_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__div_res_zero_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__div_res_zero_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tag_valid_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tag_valid_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__counter_i__DOT__i_counter__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__counter_i__DOT__i_counter__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__is_compressed_instr_id_ex 
            = (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[0U] 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__branch_predict_id_ex[0U] 
            = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[1U] 
                << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[0U] 
                             >> 1U));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__branch_predict_id_ex[1U] 
            = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[1U] 
                             >> 1U));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__branch_predict_id_ex[2U] 
            = (7U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[3U] 
                      << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                                   >> 1U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__pc_id_ex 
            = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[0xbU])) 
                << 0x37U) | (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[0xaU])) 
                              << 0x17U) | ((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) 
                                           >> 9U)));
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__strb_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_read_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__data_rvalid_q 
            = (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT____Vcellout__i_wt_dcache__req_ports_o[2U] 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__data_rdata_q 
            = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT____Vcellout__i_wt_dcache__req_ports_o[1U])) 
                << 0x20U) | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT____Vcellout__i_wt_dcache__req_ports_o[0U])));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DN;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DN;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__tx_stat_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__tx_stat_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_pending_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_pending_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__read_pointer_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__trans_id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__signed_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__fp_sign_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__idx_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_fpr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_gpr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__div_res_zero_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tag_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__counter_i__DOT__i_counter__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__is_compressed_instr_id_ex = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__branch_predict_id_ex[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__branch_predict_id_ex[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__branch_predict_id_ex[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__pc_id_ex = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__strb_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__data_rvalid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__data_rdata_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__tx_stat_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_pending_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__gate_clock)))) {
            __Vilp = 0U;
            while ((__Vilp <= 0x2bU)) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__mem_q[__Vilp] 
                    = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__mem_n[__Vilp];
                __Vilp = ((IData)(1U) + __Vilp);
            }
        }
    } else {
        __Vilp = 0U;
        while ((__Vilp <= 0x2bU)) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__mem_q[__Vilp] = 0U;
            __Vilp = ((IData)(1U) + __Vilp);
        }
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((2U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U])) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__bht_q 
                = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_bht__bht_prediction_o) 
                         >> 2U));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__bht_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((2U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U])) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_q[0U] 
                = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_btb__btb_prediction_o[3U] 
                    << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_btb__btb_prediction_o[2U] 
                                 >> 1U));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_q[1U] 
                = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_btb__btb_prediction_o[4U] 
                    << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_btb__btb_prediction_o[3U] 
                                 >> 1U));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_q[2U] 
                = (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_btb__btb_prediction_o[4U] 
                         >> 1U));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_q[2U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_req_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__translation_req));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__vaddr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__vaddr_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__is_instr_ptw_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__is_instr_ptw_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__state_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__vaddr_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__is_instr_ptw_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__state_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_issue_ready_o 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)) 
                 | (8U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__status_cnt_q))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_vaddr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_vaddr_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_pptr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_pptr_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_vaddr_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_pptr_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [3U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [3U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [3U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [3U][3U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [3U][4U];
        __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0 = 1U;
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [2U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [2U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [2U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [2U][3U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [2U][4U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [1U][3U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [1U][4U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [0U][3U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n
            [0U][4U];
    } else {
        __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v4 = 1U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_pte_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_content;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_hit_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_lu_hit) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_n[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_n[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_is_store_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__st_translation_req) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_1G_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_1G) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_2M_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_2M) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_pte_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_hit_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_is_store_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_1G_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_2M_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [3U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [3U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [3U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [3U][3U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [3U][4U];
        __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0 = 1U;
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [2U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [2U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [2U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [2U][3U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [2U][4U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [1U][3U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [1U][4U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [0U][3U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n
            [0U][4U];
    } else {
        __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v4 = 1U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[5U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[5U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[6U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[6U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[7U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[7U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[8U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[8U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[9U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[9U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xaU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0xaU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xbU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0xbU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xcU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0xcU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xdU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0xdU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xeU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0xeU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xfU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0xfU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x10U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0x10U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x11U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0x11U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x12U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0x12U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x13U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0x13U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x14U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0x14U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x15U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0x15U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x16U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[0x16U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[5U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[5U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[6U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[6U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[7U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[7U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[8U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[8U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[9U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[9U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xaU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0xaU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xbU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0xbU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xcU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0xcU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xdU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0xdU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xeU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0xeU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xfU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0xfU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x10U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x10U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x11U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x11U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x12U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x12U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x13U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x13U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x14U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x14U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x15U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x15U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x16U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x16U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x17U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x17U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x18U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x18U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x19U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x19U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1aU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x1aU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1bU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x1bU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1cU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x1cU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1dU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x1dU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1eU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x1eU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1fU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[0x1fU];
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xcU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xdU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xeU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0xfU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x10U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x11U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x12U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x13U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x14U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x15U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[0x16U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xcU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xdU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xeU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0xfU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x10U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x11U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x12U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x13U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x14U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x15U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x16U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x17U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x18U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x19U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1aU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1bU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1cU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1dU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1eU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[0x1fU] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_valid_q) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_address_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_address_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_address_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__trans_id_q 
            = (7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_ctrl[0U]);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__trans_id_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((2U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U])) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_vaddr_q 
                = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[6U])) 
                    << 0x3fU) | (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[5U])) 
                                  << 0x1fU) | ((QData)((IData)(
                                                               vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[4U])) 
                                               >> 1U)));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_vaddr_q = 0ULL;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    __Vtemp9435 = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[2U]))))
                    : 0ULL);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[2U] 
        = (IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[2U]))))
                    : 0ULL));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[3U] 
        = (IData)((__Vtemp9435 >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                   ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q)
                   : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q) 
                      >> 1U))) << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                   ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q)
                   : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q) 
                      >> 1U))) << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q 
        = ((0xffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                                    ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q)
                                    : (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q 
                                               >> 0x20U)))
                                : 0U))) << 0x20U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__rr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[5U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[5U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[6U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[6U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[7U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[7U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[8U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[8U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[9U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[9U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__status_cnt_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__status_cnt_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xfU][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xfU][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xfU][1U][2U];
        __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0 = 1U;
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v1[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xfU][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v1[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xfU][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v1[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xfU][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v2[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xeU][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v2[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xeU][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v2[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xeU][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v3[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xeU][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v3[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xeU][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v3[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xeU][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v4[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xdU][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v4[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xdU][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v4[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xdU][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v5[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xdU][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v5[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xdU][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v5[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xdU][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v6[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xcU][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v6[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xcU][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v6[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xcU][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v7[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xcU][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v7[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xcU][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v7[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xcU][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v8[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xbU][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v8[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xbU][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v8[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xbU][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v9[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xbU][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v9[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xbU][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v9[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xbU][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v10[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xaU][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v10[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xaU][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v10[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xaU][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v11[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xaU][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v11[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xaU][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v11[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0xaU][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v12[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [9U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v12[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [9U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v12[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [9U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v13[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [9U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v13[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [9U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v13[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [9U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v14[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [8U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v14[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [8U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v14[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [8U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v15[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [8U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v15[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [8U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v15[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [8U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v16[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [7U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v16[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [7U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v16[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [7U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v17[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [7U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v17[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [7U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v17[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [7U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v18[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [6U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v18[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [6U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v18[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [6U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v19[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [6U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v19[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [6U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v19[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [6U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v20[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [5U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v20[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [5U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v20[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [5U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v21[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [5U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v21[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [5U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v21[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [5U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v22[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [4U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v22[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [4U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v22[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [4U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v23[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [4U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v23[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [4U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v23[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [4U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v24[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [3U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v24[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [3U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v24[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [3U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v25[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [3U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v25[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [3U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v25[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [3U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v26[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [2U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v26[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [2U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v26[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [2U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v27[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [2U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v27[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [2U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v27[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [2U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v28[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [1U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v28[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [1U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v28[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [1U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v29[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [1U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v29[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [1U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v29[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [1U][0U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v30[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0U][1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v30[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0U][1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v30[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0U][1U][2U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v31[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0U][0U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v31[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0U][0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v31[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d
            [0U][0U][2U];
    } else {
        __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v32 = 1U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_aux_q 
        = ((0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_aux_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_aux_q) 
                                >> 5U))) : 0U) << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_aux_q 
        = ((0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_aux_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_aux_q) 
                                >> 5U))) : 0U) << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_status_q 
        = ((0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_status_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_status_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_status_q) 
                                >> 5U))) : 0U) << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q 
        = ((0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q) 
                                >> 5U))) : 0U) << 5U));
    __Vtemp9481 = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[2U]))))
                    : 0ULL);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[2U] 
        = (IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[2U]))))
                    : 0ULL));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[3U] 
        = (IData)((__Vtemp9481 >> 0x20U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_valid_q = 0U;
        if ((((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                  >> 4U)) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro)) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb))) {
            if ((9U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[0xaU] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                              >> 2U))))) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_valid_q = 1U;
            }
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_unissued_instr_ctrl_id) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_valid_q = 0U;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_valid_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_off_instr_q = 0U;
        if ((((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                  >> 4U)) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro)) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb))) {
            if ((9U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[0xaU] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                              >> 2U))))) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_off_instr_q 
                    = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[3U] 
                        << 0x1bU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                                     >> 5U));
            }
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_unissued_instr_ctrl_id) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_off_instr_q = 0U;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_off_instr_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__dirty_rd_en))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_tag_q 
            = (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__op_starting)
                      ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q) 
                         >> 3U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_tag_q)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q 
            = (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__op_starting)
                         ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q) 
                            >> 5U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_tag_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_status_q 
        = ((0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_status_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_status_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_status_q) 
                                >> 5U))) : 0U) << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_aux_q 
        = ((0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_aux_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_aux_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_aux_q) 
                                >> 5U))) : 0U) << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q 
        = ((0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q) 
                                >> 5U))) : 0U) << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v0 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3fU][1U];
        __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v0 = 1U;
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v1 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3fU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v2 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3eU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v3 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3eU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v4 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3dU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v5 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3dU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v6 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3cU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v7 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3cU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v8 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3bU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v9 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3bU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v10 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3aU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v11 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x3aU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v12 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x39U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v13 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x39U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v14 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x38U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v15 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x38U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v16 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x37U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v17 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x37U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v18 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x36U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v19 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x36U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v20 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x35U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v21 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x35U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v22 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x34U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v23 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x34U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v24 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x33U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v25 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x33U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v26 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x32U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v27 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x32U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v28 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x31U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v29 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x31U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v30 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x30U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v31 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x30U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v32 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2fU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v33 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2fU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v34 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2eU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v35 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2eU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v36 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2dU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v37 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2dU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v38 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2cU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v39 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2cU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v40 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2bU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v41 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2bU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v42 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2aU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v43 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x2aU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v44 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x29U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v45 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x29U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v46 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x28U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v47 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x28U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v48 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x27U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v49 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x27U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v50 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x26U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v51 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x26U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v52 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x25U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v53 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x25U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v54 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x24U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v55 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x24U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v56 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x23U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v57 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x23U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v58 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x22U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v59 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x22U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v60 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x21U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v61 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x21U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v62 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x20U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v63 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x20U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v64 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1fU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v65 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1fU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v66 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1eU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v67 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1eU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v68 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1dU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v69 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1dU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v70 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1cU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v71 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1cU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v72 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1bU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v73 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1bU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v74 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1aU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v75 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x1aU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v76 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x19U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v77 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x19U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v78 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x18U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v79 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x18U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v80 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x17U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v81 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x17U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v82 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x16U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v83 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x16U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v84 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x15U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v85 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x15U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v86 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x14U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v87 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x14U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v88 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x13U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v89 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x13U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v90 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x12U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v91 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x12U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v92 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x11U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v93 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x11U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v94 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x10U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v95 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0x10U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v96 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xfU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v97 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xfU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v98 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xeU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v99 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xeU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v100 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xdU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v101 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xdU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v102 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xcU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v103 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xcU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v104 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xbU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v105 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xbU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v106 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xaU][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v107 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0xaU][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v108 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [9U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v109 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [9U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v110 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [8U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v111 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [8U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v112 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [7U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v113 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [7U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v114 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [6U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v115 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [6U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v116 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [5U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v117 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [5U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v118 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [4U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v119 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [4U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v120 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [3U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v121 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [3U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v122 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [2U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v123 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [2U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v124 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [1U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v125 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [1U][0U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v126 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0U][1U];
        __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v127 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d
            [0U][0U];
    } else {
        __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v128 = 1U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SP 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SN));
    __Vtemp9497 = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[2U]))))
                    : 0ULL);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[2U] 
        = (IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[2U]))))
                    : 0ULL));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[3U] 
        = (IData)((__Vtemp9497 >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_valid_q) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_instr_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_instr_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_instr_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((2U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U])) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_q = 0U;
        } else {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_valid_q) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_q 
                    = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_d;
            }
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q)
                            : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                               >> 4U))) : 0U) << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q)
                            : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                               >> 4U))) : 0U) << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_is_fp8_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__op_starting)) 
              & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_is_fp8_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_dly_SB 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))
               ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_SB)
               : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_dly_SB)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__sqrt_valid) 
              & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_S 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__div_valid) 
              & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready)));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((2U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U])) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_data_q 
                = (((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
                     << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[6U] 
                                  >> 1U)) >> (0x10U 
                                              & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[4U] 
                                                 << 2U)));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_data_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__lsu_valid_q = 0U;
        if ((((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                  >> 4U)) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro)) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb))) {
            if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                          >> 5U)))) {
                if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                              >> 4U)))) {
                    if ((8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                        if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                      >> 2U)))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__lsu_valid_q = 1U;
                        }
                    } else {
                        if ((4U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__lsu_valid_q = 1U;
                        }
                    }
                }
            }
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_unissued_instr_ctrl_id) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__lsu_valid_q = 0U;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__lsu_valid_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_mant_zero_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_mant_zero_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_mant_zero_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_mant_zero_q))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__alu_valid_q = 0U;
        if ((((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                  >> 4U)) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro)) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb))) {
            if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                          >> 5U)))) {
                if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                              >> 4U)))) {
                    if ((8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                        if ((4U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__alu_valid_q = 1U;
                        }
                    }
                }
            }
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_unissued_instr_ctrl_id) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__alu_valid_q = 0U;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__alu_valid_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__branch_valid_q = 0U;
        if ((((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                  >> 4U)) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro)) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb))) {
            if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                          >> 5U)))) {
                if ((0x10U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                    if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                  >> 3U)))) {
                        if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                      >> 2U)))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__branch_valid_q = 1U;
                        }
                    }
                }
            }
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_unissued_instr_ctrl_id) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__branch_valid_q = 0U;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__branch_valid_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__state_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__state_d)
            : 0U);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q 
        = ((0x3ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x3ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                              ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q
                              : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q 
                                 >> 0xaU))) : 0U) << 0xaU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q 
        = ((0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x7fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q) 
                                >> 7U))) : 0U) << 7U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rd_hit_oh_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_hit_oh;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rd_hit_oh_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q 
        = ((0x1fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                               ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q
                               : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q 
                                  >> 0xdU))) : 0U) 
              << 0xdU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q 
        = ((0xffU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q) 
                                >> 8U))) : 0U) << 8U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q 
        = ((0x3ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x3ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                              ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q
                              : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q 
                                 >> 0xaU))) : 0U) << 0xaU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q 
        = ((0x3ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x3ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                              ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q
                              : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q 
                                 >> 0xaU))) : 0U) << 0xaU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q) 
                             >> 2U))) : 0U) << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q) 
                             >> 2U))) : 0U) << 2U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        __Vtemp9518[1U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[1U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U]);
        __Vtemp9518[2U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[6U]);
        __Vtemp9518[3U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[7U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U] 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[0U]
                : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U]);
    } else {
        __Vtemp9518[1U] = 0U;
        __Vtemp9518[2U] = 0U;
        __Vtemp9518[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U] 
        = __Vtemp9518[1U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[6U] 
        = __Vtemp9518[2U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[7U] 
        = __Vtemp9518[3U];
    __Vtemp9523 = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U]))))
                    : 0ULL);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U] 
        = (IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U]))))
                    : 0ULL));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U] 
        = (IData)((__Vtemp9523 >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q 
        = ((0x1fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                               ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q
                               : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q 
                                  >> 0xdU))) : 0U) 
              << 0xdU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q 
        = ((0x1fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                               ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q
                               : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q 
                                  >> 0xdU))) : 0U) 
              << 0xdU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DP 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DN;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DP = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_cl_idx_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_idx;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_cl_vld_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_cl_idx_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_cl_vld_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock)
                 ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d)
                 : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__cmp_en_q 
            = (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req)) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld))) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__cmp_en_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_rnd_mode_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_rnd_mode_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_rnd_mode_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_rnd_mode_q) 
                             >> 3U))) : 0U) << 3U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__cnt_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx_q 
            = (0xffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld)
                         ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_idx)
                         : ((0x17U >= (0x18U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes) 
                                                << 3U)))
                             ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_idx 
                                >> (0x18U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes) 
                                             << 3U)))
                             : 0U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_sel_q 
            = (3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes));
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rd_tag_q 
            = (0xfffffffffffULL & ((0xfffffffc00000ULL 
                                    & ((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__data_nodes[4U])) 
                                       << 0x16U)) | 
                                   (0xfffffffffffffULL 
                                    & ((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__data_nodes[3U])) 
                                       >> 0xaU))));
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DN;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SP 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SN) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SP 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SN) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SP 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SN) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SN) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SP 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SN) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SP 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SN) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DP 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DN) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_off_q 
            = (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld)
                        ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_q[1U] 
                            << 0xdU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_q[0U] 
                                        >> 0x13U)) : 
                       ((0xbU >= (0xcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes) 
                                          << 2U))) ? 
                        ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_off) 
                         >> (0xcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes) 
                                     << 2U))) : 0U)));
        __Vtemp9540[0U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[0U]
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[3U] 
                                << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[2U] 
                                             >> 0xcU)));
        __Vtemp9540[1U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[1U]
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[4U] 
                                << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[3U] 
                                             >> 0xcU)));
        __Vtemp9540[2U] = (0xfffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                                      ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[2U]
                                      : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[4U] 
                                         >> 0xcU)));
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_sel_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rd_tag_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DP = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_off_q = 0U;
        __Vtemp9540[0U] = 0U;
        __Vtemp9540[1U] = 0U;
        __Vtemp9540[2U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[2U] 
        = ((0xfffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[2U]) 
           | (0xfffff000U & (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                               ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                                   ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[0U]
                                   : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[3U] 
                                       << 0x14U) | 
                                      (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[2U] 
                                       >> 0xcU))) : 0U) 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[3U] 
        = ((0xfffU & (__Vtemp9540[0U] >> 0x14U)) | 
           (0xfffff000U & (__Vtemp9540[1U] << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[4U] 
        = ((0xfffU & (__Vtemp9540[1U] >> 0x14U)) | 
           (0xfffff000U & (__Vtemp9540[2U] << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_vld_q1 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_vld_q));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DN;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S) 
                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S) 
                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))
                ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt)
                : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[4U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[4U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_user_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_user_d));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d;
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__cnt_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_data_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_data_d;
        __Vtemp9549[0U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[0U]
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[6U] 
                                << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[5U] 
                                             >> 3U)));
        __Vtemp9549[1U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[1U]
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[7U] 
                                << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[6U] 
                                             >> 3U)));
        __Vtemp9549[2U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[2U]
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[8U] 
                                << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[7U] 
                                             >> 3U)));
        __Vtemp9549[3U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[3U]
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[9U] 
                                << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[8U] 
                                             >> 3U)));
        __Vtemp9549[4U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[4U]
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[0xaU] 
                                << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[9U] 
                                             >> 3U)));
        __Vtemp9549[5U] = (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                                  ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[5U]
                                  : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[0xaU] 
                                     >> 3U)));
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_data_q = 0ULL;
        __Vtemp9549[0U] = 0U;
        __Vtemp9549[1U] = 0U;
        __Vtemp9549[2U] = 0U;
        __Vtemp9549[3U] = 0U;
        __Vtemp9549[4U] = 0U;
        __Vtemp9549[5U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[5U] 
        = ((7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[5U]) 
           | (0xfffffff8U & (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                               ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                                   ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[0U]
                                   : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[6U] 
                                       << 0x1dU) | 
                                      (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[5U] 
                                       >> 3U))) : 0U) 
                             << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[6U] 
        = ((7U & (__Vtemp9549[0U] >> 0x1dU)) | (0xfffffff8U 
                                                & (__Vtemp9549[1U] 
                                                   << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[7U] 
        = ((7U & (__Vtemp9549[1U] >> 0x1dU)) | (0xfffffff8U 
                                                & (__Vtemp9549[2U] 
                                                   << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[8U] 
        = ((7U & (__Vtemp9549[2U] >> 0x1dU)) | (0xfffffff8U 
                                                & (__Vtemp9549[3U] 
                                                   << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[9U] 
        = ((7U & (__Vtemp9549[3U] >> 0x1dU)) | (0xfffffff8U 
                                                & (__Vtemp9549[4U] 
                                                   << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[0xaU] 
        = ((7U & (__Vtemp9549[4U] >> 0x1dU)) | (0xfffffff8U 
                                                & (__Vtemp9549[5U] 
                                                   << 3U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x1aU] 
                    >> 0x1aU))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x18U] 
                    >> 4U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x15U] 
                    >> 0xeU))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x12U] 
                    >> 0x18U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x10U] 
                    >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xdU] 
                    >> 0xcU))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xaU] 
                    >> 0x16U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[8U])));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[5U] 
                    >> 0xaU))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[2U] 
                    >> 0x14U))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__trans_id_q 
            = vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__trans_id_n;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__msip_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_clint__DOT__msip_n) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__mtimecmp_q 
            = vlTOPp->ariane_testharness__DOT__i_clint__DOT__mtimecmp_n;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__mtime_q 
            = vlTOPp->ariane_testharness__DOT__i_clint__DOT__mtime_n;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_id_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_id_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_excl_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_excl_d) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__trans_id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__msip_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__mtimecmp_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__mtime_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_excl_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dest_exp_q 
        = ((0xfffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dest_exp_q) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xfffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                              ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dest_exp_q
                              : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dest_exp_q 
                                 >> 0xcU))) : 0U) << 0xcU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_exp_q 
        = ((0xfffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_exp_q) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xfffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                              ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_exp_q
                              : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_exp_q 
                                 >> 0xcU))) : 0U) << 0xcU));
    __Vtemp9558 = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[2U]))))
                    : 0ULL);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[2U] 
        = (IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[2U]))))
                    : 0ULL));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[3U] 
        = (IData)((__Vtemp9558 >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_is_int_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_is_int_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_is_int_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_is_int_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_op_mod_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_op_mod_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_op_mod_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_op_mod_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q 
        = ((0xffU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                >> 8U))) : 0U) << 8U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_fmt_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_fmt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_fmt_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_fmt_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_int_fmt_q 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_int_fmt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_int_fmt_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_int_fmt_q) 
                             >> 2U))) : 0U) << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_is_int_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_is_int_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_is_int_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_is_int_q))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_d[0U];
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_d[1U];
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_d[2U];
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__ax_req_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__id_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__id_d;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__address_q 
            = vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__address_n;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__address_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi2rom__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__read_pointer_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
            ? (IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d)
            : 0U);
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__r_busy_load) {
            vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__r_busy_q 
                = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__r_busy_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__r_busy_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_valid 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_r_valid_o) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_state_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_valid = 0U;
        vlTOPp->ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_state_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_dst_fmt_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_dst_fmt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_dst_fmt_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_dst_fmt_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_clr_gnt))));
    vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__read_pointer_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__mem_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_addr_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_addr_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__b_excl_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__b_excl_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_state_d;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_addr_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__b_excl_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q))));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_ready 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_ready));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_valid 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_valid));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_valid 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_b_valid_o));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__size_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__size_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__addr_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_ready 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_ready) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_valid 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_valid) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__size_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__addr_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_ready = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_valid = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q)
                            : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q) 
                               >> 4U))) : 0U) << 4U));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_ready 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_ready));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_valid 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_valid));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
            ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d)
            : 0U);
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q 
                = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock)
               ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d)
               : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock)
               ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d)
               : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock)
               ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d)
               : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock)
               ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d)
               : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q) 
                             >> 3U))) : 0U) << 3U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n;
        __Vtemp9576[1U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[1U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[4U]);
        __Vtemp9576[2U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[2U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[5U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[3U] 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[0U]
                : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[3U]);
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        __Vtemp9576[1U] = 0U;
        __Vtemp9576[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[3U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[4U] 
        = __Vtemp9576[1U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[5U] 
        = __Vtemp9576[2U];
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_state_d;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q)
                            : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q) 
                               >> 4U))) : 0U) << 4U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q) 
                             >> 3U))) : 0U) << 3U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        __Vtemp9583[1U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[1U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[7U]);
        __Vtemp9583[2U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[2U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[8U]);
        __Vtemp9583[3U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[3U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[9U]);
        __Vtemp9583[4U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[4U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[0xaU]);
        __Vtemp9583[5U] = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[5U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[0xbU]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[6U] 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[0U]
                : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[6U]);
    } else {
        __Vtemp9583[1U] = 0U;
        __Vtemp9583[2U] = 0U;
        __Vtemp9583[3U] = 0U;
        __Vtemp9583[4U] = 0U;
        __Vtemp9583[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[6U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[7U] 
        = __Vtemp9583[1U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[8U] 
        = __Vtemp9583[2U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[9U] 
        = __Vtemp9583[3U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[0xaU] 
        = __Vtemp9583[4U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[0xbU] 
        = __Vtemp9583[5U];
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_q 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_q)
                            : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_q) 
                               >> 4U))) : 0U) << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q) 
                             >> 3U))) : 0U) << 3U));
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_ready 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__mst_ports_req_o[0U]);
    vlTOPp->ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_ready 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__mst_ports_req_o[3U] 
              >> 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_int_fmt_q 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_int_fmt_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_int_fmt_q)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_int_fmt_q) 
                             >> 2U))) : 0U) << 2U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffffff0ULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | (IData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                               ? (0xfU & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                           ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                           : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q)))
                               : 0U))));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffffffffffff0fULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 4U))))
                                : 0U))) << 4U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffff0ffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 8U))))
                                : 0U))) << 8U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffffffffff0fffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0xcU))))
                                : 0U))) << 0xcU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffffff0ffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x10U))))
                                : 0U))) << 0x10U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffffffff0fffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x14U))))
                                : 0U))) << 0x14U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffff0ffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x18U))))
                                : 0U))) << 0x18U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffffff0fffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x1cU))))
                                : 0U))) << 0x1cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffff0ffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x100U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x20U))))
                                : 0U))) << 0x20U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffff0fffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x200U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x24U))))
                                : 0U))) << 0x24U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffff0ffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x400U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x28U))))
                                : 0U))) << 0x28U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffff0fffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x800U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x2cU))))
                                : 0U))) << 0x2cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfff0ffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x1000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x30U))))
                                : 0U))) << 0x30U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xff0fffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x2000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x34U))))
                                : 0U))) << 0x34U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xf0ffffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x4000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x38U))))
                                : 0U))) << 0x38U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x8000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x3cU))))
                                : 0U))) << 0x3cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffffff0ULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | (IData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                               ? (0xfU & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                           ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                           : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q)))
                               : 0U))));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffffffffffff0fULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 4U))))
                                : 0U))) << 4U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffff0ffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 8U))))
                                : 0U))) << 8U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffffffffff0fffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0xcU))))
                                : 0U))) << 0xcU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffffff0ffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x10U))))
                                : 0U))) << 0x10U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffffffff0fffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x14U))))
                                : 0U))) << 0x14U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffff0ffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x18U))))
                                : 0U))) << 0x18U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffffff0fffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x1cU))))
                                : 0U))) << 0x1cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffff0ffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x100U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x20U))))
                                : 0U))) << 0x20U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffffff0fffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x200U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x24U))))
                                : 0U))) << 0x24U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffff0ffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x400U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x28U))))
                                : 0U))) << 0x28U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xffff0fffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x800U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x2cU))))
                                : 0U))) << 0x2cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfff0ffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x1000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x30U))))
                                : 0U))) << 0x30U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xff0fffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x2000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x34U))))
                                : 0U))) << 0x34U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xf0ffffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x4000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x38U))))
                                : 0U))) << 0x38U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x8000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q 
                                                       >> 0x3cU))))
                                : 0U))) << 0x3cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffffff0ULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | (IData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                               ? (0xfU & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                           ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                           : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q)))
                               : 0U))));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffffffffffff0fULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 4U))))
                                : 0U))) << 4U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffff0ffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 8U))))
                                : 0U))) << 8U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffffffffff0fffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0xcU))))
                                : 0U))) << 0xcU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffffff0ffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x10U))))
                                : 0U))) << 0x10U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffffffff0fffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x14U))))
                                : 0U))) << 0x14U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffff0ffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x18U))))
                                : 0U))) << 0x18U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffffff0fffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x1cU))))
                                : 0U))) << 0x1cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffff0ffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x100U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x20U))))
                                : 0U))) << 0x20U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffff0fffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x200U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x24U))))
                                : 0U))) << 0x24U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffff0ffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x400U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x28U))))
                                : 0U))) << 0x28U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffff0fffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x800U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x2cU))))
                                : 0U))) << 0x2cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfff0ffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x1000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x30U))))
                                : 0U))) << 0x30U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xff0fffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x2000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x34U))))
                                : 0U))) << 0x34U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xf0ffffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x4000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x38U))))
                                : 0U))) << 0x38U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x8000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x3cU))))
                                : 0U))) << 0x3cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffffff0ULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | (IData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                               ? (0xfU & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                           ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                           : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q)))
                               : 0U))));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffffffffffff0fULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 4U))))
                                : 0U))) << 4U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffff0ffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 8U))))
                                : 0U))) << 8U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffffffffff0fffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0xcU))))
                                : 0U))) << 0xcU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffffff0ffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x10U))))
                                : 0U))) << 0x10U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffffffff0fffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x14U))))
                                : 0U))) << 0x14U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffff0ffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x18U))))
                                : 0U))) << 0x18U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffffff0fffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x1cU))))
                                : 0U))) << 0x1cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffff0ffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x100U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x20U))))
                                : 0U))) << 0x20U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffffff0fffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x200U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x24U))))
                                : 0U))) << 0x24U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffff0ffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x400U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x28U))))
                                : 0U))) << 0x28U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xffff0fffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x800U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x2cU))))
                                : 0U))) << 0x2cU));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfff0ffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x1000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x30U))))
                                : 0U))) << 0x30U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xff0fffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x2000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x34U))))
                                : 0U))) << 0x34U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xf0ffffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x4000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x38U))))
                                : 0U))) << 0x38U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
        = ((0xfffffffffffffffULL & vlTOPp->__Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q) 
           | ((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                                ? (0xfU & ((0x8000U 
                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))
                                            ? vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[0U]
                                            : (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q 
                                                       >> 0x3cU))))
                                : 0U))) << 0x3cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_mod_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_mod_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_mod_q) 
                     >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_mod_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_is_boxed_q 
        = ((0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_is_boxed_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                             ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_is_boxed_q)
                             : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_is_boxed_q) 
                                >> 5U))) : 0U) << 5U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                    >> 0x19U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                    >> 0x1dU))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0U])));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                    >> 4U))));
    __Vtemp9593 = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U]))))
                    : 0ULL);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U] 
        = (IData)(((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
                    ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena)
                        ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[0U])))
                        : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U]))))
                    : 0ULL));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[3U] 
        = (IData)((__Vtemp9593 >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_cnt_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_cnt_d));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_state_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_state_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__status_cnt_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_state_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_n[3U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[3U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__read_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[3U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[4U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[4U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[5U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[5U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[6U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[6U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[7U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[7U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[8U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[8U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[8U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__read_pointer_n));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__arb_gnt))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)
            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_d)
            : 0U);
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__status_cnt_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__status_cnt_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__status_cnt_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_rm_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_rm_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_rm_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_dstfmt_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_dstfmt_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_dstfmt_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_srcfmt_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_srcfmt_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_srcfmt_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_ifmt_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_ifmt_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_ifmt_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_mod_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_mod_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_mod_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Crtl_cnt_S 
            = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Final_state_S) 
                | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex))
                ? 0U : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Fsm_enable_S)
                         ? (0x3fU & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Crtl_cnt_S)))
                         : 0U));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_valid_q 
            = (((((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__mult_valid_q)) 
                 & (((((0x44U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                           >> 3U))) 
                       | (0x45U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                             >> 3U)))) 
                      | (0x46U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                            >> 3U)))) 
                     | (0x47U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                           >> 3U)))) 
                    | (0x48U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                          >> 3U))))) 
                & (((((0x44U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                          >> 3U))) 
                      | (0x45U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                            >> 3U)))) 
                     | (0x46U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                           >> 3U)))) 
                    | (0x47U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                          >> 3U)))) 
                   | (0x48U == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[6U] 
                                         >> 3U))))) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Crtl_cnt_S = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_valid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_valid_q)))));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n)) 
                 | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S) 
                     & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))
                     ? (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_SB))
                     : (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Final_state_S) 
                         | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                        | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_valid_q 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_valid_q)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Sqrt_enable_S 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
              & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__sqrt_valid) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready)) 
                 | ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_done)) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Sqrt_enable_S)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
              & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__div_valid) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready)) 
                 | ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_done)) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S)))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_vec_op_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_vec_op_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_vec_op_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_b_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_b_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_b_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_c_q 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_c_d;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_c_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_fmt_q = 0U;
        if ((((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                  >> 4U)) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro)) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb))) {
            if ((0x20U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                              >> 4U)))) {
                    if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                  >> 3U)))) {
                        if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                      >> 2U)))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_fmt_q 
                                = (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[3U] 
                                          << 0xfU) 
                                         | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                                            >> 0x11U)));
                        }
                    }
                }
            } else {
                if ((0x10U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                    if ((8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                        if ((4U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_fmt_q 
                                = (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[3U] 
                                          << 2U) | 
                                         (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                                          >> 0x1eU)));
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_fmt_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_rm_q = 0U;
        if ((((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                  >> 4U)) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro)) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb))) {
            if ((0x20U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                              >> 4U)))) {
                    if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                  >> 3U)))) {
                        if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                      >> 2U)))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_rm_q 
                                = (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                                         >> 0x13U));
                        }
                    }
                }
            } else {
                if ((0x10U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                    if ((8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                        if ((4U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_rm_q 
                                = (7U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[3U] 
                                          << 0xfU) 
                                         | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                                            >> 0x11U)));
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_rm_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_tag_q 
                = (7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_data[0U]);
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_tag_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_a_q 
                = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_data[6U])) 
                    << 0x3dU) | (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_data[5U])) 
                                  << 0x1dU) | ((QData)((IData)(
                                                               vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_data[4U])) 
                                               >> 3U)));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_a_q = 0ULL;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__state_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__state_d));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q 
        = ((5U & (IData)(vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
               & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                  & ((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_ready))
                      ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q) 
                         >> 2U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q) 
                                   >> 1U)))) << 1U));
    vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q 
        = ((6U & (IData)(vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
              & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex)) 
                 & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_ready))
                     ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q) 
                        >> 1U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q)))));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_valid_q = 0U;
        if ((((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[2U] 
                  >> 4U)) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro)) 
             & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb))) {
            if ((0x20U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                              >> 4U)))) {
                    if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                  >> 3U)))) {
                        if ((1U & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U] 
                                      >> 2U)))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_valid_q = 1U;
                        }
                    }
                }
            } else {
                if ((0x10U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                    if ((8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                        if ((4U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[9U])) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_valid_q = 1U;
                        }
                    }
                }
            }
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_unissued_instr_ctrl_id) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_valid_q = 0U;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_valid_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operator_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operator_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_a_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_a_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__trans_id_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__trans_id_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__imm_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__imm_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_b_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_b_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fu_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fu_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operator_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_a_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__trans_id_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__imm_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_b_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fu_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__current_instruction_is_sfence_vma)) 
                   & (~ ((0x1eU == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fu_data_id_ex[6U] 
                                             >> 3U))) 
                         & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__csr_valid_q)))))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__vaddr_to_be_flushed 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_a_n;
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__vaddr_to_be_flushed = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__current_instruction_is_sfence_vma)) 
                   & (~ ((0x1eU == (0x7fU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fu_data_id_ex[6U] 
                                             >> 3U))) 
                         & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__csr_valid_q)))))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__asid_to_be_flushed 
                = (0xffffU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_b_n));
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__asid_to_be_flushed = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__dcache_flush_ctrl_cache = 0U;
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__state_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__state_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__status_cnt_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__flush_amo_buffer)
                ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__status_cnt_n));
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__1__KET____DOT__i_target__irq 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__1__KET____DOT__i_target__DOT__gen_sequential__DOT__irq_next) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__0__KET____DOT__i_target__irq 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__0__KET____DOT__i_target__DOT__gen_sequential__DOT__irq_next) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_vld_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_vld_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[5U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[5U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[6U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[6U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[7U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[7U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[8U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[8U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[9U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[9U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xaU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xaU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xbU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xbU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xcU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xcU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xdU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xdU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xeU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xeU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xfU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xfU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x10U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x10U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x11U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x11U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x12U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x12U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x13U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x13U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x14U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x14U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x15U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x15U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x16U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x16U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x17U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x17U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x18U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x18U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x19U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x19U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1aU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x1aU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1bU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x1bU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__instret_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__instret_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__cycle_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__cycle_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sscratch_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sscratch_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mip_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mip_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch0_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch0_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mscratch_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mscratch_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mie_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mie_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch1_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch1_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcache_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcache_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__icache_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__icache_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__state_q = 3U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__status_cnt_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__1__KET____DOT__i_target__irq = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__0__KET____DOT__i_target__irq = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_vld_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xcU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xdU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xeU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xfU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x10U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x11U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x12U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x13U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x14U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x15U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x16U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x17U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x18U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x19U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1aU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1bU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__instret_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__cycle_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sscratch_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mip_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch0_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mscratch_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mie_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch1_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcache_q = 1ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__icache_q = 1ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
            = (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[0U]))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0U] 
            = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[1U] 
            = ((0xffc00000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[1U]) 
               | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                          >> 0x20U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
            = (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[3U])) 
                                       << 0x2aU) | 
                                      (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[2U])) 
                                        << 0xaU) | 
                                       ((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[1U])) 
                                        >> 0x16U))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[1U] 
            = ((0x3fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[1U]) 
               | (0xffc00000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                                 << 0x16U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[2U] 
            = ((0x3fffffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                             >> 0xaU)) | (0xffc00000U 
                                          & ((IData)(
                                                     (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                                      >> 0x20U)) 
                                             << 0x16U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[3U] 
            = ((0xfffff000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[3U]) 
               | (0x3fffffU & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                        >> 0x20U)) 
                               >> 0xaU)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
            = (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[5U])) 
                                       << 0x34U) | 
                                      (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[4U])) 
                                        << 0x14U) | 
                                       ((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[3U])) 
                                        >> 0xcU))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[3U] 
            = ((0xfffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[3U]) 
               | (0xfffff000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                                 << 0xcU)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[4U] 
            = ((0xfffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                          >> 0x14U)) | (0xfffff000U 
                                        & ((IData)(
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                                    >> 0x20U)) 
                                           << 0xcU)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[5U] 
            = ((0xfffffffcU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[5U]) 
               | (0xfffU & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                     >> 0x20U)) >> 0x14U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
            = (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[7U])) 
                                       << 0x3eU) | 
                                      (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[6U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[5U])) 
                                        >> 2U))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[5U] 
            = ((3U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[5U]) 
               | (0xfffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                                 << 2U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[6U] 
            = ((0xff000000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[6U]) 
               | ((3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                         >> 0x1eU)) | (0xfffffffcU 
                                       & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                                   >> 0x20U)) 
                                          << 2U))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
            = (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[8U])) 
                                       << 0x28U) | 
                                      (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[7U])) 
                                        << 8U) | ((QData)((IData)(
                                                                  vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[6U])) 
                                                  >> 0x18U))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[6U] 
            = ((0xffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[6U]) 
               | (0xff000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                                 << 0x18U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[7U] 
            = ((0xffffffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                             >> 8U)) | (0xff000000U 
                                        & ((IData)(
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                                    >> 0x20U)) 
                                           << 0x18U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[8U] 
            = ((0xffffc000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[8U]) 
               | (0xffffffU & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                        >> 0x20U)) 
                               >> 8U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
            = (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[0xaU])) 
                                       << 0x32U) | 
                                      (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[9U])) 
                                        << 0x12U) | 
                                       ((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[8U])) 
                                        >> 0xeU))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[8U] 
            = ((0x3fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[8U]) 
               | (0xffffc000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                                 << 0xeU)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[9U] 
            = ((0x3fffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                           >> 0x12U)) | (0xffffc000U 
                                         & ((IData)(
                                                    (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                                     >> 0x20U)) 
                                            << 0xeU)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xaU] 
            = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xaU]) 
               | (0x3fffU & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                      >> 0x20U)) >> 0x12U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
            = (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[0xcU])) 
                                       << 0x3cU) | 
                                      (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[0xbU])) 
                                        << 0x1cU) | 
                                       ((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[0xaU])) 
                                        >> 4U))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xaU] 
            = ((0xfU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xaU]) 
               | (0xfffffff0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                                 << 4U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xbU] 
            = ((0xfc000000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xbU]) 
               | ((0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                           >> 0x1cU)) | (0xfffffff0U 
                                         & ((IData)(
                                                    (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                                     >> 0x20U)) 
                                            << 4U))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
            = (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[0xdU])) 
                                       << 0x26U) | 
                                      (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[0xcU])) 
                                        << 6U) | ((QData)((IData)(
                                                                  vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[0xbU])) 
                                                  >> 0x1aU))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xbU] 
            = ((0x3ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xbU]) 
               | (0xfc000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                                 << 0x1aU)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xcU] 
            = ((0x3ffffffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1) 
                              >> 6U)) | (0xfc000000U 
                                         & ((IData)(
                                                    (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                                     >> 0x20U)) 
                                            << 0x1aU)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xdU] 
            = ((0xffff0000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xdU]) 
               | (0x3ffffffU & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1 
                                         >> 0x20U)) 
                                >> 6U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xdU] 
            = (0xffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xdU]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xeU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xfU] 
            = (0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xfU]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xfU] 
            = (0x3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xfU]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x10U] 
            = (0xf0000000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x10U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x10U] 
            = (0xfffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x10U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x11U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x12U] 
            = (0xfffc0000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x12U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x12U] 
            = (0x3ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x12U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x13U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x14U] 
            = (0xffffff00U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x14U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x14U] 
            = (0xffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x14U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x15U] 
            = (0xc0000000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x15U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x15U] 
            = (0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x15U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x16U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x17U] 
            = (0xfff00000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x17U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x17U] 
            = (0xfffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x17U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x18U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x19U] 
            = (0xfffffc00U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x19U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x19U] 
            = (0x3ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x19U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x1aU] = 0U;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xcU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xdU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xeU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0xfU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x10U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x11U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x12U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x13U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x14U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x15U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x16U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x17U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x18U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x19U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[0x1aU] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__fcsr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__fcsr_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stvec_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stvec_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtvec_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtvec_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dpc_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dpc_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__medeleg_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__medeleg_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stval_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stval_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scause_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scause_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcause_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcause_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtval_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtval_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mepc_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mepc_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sepc_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sepc_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scounteren_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scounteren_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcounteren_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcounteren_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__fcsr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stvec_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtvec_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dpc_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__medeleg_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stval_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scause_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcause_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtval_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mepc_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sepc_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scounteren_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcounteren_q = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_q 
            = (3U | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_q);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_q 
            = (0x40000000U | (0xfffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_q));
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__amo_req_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__amo_req[4U] 
              >> 6U));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] 
            = ((0xffffff00U & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U]) 
               | (0xffU & ((2U != (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                          << 0x1dU) 
                                         | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[0U] 
                                            >> 3U))))
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[0U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U])));
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] 
            = ((0xffff00ffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U]) 
               | (0xff00U & (((2U != (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                             << 0x15U) 
                                            | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[0U] 
                                               >> 0xbU))))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[0U] 
                                                >> 8U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] 
                                                >> 8U))) 
                             << 8U)));
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] 
            = ((0xff00ffffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U]) 
               | (0xff0000U & (((2U != (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                               << 0xdU) 
                                              | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[0U] 
                                                 >> 0x13U))))
                                 ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                     << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[0U] 
                                                  >> 0x10U))
                                 : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
                                     << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] 
                                                  >> 0x10U))) 
                               << 0x10U)));
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] 
            = ((0xffffffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U]) 
               | (0xff000000U & (((2U != (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                                 << 5U) 
                                                | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[0U] 
                                                   >> 0x1bU))))
                                   ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                       << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[0U] 
                                                 >> 0x18U))
                                   : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
                                       << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] 
                                                 >> 0x18U))) 
                                 << 0x18U)));
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
            = ((0xffffff00U & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U]) 
               | (0xffU & ((2U != (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[2U] 
                                          << 0x1dU) 
                                         | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                            >> 3U))))
                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U]
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U])));
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
            = ((0xffff00ffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U]) 
               | (0xff00U & (((2U != (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[2U] 
                                             << 0x15U) 
                                            | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                               >> 0xbU))))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[2U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                                >> 8U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
                                                >> 8U))) 
                             << 8U)));
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
            = ((0xff00ffffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U]) 
               | (0xff0000U & (((2U != (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[2U] 
                                               << 0xdU) 
                                              | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                                 >> 0x13U))))
                                 ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[2U] 
                                     << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                                  >> 0x10U))
                                 : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] 
                                     << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
                                                  >> 0x10U))) 
                               << 0x10U)));
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
            = ((0xffffffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U]) 
               | (0xff000000U & (((2U != (3U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[2U] 
                                                 << 5U) 
                                                | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                                   >> 0x1bU))))
                                   ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[2U] 
                                       << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[1U] 
                                                 >> 0x18U))
                                   : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] 
                                       << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] 
                                                 >> 0x18U))) 
                                 << 0x18U)));
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] 
            = (0xffffff00U & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U]);
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] 
            = (0xffff00ffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U]);
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] 
            = (0xff00ffffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U]);
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] 
            = (0xffffffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U]);
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U] 
            = (0xffffff00U & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U]);
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U] 
            = (0xffff00ffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U]);
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U] 
            = (0xff00ffffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U]);
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U] 
            = (0xffffffU & vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U]);
    } else {
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[0U] = 0U;
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[1U] = 0U;
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[2U] = 0U;
        vlTOPp->__Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[3U] = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mideleg_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mideleg_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__controller_i__DOT__fence_active_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__controller_i__DOT__fence_active_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__wfi_q 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__wfi_d) 
               & 1U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__csr_buffer_i__DOT__csr_reg_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__csr_buffer_i__DOT__csr_reg_n;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_status_cnt_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_status_cnt_n;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mideleg_q = 0ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__controller_i__DOT__fence_active_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__wfi_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__csr_buffer_i__DOT__csr_reg_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_status_cnt_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__gate_clock)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[0U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_n[0U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[1U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_n[1U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[2U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_n[2U];
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[3U] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_n[3U];
        }
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[3U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__read_pointer_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__flush_amo_buffer)) 
              & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__read_pointer_n)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__en_ld_st_translation_q 
        = ((IData)(vlTOPp->ariane_testharness__DOT__ndmreset_n) 
           & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mprv) 
                & (8U == (0xfU & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__satp_q 
                                          >> 0x3cU))))) 
               & (3U != (3U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mstatus_q 
                                       >> 0xbU))))) 
              | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__enable_translation_csr_ex)));
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__priv_lvl_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__priv_lvl_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__commit_pointer_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__commit_pointer_n;
        __Vilp = 0U;
        while ((__Vilp <= 0x5aU)) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__mem_q[__Vilp] 
                = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__mem_n[__Vilp];
            __Vilp = ((IData)(1U) + __Vilp);
        }
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_d[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_d[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_d[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_d[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_tid_q 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_wr_pop)
                      ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__mem_q) 
                         >> (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__read_pointer_q) 
                                   << 1U))) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__mem_q) 
                                               >> (7U 
                                                   & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__read_pointer_q) 
                                                      << 1U)))));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_type_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_type_d;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_inv_q 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_inv_d;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__priv_lvl_q = 3U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__commit_pointer_q = 0U;
        __Vilp = 0U;
        while ((__Vilp <= 0x5aU)) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__mem_q[__Vilp] = 0U;
            __Vilp = ((IData)(1U) + __Vilp);
        }
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_tid_q = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_type_q = 2U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_inv_q = 0U;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__unnamedblk2__DOT__i = 2U;
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__debug_mode_q) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode = 0x44U;
        } else {
            if ((3U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__priv_lvl))) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode = 0x4dU;
            } else {
                if ((1U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__priv_lvl))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode = 0x53U;
                } else {
                    if ((0U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__priv_lvl))) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode = 0x55U;
                    }
                }
            }
        }
        if (VL_UNLIKELY((1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_ack) 
                               & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[2U] 
                                     >> 4U)))))) {
            VL_FWRITEF(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f,"%20# 0x%0x %s (0x%x) DASM(%x)\n",
                       64,vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__cycles,
                       64,(((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xbU])) 
                            << 0x37U) | (((QData)((IData)(
                                                          vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU])) 
                                          << 0x17U) 
                                         | ((QData)((IData)(
                                                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U])) 
                                            >> 9U))),
                       8,(IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode),
                       32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[3U] 
                            << 0x1bU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[2U] 
                                         >> 5U)),32,
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[3U] 
                         << 0x1bU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[2U] 
                                      >> 5U)));
        } else {
            if ((1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_ack) 
                       & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[2U] 
                          >> 4U)))) {
                if (VL_UNLIKELY((2ULL == (((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[6U])) 
                                           << 0x3bU) 
                                          | (((QData)((IData)(
                                                              vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[5U])) 
                                              << 0x1bU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[4U])) 
                                                >> 5U)))))) {
                    VL_FWRITEF(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f,"Exception Cause: Illegal Instructions, DASM(%x) PC=%x\n",
                               32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[3U] 
                                    << 0x1bU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[2U] 
                                                 >> 5U)),
                               64,(((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xbU])) 
                                    << 0x37U) | (((QData)((IData)(
                                                                  vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU])) 
                                                  << 0x17U) 
                                                 | ((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U])) 
                                                    >> 9U))));
                } else {
                    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__debug_mode_q) {
                        VL_FWRITEF(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f,"%20# 0x%0x %s (0x%x) DASM(%x)\n",
                                   64,vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__cycles,
                                   64,(((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xbU])) 
                                        << 0x37U) | 
                                       (((QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU])) 
                                         << 0x17U) 
                                        | ((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U])) 
                                           >> 9U))),
                                   8,(IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode),
                                   32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[3U] 
                                        << 0x1bU) | 
                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[2U] 
                                        >> 5U)),32,
                                   ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[3U] 
                                     << 0x1bU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[2U] 
                                                  >> 5U)));
                    } else {
                        VL_FWRITEF(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f,"Exception Cause: %5#, DASM(%x) PC=%x\n",
                                   64,(((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[6U])) 
                                        << 0x3bU) | 
                                       (((QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[5U])) 
                                         << 0x1bU) 
                                        | ((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[4U])) 
                                           >> 5U))),
                                   32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[3U] 
                                        << 0x1bU) | 
                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[2U] 
                                        >> 5U)),64,
                                   (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xbU])) 
                                     << 0x37U) | (((QData)((IData)(
                                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU])) 
                                                   << 0x17U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U])) 
                                                     >> 9U))));
                    }
                }
            }
        }
        if (VL_UNLIKELY((1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_ack) 
                                >> 1U) & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xdU] 
                                             >> 0xdU)))))) {
            VL_FWRITEF(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f,"%20# 0x%0x %s (0x%x) DASM(%x)\n",
                       64,vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__cycles,
                       64,(((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x16U])) 
                            << 0x2eU) | (((QData)((IData)(
                                                          vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U])) 
                                          << 0xeU) 
                                         | ((QData)((IData)(
                                                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U])) 
                                            >> 0x12U))),
                       8,(IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode),
                       32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xeU] 
                            << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xdU] 
                                         >> 0xeU)),
                       32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xeU] 
                            << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xdU] 
                                         >> 0xeU)));
        } else {
            if ((1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_ack) 
                        >> 1U) & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xdU] 
                                  >> 0xdU)))) {
                if (VL_UNLIKELY((2ULL == (((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x11U])) 
                                           << 0x32U) 
                                          | (((QData)((IData)(
                                                              vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x10U])) 
                                              << 0x12U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xfU])) 
                                                >> 0xeU)))))) {
                    VL_FWRITEF(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f,"Exception Cause: Illegal Instructions, DASM(%x) PC=%x\n",
                               32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xeU] 
                                    << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xdU] 
                                                 >> 0xeU)),
                               64,(((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x16U])) 
                                    << 0x2eU) | (((QData)((IData)(
                                                                  vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U])) 
                                                  << 0xeU) 
                                                 | ((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U])) 
                                                    >> 0x12U))));
                } else {
                    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__debug_mode_q) {
                        VL_FWRITEF(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f,"%20# 0x%0x %s (0x%x) DASM(%x)\n",
                                   64,vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__cycles,
                                   64,(((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x16U])) 
                                        << 0x2eU) | 
                                       (((QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U])) 
                                         << 0xeU) | 
                                        ((QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U])) 
                                         >> 0x12U))),
                                   8,(IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode),
                                   32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xeU] 
                                        << 0x12U) | 
                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xdU] 
                                        >> 0xeU)),32,
                                   ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xeU] 
                                     << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xdU] 
                                                  >> 0xeU)));
                    } else {
                        VL_FWRITEF(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f,"Exception Cause: %5#, DASM(%x) PC=%x\n",
                                   64,(((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x11U])) 
                                        << 0x32U) | 
                                       (((QData)((IData)(
                                                         vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x10U])) 
                                         << 0x12U) 
                                        | ((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xfU])) 
                                           >> 0xeU))),
                                   32,((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xeU] 
                                        << 0x12U) | 
                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xdU] 
                                        >> 0xeU)),64,
                                   (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x16U])) 
                                     << 0x2eU) | (((QData)((IData)(
                                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U])) 
                                                   << 0xeU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U])) 
                                                     >> 0x12U))));
                    }
                }
            }
        }
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__cycles 
            = (1ULL + vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__cycles);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__cycles = 0ULL;
    }
    if (vlTOPp->ariane_testharness__DOT__ndmreset_n) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[5U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[5U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[6U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[6U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[7U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[7U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[8U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[8U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[9U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[9U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xaU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0xaU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xbU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0xbU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xcU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0xcU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xdU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0xdU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xeU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0xeU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xfU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0xfU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x10U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x10U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x11U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x11U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x12U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x12U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x13U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x13U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x14U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x14U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x15U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x15U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x16U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x16U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x17U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x17U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x18U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x18U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x19U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x19U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1aU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x1aU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1bU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x1bU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1cU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x1cU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1dU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x1dU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1eU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x1eU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1fU] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x1fU];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x20U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x20U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x21U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x21U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x22U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x22U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x23U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x23U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x24U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x24U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x25U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[0x25U];
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[5U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[6U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[7U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[8U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[9U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xaU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xbU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xcU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xdU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xeU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0xfU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x10U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x11U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x12U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x13U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x14U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x15U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x16U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x17U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x18U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x19U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1aU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1bU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1cU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1dU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1eU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x1fU] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x20U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x21U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x22U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x23U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x24U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[0x25U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[0U] 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[0U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[1U] 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[1U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U] 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[2U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U] 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[3U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[4U] 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[4U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[5U] 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[5U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q;
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q;
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia;
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q;
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q;
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q;
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U] 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[0U];
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U] 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[1U];
    vlTOPp->ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U] 
        = __Vdly__ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[2U];
    if (__Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][3U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][4U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v0[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][3U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][4U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v1[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][3U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][4U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v2[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][3U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][4U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v3[4U];
    }
    if (__Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q__v4) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[3U][4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[2U][4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[1U][4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[0U][4U] = 0U;
    }
    if (__Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][3U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][4U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v0[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][3U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][4U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v1[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][3U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][4U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v2[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][3U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][4U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v3[4U];
    }
    if (__Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q__v4) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[3U][4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[2U][4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[1U][4U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[0U][4U] = 0U;
    }
    if (__Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v0[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v1[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v1[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v1[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v2[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v2[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v2[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v3[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v3[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v3[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v4[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v4[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v4[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v5[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v5[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v5[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v6[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v6[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v6[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v7[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v7[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v7[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v8[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v8[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v8[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v9[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v9[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v9[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v10[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v10[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v10[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v11[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v11[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v11[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v12[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v12[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v12[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v13[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v13[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v13[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v14[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v14[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v14[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v15[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v15[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v15[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v16[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v16[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v16[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v17[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v17[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v17[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v18[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v18[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v18[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v19[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v19[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v19[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v20[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v20[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v20[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v21[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v21[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v21[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v22[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v22[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v22[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v23[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v23[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v23[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v24[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v24[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v24[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v25[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v25[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v25[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v26[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v26[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v26[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v27[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v27[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v27[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v28[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v28[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v28[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v29[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v29[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v29[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v30[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v30[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][1U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v30[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v31[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v31[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][0U][2U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v31[2U];
    }
    if (__Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q__v32) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[1U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[2U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[3U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[4U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[5U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[6U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[7U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[8U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[9U][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xaU][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xbU][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xcU][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xdU][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xeU][0U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][1U][2U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[0xfU][0U][2U] = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q 
        = __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q;
    if (__Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v0) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3fU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v0;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3fU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v1;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3eU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v2;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3eU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v3;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3dU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v4;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3dU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v5;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3cU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v6;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3cU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v7;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3bU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v8;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3bU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v9;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3aU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v10;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3aU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v11;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x39U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v12;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x39U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v13;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x38U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v14;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x38U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v15;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x37U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v16;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x37U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v17;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x36U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v18;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x36U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v19;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x35U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v20;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x35U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v21;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x34U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v22;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x34U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v23;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x33U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v24;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x33U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v25;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x32U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v26;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x32U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v27;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x31U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v28;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x31U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v29;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x30U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v30;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x30U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v31;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2fU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v32;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2fU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v33;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2eU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v34;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2eU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v35;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2dU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v36;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2dU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v37;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2cU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v38;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2cU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v39;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2bU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v40;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2bU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v41;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2aU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v42;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2aU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v43;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x29U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v44;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x29U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v45;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x28U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v46;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x28U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v47;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x27U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v48;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x27U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v49;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x26U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v50;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x26U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v51;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x25U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v52;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x25U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v53;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x24U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v54;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x24U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v55;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x23U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v56;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x23U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v57;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x22U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v58;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x22U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v59;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x21U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v60;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x21U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v61;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x20U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v62;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x20U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v63;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1fU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v64;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1fU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v65;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1eU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v66;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1eU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v67;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1dU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v68;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1dU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v69;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1cU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v70;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1cU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v71;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1bU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v72;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1bU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v73;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1aU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v74;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1aU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v75;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x19U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v76;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x19U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v77;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x18U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v78;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x18U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v79;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x17U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v80;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x17U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v81;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x16U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v82;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x16U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v83;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x15U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v84;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x15U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v85;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x14U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v86;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x14U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v87;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x13U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v88;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x13U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v89;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x12U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v90;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x12U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v91;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x11U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v92;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x11U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v93;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x10U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v94;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x10U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v95;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xfU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v96;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xfU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v97;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xeU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v98;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xeU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v99;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xdU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v100;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xdU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v101;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xcU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v102;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xcU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v103;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xbU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v104;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xbU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v105;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xaU][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v106;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xaU][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v107;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[9U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v108;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[9U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v109;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[8U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v110;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[8U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v111;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[7U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v112;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[7U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v113;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[6U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v114;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[6U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v115;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[5U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v116;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[5U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v117;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[4U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v118;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[4U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v119;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[3U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v120;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[3U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v121;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[2U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v122;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[2U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v123;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[1U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v124;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[1U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v125;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0U][1U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v126;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0U][0U] 
            = __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v127;
    }
    if (__Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q__v128) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[1U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[1U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[2U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[2U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[3U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[3U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[4U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[4U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[5U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[5U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[6U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[6U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[7U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[7U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[8U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[8U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[9U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[9U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xaU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xaU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xbU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xbU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xcU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xcU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xdU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xdU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xeU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xeU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xfU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0xfU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x10U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x10U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x11U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x11U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x12U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x12U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x13U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x13U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x14U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x14U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x15U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x15U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x16U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x16U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x17U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x17U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x18U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x18U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x19U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x19U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1aU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1aU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1bU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1bU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1cU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1cU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1dU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1dU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1eU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1eU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1fU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x1fU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x20U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x20U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x21U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x21U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x22U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x22U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x23U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x23U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x24U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x24U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x25U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x25U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x26U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x26U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x27U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x27U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x28U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x28U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x29U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x29U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2aU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2aU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2bU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2bU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2cU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2cU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2dU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2dU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2eU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2eU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2fU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x2fU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x30U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x30U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x31U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x31U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x32U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x32U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x33U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x33U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x34U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x34U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x35U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x35U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x36U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x36U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x37U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x37U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x38U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x38U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x39U][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x39U][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3aU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3aU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3bU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3bU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3cU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3cU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3dU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3dU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3eU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3eU][1U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3fU][0U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[0x3fU][1U] = 0U;
    }
}
