Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jun 14 02:25:44 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/kanai/reserch/pycmpgen/comp2_1project/162_8_5timing_opt.txt
| Design       : compressor2_1_162_8_shiftregister
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1296)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1296)
5. checking no_input_delay (162)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1296)
---------------------------
 There are 1296 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src100_reg[0]/C
src100_reg[1]/C
src100_reg[2]/C
src100_reg[3]/C
src100_reg[4]/C
src100_reg[5]/C
src100_reg[6]/C
src100_reg[7]/C
src101_reg[0]/C
src101_reg[1]/C
src101_reg[2]/C
src101_reg[3]/C
src101_reg[4]/C
src101_reg[5]/C
src101_reg[6]/C
src101_reg[7]/C
src102_reg[0]/C
src102_reg[1]/C
src102_reg[2]/C
src102_reg[3]/C
src102_reg[4]/C
src102_reg[5]/C
src102_reg[6]/C
src102_reg[7]/C
src103_reg[0]/C
src103_reg[1]/C
src103_reg[2]/C
src103_reg[3]/C
src103_reg[4]/C
src103_reg[5]/C
src103_reg[6]/C
src103_reg[7]/C
src104_reg[0]/C
src104_reg[1]/C
src104_reg[2]/C
src104_reg[3]/C
src104_reg[4]/C
src104_reg[5]/C
src104_reg[6]/C
src104_reg[7]/C
src105_reg[0]/C
src105_reg[1]/C
src105_reg[2]/C
src105_reg[3]/C
src105_reg[4]/C
src105_reg[5]/C
src105_reg[6]/C
src105_reg[7]/C
src106_reg[0]/C
src106_reg[1]/C
src106_reg[2]/C
src106_reg[3]/C
src106_reg[4]/C
src106_reg[5]/C
src106_reg[6]/C
src106_reg[7]/C
src107_reg[0]/C
src107_reg[1]/C
src107_reg[2]/C
src107_reg[3]/C
src107_reg[4]/C
src107_reg[5]/C
src107_reg[6]/C
src107_reg[7]/C
src108_reg[0]/C
src108_reg[1]/C
src108_reg[2]/C
src108_reg[3]/C
src108_reg[4]/C
src108_reg[5]/C
src108_reg[6]/C
src108_reg[7]/C
src109_reg[0]/C
src109_reg[1]/C
src109_reg[2]/C
src109_reg[3]/C
src109_reg[4]/C
src109_reg[5]/C
src109_reg[6]/C
src109_reg[7]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src110_reg[0]/C
src110_reg[1]/C
src110_reg[2]/C
src110_reg[3]/C
src110_reg[4]/C
src110_reg[5]/C
src110_reg[6]/C
src110_reg[7]/C
src111_reg[0]/C
src111_reg[1]/C
src111_reg[2]/C
src111_reg[3]/C
src111_reg[4]/C
src111_reg[5]/C
src111_reg[6]/C
src111_reg[7]/C
src112_reg[0]/C
src112_reg[1]/C
src112_reg[2]/C
src112_reg[3]/C
src112_reg[4]/C
src112_reg[5]/C
src112_reg[6]/C
src112_reg[7]/C
src113_reg[0]/C
src113_reg[1]/C
src113_reg[2]/C
src113_reg[3]/C
src113_reg[4]/C
src113_reg[5]/C
src113_reg[6]/C
src113_reg[7]/C
src114_reg[0]/C
src114_reg[1]/C
src114_reg[2]/C
src114_reg[3]/C
src114_reg[4]/C
src114_reg[5]/C
src114_reg[6]/C
src114_reg[7]/C
src115_reg[0]/C
src115_reg[1]/C
src115_reg[2]/C
src115_reg[3]/C
src115_reg[4]/C
src115_reg[5]/C
src115_reg[6]/C
src115_reg[7]/C
src116_reg[0]/C
src116_reg[1]/C
src116_reg[2]/C
src116_reg[3]/C
src116_reg[4]/C
src116_reg[5]/C
src116_reg[6]/C
src116_reg[7]/C
src117_reg[0]/C
src117_reg[1]/C
src117_reg[2]/C
src117_reg[3]/C
src117_reg[4]/C
src117_reg[5]/C
src117_reg[6]/C
src117_reg[7]/C
src118_reg[0]/C
src118_reg[1]/C
src118_reg[2]/C
src118_reg[3]/C
src118_reg[4]/C
src118_reg[5]/C
src118_reg[6]/C
src118_reg[7]/C
src119_reg[0]/C
src119_reg[1]/C
src119_reg[2]/C
src119_reg[3]/C
src119_reg[4]/C
src119_reg[5]/C
src119_reg[6]/C
src119_reg[7]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src120_reg[0]/C
src120_reg[1]/C
src120_reg[2]/C
src120_reg[3]/C
src120_reg[4]/C
src120_reg[5]/C
src120_reg[6]/C
src120_reg[7]/C
src121_reg[0]/C
src121_reg[1]/C
src121_reg[2]/C
src121_reg[3]/C
src121_reg[4]/C
src121_reg[5]/C
src121_reg[6]/C
src121_reg[7]/C
src122_reg[0]/C
src122_reg[1]/C
src122_reg[2]/C
src122_reg[3]/C
src122_reg[4]/C
src122_reg[5]/C
src122_reg[6]/C
src122_reg[7]/C
src123_reg[0]/C
src123_reg[1]/C
src123_reg[2]/C
src123_reg[3]/C
src123_reg[4]/C
src123_reg[5]/C
src123_reg[6]/C
src123_reg[7]/C
src124_reg[0]/C
src124_reg[1]/C
src124_reg[2]/C
src124_reg[3]/C
src124_reg[4]/C
src124_reg[5]/C
src124_reg[6]/C
src124_reg[7]/C
src125_reg[0]/C
src125_reg[1]/C
src125_reg[2]/C
src125_reg[3]/C
src125_reg[4]/C
src125_reg[5]/C
src125_reg[6]/C
src125_reg[7]/C
src126_reg[0]/C
src126_reg[1]/C
src126_reg[2]/C
src126_reg[3]/C
src126_reg[4]/C
src126_reg[5]/C
src126_reg[6]/C
src126_reg[7]/C
src127_reg[0]/C
src127_reg[1]/C
src127_reg[2]/C
src127_reg[3]/C
src127_reg[4]/C
src127_reg[5]/C
src127_reg[6]/C
src127_reg[7]/C
src128_reg[0]/C
src128_reg[1]/C
src128_reg[2]/C
src128_reg[3]/C
src128_reg[4]/C
src128_reg[5]/C
src128_reg[6]/C
src128_reg[7]/C
src129_reg[0]/C
src129_reg[1]/C
src129_reg[2]/C
src129_reg[3]/C
src129_reg[4]/C
src129_reg[5]/C
src129_reg[6]/C
src129_reg[7]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src130_reg[0]/C
src130_reg[1]/C
src130_reg[2]/C
src130_reg[3]/C
src130_reg[4]/C
src130_reg[5]/C
src130_reg[6]/C
src130_reg[7]/C
src131_reg[0]/C
src131_reg[1]/C
src131_reg[2]/C
src131_reg[3]/C
src131_reg[4]/C
src131_reg[5]/C
src131_reg[6]/C
src131_reg[7]/C
src132_reg[0]/C
src132_reg[1]/C
src132_reg[2]/C
src132_reg[3]/C
src132_reg[4]/C
src132_reg[5]/C
src132_reg[6]/C
src132_reg[7]/C
src133_reg[0]/C
src133_reg[1]/C
src133_reg[2]/C
src133_reg[3]/C
src133_reg[4]/C
src133_reg[5]/C
src133_reg[6]/C
src133_reg[7]/C
src134_reg[0]/C
src134_reg[1]/C
src134_reg[2]/C
src134_reg[3]/C
src134_reg[4]/C
src134_reg[5]/C
src134_reg[6]/C
src134_reg[7]/C
src135_reg[0]/C
src135_reg[1]/C
src135_reg[2]/C
src135_reg[3]/C
src135_reg[4]/C
src135_reg[5]/C
src135_reg[6]/C
src135_reg[7]/C
src136_reg[0]/C
src136_reg[1]/C
src136_reg[2]/C
src136_reg[3]/C
src136_reg[4]/C
src136_reg[5]/C
src136_reg[6]/C
src136_reg[7]/C
src137_reg[0]/C
src137_reg[1]/C
src137_reg[2]/C
src137_reg[3]/C
src137_reg[4]/C
src137_reg[5]/C
src137_reg[6]/C
src137_reg[7]/C
src138_reg[0]/C
src138_reg[1]/C
src138_reg[2]/C
src138_reg[3]/C
src138_reg[4]/C
src138_reg[5]/C
src138_reg[6]/C
src138_reg[7]/C
src139_reg[0]/C
src139_reg[1]/C
src139_reg[2]/C
src139_reg[3]/C
src139_reg[4]/C
src139_reg[5]/C
src139_reg[6]/C
src139_reg[7]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src140_reg[0]/C
src140_reg[1]/C
src140_reg[2]/C
src140_reg[3]/C
src140_reg[4]/C
src140_reg[5]/C
src140_reg[6]/C
src140_reg[7]/C
src141_reg[0]/C
src141_reg[1]/C
src141_reg[2]/C
src141_reg[3]/C
src141_reg[4]/C
src141_reg[5]/C
src141_reg[6]/C
src141_reg[7]/C
src142_reg[0]/C
src142_reg[1]/C
src142_reg[2]/C
src142_reg[3]/C
src142_reg[4]/C
src142_reg[5]/C
src142_reg[6]/C
src142_reg[7]/C
src143_reg[0]/C
src143_reg[1]/C
src143_reg[2]/C
src143_reg[3]/C
src143_reg[4]/C
src143_reg[5]/C
src143_reg[6]/C
src143_reg[7]/C
src144_reg[0]/C
src144_reg[1]/C
src144_reg[2]/C
src144_reg[3]/C
src144_reg[4]/C
src144_reg[5]/C
src144_reg[6]/C
src144_reg[7]/C
src145_reg[0]/C
src145_reg[1]/C
src145_reg[2]/C
src145_reg[3]/C
src145_reg[4]/C
src145_reg[5]/C
src145_reg[6]/C
src145_reg[7]/C
src146_reg[0]/C
src146_reg[1]/C
src146_reg[2]/C
src146_reg[3]/C
src146_reg[4]/C
src146_reg[5]/C
src146_reg[6]/C
src146_reg[7]/C
src147_reg[0]/C
src147_reg[1]/C
src147_reg[2]/C
src147_reg[3]/C
src147_reg[4]/C
src147_reg[5]/C
src147_reg[6]/C
src147_reg[7]/C
src148_reg[0]/C
src148_reg[1]/C
src148_reg[2]/C
src148_reg[3]/C
src148_reg[4]/C
src148_reg[5]/C
src148_reg[6]/C
src148_reg[7]/C
src149_reg[0]/C
src149_reg[1]/C
src149_reg[2]/C
src149_reg[3]/C
src149_reg[4]/C
src149_reg[5]/C
src149_reg[6]/C
src149_reg[7]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src150_reg[0]/C
src150_reg[1]/C
src150_reg[2]/C
src150_reg[3]/C
src150_reg[4]/C
src150_reg[5]/C
src150_reg[6]/C
src150_reg[7]/C
src151_reg[0]/C
src151_reg[1]/C
src151_reg[2]/C
src151_reg[3]/C
src151_reg[4]/C
src151_reg[5]/C
src151_reg[6]/C
src151_reg[7]/C
src152_reg[0]/C
src152_reg[1]/C
src152_reg[2]/C
src152_reg[3]/C
src152_reg[4]/C
src152_reg[5]/C
src152_reg[6]/C
src152_reg[7]/C
src153_reg[0]/C
src153_reg[1]/C
src153_reg[2]/C
src153_reg[3]/C
src153_reg[4]/C
src153_reg[5]/C
src153_reg[6]/C
src153_reg[7]/C
src154_reg[0]/C
src154_reg[1]/C
src154_reg[2]/C
src154_reg[3]/C
src154_reg[4]/C
src154_reg[5]/C
src154_reg[6]/C
src154_reg[7]/C
src155_reg[0]/C
src155_reg[1]/C
src155_reg[2]/C
src155_reg[3]/C
src155_reg[4]/C
src155_reg[5]/C
src155_reg[6]/C
src155_reg[7]/C
src156_reg[0]/C
src156_reg[1]/C
src156_reg[2]/C
src156_reg[3]/C
src156_reg[4]/C
src156_reg[5]/C
src156_reg[6]/C
src156_reg[7]/C
src157_reg[0]/C
src157_reg[1]/C
src157_reg[2]/C
src157_reg[3]/C
src157_reg[4]/C
src157_reg[5]/C
src157_reg[6]/C
src157_reg[7]/C
src158_reg[0]/C
src158_reg[1]/C
src158_reg[2]/C
src158_reg[3]/C
src158_reg[4]/C
src158_reg[5]/C
src158_reg[6]/C
src158_reg[7]/C
src159_reg[0]/C
src159_reg[1]/C
src159_reg[2]/C
src159_reg[3]/C
src159_reg[4]/C
src159_reg[5]/C
src159_reg[6]/C
src159_reg[7]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src160_reg[0]/C
src160_reg[1]/C
src160_reg[2]/C
src160_reg[3]/C
src160_reg[4]/C
src160_reg[5]/C
src160_reg[6]/C
src160_reg[7]/C
src161_reg[0]/C
src161_reg[1]/C
src161_reg[2]/C
src161_reg[3]/C
src161_reg[4]/C
src161_reg[5]/C
src161_reg[6]/C
src161_reg[7]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src29_reg[0]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src30_reg[0]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src31_reg[0]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src32_reg[0]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src34_reg[7]/C
src35_reg[0]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src35_reg[6]/C
src35_reg[7]/C
src36_reg[0]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src36_reg[5]/C
src36_reg[6]/C
src36_reg[7]/C
src37_reg[0]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src37_reg[4]/C
src37_reg[5]/C
src37_reg[6]/C
src37_reg[7]/C
src38_reg[0]/C
src38_reg[1]/C
src38_reg[2]/C
src38_reg[3]/C
src38_reg[4]/C
src38_reg[5]/C
src38_reg[6]/C
src38_reg[7]/C
src39_reg[0]/C
src39_reg[1]/C
src39_reg[2]/C
src39_reg[3]/C
src39_reg[4]/C
src39_reg[5]/C
src39_reg[6]/C
src39_reg[7]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src40_reg[0]/C
src40_reg[1]/C
src40_reg[2]/C
src40_reg[3]/C
src40_reg[4]/C
src40_reg[5]/C
src40_reg[6]/C
src40_reg[7]/C
src41_reg[0]/C
src41_reg[1]/C
src41_reg[2]/C
src41_reg[3]/C
src41_reg[4]/C
src41_reg[5]/C
src41_reg[6]/C
src41_reg[7]/C
src42_reg[0]/C
src42_reg[1]/C
src42_reg[2]/C
src42_reg[3]/C
src42_reg[4]/C
src42_reg[5]/C
src42_reg[6]/C
src42_reg[7]/C
src43_reg[0]/C
src43_reg[1]/C
src43_reg[2]/C
src43_reg[3]/C
src43_reg[4]/C
src43_reg[5]/C
src43_reg[6]/C
src43_reg[7]/C
src44_reg[0]/C
src44_reg[1]/C
src44_reg[2]/C
src44_reg[3]/C
src44_reg[4]/C
src44_reg[5]/C
src44_reg[6]/C
src44_reg[7]/C
src45_reg[0]/C
src45_reg[1]/C
src45_reg[2]/C
src45_reg[3]/C
src45_reg[4]/C
src45_reg[5]/C
src45_reg[6]/C
src45_reg[7]/C
src46_reg[0]/C
src46_reg[1]/C
src46_reg[2]/C
src46_reg[3]/C
src46_reg[4]/C
src46_reg[5]/C
src46_reg[6]/C
src46_reg[7]/C
src47_reg[0]/C
src47_reg[1]/C
src47_reg[2]/C
src47_reg[3]/C
src47_reg[4]/C
src47_reg[5]/C
src47_reg[6]/C
src47_reg[7]/C
src48_reg[0]/C
src48_reg[1]/C
src48_reg[2]/C
src48_reg[3]/C
src48_reg[4]/C
src48_reg[5]/C
src48_reg[6]/C
src48_reg[7]/C
src49_reg[0]/C
src49_reg[1]/C
src49_reg[2]/C
src49_reg[3]/C
src49_reg[4]/C
src49_reg[5]/C
src49_reg[6]/C
src49_reg[7]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src50_reg[0]/C
src50_reg[1]/C
src50_reg[2]/C
src50_reg[3]/C
src50_reg[4]/C
src50_reg[5]/C
src50_reg[6]/C
src50_reg[7]/C
src51_reg[0]/C
src51_reg[1]/C
src51_reg[2]/C
src51_reg[3]/C
src51_reg[4]/C
src51_reg[5]/C
src51_reg[6]/C
src51_reg[7]/C
src52_reg[0]/C
src52_reg[1]/C
src52_reg[2]/C
src52_reg[3]/C
src52_reg[4]/C
src52_reg[5]/C
src52_reg[6]/C
src52_reg[7]/C
src53_reg[0]/C
src53_reg[1]/C
src53_reg[2]/C
src53_reg[3]/C
src53_reg[4]/C
src53_reg[5]/C
src53_reg[6]/C
src53_reg[7]/C
src54_reg[0]/C
src54_reg[1]/C
src54_reg[2]/C
src54_reg[3]/C
src54_reg[4]/C
src54_reg[5]/C
src54_reg[6]/C
src54_reg[7]/C
src55_reg[0]/C
src55_reg[1]/C
src55_reg[2]/C
src55_reg[3]/C
src55_reg[4]/C
src55_reg[5]/C
src55_reg[6]/C
src55_reg[7]/C
src56_reg[0]/C
src56_reg[1]/C
src56_reg[2]/C
src56_reg[3]/C
src56_reg[4]/C
src56_reg[5]/C
src56_reg[6]/C
src56_reg[7]/C
src57_reg[0]/C
src57_reg[1]/C
src57_reg[2]/C
src57_reg[3]/C
src57_reg[4]/C
src57_reg[5]/C
src57_reg[6]/C
src57_reg[7]/C
src58_reg[0]/C
src58_reg[1]/C
src58_reg[2]/C
src58_reg[3]/C
src58_reg[4]/C
src58_reg[5]/C
src58_reg[6]/C
src58_reg[7]/C
src59_reg[0]/C
src59_reg[1]/C
src59_reg[2]/C
src59_reg[3]/C
src59_reg[4]/C
src59_reg[5]/C
src59_reg[6]/C
src59_reg[7]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src60_reg[0]/C
src60_reg[1]/C
src60_reg[2]/C
src60_reg[3]/C
src60_reg[4]/C
src60_reg[5]/C
src60_reg[6]/C
src60_reg[7]/C
src61_reg[0]/C
src61_reg[1]/C
src61_reg[2]/C
src61_reg[3]/C
src61_reg[4]/C
src61_reg[5]/C
src61_reg[6]/C
src61_reg[7]/C
src62_reg[0]/C
src62_reg[1]/C
src62_reg[2]/C
src62_reg[3]/C
src62_reg[4]/C
src62_reg[5]/C
src62_reg[6]/C
src62_reg[7]/C
src63_reg[0]/C
src63_reg[1]/C
src63_reg[2]/C
src63_reg[3]/C
src63_reg[4]/C
src63_reg[5]/C
src63_reg[6]/C
src63_reg[7]/C
src64_reg[0]/C
src64_reg[1]/C
src64_reg[2]/C
src64_reg[3]/C
src64_reg[4]/C
src64_reg[5]/C
src64_reg[6]/C
src64_reg[7]/C
src65_reg[0]/C
src65_reg[1]/C
src65_reg[2]/C
src65_reg[3]/C
src65_reg[4]/C
src65_reg[5]/C
src65_reg[6]/C
src65_reg[7]/C
src66_reg[0]/C
src66_reg[1]/C
src66_reg[2]/C
src66_reg[3]/C
src66_reg[4]/C
src66_reg[5]/C
src66_reg[6]/C
src66_reg[7]/C
src67_reg[0]/C
src67_reg[1]/C
src67_reg[2]/C
src67_reg[3]/C
src67_reg[4]/C
src67_reg[5]/C
src67_reg[6]/C
src67_reg[7]/C
src68_reg[0]/C
src68_reg[1]/C
src68_reg[2]/C
src68_reg[3]/C
src68_reg[4]/C
src68_reg[5]/C
src68_reg[6]/C
src68_reg[7]/C
src69_reg[0]/C
src69_reg[1]/C
src69_reg[2]/C
src69_reg[3]/C
src69_reg[4]/C
src69_reg[5]/C
src69_reg[6]/C
src69_reg[7]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src70_reg[0]/C
src70_reg[1]/C
src70_reg[2]/C
src70_reg[3]/C
src70_reg[4]/C
src70_reg[5]/C
src70_reg[6]/C
src70_reg[7]/C
src71_reg[0]/C
src71_reg[1]/C
src71_reg[2]/C
src71_reg[3]/C
src71_reg[4]/C
src71_reg[5]/C
src71_reg[6]/C
src71_reg[7]/C
src72_reg[0]/C
src72_reg[1]/C
src72_reg[2]/C
src72_reg[3]/C
src72_reg[4]/C
src72_reg[5]/C
src72_reg[6]/C
src72_reg[7]/C
src73_reg[0]/C
src73_reg[1]/C
src73_reg[2]/C
src73_reg[3]/C
src73_reg[4]/C
src73_reg[5]/C
src73_reg[6]/C
src73_reg[7]/C
src74_reg[0]/C
src74_reg[1]/C
src74_reg[2]/C
src74_reg[3]/C
src74_reg[4]/C
src74_reg[5]/C
src74_reg[6]/C
src74_reg[7]/C
src75_reg[0]/C
src75_reg[1]/C
src75_reg[2]/C
src75_reg[3]/C
src75_reg[4]/C
src75_reg[5]/C
src75_reg[6]/C
src75_reg[7]/C
src76_reg[0]/C
src76_reg[1]/C
src76_reg[2]/C
src76_reg[3]/C
src76_reg[4]/C
src76_reg[5]/C
src76_reg[6]/C
src76_reg[7]/C
src77_reg[0]/C
src77_reg[1]/C
src77_reg[2]/C
src77_reg[3]/C
src77_reg[4]/C
src77_reg[5]/C
src77_reg[6]/C
src77_reg[7]/C
src78_reg[0]/C
src78_reg[1]/C
src78_reg[2]/C
src78_reg[3]/C
src78_reg[4]/C
src78_reg[5]/C
src78_reg[6]/C
src78_reg[7]/C
src79_reg[0]/C
src79_reg[1]/C
src79_reg[2]/C
src79_reg[3]/C
src79_reg[4]/C
src79_reg[5]/C
src79_reg[6]/C
src79_reg[7]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src80_reg[0]/C
src80_reg[1]/C
src80_reg[2]/C
src80_reg[3]/C
src80_reg[4]/C
src80_reg[5]/C
src80_reg[6]/C
src80_reg[7]/C
src81_reg[0]/C
src81_reg[1]/C
src81_reg[2]/C
src81_reg[3]/C
src81_reg[4]/C
src81_reg[5]/C
src81_reg[6]/C
src81_reg[7]/C
src82_reg[0]/C
src82_reg[1]/C
src82_reg[2]/C
src82_reg[3]/C
src82_reg[4]/C
src82_reg[5]/C
src82_reg[6]/C
src82_reg[7]/C
src83_reg[0]/C
src83_reg[1]/C
src83_reg[2]/C
src83_reg[3]/C
src83_reg[4]/C
src83_reg[5]/C
src83_reg[6]/C
src83_reg[7]/C
src84_reg[0]/C
src84_reg[1]/C
src84_reg[2]/C
src84_reg[3]/C
src84_reg[4]/C
src84_reg[5]/C
src84_reg[6]/C
src84_reg[7]/C
src85_reg[0]/C
src85_reg[1]/C
src85_reg[2]/C
src85_reg[3]/C
src85_reg[4]/C
src85_reg[5]/C
src85_reg[6]/C
src85_reg[7]/C
src86_reg[0]/C
src86_reg[1]/C
src86_reg[2]/C
src86_reg[3]/C
src86_reg[4]/C
src86_reg[5]/C
src86_reg[6]/C
src86_reg[7]/C
src87_reg[0]/C
src87_reg[1]/C
src87_reg[2]/C
src87_reg[3]/C
src87_reg[4]/C
src87_reg[5]/C
src87_reg[6]/C
src87_reg[7]/C
src88_reg[0]/C
src88_reg[1]/C
src88_reg[2]/C
src88_reg[3]/C
src88_reg[4]/C
src88_reg[5]/C
src88_reg[6]/C
src88_reg[7]/C
src89_reg[0]/C
src89_reg[1]/C
src89_reg[2]/C
src89_reg[3]/C
src89_reg[4]/C
src89_reg[5]/C
src89_reg[6]/C
src89_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src90_reg[0]/C
src90_reg[1]/C
src90_reg[2]/C
src90_reg[3]/C
src90_reg[4]/C
src90_reg[5]/C
src90_reg[6]/C
src90_reg[7]/C
src91_reg[0]/C
src91_reg[1]/C
src91_reg[2]/C
src91_reg[3]/C
src91_reg[4]/C
src91_reg[5]/C
src91_reg[6]/C
src91_reg[7]/C
src92_reg[0]/C
src92_reg[1]/C
src92_reg[2]/C
src92_reg[3]/C
src92_reg[4]/C
src92_reg[5]/C
src92_reg[6]/C
src92_reg[7]/C
src93_reg[0]/C
src93_reg[1]/C
src93_reg[2]/C
src93_reg[3]/C
src93_reg[4]/C
src93_reg[5]/C
src93_reg[6]/C
src93_reg[7]/C
src94_reg[0]/C
src94_reg[1]/C
src94_reg[2]/C
src94_reg[3]/C
src94_reg[4]/C
src94_reg[5]/C
src94_reg[6]/C
src94_reg[7]/C
src95_reg[0]/C
src95_reg[1]/C
src95_reg[2]/C
src95_reg[3]/C
src95_reg[4]/C
src95_reg[5]/C
src95_reg[6]/C
src95_reg[7]/C
src96_reg[0]/C
src96_reg[1]/C
src96_reg[2]/C
src96_reg[3]/C
src96_reg[4]/C
src96_reg[5]/C
src96_reg[6]/C
src96_reg[7]/C
src97_reg[0]/C
src97_reg[1]/C
src97_reg[2]/C
src97_reg[3]/C
src97_reg[4]/C
src97_reg[5]/C
src97_reg[6]/C
src97_reg[7]/C
src98_reg[0]/C
src98_reg[1]/C
src98_reg[2]/C
src98_reg[3]/C
src98_reg[4]/C
src98_reg[5]/C
src98_reg[6]/C
src98_reg[7]/C
src99_reg[0]/C
src99_reg[1]/C
src99_reg[2]/C
src99_reg[3]/C
src99_reg[4]/C
src99_reg[5]/C
src99_reg[6]/C
src99_reg[7]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1296)
---------------------------------------------------
 There are 1296 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src100_reg[0]/D
src100_reg[1]/D
src100_reg[2]/D
src100_reg[3]/D
src100_reg[4]/D
src100_reg[5]/D
src100_reg[6]/D
src100_reg[7]/D
src101_reg[0]/D
src101_reg[1]/D
src101_reg[2]/D
src101_reg[3]/D
src101_reg[4]/D
src101_reg[5]/D
src101_reg[6]/D
src101_reg[7]/D
src102_reg[0]/D
src102_reg[1]/D
src102_reg[2]/D
src102_reg[3]/D
src102_reg[4]/D
src102_reg[5]/D
src102_reg[6]/D
src102_reg[7]/D
src103_reg[0]/D
src103_reg[1]/D
src103_reg[2]/D
src103_reg[3]/D
src103_reg[4]/D
src103_reg[5]/D
src103_reg[6]/D
src103_reg[7]/D
src104_reg[0]/D
src104_reg[1]/D
src104_reg[2]/D
src104_reg[3]/D
src104_reg[4]/D
src104_reg[5]/D
src104_reg[6]/D
src104_reg[7]/D
src105_reg[0]/D
src105_reg[1]/D
src105_reg[2]/D
src105_reg[3]/D
src105_reg[4]/D
src105_reg[5]/D
src105_reg[6]/D
src105_reg[7]/D
src106_reg[0]/D
src106_reg[1]/D
src106_reg[2]/D
src106_reg[3]/D
src106_reg[4]/D
src106_reg[5]/D
src106_reg[6]/D
src106_reg[7]/D
src107_reg[0]/D
src107_reg[1]/D
src107_reg[2]/D
src107_reg[3]/D
src107_reg[4]/D
src107_reg[5]/D
src107_reg[6]/D
src107_reg[7]/D
src108_reg[0]/D
src108_reg[1]/D
src108_reg[2]/D
src108_reg[3]/D
src108_reg[4]/D
src108_reg[5]/D
src108_reg[6]/D
src108_reg[7]/D
src109_reg[0]/D
src109_reg[1]/D
src109_reg[2]/D
src109_reg[3]/D
src109_reg[4]/D
src109_reg[5]/D
src109_reg[6]/D
src109_reg[7]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src110_reg[0]/D
src110_reg[1]/D
src110_reg[2]/D
src110_reg[3]/D
src110_reg[4]/D
src110_reg[5]/D
src110_reg[6]/D
src110_reg[7]/D
src111_reg[0]/D
src111_reg[1]/D
src111_reg[2]/D
src111_reg[3]/D
src111_reg[4]/D
src111_reg[5]/D
src111_reg[6]/D
src111_reg[7]/D
src112_reg[0]/D
src112_reg[1]/D
src112_reg[2]/D
src112_reg[3]/D
src112_reg[4]/D
src112_reg[5]/D
src112_reg[6]/D
src112_reg[7]/D
src113_reg[0]/D
src113_reg[1]/D
src113_reg[2]/D
src113_reg[3]/D
src113_reg[4]/D
src113_reg[5]/D
src113_reg[6]/D
src113_reg[7]/D
src114_reg[0]/D
src114_reg[1]/D
src114_reg[2]/D
src114_reg[3]/D
src114_reg[4]/D
src114_reg[5]/D
src114_reg[6]/D
src114_reg[7]/D
src115_reg[0]/D
src115_reg[1]/D
src115_reg[2]/D
src115_reg[3]/D
src115_reg[4]/D
src115_reg[5]/D
src115_reg[6]/D
src115_reg[7]/D
src116_reg[0]/D
src116_reg[1]/D
src116_reg[2]/D
src116_reg[3]/D
src116_reg[4]/D
src116_reg[5]/D
src116_reg[6]/D
src116_reg[7]/D
src117_reg[0]/D
src117_reg[1]/D
src117_reg[2]/D
src117_reg[3]/D
src117_reg[4]/D
src117_reg[5]/D
src117_reg[6]/D
src117_reg[7]/D
src118_reg[0]/D
src118_reg[1]/D
src118_reg[2]/D
src118_reg[3]/D
src118_reg[4]/D
src118_reg[5]/D
src118_reg[6]/D
src118_reg[7]/D
src119_reg[0]/D
src119_reg[1]/D
src119_reg[2]/D
src119_reg[3]/D
src119_reg[4]/D
src119_reg[5]/D
src119_reg[6]/D
src119_reg[7]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src120_reg[0]/D
src120_reg[1]/D
src120_reg[2]/D
src120_reg[3]/D
src120_reg[4]/D
src120_reg[5]/D
src120_reg[6]/D
src120_reg[7]/D
src121_reg[0]/D
src121_reg[1]/D
src121_reg[2]/D
src121_reg[3]/D
src121_reg[4]/D
src121_reg[5]/D
src121_reg[6]/D
src121_reg[7]/D
src122_reg[0]/D
src122_reg[1]/D
src122_reg[2]/D
src122_reg[3]/D
src122_reg[4]/D
src122_reg[5]/D
src122_reg[6]/D
src122_reg[7]/D
src123_reg[0]/D
src123_reg[1]/D
src123_reg[2]/D
src123_reg[3]/D
src123_reg[4]/D
src123_reg[5]/D
src123_reg[6]/D
src123_reg[7]/D
src124_reg[0]/D
src124_reg[1]/D
src124_reg[2]/D
src124_reg[3]/D
src124_reg[4]/D
src124_reg[5]/D
src124_reg[6]/D
src124_reg[7]/D
src125_reg[0]/D
src125_reg[1]/D
src125_reg[2]/D
src125_reg[3]/D
src125_reg[4]/D
src125_reg[5]/D
src125_reg[6]/D
src125_reg[7]/D
src126_reg[0]/D
src126_reg[1]/D
src126_reg[2]/D
src126_reg[3]/D
src126_reg[4]/D
src126_reg[5]/D
src126_reg[6]/D
src126_reg[7]/D
src127_reg[0]/D
src127_reg[1]/D
src127_reg[2]/D
src127_reg[3]/D
src127_reg[4]/D
src127_reg[5]/D
src127_reg[6]/D
src127_reg[7]/D
src128_reg[0]/D
src128_reg[1]/D
src128_reg[2]/D
src128_reg[3]/D
src128_reg[4]/D
src128_reg[5]/D
src128_reg[6]/D
src128_reg[7]/D
src129_reg[0]/D
src129_reg[1]/D
src129_reg[2]/D
src129_reg[3]/D
src129_reg[4]/D
src129_reg[5]/D
src129_reg[6]/D
src129_reg[7]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src130_reg[0]/D
src130_reg[1]/D
src130_reg[2]/D
src130_reg[3]/D
src130_reg[4]/D
src130_reg[5]/D
src130_reg[6]/D
src130_reg[7]/D
src131_reg[0]/D
src131_reg[1]/D
src131_reg[2]/D
src131_reg[3]/D
src131_reg[4]/D
src131_reg[5]/D
src131_reg[6]/D
src131_reg[7]/D
src132_reg[0]/D
src132_reg[1]/D
src132_reg[2]/D
src132_reg[3]/D
src132_reg[4]/D
src132_reg[5]/D
src132_reg[6]/D
src132_reg[7]/D
src133_reg[0]/D
src133_reg[1]/D
src133_reg[2]/D
src133_reg[3]/D
src133_reg[4]/D
src133_reg[5]/D
src133_reg[6]/D
src133_reg[7]/D
src134_reg[0]/D
src134_reg[1]/D
src134_reg[2]/D
src134_reg[3]/D
src134_reg[4]/D
src134_reg[5]/D
src134_reg[6]/D
src134_reg[7]/D
src135_reg[0]/D
src135_reg[1]/D
src135_reg[2]/D
src135_reg[3]/D
src135_reg[4]/D
src135_reg[5]/D
src135_reg[6]/D
src135_reg[7]/D
src136_reg[0]/D
src136_reg[1]/D
src136_reg[2]/D
src136_reg[3]/D
src136_reg[4]/D
src136_reg[5]/D
src136_reg[6]/D
src136_reg[7]/D
src137_reg[0]/D
src137_reg[1]/D
src137_reg[2]/D
src137_reg[3]/D
src137_reg[4]/D
src137_reg[5]/D
src137_reg[6]/D
src137_reg[7]/D
src138_reg[0]/D
src138_reg[1]/D
src138_reg[2]/D
src138_reg[3]/D
src138_reg[4]/D
src138_reg[5]/D
src138_reg[6]/D
src138_reg[7]/D
src139_reg[0]/D
src139_reg[1]/D
src139_reg[2]/D
src139_reg[3]/D
src139_reg[4]/D
src139_reg[5]/D
src139_reg[6]/D
src139_reg[7]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src140_reg[0]/D
src140_reg[1]/D
src140_reg[2]/D
src140_reg[3]/D
src140_reg[4]/D
src140_reg[5]/D
src140_reg[6]/D
src140_reg[7]/D
src141_reg[0]/D
src141_reg[1]/D
src141_reg[2]/D
src141_reg[3]/D
src141_reg[4]/D
src141_reg[5]/D
src141_reg[6]/D
src141_reg[7]/D
src142_reg[0]/D
src142_reg[1]/D
src142_reg[2]/D
src142_reg[3]/D
src142_reg[4]/D
src142_reg[5]/D
src142_reg[6]/D
src142_reg[7]/D
src143_reg[0]/D
src143_reg[1]/D
src143_reg[2]/D
src143_reg[3]/D
src143_reg[4]/D
src143_reg[5]/D
src143_reg[6]/D
src143_reg[7]/D
src144_reg[0]/D
src144_reg[1]/D
src144_reg[2]/D
src144_reg[3]/D
src144_reg[4]/D
src144_reg[5]/D
src144_reg[6]/D
src144_reg[7]/D
src145_reg[0]/D
src145_reg[1]/D
src145_reg[2]/D
src145_reg[3]/D
src145_reg[4]/D
src145_reg[5]/D
src145_reg[6]/D
src145_reg[7]/D
src146_reg[0]/D
src146_reg[1]/D
src146_reg[2]/D
src146_reg[3]/D
src146_reg[4]/D
src146_reg[5]/D
src146_reg[6]/D
src146_reg[7]/D
src147_reg[0]/D
src147_reg[1]/D
src147_reg[2]/D
src147_reg[3]/D
src147_reg[4]/D
src147_reg[5]/D
src147_reg[6]/D
src147_reg[7]/D
src148_reg[0]/D
src148_reg[1]/D
src148_reg[2]/D
src148_reg[3]/D
src148_reg[4]/D
src148_reg[5]/D
src148_reg[6]/D
src148_reg[7]/D
src149_reg[0]/D
src149_reg[1]/D
src149_reg[2]/D
src149_reg[3]/D
src149_reg[4]/D
src149_reg[5]/D
src149_reg[6]/D
src149_reg[7]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src150_reg[0]/D
src150_reg[1]/D
src150_reg[2]/D
src150_reg[3]/D
src150_reg[4]/D
src150_reg[5]/D
src150_reg[6]/D
src150_reg[7]/D
src151_reg[0]/D
src151_reg[1]/D
src151_reg[2]/D
src151_reg[3]/D
src151_reg[4]/D
src151_reg[5]/D
src151_reg[6]/D
src151_reg[7]/D
src152_reg[0]/D
src152_reg[1]/D
src152_reg[2]/D
src152_reg[3]/D
src152_reg[4]/D
src152_reg[5]/D
src152_reg[6]/D
src152_reg[7]/D
src153_reg[0]/D
src153_reg[1]/D
src153_reg[2]/D
src153_reg[3]/D
src153_reg[4]/D
src153_reg[5]/D
src153_reg[6]/D
src153_reg[7]/D
src154_reg[0]/D
src154_reg[1]/D
src154_reg[2]/D
src154_reg[3]/D
src154_reg[4]/D
src154_reg[5]/D
src154_reg[6]/D
src154_reg[7]/D
src155_reg[0]/D
src155_reg[1]/D
src155_reg[2]/D
src155_reg[3]/D
src155_reg[4]/D
src155_reg[5]/D
src155_reg[6]/D
src155_reg[7]/D
src156_reg[0]/D
src156_reg[1]/D
src156_reg[2]/D
src156_reg[3]/D
src156_reg[4]/D
src156_reg[5]/D
src156_reg[6]/D
src156_reg[7]/D
src157_reg[0]/D
src157_reg[1]/D
src157_reg[2]/D
src157_reg[3]/D
src157_reg[4]/D
src157_reg[5]/D
src157_reg[6]/D
src157_reg[7]/D
src158_reg[0]/D
src158_reg[1]/D
src158_reg[2]/D
src158_reg[3]/D
src158_reg[4]/D
src158_reg[5]/D
src158_reg[6]/D
src158_reg[7]/D
src159_reg[0]/D
src159_reg[1]/D
src159_reg[2]/D
src159_reg[3]/D
src159_reg[4]/D
src159_reg[5]/D
src159_reg[6]/D
src159_reg[7]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src160_reg[0]/D
src160_reg[1]/D
src160_reg[2]/D
src160_reg[3]/D
src160_reg[4]/D
src160_reg[5]/D
src160_reg[6]/D
src160_reg[7]/D
src161_reg[0]/D
src161_reg[1]/D
src161_reg[2]/D
src161_reg[3]/D
src161_reg[4]/D
src161_reg[5]/D
src161_reg[6]/D
src161_reg[7]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src29_reg[0]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src30_reg[0]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src31_reg[0]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src32_reg[0]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src34_reg[7]/D
src35_reg[0]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src35_reg[6]/D
src35_reg[7]/D
src36_reg[0]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src36_reg[5]/D
src36_reg[6]/D
src36_reg[7]/D
src37_reg[0]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src37_reg[4]/D
src37_reg[5]/D
src37_reg[6]/D
src37_reg[7]/D
src38_reg[0]/D
src38_reg[1]/D
src38_reg[2]/D
src38_reg[3]/D
src38_reg[4]/D
src38_reg[5]/D
src38_reg[6]/D
src38_reg[7]/D
src39_reg[0]/D
src39_reg[1]/D
src39_reg[2]/D
src39_reg[3]/D
src39_reg[4]/D
src39_reg[5]/D
src39_reg[6]/D
src39_reg[7]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src40_reg[0]/D
src40_reg[1]/D
src40_reg[2]/D
src40_reg[3]/D
src40_reg[4]/D
src40_reg[5]/D
src40_reg[6]/D
src40_reg[7]/D
src41_reg[0]/D
src41_reg[1]/D
src41_reg[2]/D
src41_reg[3]/D
src41_reg[4]/D
src41_reg[5]/D
src41_reg[6]/D
src41_reg[7]/D
src42_reg[0]/D
src42_reg[1]/D
src42_reg[2]/D
src42_reg[3]/D
src42_reg[4]/D
src42_reg[5]/D
src42_reg[6]/D
src42_reg[7]/D
src43_reg[0]/D
src43_reg[1]/D
src43_reg[2]/D
src43_reg[3]/D
src43_reg[4]/D
src43_reg[5]/D
src43_reg[6]/D
src43_reg[7]/D
src44_reg[0]/D
src44_reg[1]/D
src44_reg[2]/D
src44_reg[3]/D
src44_reg[4]/D
src44_reg[5]/D
src44_reg[6]/D
src44_reg[7]/D
src45_reg[0]/D
src45_reg[1]/D
src45_reg[2]/D
src45_reg[3]/D
src45_reg[4]/D
src45_reg[5]/D
src45_reg[6]/D
src45_reg[7]/D
src46_reg[0]/D
src46_reg[1]/D
src46_reg[2]/D
src46_reg[3]/D
src46_reg[4]/D
src46_reg[5]/D
src46_reg[6]/D
src46_reg[7]/D
src47_reg[0]/D
src47_reg[1]/D
src47_reg[2]/D
src47_reg[3]/D
src47_reg[4]/D
src47_reg[5]/D
src47_reg[6]/D
src47_reg[7]/D
src48_reg[0]/D
src48_reg[1]/D
src48_reg[2]/D
src48_reg[3]/D
src48_reg[4]/D
src48_reg[5]/D
src48_reg[6]/D
src48_reg[7]/D
src49_reg[0]/D
src49_reg[1]/D
src49_reg[2]/D
src49_reg[3]/D
src49_reg[4]/D
src49_reg[5]/D
src49_reg[6]/D
src49_reg[7]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src50_reg[0]/D
src50_reg[1]/D
src50_reg[2]/D
src50_reg[3]/D
src50_reg[4]/D
src50_reg[5]/D
src50_reg[6]/D
src50_reg[7]/D
src51_reg[0]/D
src51_reg[1]/D
src51_reg[2]/D
src51_reg[3]/D
src51_reg[4]/D
src51_reg[5]/D
src51_reg[6]/D
src51_reg[7]/D
src52_reg[0]/D
src52_reg[1]/D
src52_reg[2]/D
src52_reg[3]/D
src52_reg[4]/D
src52_reg[5]/D
src52_reg[6]/D
src52_reg[7]/D
src53_reg[0]/D
src53_reg[1]/D
src53_reg[2]/D
src53_reg[3]/D
src53_reg[4]/D
src53_reg[5]/D
src53_reg[6]/D
src53_reg[7]/D
src54_reg[0]/D
src54_reg[1]/D
src54_reg[2]/D
src54_reg[3]/D
src54_reg[4]/D
src54_reg[5]/D
src54_reg[6]/D
src54_reg[7]/D
src55_reg[0]/D
src55_reg[1]/D
src55_reg[2]/D
src55_reg[3]/D
src55_reg[4]/D
src55_reg[5]/D
src55_reg[6]/D
src55_reg[7]/D
src56_reg[0]/D
src56_reg[1]/D
src56_reg[2]/D
src56_reg[3]/D
src56_reg[4]/D
src56_reg[5]/D
src56_reg[6]/D
src56_reg[7]/D
src57_reg[0]/D
src57_reg[1]/D
src57_reg[2]/D
src57_reg[3]/D
src57_reg[4]/D
src57_reg[5]/D
src57_reg[6]/D
src57_reg[7]/D
src58_reg[0]/D
src58_reg[1]/D
src58_reg[2]/D
src58_reg[3]/D
src58_reg[4]/D
src58_reg[5]/D
src58_reg[6]/D
src58_reg[7]/D
src59_reg[0]/D
src59_reg[1]/D
src59_reg[2]/D
src59_reg[3]/D
src59_reg[4]/D
src59_reg[5]/D
src59_reg[6]/D
src59_reg[7]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src60_reg[0]/D
src60_reg[1]/D
src60_reg[2]/D
src60_reg[3]/D
src60_reg[4]/D
src60_reg[5]/D
src60_reg[6]/D
src60_reg[7]/D
src61_reg[0]/D
src61_reg[1]/D
src61_reg[2]/D
src61_reg[3]/D
src61_reg[4]/D
src61_reg[5]/D
src61_reg[6]/D
src61_reg[7]/D
src62_reg[0]/D
src62_reg[1]/D
src62_reg[2]/D
src62_reg[3]/D
src62_reg[4]/D
src62_reg[5]/D
src62_reg[6]/D
src62_reg[7]/D
src63_reg[0]/D
src63_reg[1]/D
src63_reg[2]/D
src63_reg[3]/D
src63_reg[4]/D
src63_reg[5]/D
src63_reg[6]/D
src63_reg[7]/D
src64_reg[0]/D
src64_reg[1]/D
src64_reg[2]/D
src64_reg[3]/D
src64_reg[4]/D
src64_reg[5]/D
src64_reg[6]/D
src64_reg[7]/D
src65_reg[0]/D
src65_reg[1]/D
src65_reg[2]/D
src65_reg[3]/D
src65_reg[4]/D
src65_reg[5]/D
src65_reg[6]/D
src65_reg[7]/D
src66_reg[0]/D
src66_reg[1]/D
src66_reg[2]/D
src66_reg[3]/D
src66_reg[4]/D
src66_reg[5]/D
src66_reg[6]/D
src66_reg[7]/D
src67_reg[0]/D
src67_reg[1]/D
src67_reg[2]/D
src67_reg[3]/D
src67_reg[4]/D
src67_reg[5]/D
src67_reg[6]/D
src67_reg[7]/D
src68_reg[0]/D
src68_reg[1]/D
src68_reg[2]/D
src68_reg[3]/D
src68_reg[4]/D
src68_reg[5]/D
src68_reg[6]/D
src68_reg[7]/D
src69_reg[0]/D
src69_reg[1]/D
src69_reg[2]/D
src69_reg[3]/D
src69_reg[4]/D
src69_reg[5]/D
src69_reg[6]/D
src69_reg[7]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src70_reg[0]/D
src70_reg[1]/D
src70_reg[2]/D
src70_reg[3]/D
src70_reg[4]/D
src70_reg[5]/D
src70_reg[6]/D
src70_reg[7]/D
src71_reg[0]/D
src71_reg[1]/D
src71_reg[2]/D
src71_reg[3]/D
src71_reg[4]/D
src71_reg[5]/D
src71_reg[6]/D
src71_reg[7]/D
src72_reg[0]/D
src72_reg[1]/D
src72_reg[2]/D
src72_reg[3]/D
src72_reg[4]/D
src72_reg[5]/D
src72_reg[6]/D
src72_reg[7]/D
src73_reg[0]/D
src73_reg[1]/D
src73_reg[2]/D
src73_reg[3]/D
src73_reg[4]/D
src73_reg[5]/D
src73_reg[6]/D
src73_reg[7]/D
src74_reg[0]/D
src74_reg[1]/D
src74_reg[2]/D
src74_reg[3]/D
src74_reg[4]/D
src74_reg[5]/D
src74_reg[6]/D
src74_reg[7]/D
src75_reg[0]/D
src75_reg[1]/D
src75_reg[2]/D
src75_reg[3]/D
src75_reg[4]/D
src75_reg[5]/D
src75_reg[6]/D
src75_reg[7]/D
src76_reg[0]/D
src76_reg[1]/D
src76_reg[2]/D
src76_reg[3]/D
src76_reg[4]/D
src76_reg[5]/D
src76_reg[6]/D
src76_reg[7]/D
src77_reg[0]/D
src77_reg[1]/D
src77_reg[2]/D
src77_reg[3]/D
src77_reg[4]/D
src77_reg[5]/D
src77_reg[6]/D
src77_reg[7]/D
src78_reg[0]/D
src78_reg[1]/D
src78_reg[2]/D
src78_reg[3]/D
src78_reg[4]/D
src78_reg[5]/D
src78_reg[6]/D
src78_reg[7]/D
src79_reg[0]/D
src79_reg[1]/D
src79_reg[2]/D
src79_reg[3]/D
src79_reg[4]/D
src79_reg[5]/D
src79_reg[6]/D
src79_reg[7]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src80_reg[0]/D
src80_reg[1]/D
src80_reg[2]/D
src80_reg[3]/D
src80_reg[4]/D
src80_reg[5]/D
src80_reg[6]/D
src80_reg[7]/D
src81_reg[0]/D
src81_reg[1]/D
src81_reg[2]/D
src81_reg[3]/D
src81_reg[4]/D
src81_reg[5]/D
src81_reg[6]/D
src81_reg[7]/D
src82_reg[0]/D
src82_reg[1]/D
src82_reg[2]/D
src82_reg[3]/D
src82_reg[4]/D
src82_reg[5]/D
src82_reg[6]/D
src82_reg[7]/D
src83_reg[0]/D
src83_reg[1]/D
src83_reg[2]/D
src83_reg[3]/D
src83_reg[4]/D
src83_reg[5]/D
src83_reg[6]/D
src83_reg[7]/D
src84_reg[0]/D
src84_reg[1]/D
src84_reg[2]/D
src84_reg[3]/D
src84_reg[4]/D
src84_reg[5]/D
src84_reg[6]/D
src84_reg[7]/D
src85_reg[0]/D
src85_reg[1]/D
src85_reg[2]/D
src85_reg[3]/D
src85_reg[4]/D
src85_reg[5]/D
src85_reg[6]/D
src85_reg[7]/D
src86_reg[0]/D
src86_reg[1]/D
src86_reg[2]/D
src86_reg[3]/D
src86_reg[4]/D
src86_reg[5]/D
src86_reg[6]/D
src86_reg[7]/D
src87_reg[0]/D
src87_reg[1]/D
src87_reg[2]/D
src87_reg[3]/D
src87_reg[4]/D
src87_reg[5]/D
src87_reg[6]/D
src87_reg[7]/D
src88_reg[0]/D
src88_reg[1]/D
src88_reg[2]/D
src88_reg[3]/D
src88_reg[4]/D
src88_reg[5]/D
src88_reg[6]/D
src88_reg[7]/D
src89_reg[0]/D
src89_reg[1]/D
src89_reg[2]/D
src89_reg[3]/D
src89_reg[4]/D
src89_reg[5]/D
src89_reg[6]/D
src89_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src90_reg[0]/D
src90_reg[1]/D
src90_reg[2]/D
src90_reg[3]/D
src90_reg[4]/D
src90_reg[5]/D
src90_reg[6]/D
src90_reg[7]/D
src91_reg[0]/D
src91_reg[1]/D
src91_reg[2]/D
src91_reg[3]/D
src91_reg[4]/D
src91_reg[5]/D
src91_reg[6]/D
src91_reg[7]/D
src92_reg[0]/D
src92_reg[1]/D
src92_reg[2]/D
src92_reg[3]/D
src92_reg[4]/D
src92_reg[5]/D
src92_reg[6]/D
src92_reg[7]/D
src93_reg[0]/D
src93_reg[1]/D
src93_reg[2]/D
src93_reg[3]/D
src93_reg[4]/D
src93_reg[5]/D
src93_reg[6]/D
src93_reg[7]/D
src94_reg[0]/D
src94_reg[1]/D
src94_reg[2]/D
src94_reg[3]/D
src94_reg[4]/D
src94_reg[5]/D
src94_reg[6]/D
src94_reg[7]/D
src95_reg[0]/D
src95_reg[1]/D
src95_reg[2]/D
src95_reg[3]/D
src95_reg[4]/D
src95_reg[5]/D
src95_reg[6]/D
src95_reg[7]/D
src96_reg[0]/D
src96_reg[1]/D
src96_reg[2]/D
src96_reg[3]/D
src96_reg[4]/D
src96_reg[5]/D
src96_reg[6]/D
src96_reg[7]/D
src97_reg[0]/D
src97_reg[1]/D
src97_reg[2]/D
src97_reg[3]/D
src97_reg[4]/D
src97_reg[5]/D
src97_reg[6]/D
src97_reg[7]/D
src98_reg[0]/D
src98_reg[1]/D
src98_reg[2]/D
src98_reg[3]/D
src98_reg[4]/D
src98_reg[5]/D
src98_reg[6]/D
src98_reg[7]/D
src99_reg[0]/D
src99_reg[1]/D
src99_reg[2]/D
src99_reg[3]/D
src99_reg[4]/D
src99_reg[5]/D
src99_reg[6]/D
src99_reg[7]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (162)
--------------------------------
 There are 162 input ports with no input delay specified. (HIGH)

in_data0
in_data1
in_data10
in_data100
in_data101
in_data102
in_data103
in_data104
in_data105
in_data106
in_data107
in_data108
in_data109
in_data11
in_data110
in_data111
in_data112
in_data113
in_data114
in_data115
in_data116
in_data117
in_data118
in_data119
in_data12
in_data120
in_data121
in_data122
in_data123
in_data124
in_data125
in_data126
in_data127
in_data128
in_data129
in_data13
in_data130
in_data131
in_data132
in_data133
in_data134
in_data135
in_data136
in_data137
in_data138
in_data139
in_data14
in_data140
in_data141
in_data142
in_data143
in_data144
in_data145
in_data146
in_data147
in_data148
in_data149
in_data15
in_data150
in_data151
in_data152
in_data153
in_data154
in_data155
in_data156
in_data157
in_data158
in_data159
in_data16
in_data160
in_data161
in_data17
in_data18
in_data19
in_data2
in_data20
in_data21
in_data22
in_data23
in_data24
in_data25
in_data26
in_data27
in_data28
in_data29
in_data3
in_data30
in_data31
in_data32
in_data33
in_data34
in_data35
in_data36
in_data37
in_data38
in_data39
in_data4
in_data40
in_data41
in_data42
in_data43
in_data44
in_data45
in_data46
in_data47
in_data48
in_data49
in_data5
in_data50
in_data51
in_data52
in_data53
in_data54
in_data55
in_data56
in_data57
in_data58
in_data59
in_data6
in_data60
in_data61
in_data62
in_data63
in_data64
in_data65
in_data66
in_data67
in_data68
in_data69
in_data7
in_data70
in_data71
in_data72
in_data73
in_data74
in_data75
in_data76
in_data77
in_data78
in_data79
in_data8
in_data80
in_data81
in_data82
in_data83
in_data84
in_data85
in_data86
in_data87
in_data88
in_data89
in_data9
in_data90
in_data91
in_data92
in_data93
in_data94
in_data95
in_data96
in_data97
in_data98
in_data99

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

dst[0]
dst[10]
dst[11]
dst[12]
dst[13]
dst[14]
dst[15]
dst[1]
dst[2]
dst[3]
dst[4]
dst[5]
dst[6]
dst[7]
dst[8]
dst[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1312          inf        0.000                      0                 1312           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1312 Endpoints
Min Delay          1312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.191ns  (logic 6.379ns (39.398%)  route 9.812ns (60.602%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.180 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.190     5.369    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/I1
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/I1
    SLICE_X82Y94         LUT5 (Prop_lut5_I1_O)        0.099     5.468 r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.468    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2_n_0
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/DI[2]
    SLICE_X82Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.759 r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/O[3]
                         net (fo=4, routed)           0.901     6.660    compressor2_1_162_8/compressor_inst/gpc224/stage3_5[1]
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/I2
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.234     6.894 r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.894    compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1_n_0
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/S[1]
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.326 r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.820     8.147    compressor2_1_162_8/compressor_inst/gpc248/src1[1]
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/I1
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.217     8.364 r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/O
                         net (fo=1, routed)           0.000     8.364    compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1_n_0
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/S[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     8.841 r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/O[3]
                         net (fo=2, routed)           0.800     9.641    compressor2_1_162_8/rowadder2_1inst/src0[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/I0
    SLICE_X73Y87         LUT2 (Prop_lut2_I0_O)        0.234     9.875 r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     9.875    compressor2_1_162_8/rowadder2_1inst/prop[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X73Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.287 r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    10.287    compressor2_1_162_8/rowadder2_1inst/carryout[11]
    SLICE_X73Y88                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_15_12/CI
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.446 r  compressor2_1_162_8/rowadder2_1inst/carry4_15_12/O[0]
                         net (fo=1, routed)           3.341    13.787    dst_OBUF[12]
    T11                                                               r  dst_OBUF[12]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.404    16.191 r  dst_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.191    dst[12]
    T11                                                               r  dst[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.106ns  (logic 6.402ns (39.746%)  route 9.705ns (60.254%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.180 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.190     5.369    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/I1
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/I1
    SLICE_X82Y94         LUT5 (Prop_lut5_I1_O)        0.099     5.468 r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.468    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2_n_0
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/DI[2]
    SLICE_X82Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.759 r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/O[3]
                         net (fo=4, routed)           0.901     6.660    compressor2_1_162_8/compressor_inst/gpc224/stage3_5[1]
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/I2
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.234     6.894 r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.894    compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1_n_0
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/S[1]
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.326 r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.820     8.147    compressor2_1_162_8/compressor_inst/gpc248/src1[1]
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/I1
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.217     8.364 r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/O
                         net (fo=1, routed)           0.000     8.364    compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1_n_0
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/S[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     8.841 r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/O[3]
                         net (fo=2, routed)           0.800     9.641    compressor2_1_162_8/rowadder2_1inst/src0[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/I0
    SLICE_X73Y87         LUT2 (Prop_lut2_I0_O)        0.234     9.875 r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     9.875    compressor2_1_162_8/rowadder2_1inst/prop[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X73Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.287 r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    10.287    compressor2_1_162_8/rowadder2_1inst/carryout[11]
    SLICE_X73Y88                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_15_12/CI
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.468 r  compressor2_1_162_8/rowadder2_1inst/carry4_15_12/O[2]
                         net (fo=1, routed)           3.234    13.702    dst_OBUF[14]
    U16                                                               r  dst_OBUF[14]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405    16.106 r  dst_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.106    dst[14]
    U16                                                               r  dst[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.105ns  (logic 6.299ns (39.114%)  route 9.805ns (60.886%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.180 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.190     5.369    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/I1
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/I1
    SLICE_X82Y94         LUT5 (Prop_lut5_I1_O)        0.099     5.468 r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.468    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2_n_0
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/DI[2]
    SLICE_X82Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.759 r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/O[3]
                         net (fo=4, routed)           0.901     6.660    compressor2_1_162_8/compressor_inst/gpc224/stage3_5[1]
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/I2
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.234     6.894 r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.894    compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1_n_0
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/S[1]
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.326 r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.820     8.147    compressor2_1_162_8/compressor_inst/gpc248/src1[1]
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/I1
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.217     8.364 r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/O
                         net (fo=1, routed)           0.000     8.364    compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1_n_0
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/S[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     8.841 r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/O[3]
                         net (fo=2, routed)           0.800     9.641    compressor2_1_162_8/rowadder2_1inst/src0[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/I0
    SLICE_X73Y87         LUT2 (Prop_lut2_I0_O)        0.234     9.875 r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     9.875    compressor2_1_162_8/rowadder2_1inst/prop[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X73Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    10.352 r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/O[3]
                         net (fo=1, routed)           3.335    13.686    dst_OBUF[11]
    U11                                                               r  dst_OBUF[11]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418    16.105 r  dst_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.105    dst[11]
    U11                                                               r  dst[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.083ns  (logic 6.394ns (39.758%)  route 9.689ns (60.242%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.180 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.190     5.369    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/I1
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/I1
    SLICE_X82Y94         LUT5 (Prop_lut5_I1_O)        0.099     5.468 r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.468    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2_n_0
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/DI[2]
    SLICE_X82Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.759 r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/O[3]
                         net (fo=4, routed)           0.901     6.660    compressor2_1_162_8/compressor_inst/gpc224/stage3_5[1]
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/I2
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.234     6.894 r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.894    compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1_n_0
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/S[1]
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.326 r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.820     8.147    compressor2_1_162_8/compressor_inst/gpc248/src1[1]
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/I1
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.217     8.364 r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/O
                         net (fo=1, routed)           0.000     8.364    compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1_n_0
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/S[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     8.841 r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/O[3]
                         net (fo=2, routed)           0.800     9.641    compressor2_1_162_8/rowadder2_1inst/src0[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/I0
    SLICE_X73Y87         LUT2 (Prop_lut2_I0_O)        0.234     9.875 r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     9.875    compressor2_1_162_8/rowadder2_1inst/prop[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X73Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.287 r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    10.287    compressor2_1_162_8/rowadder2_1inst/carryout[11]
    SLICE_X73Y88                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_15_12/CI
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.460 r  compressor2_1_162_8/rowadder2_1inst/carry4_15_12/CO[2]
                         net (fo=1, routed)           3.218    13.678    dst_OBUF[15]
    U18                                                               r  dst_OBUF[15]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.405    16.083 r  dst_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.083    dst[15]
    U18                                                               r  dst[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.894ns  (logic 6.334ns (39.854%)  route 9.559ns (60.146%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.259 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/O[3]
                         net (fo=4, routed)           0.930     5.189    compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/I1
    SLICE_X83Y95                                                      r  compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/LUT5/I1
    SLICE_X83Y95         LUT5 (Prop_lut5_I1_O)        0.224     5.413 r  compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.413    compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2_n_0
    SLICE_X83Y95                                                      r  compressor2_1_162_8/compressor_inst/gpc188/carry4_inst0/DI[2]
    SLICE_X83Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.704 r  compressor2_1_162_8/compressor_inst/gpc188/carry4_inst0/O[3]
                         net (fo=4, routed)           0.753     6.457    compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/I2
    SLICE_X81Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/LUT5/I2
    SLICE_X81Y94         LUT5 (Prop_lut5_I2_O)        0.251     6.708 r  compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     6.708    compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2_n_0
    SLICE_X81Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc222/carry4_inst0/DI[2]
    SLICE_X81Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.999 r  compressor2_1_162_8/compressor_inst/gpc222/carry4_inst0/O[3]
                         net (fo=6, routed)           0.825     7.824    compressor2_1_162_8/compressor_inst/gpc247/stage4_5[1]
    SLICE_X79Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1/I2
    SLICE_X79Y92         LUT4 (Prop_lut4_I2_O)        0.234     8.058 r  compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1/O
                         net (fo=1, routed)           0.000     8.058    compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1_n_0
    SLICE_X79Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc247/carry4_inst0/S[1]
    SLICE_X79Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.490 r  compressor2_1_162_8/compressor_inst/gpc247/carry4_inst0/O[2]
                         net (fo=2, routed)           0.915     9.406    compressor2_1_162_8/rowadder2_1inst/src0[6]
    SLICE_X73Y86                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_6_prop/I0
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.230     9.636 r  compressor2_1_162_8/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     9.636    compressor2_1_162_8/rowadder2_1inst/prop[6]
    SLICE_X73Y86                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.937 r  compressor2_1_162_8/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     9.937    compressor2_1_162_8/rowadder2_1inst/carryout[7]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/CI
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.096 r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/O[0]
                         net (fo=1, routed)           3.376    13.471    dst_OBUF[8]
    V10                                                               r  dst_OBUF[8]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    15.894 r  dst_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.894    dst[8]
    V10                                                               r  dst[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.837ns  (logic 6.442ns (40.677%)  route 9.395ns (59.323%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.180 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.190     5.369    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/I1
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/I1
    SLICE_X82Y94         LUT5 (Prop_lut5_I1_O)        0.099     5.468 r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.468    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2_n_0
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/DI[2]
    SLICE_X82Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.759 r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/O[3]
                         net (fo=4, routed)           0.901     6.660    compressor2_1_162_8/compressor_inst/gpc224/stage3_5[1]
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/I2
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.234     6.894 r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.894    compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1_n_0
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/S[1]
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.326 r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.820     8.147    compressor2_1_162_8/compressor_inst/gpc248/src1[1]
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/I1
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.217     8.364 r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/O
                         net (fo=1, routed)           0.000     8.364    compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1_n_0
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/S[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     8.841 r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/O[3]
                         net (fo=2, routed)           0.800     9.641    compressor2_1_162_8/rowadder2_1inst/src0[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/I0
    SLICE_X73Y87         LUT2 (Prop_lut2_I0_O)        0.234     9.875 r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     9.875    compressor2_1_162_8/rowadder2_1inst/prop[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X73Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.287 r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    10.287    compressor2_1_162_8/rowadder2_1inst/carryout[11]
    SLICE_X73Y88                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_15_12/CI
    SLICE_X73Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.517 r  compressor2_1_162_8/rowadder2_1inst/carry4_15_12/O[1]
                         net (fo=1, routed)           2.924    13.441    dst_OBUF[13]
    V17                                                               r  dst_OBUF[13]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396    15.837 r  dst_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.837    dst[13]
    V17                                                               r  dst[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.827ns  (logic 6.171ns (38.992%)  route 9.656ns (61.008%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.259 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/O[3]
                         net (fo=4, routed)           0.930     5.189    compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/I1
    SLICE_X83Y95                                                      r  compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/LUT5/I1
    SLICE_X83Y95         LUT5 (Prop_lut5_I1_O)        0.224     5.413 r  compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.413    compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2_n_0
    SLICE_X83Y95                                                      r  compressor2_1_162_8/compressor_inst/gpc188/carry4_inst0/DI[2]
    SLICE_X83Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.704 r  compressor2_1_162_8/compressor_inst/gpc188/carry4_inst0/O[3]
                         net (fo=4, routed)           0.753     6.457    compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/I2
    SLICE_X81Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/LUT5/I2
    SLICE_X81Y94         LUT5 (Prop_lut5_I2_O)        0.251     6.708 r  compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     6.708    compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2_n_0
    SLICE_X81Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc222/carry4_inst0/DI[2]
    SLICE_X81Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.999 r  compressor2_1_162_8/compressor_inst/gpc222/carry4_inst0/O[3]
                         net (fo=6, routed)           0.825     7.824    compressor2_1_162_8/compressor_inst/gpc247/stage4_5[1]
    SLICE_X79Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1/I2
    SLICE_X79Y92         LUT4 (Prop_lut4_I2_O)        0.234     8.058 r  compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1/O
                         net (fo=1, routed)           0.000     8.058    compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1_n_0
    SLICE_X79Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc247/carry4_inst0/S[1]
    SLICE_X79Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.490 r  compressor2_1_162_8/compressor_inst/gpc247/carry4_inst0/O[2]
                         net (fo=2, routed)           0.915     9.406    compressor2_1_162_8/rowadder2_1inst/src0[6]
    SLICE_X73Y86                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_6_gene/I0
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.236     9.642 r  compressor2_1_162_8/rowadder2_1inst/lut_6_gene/O
                         net (fo=1, routed)           0.000     9.642    compressor2_1_162_8/rowadder2_1inst/gene[6]
    SLICE_X73Y86                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_7_4/DI[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     9.933 r  compressor2_1_162_8/rowadder2_1inst/carry4_7_4/O[3]
                         net (fo=1, routed)           3.472    13.405    dst_OBUF[7]
    V11                                                               r  dst_OBUF[7]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422    15.827 r  dst_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.827    dst[7]
    V11                                                               r  dst[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.711ns  (logic 6.043ns (38.463%)  route 9.668ns (61.537%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.259 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/O[3]
                         net (fo=4, routed)           0.930     5.189    compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/I1
    SLICE_X83Y95                                                      r  compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/LUT5/I1
    SLICE_X83Y95         LUT5 (Prop_lut5_I1_O)        0.224     5.413 r  compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.413    compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2_n_0
    SLICE_X83Y95                                                      r  compressor2_1_162_8/compressor_inst/gpc188/carry4_inst0/DI[2]
    SLICE_X83Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.704 r  compressor2_1_162_8/compressor_inst/gpc188/carry4_inst0/O[3]
                         net (fo=4, routed)           0.753     6.457    compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/I2
    SLICE_X81Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/LUT5/I2
    SLICE_X81Y94         LUT5 (Prop_lut5_I2_O)        0.251     6.708 r  compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     6.708    compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2_n_0
    SLICE_X81Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc222/carry4_inst0/DI[2]
    SLICE_X81Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.999 r  compressor2_1_162_8/compressor_inst/gpc222/carry4_inst0/O[3]
                         net (fo=6, routed)           0.825     7.824    compressor2_1_162_8/compressor_inst/gpc247/stage4_5[1]
    SLICE_X79Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1/I2
    SLICE_X79Y92         LUT4 (Prop_lut4_I2_O)        0.234     8.058 r  compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1/O
                         net (fo=1, routed)           0.000     8.058    compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1_n_0
    SLICE_X79Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc247/carry4_inst0/S[1]
    SLICE_X79Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.490 r  compressor2_1_162_8/compressor_inst/gpc247/carry4_inst0/O[2]
                         net (fo=2, routed)           0.915     9.406    compressor2_1_162_8/rowadder2_1inst/src0[6]
    SLICE_X73Y86                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_6_prop/I0
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.230     9.636 r  compressor2_1_162_8/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     9.636    compressor2_1_162_8/rowadder2_1inst/prop[6]
    SLICE_X73Y86                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     9.825 r  compressor2_1_162_8/rowadder2_1inst/carry4_7_4/O[2]
                         net (fo=1, routed)           3.484    13.309    dst_OBUF[6]
    U14                                                               r  dst_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402    15.711 r  dst_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.711    dst[6]
    U14                                                               r  dst[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.493ns  (logic 6.398ns (41.295%)  route 9.095ns (58.705%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.259 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/O[3]
                         net (fo=4, routed)           0.930     5.189    compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/I1
    SLICE_X83Y95                                                      r  compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/LUT5/I1
    SLICE_X83Y95         LUT5 (Prop_lut5_I1_O)        0.224     5.413 r  compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.413    compressor2_1_162_8/compressor_inst/gpc188/lut6_2_inst2_n_0
    SLICE_X83Y95                                                      r  compressor2_1_162_8/compressor_inst/gpc188/carry4_inst0/DI[2]
    SLICE_X83Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.704 r  compressor2_1_162_8/compressor_inst/gpc188/carry4_inst0/O[3]
                         net (fo=4, routed)           0.753     6.457    compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/I2
    SLICE_X81Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/LUT5/I2
    SLICE_X81Y94         LUT5 (Prop_lut5_I2_O)        0.251     6.708 r  compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     6.708    compressor2_1_162_8/compressor_inst/gpc222/lut6_2_inst2_n_0
    SLICE_X81Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc222/carry4_inst0/DI[2]
    SLICE_X81Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.999 r  compressor2_1_162_8/compressor_inst/gpc222/carry4_inst0/O[3]
                         net (fo=6, routed)           0.825     7.824    compressor2_1_162_8/compressor_inst/gpc247/stage4_5[1]
    SLICE_X79Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1/I2
    SLICE_X79Y92         LUT4 (Prop_lut4_I2_O)        0.234     8.058 r  compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1/O
                         net (fo=1, routed)           0.000     8.058    compressor2_1_162_8/compressor_inst/gpc247/lut4_prop1_n_0
    SLICE_X79Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc247/carry4_inst0/S[1]
    SLICE_X79Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.490 r  compressor2_1_162_8/compressor_inst/gpc247/carry4_inst0/O[2]
                         net (fo=2, routed)           0.915     9.406    compressor2_1_162_8/rowadder2_1inst/src0[6]
    SLICE_X73Y86                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_6_prop/I0
    SLICE_X73Y86         LUT2 (Prop_lut2_I0_O)        0.230     9.636 r  compressor2_1_162_8/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     9.636    compressor2_1_162_8/rowadder2_1inst/prop[6]
    SLICE_X73Y86                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.937 r  compressor2_1_162_8/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     9.937    compressor2_1_162_8/rowadder2_1inst/carryout[7]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/CI
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.167 r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/O[1]
                         net (fo=1, routed)           2.911    13.078    dst_OBUF[9]
    V12                                                               r  dst_OBUF[9]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    15.493 r  dst_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.493    dst[9]
    V12                                                               r  dst[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src133_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.430ns  (logic 6.264ns (40.593%)  route 9.167ns (59.407%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE                         0.000     0.000 r  src133_reg[0]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src133_reg[0]/Q
                         net (fo=5, routed)           1.363     1.756    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/I2
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/I2
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.097     1.853 r  compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.853    compressor2_1_162_8/compressor_inst/gpc22/lut6_2_inst0_n_1
    SLICE_X64Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/S[0]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.156 r  compressor2_1_162_8/compressor_inst/gpc22/carry4_inst0/O[1]
                         net (fo=6, routed)           1.396     3.553    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/I0
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/I0
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.225     3.778 r  compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.778    compressor2_1_162_8/compressor_inst/gpc124/lut6_2_inst1_n_1
    SLICE_X80Y97                                                      r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/S[1]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.180 r  compressor2_1_162_8/compressor_inst/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.190     5.369    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/I1
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/I1
    SLICE_X82Y94         LUT5 (Prop_lut5_I1_O)        0.099     5.468 r  compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.468    compressor2_1_162_8/compressor_inst/gpc190/lut6_2_inst2_n_0
    SLICE_X82Y94                                                      r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/DI[2]
    SLICE_X82Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.759 r  compressor2_1_162_8/compressor_inst/gpc190/carry4_inst0/O[3]
                         net (fo=4, routed)           0.901     6.660    compressor2_1_162_8/compressor_inst/gpc224/stage3_5[1]
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/I2
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.234     6.894 r  compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.894    compressor2_1_162_8/compressor_inst/gpc224/lut4_prop1_n_0
    SLICE_X78Y92                                                      r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/S[1]
    SLICE_X78Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.326 r  compressor2_1_162_8/compressor_inst/gpc224/carry4_inst0/O[2]
                         net (fo=2, routed)           0.820     8.147    compressor2_1_162_8/compressor_inst/gpc248/src1[1]
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/I1
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.217     8.364 r  compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1/O
                         net (fo=1, routed)           0.000     8.364    compressor2_1_162_8/compressor_inst/gpc248/lut2_prop1_n_0
    SLICE_X77Y89                                                      r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/S[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     8.841 r  compressor2_1_162_8/compressor_inst/gpc248/carry4_inst0/O[3]
                         net (fo=2, routed)           0.800     9.641    compressor2_1_162_8/rowadder2_1inst/src0[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/I0
    SLICE_X73Y87         LUT2 (Prop_lut2_I0_O)        0.234     9.875 r  compressor2_1_162_8/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000     9.875    compressor2_1_162_8/rowadder2_1inst/prop[9]
    SLICE_X73Y87                                                      r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X73Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.307 r  compressor2_1_162_8/rowadder2_1inst/carry4_11_8/O[2]
                         net (fo=1, routed)           2.696    13.003    dst_OBUF[10]
    U12                                                               r  dst_OBUF[10]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428    15.430 r  dst_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.430    dst[10]
    U12                                                               r  dst[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src148_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src148_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.971%)  route 0.105ns (45.029%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE                         0.000     0.000 r  src148_reg[1]/C
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src148_reg[1]/Q
                         net (fo=2, routed)           0.105     0.233    src148[1]
    SLICE_X67Y95         FDRE                                         r  src148_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src146_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src146_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.651%)  route 0.106ns (45.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE                         0.000     0.000 r  src146_reg[1]/C
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src146_reg[1]/Q
                         net (fo=5, routed)           0.106     0.234    src146[1]
    SLICE_X67Y95         FDRE                                         r  src146_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.649%)  route 0.106ns (45.351%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE                         0.000     0.000 r  src29_reg[4]/C
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src29_reg[4]/Q
                         net (fo=2, routed)           0.106     0.234    src29[4]
    SLICE_X83Y86         FDRE                                         r  src29_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src140_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src140_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.506%)  route 0.111ns (46.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE                         0.000     0.000 r  src140_reg[2]/C
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src140_reg[2]/Q
                         net (fo=5, routed)           0.111     0.239    src140[2]
    SLICE_X67Y94         FDRE                                         r  src140_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src45_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src45_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.117%)  route 0.113ns (46.883%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE                         0.000     0.000 r  src45_reg[1]/C
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src45_reg[1]/Q
                         net (fo=5, routed)           0.113     0.241    src45[1]
    SLICE_X86Y96         FDRE                                         r  src45_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src58_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src58_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.239%)  route 0.101ns (41.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y101        FDRE                         0.000     0.000 r  src58_reg[4]/C
    SLICE_X77Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src58_reg[4]/Q
                         net (fo=5, routed)           0.101     0.242    src58[4]
    SLICE_X75Y100        FDRE                                         r  src58_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src55_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src55_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.184%)  route 0.101ns (41.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE                         0.000     0.000 r  src55_reg[4]/C
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src55_reg[4]/Q
                         net (fo=5, routed)           0.101     0.242    src55[4]
    SLICE_X75Y99         FDRE                                         r  src55_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.389%)  route 0.116ns (47.611%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[5]/Q
                         net (fo=2, routed)           0.116     0.244    src6[5]
    SLICE_X79Y87         FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src73_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src73_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.986%)  route 0.118ns (48.014%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDRE                         0.000     0.000 r  src73_reg[6]/C
    SLICE_X73Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src73_reg[6]/Q
                         net (fo=5, routed)           0.118     0.246    src73[6]
    SLICE_X73Y93         FDRE                                         r  src73_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src32_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src32_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.897%)  route 0.119ns (48.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE                         0.000     0.000 r  src32_reg[1]/C
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src32_reg[1]/Q
                         net (fo=5, routed)           0.119     0.247    src32[1]
    SLICE_X87Y90         FDRE                                         r  src32_reg[2]/D
  -------------------------------------------------------------------    -------------------





